Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Jun 22 17:21:27 2025
| Host         : SwigSwag running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  1568        
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal                 8           
TIMING-18  Warning   Missing input or output delay                              21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.256        0.000                      0                52421        0.022        0.000                      0                52421        3.750        0.000                       0                  7516  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.256        0.000                      0                52421        0.022        0.000                      0                52421        3.750        0.000                       0                  7516  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemories_0_16/RamInitSpWf/dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.784ns  (logic 2.319ns (26.400%)  route 6.465ns (73.600%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.548     5.069    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.419     5.488 r  gameTop/graphicEngineVGA/CounterXReg_reg[1]/Q
                         net (fo=28, routed)          1.295     6.784    gameTop/graphicEngineVGA/inSpriteX_0[1]
    SLICE_X29Y38         LUT5 (Prop_lut5_I0_O)        0.296     7.080 r  gameTop/graphicEngineVGA/RAM_reg_0_255_0_0_i_14/O
                         net (fo=1, routed)           0.000     7.080    gameTop/graphicEngineVGA/backTileMemories_0_30/RamInitSpWf/S[1]
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.720 r  gameTop/graphicEngineVGA/backTileMemories_0_30/RamInitSpWf/RAM_reg_0_255_0_0_i_3/O[3]
                         net (fo=3584, routed)        4.039    11.758    gameTop/graphicEngineVGA/backTileMemories_0_16/RamInitSpWf/RAM_reg_512_767_3_3/A3
    SLICE_X34Y115        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.306    12.064 r  gameTop/graphicEngineVGA/backTileMemories_0_16/RamInitSpWf/RAM_reg_512_767_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.064    gameTop/graphicEngineVGA/backTileMemories_0_16/RamInitSpWf/RAM_reg_512_767_3_3/OD
    SLICE_X34Y115        MUXF7 (Prop_muxf7_I0_O)      0.241    12.305 r  gameTop/graphicEngineVGA/backTileMemories_0_16/RamInitSpWf/RAM_reg_512_767_3_3/F7.B/O
                         net (fo=1, routed)           0.000    12.305    gameTop/graphicEngineVGA/backTileMemories_0_16/RamInitSpWf/RAM_reg_512_767_3_3/O0
    SLICE_X34Y115        MUXF8 (Prop_muxf8_I0_O)      0.098    12.403 r  gameTop/graphicEngineVGA/backTileMemories_0_16/RamInitSpWf/RAM_reg_512_767_3_3/F8/O
                         net (fo=1, routed)           1.131    13.534    gameTop/graphicEngineVGA/backTileMemories_0_16/RamInitSpWf/RAM_reg_512_767_3_3_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I1_O)        0.319    13.853 r  gameTop/graphicEngineVGA/backTileMemories_0_16/RamInitSpWf/dout[3]_i_1__15/O
                         net (fo=1, routed)           0.000    13.853    gameTop/graphicEngineVGA/backTileMemories_0_16/RamInitSpWf/dout[3]_i_1__15_n_0
    SLICE_X31Y122        FDRE                                         r  gameTop/graphicEngineVGA/backTileMemories_0_16/RamInitSpWf/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.595    14.936    gameTop/graphicEngineVGA/backTileMemories_0_16/RamInitSpWf/clock_IBUF_BUFG
    SLICE_X31Y122        FDRE                                         r  gameTop/graphicEngineVGA/backTileMemories_0_16/RamInitSpWf/dout_reg[3]/C
                         clock pessimism              0.180    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X31Y122        FDRE (Setup_fdre_C_D)        0.029    15.110    gameTop/graphicEngineVGA/backTileMemories_0_16/RamInitSpWf/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -13.853    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/RAM_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 3.793ns (48.609%)  route 4.010ns (51.391%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.549     5.070    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.419     5.489 r  gameTop/graphicEngineVGA/CounterYReg_reg[4]/Q
                         net (fo=17, routed)          1.234     6.723    gameTop/graphicEngineVGA/_T_828[4]
    SLICE_X35Y27         LUT6 (Prop_lut6_I0_O)        0.296     7.019 r  gameTop/graphicEngineVGA/RAM_reg_i_4__8/O
                         net (fo=1, routed)           0.000     7.019    gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/S[2]
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.417 r  gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/RAM_reg_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     7.417    gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/RAM_reg_i_1__8_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.751 r  gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/RAM_reg_i_26__0/O[1]
                         net (fo=3, routed)           0.518     8.270    gameTop/graphicEngineVGA/backBufferMemories_3_n_8
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.303     8.573 r  gameTop/graphicEngineVGA/RAM_reg_i_30__1/O
                         net (fo=1, routed)           0.000     8.573    gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/RAM_reg_i_19__3[0]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.123 r  gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/RAM_reg_i_16__3/CO[3]
                         net (fo=1, routed)           0.000     9.123    gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/RAM_reg_i_16__3_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.345 r  gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/RAM_reg_i_15__3/O[0]
                         net (fo=1, routed)           0.461     9.806    gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/_T_789[8]
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939    10.745 r  gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/RAM_reg_i_12__3/O[3]
                         net (fo=1, routed)           1.039    11.784    gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/_T_790[10]
    SLICE_X15Y33         LUT3 (Prop_lut3_I0_O)        0.332    12.116 r  gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/RAM_reg_i_1__3/O
                         net (fo=1, routed)           0.757    12.873    gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/backBufferMemories_3_io_address[10]
    RAMB18_X0Y12         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/RAM_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.481    14.822    gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/clock_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.188    15.010    
                         clock uncertainty           -0.035    14.974    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.774    14.200    gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.200    
                         arrival time                         -12.873    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemories_0_6/RamInitSpWf/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.647ns  (logic 2.856ns (33.030%)  route 5.791ns (66.970%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.548     5.069    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.419     5.488 r  gameTop/graphicEngineVGA/CounterXReg_reg[1]/Q
                         net (fo=28, routed)          1.295     6.784    gameTop/graphicEngineVGA/inSpriteX_0[1]
    SLICE_X29Y38         LUT5 (Prop_lut5_I0_O)        0.296     7.080 r  gameTop/graphicEngineVGA/RAM_reg_0_255_0_0_i_14/O
                         net (fo=1, routed)           0.000     7.080    gameTop/graphicEngineVGA/backTileMemories_0_30/RamInitSpWf/S[1]
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.660 r  gameTop/graphicEngineVGA/backTileMemories_0_30/RamInitSpWf/RAM_reg_0_255_0_0_i_3/O[2]
                         net (fo=3584, routed)        3.633    11.292    gameTop/graphicEngineVGA/backTileMemories_0_6/RamInitSpWf/RAM_reg_768_1023_6_6/A2
    SLICE_X54Y113        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.940    12.233 r  gameTop/graphicEngineVGA/backTileMemories_0_6/RamInitSpWf/RAM_reg_768_1023_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000    12.233    gameTop/graphicEngineVGA/backTileMemories_0_6/RamInitSpWf/RAM_reg_768_1023_6_6/OA
    SLICE_X54Y113        MUXF7 (Prop_muxf7_I1_O)      0.214    12.447 r  gameTop/graphicEngineVGA/backTileMemories_0_6/RamInitSpWf/RAM_reg_768_1023_6_6/F7.A/O
                         net (fo=1, routed)           0.000    12.447    gameTop/graphicEngineVGA/backTileMemories_0_6/RamInitSpWf/RAM_reg_768_1023_6_6/O1
    SLICE_X54Y113        MUXF8 (Prop_muxf8_I1_O)      0.088    12.535 r  gameTop/graphicEngineVGA/backTileMemories_0_6/RamInitSpWf/RAM_reg_768_1023_6_6/F8/O
                         net (fo=1, routed)           0.863    13.398    gameTop/graphicEngineVGA/backTileMemories_0_6/RamInitSpWf/RAM_reg_768_1023_6_6_n_0
    SLICE_X57Y115        LUT6 (Prop_lut6_I0_O)        0.319    13.717 r  gameTop/graphicEngineVGA/backTileMemories_0_6/RamInitSpWf/dout[6]_i_1__5/O
                         net (fo=1, routed)           0.000    13.717    gameTop/graphicEngineVGA/backTileMemories_0_6/RamInitSpWf/dout[6]_i_1__5_n_0
    SLICE_X57Y115        FDRE                                         r  gameTop/graphicEngineVGA/backTileMemories_0_6/RamInitSpWf/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.607    14.948    gameTop/graphicEngineVGA/backTileMemories_0_6/RamInitSpWf/clock_IBUF_BUFG
    SLICE_X57Y115        FDRE                                         r  gameTop/graphicEngineVGA/backTileMemories_0_6/RamInitSpWf/dout_reg[6]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X57Y115        FDRE (Setup_fdre_C_D)        0.029    15.122    gameTop/graphicEngineVGA/backTileMemories_0_6/RamInitSpWf/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -13.717    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.919ns  (logic 3.664ns (46.270%)  route 4.255ns (53.730%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.552     5.073    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  gameTop/graphicEngineVGA/CounterYReg_reg[2]/Q
                         net (fo=19, routed)          1.363     6.855    gameTop/graphicEngineVGA/_T_828[2]
    SLICE_X31Y34         LUT6 (Prop_lut6_I0_O)        0.299     7.154 r  gameTop/graphicEngineVGA/RAM_reg_0_255_0_0_i_5/O
                         net (fo=1, routed)           0.000     7.154    gameTop/graphicEngineVGA/backTileMemories_0_31/RamInitSpWf/S[2]
    SLICE_X31Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.552 r  gameTop/graphicEngineVGA/backTileMemories_0_31/RamInitSpWf/RAM_reg_0_255_0_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.552    gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/CO[0]
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.865 r  gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/dout_reg[6]_i_2/O[3]
                         net (fo=3, routed)           0.621     8.486    gameTop/graphicEngineVGA/B[2]
    SLICE_X30Y33         LUT2 (Prop_lut2_I0_O)        0.306     8.792 r  gameTop/graphicEngineVGA/RAM_reg_i_24__0/O
                         net (fo=1, routed)           0.000     8.792    gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg_i_18__0[0]
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.325 r  gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     9.325    gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg_i_15__0_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.544 r  gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg_i_14__0/O[0]
                         net (fo=1, routed)           0.514    10.059    gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/_T_729[8]
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875    10.934 r  gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg_i_12__0/O[2]
                         net (fo=1, routed)           0.842    11.776    gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/_T_730[9]
    SLICE_X15Y33         LUT3 (Prop_lut3_I0_O)        0.302    12.078 r  gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg_i_2__6/O
                         net (fo=1, routed)           0.914    12.992    gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/backBufferMemories_0_io_address[9]
    RAMB18_X0Y14         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.485    14.826    gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/clock_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.188    15.014    
                         clock uncertainty           -0.035    14.978    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.412    gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -12.992    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.705ns  (logic 3.681ns (47.774%)  route 4.024ns (52.226%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.552     5.073    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  gameTop/graphicEngineVGA/CounterYReg_reg[2]/Q
                         net (fo=19, routed)          1.363     6.855    gameTop/graphicEngineVGA/_T_828[2]
    SLICE_X31Y34         LUT6 (Prop_lut6_I0_O)        0.299     7.154 r  gameTop/graphicEngineVGA/RAM_reg_0_255_0_0_i_5/O
                         net (fo=1, routed)           0.000     7.154    gameTop/graphicEngineVGA/backTileMemories_0_31/RamInitSpWf/S[2]
    SLICE_X31Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.552 r  gameTop/graphicEngineVGA/backTileMemories_0_31/RamInitSpWf/RAM_reg_0_255_0_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.552    gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/CO[0]
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.865 r  gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/dout_reg[6]_i_2/O[3]
                         net (fo=3, routed)           0.621     8.486    gameTop/graphicEngineVGA/B[2]
    SLICE_X30Y33         LUT2 (Prop_lut2_I0_O)        0.306     8.792 r  gameTop/graphicEngineVGA/RAM_reg_i_24__0/O
                         net (fo=1, routed)           0.000     8.792    gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg_i_18__0[0]
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.370 r  gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg_i_15__0/O[2]
                         net (fo=1, routed)           0.456     9.827    gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/_T_729[6]
    SLICE_X28Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702    10.529 r  gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    10.529    gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg_i_13__0_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.863 r  gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg_i_12__0/O[1]
                         net (fo=1, routed)           0.508    11.371    gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/_T_730[8]
    SLICE_X29Y33         LUT3 (Prop_lut3_I0_O)        0.332    11.703 r  gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg_i_3__6/O
                         net (fo=1, routed)           1.075    12.778    gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/backBufferMemories_0_io_address[8]
    RAMB18_X0Y14         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.485    14.826    gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/clock_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.188    15.014    
                         clock uncertainty           -0.035    14.978    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.769    14.209    gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.209    
                         arrival time                         -12.778    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.468ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.871ns  (logic 3.728ns (47.362%)  route 4.143ns (52.638%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.552     5.073    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  gameTop/graphicEngineVGA/CounterYReg_reg[2]/Q
                         net (fo=19, routed)          1.363     6.855    gameTop/graphicEngineVGA/_T_828[2]
    SLICE_X31Y34         LUT6 (Prop_lut6_I0_O)        0.299     7.154 r  gameTop/graphicEngineVGA/RAM_reg_0_255_0_0_i_5/O
                         net (fo=1, routed)           0.000     7.154    gameTop/graphicEngineVGA/backTileMemories_0_31/RamInitSpWf/S[2]
    SLICE_X31Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.552 r  gameTop/graphicEngineVGA/backTileMemories_0_31/RamInitSpWf/RAM_reg_0_255_0_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.552    gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/CO[0]
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.865 r  gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/dout_reg[6]_i_2/O[3]
                         net (fo=3, routed)           0.621     8.486    gameTop/graphicEngineVGA/B[2]
    SLICE_X30Y33         LUT2 (Prop_lut2_I0_O)        0.306     8.792 r  gameTop/graphicEngineVGA/RAM_reg_i_24__0/O
                         net (fo=1, routed)           0.000     8.792    gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg_i_18__0[0]
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.325 r  gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     9.325    gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg_i_15__0_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.544 r  gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg_i_14__0/O[0]
                         net (fo=1, routed)           0.514    10.059    gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/_T_729[8]
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.935    10.994 r  gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg_i_12__0/O[3]
                         net (fo=1, routed)           0.702    11.696    gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/_T_730[10]
    SLICE_X15Y33         LUT3 (Prop_lut3_I0_O)        0.306    12.002 r  gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg_i_1__6/O
                         net (fo=1, routed)           0.943    12.945    gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/backBufferMemories_0_io_address[10]
    RAMB18_X0Y14         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.485    14.826    gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/clock_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.188    15.014    
                         clock uncertainty           -0.035    14.978    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.412    gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -12.945    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.536ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/viewBoxXReg_0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemories_0_1/RamInitSpWf/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.513ns  (logic 1.784ns (20.957%)  route 6.729ns (79.043%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.557     5.078    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X29Y32         FDRE                                         r  gameTop/graphicEngineVGA/viewBoxXReg_0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  gameTop/graphicEngineVGA/viewBoxXReg_0_reg[7]/Q
                         net (fo=9, routed)           1.065     6.599    gameTop/graphicEngineVGA/viewBoxXReg_0[7]
    SLICE_X29Y38         LUT5 (Prop_lut5_I2_O)        0.124     6.723 r  gameTop/graphicEngineVGA/RAM_reg_0_255_0_0_i_15/O
                         net (fo=1, routed)           0.000     6.723    gameTop/graphicEngineVGA/backTileMemories_0_30/RamInitSpWf/S[0]
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.970 r  gameTop/graphicEngineVGA/backTileMemories_0_30/RamInitSpWf/RAM_reg_0_255_0_0_i_3/O[0]
                         net (fo=3584, routed)        4.884    11.854    gameTop/graphicEngineVGA/backTileMemories_0_1/RamInitSpWf/RAM_reg_512_767_6_6/A0
    SLICE_X56Y111        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.299    12.153 r  gameTop/graphicEngineVGA/backTileMemories_0_1/RamInitSpWf/RAM_reg_512_767_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.153    gameTop/graphicEngineVGA/backTileMemories_0_1/RamInitSpWf/RAM_reg_512_767_6_6/OD
    SLICE_X56Y111        MUXF7 (Prop_muxf7_I0_O)      0.241    12.394 r  gameTop/graphicEngineVGA/backTileMemories_0_1/RamInitSpWf/RAM_reg_512_767_6_6/F7.B/O
                         net (fo=1, routed)           0.000    12.394    gameTop/graphicEngineVGA/backTileMemories_0_1/RamInitSpWf/RAM_reg_512_767_6_6/O0
    SLICE_X56Y111        MUXF8 (Prop_muxf8_I0_O)      0.098    12.492 r  gameTop/graphicEngineVGA/backTileMemories_0_1/RamInitSpWf/RAM_reg_512_767_6_6/F8/O
                         net (fo=1, routed)           0.780    13.272    gameTop/graphicEngineVGA/backTileMemories_0_1/RamInitSpWf/RAM_reg_512_767_6_6_n_0
    SLICE_X57Y108        LUT6 (Prop_lut6_I1_O)        0.319    13.591 r  gameTop/graphicEngineVGA/backTileMemories_0_1/RamInitSpWf/dout[6]_i_1__0/O
                         net (fo=1, routed)           0.000    13.591    gameTop/graphicEngineVGA/backTileMemories_0_1/RamInitSpWf/dout[6]_i_1__0_n_0
    SLICE_X57Y108        FDRE                                         r  gameTop/graphicEngineVGA/backTileMemories_0_1/RamInitSpWf/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.612    14.953    gameTop/graphicEngineVGA/backTileMemories_0_1/RamInitSpWf/clock_IBUF_BUFG
    SLICE_X57Y108        FDRE                                         r  gameTop/graphicEngineVGA/backTileMemories_0_1/RamInitSpWf/dout_reg[6]/C
                         clock pessimism              0.180    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X57Y108        FDRE (Setup_fdre_C_D)        0.029    15.127    gameTop/graphicEngineVGA/backTileMemories_0_1/RamInitSpWf/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -13.591    
  -------------------------------------------------------------------
                         slack                                  1.536    

Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemories_0_18/RamInitSpWf/dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.347ns  (logic 2.162ns (25.902%)  route 6.185ns (74.098%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.548     5.069    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  gameTop/graphicEngineVGA/CounterXReg_reg[3]/Q
                         net (fo=17, routed)          1.618     7.143    gameTop/graphicEngineVGA/inSpriteX_0[3]
    SLICE_X29Y38         LUT5 (Prop_lut5_I0_O)        0.124     7.267 r  gameTop/graphicEngineVGA/RAM_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.000     7.267    gameTop/graphicEngineVGA/backTileMemories_0_30/RamInitSpWf/S[3]
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.668 r  gameTop/graphicEngineVGA/backTileMemories_0_30/RamInitSpWf/RAM_reg_0_255_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.668    gameTop/graphicEngineVGA/backTileMemories_0_30/RamInitSpWf/RAM_reg_0_255_0_0_i_3_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.890 r  gameTop/graphicEngineVGA/backTileMemories_0_30/RamInitSpWf/RAM_reg_0_255_0_0_i_2/O[0]
                         net (fo=3584, routed)        3.729    11.620    gameTop/graphicEngineVGA/backTileMemories_0_18/RamInitSpWf/RAM_reg_256_511_5_5/A4
    SLICE_X8Y104         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.295    11.915 r  gameTop/graphicEngineVGA/backTileMemories_0_18/RamInitSpWf/RAM_reg_256_511_5_5/RAMS64E_C/O
                         net (fo=1, routed)           0.000    11.915    gameTop/graphicEngineVGA/backTileMemories_0_18/RamInitSpWf/RAM_reg_256_511_5_5/OC
    SLICE_X8Y104         MUXF7 (Prop_muxf7_I1_O)      0.247    12.162 r  gameTop/graphicEngineVGA/backTileMemories_0_18/RamInitSpWf/RAM_reg_256_511_5_5/F7.B/O
                         net (fo=1, routed)           0.000    12.162    gameTop/graphicEngineVGA/backTileMemories_0_18/RamInitSpWf/RAM_reg_256_511_5_5/O0
    SLICE_X8Y104         MUXF8 (Prop_muxf8_I0_O)      0.098    12.260 r  gameTop/graphicEngineVGA/backTileMemories_0_18/RamInitSpWf/RAM_reg_256_511_5_5/F8/O
                         net (fo=1, routed)           0.838    13.097    gameTop/graphicEngineVGA/backTileMemories_0_18/RamInitSpWf/RAM_reg_256_511_5_5_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I3_O)        0.319    13.416 r  gameTop/graphicEngineVGA/backTileMemories_0_18/RamInitSpWf/dout[5]_i_1__17/O
                         net (fo=1, routed)           0.000    13.416    gameTop/graphicEngineVGA/backTileMemories_0_18/RamInitSpWf/dout[5]_i_1__17_n_0
    SLICE_X9Y99          FDRE                                         r  gameTop/graphicEngineVGA/backTileMemories_0_18/RamInitSpWf/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.441    14.782    gameTop/graphicEngineVGA/backTileMemories_0_18/RamInitSpWf/clock_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  gameTop/graphicEngineVGA/backTileMemories_0_18/RamInitSpWf/dout_reg[5]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X9Y99          FDRE (Setup_fdre_C_D)        0.029    14.955    gameTop/graphicEngineVGA/backTileMemories_0_18/RamInitSpWf/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -13.416    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/viewBoxYReg_0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemories_0_31/RamInitSpWf/dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.487ns  (logic 2.419ns (28.499%)  route 6.068ns (71.501%))
  Logic Levels:           6  (CARRY4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.548     5.069    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  gameTop/graphicEngineVGA/viewBoxYReg_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  gameTop/graphicEngineVGA/viewBoxYReg_0_reg[6]/Q
                         net (fo=7, routed)           1.043     6.630    gameTop/graphicEngineVGA/viewBoxYReg_0[6]
    SLICE_X31Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.754 r  gameTop/graphicEngineVGA/RAM_reg_0_255_0_0_i_7/O
                         net (fo=1, routed)           0.000     6.754    gameTop/graphicEngineVGA/backTileMemories_0_31/RamInitSpWf/S[0]
    SLICE_X31Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.001 r  gameTop/graphicEngineVGA/backTileMemories_0_31/RamInitSpWf/RAM_reg_0_255_0_0_i_1/O[0]
                         net (fo=3584, routed)        4.278    11.279    gameTop/graphicEngineVGA/backTileMemories_0_31/RamInitSpWf/RAM_reg_0_255_3_3/A5
    SLICE_X34Y125        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.909    12.187 r  gameTop/graphicEngineVGA/backTileMemories_0_31/RamInitSpWf/RAM_reg_0_255_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000    12.187    gameTop/graphicEngineVGA/backTileMemories_0_31/RamInitSpWf/RAM_reg_0_255_3_3/OA
    SLICE_X34Y125        MUXF7 (Prop_muxf7_I1_O)      0.214    12.401 r  gameTop/graphicEngineVGA/backTileMemories_0_31/RamInitSpWf/RAM_reg_0_255_3_3/F7.A/O
                         net (fo=1, routed)           0.000    12.401    gameTop/graphicEngineVGA/backTileMemories_0_31/RamInitSpWf/RAM_reg_0_255_3_3/O1
    SLICE_X34Y125        MUXF8 (Prop_muxf8_I1_O)      0.088    12.489 r  gameTop/graphicEngineVGA/backTileMemories_0_31/RamInitSpWf/RAM_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.748    13.237    gameTop/graphicEngineVGA/backTileMemories_0_31/RamInitSpWf/RAM_reg_0_255_3_3_n_0
    SLICE_X35Y121        LUT6 (Prop_lut6_I5_O)        0.319    13.556 r  gameTop/graphicEngineVGA/backTileMemories_0_31/RamInitSpWf/dout[3]_i_1__30/O
                         net (fo=1, routed)           0.000    13.556    gameTop/graphicEngineVGA/backTileMemories_0_31/RamInitSpWf/dout[3]_i_1__30_n_0
    SLICE_X35Y121        FDRE                                         r  gameTop/graphicEngineVGA/backTileMemories_0_31/RamInitSpWf/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.596    14.937    gameTop/graphicEngineVGA/backTileMemories_0_31/RamInitSpWf/clock_IBUF_BUFG
    SLICE_X35Y121        FDRE                                         r  gameTop/graphicEngineVGA/backTileMemories_0_31/RamInitSpWf/dout_reg[3]/C
                         clock pessimism              0.180    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X35Y121        FDRE (Setup_fdre_C_D)        0.029    15.111    gameTop/graphicEngineVGA/backTileMemories_0_31/RamInitSpWf/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -13.556    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.563ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.572ns  (logic 3.732ns (49.284%)  route 3.840ns (50.716%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.549     5.070    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.419     5.489 r  gameTop/graphicEngineVGA/CounterYReg_reg[4]/Q
                         net (fo=17, routed)          1.234     6.723    gameTop/graphicEngineVGA/_T_828[4]
    SLICE_X35Y27         LUT6 (Prop_lut6_I0_O)        0.296     7.019 r  gameTop/graphicEngineVGA/RAM_reg_i_4__8/O
                         net (fo=1, routed)           0.000     7.019    gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/S[2]
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.417 r  gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/RAM_reg_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     7.417    gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/RAM_reg_i_1__8_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.751 r  gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/RAM_reg_i_26__0/O[1]
                         net (fo=3, routed)           0.518     8.270    gameTop/graphicEngineVGA/backBufferMemories_3_n_8
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.303     8.573 r  gameTop/graphicEngineVGA/RAM_reg_i_30__1/O
                         net (fo=1, routed)           0.000     8.573    gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/RAM_reg_i_19__3[0]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.123 r  gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/RAM_reg_i_16__3/CO[3]
                         net (fo=1, routed)           0.000     9.123    gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/RAM_reg_i_16__3_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.345 r  gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/RAM_reg_i_15__3/O[0]
                         net (fo=1, routed)           0.461     9.806    gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/_T_789[8]
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    10.685 r  gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/RAM_reg_i_12__3/O[2]
                         net (fo=1, routed)           0.978    11.663    gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/_T_790[9]
    SLICE_X15Y33         LUT3 (Prop_lut3_I0_O)        0.331    11.994 r  gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/RAM_reg_i_2__3/O
                         net (fo=1, routed)           0.649    12.643    gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/backBufferMemories_3_io_address[9]
    RAMB18_X0Y12         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.481    14.822    gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/clock_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.188    15.010    
                         clock uncertainty           -0.035    14.974    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.769    14.205    gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.205    
                         arrival time                         -12.643    
  -------------------------------------------------------------------
                         slack                                  1.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backTileMemories_0_8/RamInitSpWf/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemoryDataRead_0_8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.931%)  route 0.212ns (60.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.558     1.441    gameTop/graphicEngineVGA/backTileMemories_0_8/RamInitSpWf/clock_IBUF_BUFG
    SLICE_X35Y88         FDRE                                         r  gameTop/graphicEngineVGA/backTileMemories_0_8/RamInitSpWf/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  gameTop/graphicEngineVGA/backTileMemories_0_8/RamInitSpWf/dout_reg[0]/Q
                         net (fo=1, routed)           0.212     1.794    gameTop/graphicEngineVGA/backTileMemories_0_8_io_dataRead[0]
    SLICE_X36Y84         FDRE                                         r  gameTop/graphicEngineVGA/backTileMemoryDataRead_0_8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.823     1.951    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y84         FDRE                                         r  gameTop/graphicEngineVGA/backTileMemoryDataRead_0_8_reg[0]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X36Y84         FDRE (Hold_fdre_C_D)         0.070     1.772    gameTop/graphicEngineVGA/backTileMemoryDataRead_0_8_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backTileMemories_1_5/RamInitSpWf/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemoryDataRead_1_5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.724%)  route 0.214ns (60.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.557     1.440    gameTop/graphicEngineVGA/backTileMemories_1_5/RamInitSpWf/clock_IBUF_BUFG
    SLICE_X31Y64         FDRE                                         r  gameTop/graphicEngineVGA/backTileMemories_1_5/RamInitSpWf/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  gameTop/graphicEngineVGA/backTileMemories_1_5/RamInitSpWf/dout_reg[3]/Q
                         net (fo=1, routed)           0.214     1.795    gameTop/graphicEngineVGA/backTileMemories_1_5_io_dataRead[3]
    SLICE_X36Y63         FDRE                                         r  gameTop/graphicEngineVGA/backTileMemoryDataRead_1_5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.824     1.952    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y63         FDRE                                         r  gameTop/graphicEngineVGA/backTileMemoryDataRead_1_5_reg[3]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y63         FDRE (Hold_fdre_C_D)         0.066     1.769    gameTop/graphicEngineVGA/backTileMemoryDataRead_1_5_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backTileMemories_1_2/RamInitSpWf/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemoryDataRead_1_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.313%)  route 0.237ns (62.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.567     1.450    gameTop/graphicEngineVGA/backTileMemories_1_2/RamInitSpWf/clock_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  gameTop/graphicEngineVGA/backTileMemories_1_2/RamInitSpWf/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  gameTop/graphicEngineVGA/backTileMemories_1_2/RamInitSpWf/dout_reg[6]/Q
                         net (fo=1, routed)           0.237     1.828    gameTop/graphicEngineVGA/backTileMemories_1_2_io_dataRead[6]
    SLICE_X49Y53         FDRE                                         r  gameTop/graphicEngineVGA/backTileMemoryDataRead_1_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.833     1.961    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X49Y53         FDRE                                         r  gameTop/graphicEngineVGA/backTileMemoryDataRead_1_2_reg[6]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X49Y53         FDRE (Hold_fdre_C_D)         0.066     1.783    gameTop/graphicEngineVGA/backTileMemoryDataRead_1_2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backTileMemories_1_6/RamInitSpWf/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemoryDataRead_1_6_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.551%)  route 0.245ns (63.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.562     1.445    gameTop/graphicEngineVGA/backTileMemories_1_6/RamInitSpWf/clock_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  gameTop/graphicEngineVGA/backTileMemories_1_6/RamInitSpWf/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  gameTop/graphicEngineVGA/backTileMemories_1_6/RamInitSpWf/dout_reg[5]/Q
                         net (fo=1, routed)           0.245     1.831    gameTop/graphicEngineVGA/backTileMemories_1_6_io_dataRead[5]
    SLICE_X36Y54         FDRE                                         r  gameTop/graphicEngineVGA/backTileMemoryDataRead_1_6_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.829     1.957    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y54         FDRE                                         r  gameTop/graphicEngineVGA/backTileMemoryDataRead_1_6_reg[5]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y54         FDRE (Hold_fdre_C_D)         0.070     1.778    gameTop/graphicEngineVGA/backTileMemoryDataRead_1_6_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backTileMemories_1_3/RamInitSpWf/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemoryDataRead_1_3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.798%)  route 0.264ns (65.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.563     1.446    gameTop/graphicEngineVGA/backTileMemories_1_3/RamInitSpWf/clock_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  gameTop/graphicEngineVGA/backTileMemories_1_3/RamInitSpWf/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  gameTop/graphicEngineVGA/backTileMemories_1_3/RamInitSpWf/dout_reg[5]/Q
                         net (fo=1, routed)           0.264     1.851    gameTop/graphicEngineVGA/backTileMemories_1_3_io_dataRead[5]
    SLICE_X39Y55         FDRE                                         r  gameTop/graphicEngineVGA/backTileMemoryDataRead_1_3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.829     1.957    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  gameTop/graphicEngineVGA/backTileMemoryDataRead_1_3_reg[5]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X39Y55         FDRE (Hold_fdre_C_D)         0.072     1.785    gameTop/graphicEngineVGA/backTileMemoryDataRead_1_3_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backTileMemories_1_12/RamInitSpWf/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemoryDataRead_1_12_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.374%)  route 0.247ns (63.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.558     1.441    gameTop/graphicEngineVGA/backTileMemories_1_12/RamInitSpWf/clock_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  gameTop/graphicEngineVGA/backTileMemories_1_12/RamInitSpWf/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  gameTop/graphicEngineVGA/backTileMemories_1_12/RamInitSpWf/dout_reg[6]/Q
                         net (fo=1, routed)           0.247     1.829    gameTop/graphicEngineVGA/backTileMemories_1_12_io_dataRead[6]
    SLICE_X36Y40         FDRE                                         r  gameTop/graphicEngineVGA/backTileMemoryDataRead_1_12_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.831     1.958    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  gameTop/graphicEngineVGA/backTileMemoryDataRead_1_12_reg[6]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.047     1.756    gameTop/graphicEngineVGA/backTileMemoryDataRead_1_12_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backTileMemories_0_3/RamInitSpWf/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemoryDataRead_0_3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.839%)  route 0.264ns (65.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.559     1.442    gameTop/graphicEngineVGA/backTileMemories_0_3/RamInitSpWf/clock_IBUF_BUFG
    SLICE_X35Y91         FDRE                                         r  gameTop/graphicEngineVGA/backTileMemories_0_3/RamInitSpWf/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  gameTop/graphicEngineVGA/backTileMemories_0_3/RamInitSpWf/dout_reg[0]/Q
                         net (fo=1, routed)           0.264     1.847    gameTop/graphicEngineVGA/backTileMemories_0_3_io_dataRead[0]
    SLICE_X36Y84         FDRE                                         r  gameTop/graphicEngineVGA/backTileMemoryDataRead_0_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.823     1.951    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y84         FDRE                                         r  gameTop/graphicEngineVGA/backTileMemoryDataRead_0_3_reg[0]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X36Y84         FDRE (Hold_fdre_C_D)         0.070     1.772    gameTop/graphicEngineVGA/backTileMemoryDataRead_0_3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[0]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemories_1_11/RamInitSpWf/RAM_reg_512_767_6_6/RAMS64E_A/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.585%)  route 0.127ns (47.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.559     1.442    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X39Y35         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[0]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  gameTop/graphicEngineVGA/CounterYReg_reg[0]_rep__7/Q
                         net (fo=176, routed)         0.127     1.710    gameTop/graphicEngineVGA/backTileMemories_1_11/RamInitSpWf/RAM_reg_512_767_6_6/A5
    SLICE_X38Y36         RAMS64E                                      r  gameTop/graphicEngineVGA/backTileMemories_1_11/RamInitSpWf/RAM_reg_512_767_6_6/RAMS64E_A/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.827     1.954    gameTop/graphicEngineVGA/backTileMemories_1_11/RamInitSpWf/RAM_reg_512_767_6_6/WCLK
    SLICE_X38Y36         RAMS64E                                      r  gameTop/graphicEngineVGA/backTileMemories_1_11/RamInitSpWf/RAM_reg_512_767_6_6/RAMS64E_A/CLK
                         clock pessimism             -0.497     1.457    
    SLICE_X38Y36         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.627    gameTop/graphicEngineVGA/backTileMemories_1_11/RamInitSpWf/RAM_reg_512_767_6_6/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[0]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemories_1_11/RamInitSpWf/RAM_reg_512_767_6_6/RAMS64E_B/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.585%)  route 0.127ns (47.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.559     1.442    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X39Y35         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[0]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  gameTop/graphicEngineVGA/CounterYReg_reg[0]_rep__7/Q
                         net (fo=176, routed)         0.127     1.710    gameTop/graphicEngineVGA/backTileMemories_1_11/RamInitSpWf/RAM_reg_512_767_6_6/A5
    SLICE_X38Y36         RAMS64E                                      r  gameTop/graphicEngineVGA/backTileMemories_1_11/RamInitSpWf/RAM_reg_512_767_6_6/RAMS64E_B/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.827     1.954    gameTop/graphicEngineVGA/backTileMemories_1_11/RamInitSpWf/RAM_reg_512_767_6_6/WCLK
    SLICE_X38Y36         RAMS64E                                      r  gameTop/graphicEngineVGA/backTileMemories_1_11/RamInitSpWf/RAM_reg_512_767_6_6/RAMS64E_B/CLK
                         clock pessimism             -0.497     1.457    
    SLICE_X38Y36         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.627    gameTop/graphicEngineVGA/backTileMemories_1_11/RamInitSpWf/RAM_reg_512_767_6_6/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[0]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemories_1_11/RamInitSpWf/RAM_reg_512_767_6_6/RAMS64E_C/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.585%)  route 0.127ns (47.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.559     1.442    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X39Y35         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[0]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  gameTop/graphicEngineVGA/CounterYReg_reg[0]_rep__7/Q
                         net (fo=176, routed)         0.127     1.710    gameTop/graphicEngineVGA/backTileMemories_1_11/RamInitSpWf/RAM_reg_512_767_6_6/A5
    SLICE_X38Y36         RAMS64E                                      r  gameTop/graphicEngineVGA/backTileMemories_1_11/RamInitSpWf/RAM_reg_512_767_6_6/RAMS64E_C/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.827     1.954    gameTop/graphicEngineVGA/backTileMemories_1_11/RamInitSpWf/RAM_reg_512_767_6_6/WCLK
    SLICE_X38Y36         RAMS64E                                      r  gameTop/graphicEngineVGA/backTileMemories_1_11/RamInitSpWf/RAM_reg_512_767_6_6/RAMS64E_C/CLK
                         clock pessimism             -0.497     1.457    
    SLICE_X38Y36         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.627    gameTop/graphicEngineVGA/backTileMemories_1_11/RamInitSpWf/RAM_reg_512_767_6_6/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14  gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13  gameTop/graphicEngineVGA/backBufferMemories_1/RamSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14  gameTop/graphicEngineVGA/backBufferMemories_2/RamSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12  gameTop/graphicEngineVGA/backBufferMemories_3/RamSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18  gameTop/graphicEngineVGA/backBufferRestoreMemories_0/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y9   gameTop/graphicEngineVGA/backBufferRestoreMemories_1/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y15  gameTop/graphicEngineVGA/backBufferRestoreMemories_2/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8   gameTop/graphicEngineVGA/backBufferRestoreMemories_3/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y17  gameTop/graphicEngineVGA/backBufferShadowMemories_0/RamSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10  gameTop/graphicEngineVGA/backBufferShadowMemories_1/RamSpWf/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y91  gameTop/graphicEngineVGA/backTileMemories_0_0/RamInitSpWf/RAM_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y91  gameTop/graphicEngineVGA/backTileMemories_0_0/RamInitSpWf/RAM_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y91  gameTop/graphicEngineVGA/backTileMemories_0_0/RamInitSpWf/RAM_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y91  gameTop/graphicEngineVGA/backTileMemories_0_0/RamInitSpWf/RAM_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y91  gameTop/graphicEngineVGA/backTileMemories_0_0/RamInitSpWf/RAM_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y91  gameTop/graphicEngineVGA/backTileMemories_0_0/RamInitSpWf/RAM_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y91  gameTop/graphicEngineVGA/backTileMemories_0_0/RamInitSpWf/RAM_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y91  gameTop/graphicEngineVGA/backTileMemories_0_0/RamInitSpWf/RAM_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y75  gameTop/graphicEngineVGA/backTileMemories_0_0/RamInitSpWf/RAM_reg_0_255_1_1/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y75  gameTop/graphicEngineVGA/backTileMemories_0_0/RamInitSpWf/RAM_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y91  gameTop/graphicEngineVGA/backTileMemories_0_0/RamInitSpWf/RAM_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y91  gameTop/graphicEngineVGA/backTileMemories_0_0/RamInitSpWf/RAM_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y91  gameTop/graphicEngineVGA/backTileMemories_0_0/RamInitSpWf/RAM_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y91  gameTop/graphicEngineVGA/backTileMemories_0_0/RamInitSpWf/RAM_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y91  gameTop/graphicEngineVGA/backTileMemories_0_0/RamInitSpWf/RAM_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y91  gameTop/graphicEngineVGA/backTileMemories_0_0/RamInitSpWf/RAM_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y91  gameTop/graphicEngineVGA/backTileMemories_0_0/RamInitSpWf/RAM_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y91  gameTop/graphicEngineVGA/backTileMemories_0_0/RamInitSpWf/RAM_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y75  gameTop/graphicEngineVGA/backTileMemories_0_0/RamInitSpWf/RAM_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y75  gameTop/graphicEngineVGA/backTileMemories_0_0/RamInitSpWf/RAM_reg_0_255_1_1/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/viewBoxOutOfRangeErrorReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_viewBoxOutOfRangeError
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.147ns  (logic 3.963ns (48.646%)  route 4.184ns (51.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.551     5.072    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  gameTop/graphicEngineVGA/viewBoxOutOfRangeErrorReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  gameTop/graphicEngineVGA/viewBoxOutOfRangeErrorReg_reg/Q
                         net (fo=2, routed)           4.184     9.712    io_viewBoxOutOfRangeError_OBUF
    N3                   OBUF (Prop_obuf_I_O)         3.507    13.220 r  io_viewBoxOutOfRangeError_OBUF_inst/O
                         net (fo=0)                   0.000    13.220    io_viewBoxOutOfRangeError
    N3                                                                r  io_viewBoxOutOfRangeError (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_missingFrameError
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.696ns  (logic 3.977ns (51.683%)  route 3.718ns (48.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.561     5.082    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X49Y32         FDRE                                         r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/Q
                         net (fo=2, routed)           3.718     9.257    io_missingFrameError_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.778 r  io_missingFrameError_OBUF_inst/O
                         net (fo=0)                   0.000    12.778    io_missingFrameError
    L1                                                                r  io_missingFrameError (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1358_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.753ns  (logic 4.043ns (59.868%)  route 2.710ns (40.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.557     5.078    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X30Y33         FDRE                                         r  gameTop/graphicEngineVGA/_T_1358_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  gameTop/graphicEngineVGA/_T_1358_reg[3]/Q
                         net (fo=1, routed)           2.710     8.306    io_vgaBlue_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.831 r  io_vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.831    io_vgaBlue[3]
    J18                                                               r  io_vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_16_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.756ns  (logic 4.153ns (61.475%)  route 2.603ns (38.525%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.544     5.065    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X34Y25         FDRE                                         r  gameTop/graphicEngineVGA/_T_16_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.478     5.543 r  gameTop/graphicEngineVGA/_T_16_0_reg__0/Q
                         net (fo=1, routed)           2.603     8.146    io_Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.675    11.821 r  io_Vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.821    io_Vsync
    R19                                                               r  io_Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_14_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.749ns  (logic 4.152ns (61.510%)  route 2.598ns (38.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.544     5.065    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X34Y25         FDRE                                         r  gameTop/graphicEngineVGA/_T_14_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.478     5.543 r  gameTop/graphicEngineVGA/_T_14_0_reg__0/Q
                         net (fo=1, routed)           2.598     8.141    io_Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.674    11.815 r  io_Hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.815    io_Hsync
    P19                                                               r  io_Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1356_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.712ns  (logic 3.980ns (59.292%)  route 2.732ns (40.708%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.560     5.081    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  gameTop/graphicEngineVGA/_T_1356_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  gameTop/graphicEngineVGA/_T_1356_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.732     8.270    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.793 r  io_vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.793    io_vgaRed[0]
    G19                                                               r  io_vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1357_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.653ns  (logic 3.986ns (59.917%)  route 2.667ns (40.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.561     5.082    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  gameTop/graphicEngineVGA/_T_1357_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  gameTop/graphicEngineVGA/_T_1357_reg[3]/Q
                         net (fo=1, routed)           2.667     8.205    io_vgaGreen_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.736 r  io_vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.736    io_vgaGreen[3]
    D17                                                               r  io_vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1358_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.555ns  (logic 4.013ns (61.226%)  route 2.542ns (38.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.557     5.078    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X30Y33         FDRE                                         r  gameTop/graphicEngineVGA/_T_1358_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  gameTop/graphicEngineVGA/_T_1358_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.542     8.138    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.495    11.633 r  io_vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.633    io_vgaBlue[0]
    N18                                                               r  io_vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1357_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.547ns  (logic 3.961ns (60.506%)  route 2.586ns (39.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.561     5.082    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  gameTop/graphicEngineVGA/_T_1357_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  gameTop/graphicEngineVGA/_T_1357_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.586     8.124    lopt_6
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.629 r  io_vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.629    io_vgaGreen[1]
    H17                                                               r  io_vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1356_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.499ns  (logic 3.958ns (60.911%)  route 2.540ns (39.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.559     5.080    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X29Y34         FDRE                                         r  gameTop/graphicEngineVGA/_T_1356_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  gameTop/graphicEngineVGA/_T_1356_reg[3]/Q
                         net (fo=1, routed)           2.540     8.077    io_vgaRed_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.579 r  io_vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.579    io_vgaRed[3]
    N19                                                               r  io_vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1357_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 1.363ns (65.409%)  route 0.721ns (34.591%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.559     1.442    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X29Y35         FDRE                                         r  gameTop/graphicEngineVGA/_T_1357_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  gameTop/graphicEngineVGA/_T_1357_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.721     2.304    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.526 r  io_vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.526    io_vgaGreen[0]
    J17                                                               r  io_vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1356_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.098ns  (logic 1.366ns (65.109%)  route 0.732ns (34.891%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.559     1.442    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  gameTop/graphicEngineVGA/_T_1356_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  gameTop/graphicEngineVGA/_T_1356_reg[2]/Q
                         net (fo=1, routed)           0.732     2.315    io_vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.540 r  io_vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.540    io_vgaRed[2]
    J19                                                               r  io_vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1358_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.110ns  (logic 1.369ns (64.865%)  route 0.741ns (35.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.558     1.441    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X30Y33         FDRE                                         r  gameTop/graphicEngineVGA/_T_1358_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  gameTop/graphicEngineVGA/_T_1358_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.741     2.346    lopt_2
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.551 r  io_vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.551    io_vgaBlue[1]
    L18                                                               r  io_vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1356_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 1.361ns (64.319%)  route 0.755ns (35.680%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.559     1.442    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X29Y36         FDRE                                         r  gameTop/graphicEngineVGA/_T_1356_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  gameTop/graphicEngineVGA/_T_1356_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.755     2.338    lopt_10
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.559 r  io_vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.559    io_vgaRed[1]
    H19                                                               r  io_vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1357_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.371ns (64.673%)  route 0.749ns (35.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.559     1.442    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X29Y36         FDRE                                         r  gameTop/graphicEngineVGA/_T_1357_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  gameTop/graphicEngineVGA/_T_1357_reg[2]/Q
                         net (fo=1, routed)           0.749     2.332    io_vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.562 r  io_vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.562    io_vgaGreen[2]
    G17                                                               r  io_vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1356_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.125ns  (logic 1.345ns (63.278%)  route 0.780ns (36.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.559     1.442    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X29Y34         FDRE                                         r  gameTop/graphicEngineVGA/_T_1356_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  gameTop/graphicEngineVGA/_T_1356_reg[3]/Q
                         net (fo=1, routed)           0.780     2.363    io_vgaRed_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.567 r  io_vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.567    io_vgaRed[3]
    N19                                                               r  io_vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1358_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.136ns  (logic 1.384ns (64.793%)  route 0.752ns (35.207%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.558     1.441    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X30Y33         FDRE                                         r  gameTop/graphicEngineVGA/_T_1358_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  gameTop/graphicEngineVGA/_T_1358_reg[2]/Q
                         net (fo=1, routed)           0.752     2.357    io_vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.577 r  io_vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.577    io_vgaBlue[2]
    K18                                                               r  io_vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1358_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.153ns  (logic 1.361ns (63.187%)  route 0.793ns (36.813%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.558     1.441    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X30Y33         FDRE                                         r  gameTop/graphicEngineVGA/_T_1358_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  gameTop/graphicEngineVGA/_T_1358_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.793     2.398    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.594 r  io_vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.594    io_vgaBlue[0]
    N18                                                               r  io_vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_1357_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.348ns (62.378%)  route 0.813ns (37.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.560     1.443    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  gameTop/graphicEngineVGA/_T_1357_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gameTop/graphicEngineVGA/_T_1357_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.813     2.397    lopt_6
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.603 r  io_vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.603    io_vgaGreen[1]
    H17                                                               r  io_vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_14_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.400ns (62.893%)  route 0.826ns (37.107%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.549     1.432    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X34Y25         FDRE                                         r  gameTop/graphicEngineVGA/_T_14_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.148     1.580 r  gameTop/graphicEngineVGA/_T_14_0_reg__0/Q
                         net (fo=1, routed)           0.826     2.406    io_Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.252     3.658 r  io_Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.658    io_Hsync
    P19                                                               r  io_Hsync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_btnU
                            (input port)
  Destination:            gameTop/_T_9_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.917ns  (logic 1.454ns (37.114%)  route 2.463ns (62.886%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  io_btnU (IN)
                         net (fo=0)                   0.000     0.000    io_btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  io_btnU_IBUF_inst/O
                         net (fo=1, routed)           2.463     3.917    gameTop/io_btnU_IBUF
    SLICE_X40Y25         FDRE                                         r  gameTop/_T_9_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.430     4.771    gameTop/clock_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  gameTop/_T_9_2_reg/C

Slack:                    inf
  Source:                 io_btnD
                            (input port)
  Destination:            gameTop/_T_15_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.841ns  (logic 1.452ns (37.810%)  route 2.389ns (62.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  io_btnD (IN)
                         net (fo=0)                   0.000     0.000    io_btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  io_btnD_IBUF_inst/O
                         net (fo=1, routed)           2.389     3.841    gameTop/io_btnD_IBUF
    SLICE_X40Y25         FDRE                                         r  gameTop/_T_15_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.430     4.771    gameTop/clock_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  gameTop/_T_15_2_reg/C

Slack:                    inf
  Source:                 io_btnR
                            (input port)
  Destination:            gameTop/_T_13_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.671ns  (logic 1.451ns (39.529%)  route 2.220ns (60.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  io_btnR (IN)
                         net (fo=0)                   0.000     0.000    io_btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_btnR_IBUF_inst/O
                         net (fo=1, routed)           2.220     3.671    gameTop/io_btnR_IBUF
    SLICE_X37Y26         FDRE                                         r  gameTop/_T_13_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.430     4.771    gameTop/clock_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  gameTop/_T_13_2_reg/C

Slack:                    inf
  Source:                 io_btnL
                            (input port)
  Destination:            gameTop/_T_11_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.448ns  (logic 1.451ns (42.089%)  route 1.997ns (57.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  io_btnL (IN)
                         net (fo=0)                   0.000     0.000    io_btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_btnL_IBUF_inst/O
                         net (fo=1, routed)           1.997     3.448    gameTop/io_btnL_IBUF
    SLICE_X38Y24         FDRE                                         r  gameTop/_T_11_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.428     4.769    gameTop/clock_IBUF_BUFG
    SLICE_X38Y24         FDRE                                         r  gameTop/_T_11_2_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            _T_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.255ns  (logic 1.456ns (44.738%)  route 1.799ns (55.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.799     3.255    reset_IBUF
    SLICE_X53Y32         FDRE                                         r  _T_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        1.444     4.785    clock_IBUF_BUFG
    SLICE_X53Y32         FDRE                                         r  _T_1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            _T_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.992ns  (logic 0.224ns (22.606%)  route 0.768ns (77.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.768     0.992    reset_IBUF
    SLICE_X53Y32         FDRE                                         r  _T_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.829     1.956    clock_IBUF_BUFG
    SLICE_X53Y32         FDRE                                         r  _T_1_reg/C

Slack:                    inf
  Source:                 io_btnL
                            (input port)
  Destination:            gameTop/_T_11_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.219ns (19.760%)  route 0.891ns (80.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  io_btnL (IN)
                         net (fo=0)                   0.000     0.000    io_btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  io_btnL_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.110    gameTop/io_btnL_IBUF
    SLICE_X38Y24         FDRE                                         r  gameTop/_T_11_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.816     1.943    gameTop/clock_IBUF_BUFG
    SLICE_X38Y24         FDRE                                         r  gameTop/_T_11_2_reg/C

Slack:                    inf
  Source:                 io_btnR
                            (input port)
  Destination:            gameTop/_T_13_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.229ns  (logic 0.219ns (17.838%)  route 1.010ns (82.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  io_btnR (IN)
                         net (fo=0)                   0.000     0.000    io_btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  io_btnR_IBUF_inst/O
                         net (fo=1, routed)           1.010     1.229    gameTop/io_btnR_IBUF
    SLICE_X37Y26         FDRE                                         r  gameTop/_T_13_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.817     1.944    gameTop/clock_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  gameTop/_T_13_2_reg/C

Slack:                    inf
  Source:                 io_btnD
                            (input port)
  Destination:            gameTop/_T_15_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.221ns (17.064%)  route 1.072ns (82.936%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  io_btnD (IN)
                         net (fo=0)                   0.000     0.000    io_btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_btnD_IBUF_inst/O
                         net (fo=1, routed)           1.072     1.293    gameTop/io_btnD_IBUF
    SLICE_X40Y25         FDRE                                         r  gameTop/_T_15_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.817     1.944    gameTop/clock_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  gameTop/_T_15_2_reg/C

Slack:                    inf
  Source:                 io_btnU
                            (input port)
  Destination:            gameTop/_T_9_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.392ns  (logic 0.222ns (15.937%)  route 1.170ns (84.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  io_btnU (IN)
                         net (fo=0)                   0.000     0.000    io_btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  io_btnU_IBUF_inst/O
                         net (fo=1, routed)           1.170     1.392    gameTop/io_btnU_IBUF
    SLICE_X40Y25         FDRE                                         r  gameTop/_T_9_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=7515, routed)        0.817     1.944    gameTop/clock_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  gameTop/_T_9_2_reg/C





