Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Wed Mar 18 19:31:11 2015
| Host              : WIN-J6S6SLUABEI running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file memdemo_timing_summary_routed.rpt -rpx memdemo_timing_summary_routed.rpx
| Design            : memdemo
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.887        0.000                      0                  225        0.152        0.000                      0                  225        3.750        0.000                       0                   117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.887        0.000                      0                  225        0.152        0.000                      0                  225        3.750        0.000                       0                   117  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 ram_1/mem_reg_0_15_0_0/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_1/mem_reg_0_15_3_3/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 1.797ns (46.937%)  route 2.032ns (53.063%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.727     5.086    ram_1/mem_reg_0_15_0_0/WCLK
    SLICE_X88Y64                                                      r  ram_1/mem_reg_0_15_0_0/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         RAMS32 (Prop_rams32_CLK_O)
                                                      1.319     6.405 r  ram_1/mem_reg_0_15_0_0/SP/O
                         net (fo=11, routed)          0.918     7.323    ram_1/dout[0]
    SLICE_X89Y64         LUT5 (Prop_lut5_I2_O)        0.152     7.475 f  ram_1/mem_reg_0_15_3_3_i_2/O
                         net (fo=1, routed)           0.792     8.266    debounceC/I1
    SLICE_X87Y64         LUT5 (Prop_lut5_I1_O)        0.326     8.592 r  debounceC/mem_reg_0_15_3_3_i_1/O
                         net (fo=1, routed)           0.322     8.914    ram_1/mem_reg_0_15_3_3/D
    SLICE_X88Y64         RAMS32                                       r  ram_1/mem_reg_0_15_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.607    14.793    ram_1/mem_reg_0_15_3_3/WCLK
    SLICE_X88Y64                                                      r  ram_1/mem_reg_0_15_3_3/SP/CLK
                         clock pessimism              0.293    15.086    
                         clock uncertainty           -0.035    15.050    
    SLICE_X88Y64         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    14.801    ram_1/mem_reg_0_15_3_3/SP
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -8.914    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 debounceR/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_1/mem_reg_0_15_1_1/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 0.704ns (19.121%)  route 2.978ns (80.879%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.717     5.076    debounceR/clock_IBUF_BUFG
    SLICE_X79Y62                                                      r  debounceR/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y62         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  debounceR/clean_reg/Q
                         net (fo=8, routed)           1.548     7.080    debounceR/right
    SLICE_X89Y64         LUT4 (Prop_lut4_I0_O)        0.124     7.204 f  debounceR/mem_reg_0_15_1_1_i_2/O
                         net (fo=1, routed)           0.798     8.002    ram_1/I3
    SLICE_X87Y64         LUT6 (Prop_lut6_I5_O)        0.124     8.126 r  ram_1/mem_reg_0_15_1_1_i_1/O
                         net (fo=1, routed)           0.631     8.757    ram_1/mem_reg_0_15_1_1/D
    SLICE_X88Y64         RAMS32                                       r  ram_1/mem_reg_0_15_1_1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.607    14.793    ram_1/mem_reg_0_15_1_1/WCLK
    SLICE_X88Y64                                                      r  ram_1/mem_reg_0_15_1_1/SP/CLK
                         clock pessimism              0.252    15.045    
                         clock uncertainty           -0.035    15.009    
    SLICE_X88Y64         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    14.751    ram_1/mem_reg_0_15_1_1/SP
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 ram_1/mem_reg_0_15_1_1/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_1/mem_reg_0_15_2_2/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 1.557ns (45.769%)  route 1.845ns (54.231%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.727     5.086    ram_1/mem_reg_0_15_1_1/WCLK
    SLICE_X88Y64                                                      r  ram_1/mem_reg_0_15_1_1/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         RAMS32 (Prop_rams32_CLK_O)
                                                      1.309     6.395 r  ram_1/mem_reg_0_15_1_1/SP/O
                         net (fo=12, routed)          0.857     7.252    ram_1/dout[1]
    SLICE_X87Y64         LUT3 (Prop_lut3_I1_O)        0.124     7.376 r  ram_1/mem_reg_0_15_2_2_i_2/O
                         net (fo=1, routed)           0.664     8.039    ram_1/n_0_mem_reg_0_15_2_2_i_2
    SLICE_X86Y64         LUT6 (Prop_lut6_I3_O)        0.124     8.163 r  ram_1/mem_reg_0_15_2_2_i_1/O
                         net (fo=1, routed)           0.324     8.488    ram_1/mem_reg_0_15_2_2/D
    SLICE_X88Y64         RAMS32                                       r  ram_1/mem_reg_0_15_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.607    14.793    ram_1/mem_reg_0_15_2_2/WCLK
    SLICE_X88Y64                                                      r  ram_1/mem_reg_0_15_2_2/SP/CLK
                         clock pessimism              0.293    15.086    
                         clock uncertainty           -0.035    15.050    
    SLICE_X88Y64         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.228    14.822    ram_1/mem_reg_0_15_2_2/SP
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.377ns  (required time - arrival time)
  Source:                 debounceU/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceU/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.747ns (25.629%)  route 2.168ns (74.371%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.727     5.086    debounceU/clock_IBUF_BUFG
    SLICE_X86Y64                                                      r  debounceU/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y64         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  debounceU/clean_reg/Q
                         net (fo=7, routed)           0.921     6.425    debounceU/up
    SLICE_X87Y64         LUT2 (Prop_lut2_I0_O)        0.328     6.753 r  debounceU/count[0]_i_1__2/O
                         net (fo=21, routed)          1.247     8.000    debounceU/n_0_count[0]_i_1__2
    SLICE_X85Y61         FDRE                                         r  debounceU/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.607    14.793    debounceU/clock_IBUF_BUFG
    SLICE_X85Y61                                                      r  debounceU/count_reg[4]/C
                         clock pessimism              0.252    15.045    
                         clock uncertainty           -0.035    15.009    
    SLICE_X85Y61         FDRE (Setup_fdre_C_R)       -0.632    14.377    debounceU/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.377    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  6.377    

Slack (MET) :             6.377ns  (required time - arrival time)
  Source:                 debounceU/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceU/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.747ns (25.629%)  route 2.168ns (74.371%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.727     5.086    debounceU/clock_IBUF_BUFG
    SLICE_X86Y64                                                      r  debounceU/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y64         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  debounceU/clean_reg/Q
                         net (fo=7, routed)           0.921     6.425    debounceU/up
    SLICE_X87Y64         LUT2 (Prop_lut2_I0_O)        0.328     6.753 r  debounceU/count[0]_i_1__2/O
                         net (fo=21, routed)          1.247     8.000    debounceU/n_0_count[0]_i_1__2
    SLICE_X85Y61         FDRE                                         r  debounceU/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.607    14.793    debounceU/clock_IBUF_BUFG
    SLICE_X85Y61                                                      r  debounceU/count_reg[5]/C
                         clock pessimism              0.252    15.045    
                         clock uncertainty           -0.035    15.009    
    SLICE_X85Y61         FDRE (Setup_fdre_C_R)       -0.632    14.377    debounceU/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.377    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  6.377    

Slack (MET) :             6.377ns  (required time - arrival time)
  Source:                 debounceU/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceU/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.747ns (25.629%)  route 2.168ns (74.371%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.727     5.086    debounceU/clock_IBUF_BUFG
    SLICE_X86Y64                                                      r  debounceU/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y64         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  debounceU/clean_reg/Q
                         net (fo=7, routed)           0.921     6.425    debounceU/up
    SLICE_X87Y64         LUT2 (Prop_lut2_I0_O)        0.328     6.753 r  debounceU/count[0]_i_1__2/O
                         net (fo=21, routed)          1.247     8.000    debounceU/n_0_count[0]_i_1__2
    SLICE_X85Y61         FDRE                                         r  debounceU/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.607    14.793    debounceU/clock_IBUF_BUFG
    SLICE_X85Y61                                                      r  debounceU/count_reg[6]/C
                         clock pessimism              0.252    15.045    
                         clock uncertainty           -0.035    15.009    
    SLICE_X85Y61         FDRE (Setup_fdre_C_R)       -0.632    14.377    debounceU/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.377    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  6.377    

Slack (MET) :             6.377ns  (required time - arrival time)
  Source:                 debounceU/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceU/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.747ns (25.629%)  route 2.168ns (74.371%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.727     5.086    debounceU/clock_IBUF_BUFG
    SLICE_X86Y64                                                      r  debounceU/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y64         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  debounceU/clean_reg/Q
                         net (fo=7, routed)           0.921     6.425    debounceU/up
    SLICE_X87Y64         LUT2 (Prop_lut2_I0_O)        0.328     6.753 r  debounceU/count[0]_i_1__2/O
                         net (fo=21, routed)          1.247     8.000    debounceU/n_0_count[0]_i_1__2
    SLICE_X85Y61         FDRE                                         r  debounceU/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.607    14.793    debounceU/clock_IBUF_BUFG
    SLICE_X85Y61                                                      r  debounceU/count_reg[7]/C
                         clock pessimism              0.252    15.045    
                         clock uncertainty           -0.035    15.009    
    SLICE_X85Y61         FDRE (Setup_fdre_C_R)       -0.632    14.377    debounceU/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.377    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  6.377    

Slack (MET) :             6.468ns  (required time - arrival time)
  Source:                 debounceU/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceU/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.747ns (26.464%)  route 2.076ns (73.536%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.727     5.086    debounceU/clock_IBUF_BUFG
    SLICE_X86Y64                                                      r  debounceU/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y64         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  debounceU/clean_reg/Q
                         net (fo=7, routed)           0.921     6.425    debounceU/up
    SLICE_X87Y64         LUT2 (Prop_lut2_I0_O)        0.328     6.753 r  debounceU/count[0]_i_1__2/O
                         net (fo=21, routed)          1.155     7.908    debounceU/n_0_count[0]_i_1__2
    SLICE_X85Y62         FDRE                                         r  debounceU/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.606    14.792    debounceU/clock_IBUF_BUFG
    SLICE_X85Y62                                                      r  debounceU/count_reg[10]/C
                         clock pessimism              0.252    15.044    
                         clock uncertainty           -0.035    15.008    
    SLICE_X85Y62         FDRE (Setup_fdre_C_R)       -0.632    14.376    debounceU/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.376    
                         arrival time                          -7.908    
  -------------------------------------------------------------------
                         slack                                  6.468    

Slack (MET) :             6.468ns  (required time - arrival time)
  Source:                 debounceU/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceU/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.747ns (26.464%)  route 2.076ns (73.536%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.727     5.086    debounceU/clock_IBUF_BUFG
    SLICE_X86Y64                                                      r  debounceU/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y64         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  debounceU/clean_reg/Q
                         net (fo=7, routed)           0.921     6.425    debounceU/up
    SLICE_X87Y64         LUT2 (Prop_lut2_I0_O)        0.328     6.753 r  debounceU/count[0]_i_1__2/O
                         net (fo=21, routed)          1.155     7.908    debounceU/n_0_count[0]_i_1__2
    SLICE_X85Y62         FDRE                                         r  debounceU/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.606    14.792    debounceU/clock_IBUF_BUFG
    SLICE_X85Y62                                                      r  debounceU/count_reg[11]/C
                         clock pessimism              0.252    15.044    
                         clock uncertainty           -0.035    15.008    
    SLICE_X85Y62         FDRE (Setup_fdre_C_R)       -0.632    14.376    debounceU/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.376    
                         arrival time                          -7.908    
  -------------------------------------------------------------------
                         slack                                  6.468    

Slack (MET) :             6.468ns  (required time - arrival time)
  Source:                 debounceU/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceU/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.747ns (26.464%)  route 2.076ns (73.536%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.727     5.086    debounceU/clock_IBUF_BUFG
    SLICE_X86Y64                                                      r  debounceU/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y64         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  debounceU/clean_reg/Q
                         net (fo=7, routed)           0.921     6.425    debounceU/up
    SLICE_X87Y64         LUT2 (Prop_lut2_I0_O)        0.328     6.753 r  debounceU/count[0]_i_1__2/O
                         net (fo=21, routed)          1.155     7.908    debounceU/n_0_count[0]_i_1__2
    SLICE_X85Y62         FDRE                                         r  debounceU/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.606    14.792    debounceU/clock_IBUF_BUFG
    SLICE_X85Y62                                                      r  debounceU/count_reg[8]/C
                         clock pessimism              0.252    15.044    
                         clock uncertainty           -0.035    15.008    
    SLICE_X85Y62         FDRE (Setup_fdre_C_R)       -0.632    14.376    debounceU/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.376    
                         arrival time                          -7.908    
  -------------------------------------------------------------------
                         slack                                  6.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 debounceL/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceL/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.599     1.432    debounceL/clock_IBUF_BUFG
    SLICE_X81Y62                                                      r  debounceL/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y62         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  debounceL/count_reg[20]/Q
                         net (fo=2, routed)           0.099     1.673    debounceL/n_0_count_reg[20]
    SLICE_X80Y62         LUT3 (Prop_lut3_I1_O)        0.045     1.718 r  debounceL/clean_i_1/O
                         net (fo=1, routed)           0.000     1.718    debounceL/n_0_clean_i_1
    SLICE_X80Y62         FDRE                                         r  debounceL/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.870     1.939    debounceL/clock_IBUF_BUFG
    SLICE_X80Y62                                                      r  debounceL/clean_reg/C
                         clock pessimism             -0.493     1.445    
    SLICE_X80Y62         FDRE (Hold_fdre_C_D)         0.120     1.565    debounceL/clean_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 fsm_1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_1/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.603     1.436    fsm_1/clock_IBUF_BUFG
    SLICE_X88Y63                                                      r  fsm_1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  fsm_1/state_reg[0]/Q
                         net (fo=3, routed)           0.137     1.738    fsm_1/state[0]
    SLICE_X88Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.783 r  fsm_1/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.783    fsm_1/n_0_state[0]_i_1
    SLICE_X88Y63         FDRE                                         r  fsm_1/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.874     1.943    fsm_1/clock_IBUF_BUFG
    SLICE_X88Y63                                                      r  fsm_1/state_reg[0]/C
                         clock pessimism             -0.506     1.436    
    SLICE_X88Y63         FDRE (Hold_fdre_C_D)         0.121     1.557    fsm_1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 debounceR/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceR/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.854%)  route 0.124ns (37.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.596     1.429    debounceR/clock_IBUF_BUFG
    SLICE_X78Y63                                                      r  debounceR/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y63         FDRE (Prop_fdre_C_Q)         0.164     1.593 r  debounceR/count_reg[20]/Q
                         net (fo=2, routed)           0.124     1.717    debounceR/n_0_count_reg[20]
    SLICE_X79Y62         LUT3 (Prop_lut3_I1_O)        0.045     1.762 r  debounceR/clean_i_1__0/O
                         net (fo=1, routed)           0.000     1.762    debounceR/n_0_clean_i_1__0
    SLICE_X79Y62         FDRE                                         r  debounceR/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.868     1.937    debounceR/clock_IBUF_BUFG
    SLICE_X79Y62                                                      r  debounceR/clean_reg/C
                         clock pessimism             -0.491     1.445    
    SLICE_X79Y62         FDRE (Hold_fdre_C_D)         0.091     1.536    debounceR/clean_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 fsm_1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_1/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (59.998%)  route 0.139ns (40.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.603     1.436    fsm_1/clock_IBUF_BUFG
    SLICE_X88Y63                                                      r  fsm_1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  fsm_1/state_reg[0]/Q
                         net (fo=3, routed)           0.139     1.740    fsm_1/state[0]
    SLICE_X88Y63         LUT6 (Prop_lut6_I0_O)        0.045     1.785 r  fsm_1/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.785    fsm_1/n_0_state[1]_i_1
    SLICE_X88Y63         FDRE                                         r  fsm_1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.874     1.943    fsm_1/clock_IBUF_BUFG
    SLICE_X88Y63                                                      r  fsm_1/state_reg[1]/C
                         clock pessimism             -0.506     1.436    
    SLICE_X88Y63         FDRE (Hold_fdre_C_D)         0.120     1.556    fsm_1/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounceU/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceU/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.602     1.435    debounceU/clock_IBUF_BUFG
    SLICE_X85Y63                                                      r  debounceU/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y63         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  debounceU/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.685    debounceU/n_0_count_reg[15]
    SLICE_X85Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.793 r  debounceU/count_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.793    debounceU/n_4_count_reg[12]_i_1__2
    SLICE_X85Y63         FDRE                                         r  debounceU/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.873     1.942    debounceU/clock_IBUF_BUFG
    SLICE_X85Y63                                                      r  debounceU/count_reg[15]/C
                         clock pessimism             -0.506     1.435    
    SLICE_X85Y63         FDRE (Hold_fdre_C_D)         0.105     1.540    debounceU/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounceU/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceU/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.602     1.435    debounceU/clock_IBUF_BUFG
    SLICE_X85Y64                                                      r  debounceU/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  debounceU/count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.685    debounceU/n_0_count_reg[19]
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.793 r  debounceU/count_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.793    debounceU/n_4_count_reg[16]_i_1__2
    SLICE_X85Y64         FDRE                                         r  debounceU/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.873     1.942    debounceU/clock_IBUF_BUFG
    SLICE_X85Y64                                                      r  debounceU/count_reg[19]/C
                         clock pessimism             -0.506     1.435    
    SLICE_X85Y64         FDRE (Hold_fdre_C_D)         0.105     1.540    debounceU/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounceL/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceL/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.601     1.434    debounceL/clock_IBUF_BUFG
    SLICE_X81Y59                                                      r  debounceL/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y59         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  debounceL/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.684    debounceL/n_0_count_reg[11]
    SLICE_X81Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.792 r  debounceL/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.792    debounceL/n_4_count_reg[8]_i_1
    SLICE_X81Y59         FDRE                                         r  debounceL/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.873     1.942    debounceL/clock_IBUF_BUFG
    SLICE_X81Y59                                                      r  debounceL/count_reg[11]/C
                         clock pessimism             -0.507     1.434    
    SLICE_X81Y59         FDRE (Hold_fdre_C_D)         0.105     1.539    debounceL/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounceL/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceL/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.601     1.434    debounceL/clock_IBUF_BUFG
    SLICE_X81Y57                                                      r  debounceL/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y57         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  debounceL/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.684    debounceL/n_0_count_reg[3]
    SLICE_X81Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.792 r  debounceL/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.792    debounceL/n_4_count_reg[0]_i_2
    SLICE_X81Y57         FDRE                                         r  debounceL/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.873     1.942    debounceL/clock_IBUF_BUFG
    SLICE_X81Y57                                                      r  debounceL/count_reg[3]/C
                         clock pessimism             -0.507     1.434    
    SLICE_X81Y57         FDRE (Hold_fdre_C_D)         0.105     1.539    debounceL/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounceL/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceL/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.601     1.434    debounceL/clock_IBUF_BUFG
    SLICE_X81Y58                                                      r  debounceL/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y58         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  debounceL/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.684    debounceL/n_0_count_reg[7]
    SLICE_X81Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.792 r  debounceL/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.792    debounceL/n_4_count_reg[4]_i_1
    SLICE_X81Y58         FDRE                                         r  debounceL/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.873     1.942    debounceL/clock_IBUF_BUFG
    SLICE_X81Y58                                                      r  debounceL/count_reg[7]/C
                         clock pessimism             -0.507     1.434    
    SLICE_X81Y58         FDRE (Hold_fdre_C_D)         0.105     1.539    debounceL/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounceL/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceL/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.600     1.433    debounceL/clock_IBUF_BUFG
    SLICE_X81Y60                                                      r  debounceL/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y60         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  debounceL/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.683    debounceL/n_0_count_reg[15]
    SLICE_X81Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.791 r  debounceL/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.791    debounceL/n_4_count_reg[12]_i_1
    SLICE_X81Y60         FDRE                                         r  debounceL/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.872     1.941    debounceL/clock_IBUF_BUFG
    SLICE_X81Y60                                                      r  debounceL/count_reg[15]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X81Y60         FDRE (Hold_fdre_C_D)         0.105     1.538    debounceL/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clock }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack  Location        Pin                            
Min Period        n/a     BUFG/I      n/a            2.155     10.000  7.845  BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I         
Min Period        n/a     FDRE/C      n/a            1.000     10.000  9.000  SLICE_X81Y70    debounceC/clean_reg/C          
Min Period        n/a     FDRE/C      n/a            1.000     10.000  9.000  SLICE_X80Y65    debounceC/count_reg[0]/C       
Min Period        n/a     FDRE/C      n/a            1.000     10.000  9.000  SLICE_X80Y67    debounceC/count_reg[10]/C      
Min Period        n/a     FDRE/C      n/a            1.000     10.000  9.000  SLICE_X80Y67    debounceC/count_reg[11]/C      
Min Period        n/a     FDRE/C      n/a            1.000     10.000  9.000  SLICE_X80Y68    debounceC/count_reg[12]/C      
Min Period        n/a     FDRE/C      n/a            1.000     10.000  9.000  SLICE_X80Y68    debounceC/count_reg[13]/C      
Min Period        n/a     FDRE/C      n/a            1.000     10.000  9.000  SLICE_X80Y68    debounceC/count_reg[14]/C      
Min Period        n/a     FDRE/C      n/a            1.000     10.000  9.000  SLICE_X80Y68    debounceC/count_reg[15]/C      
Min Period        n/a     FDRE/C      n/a            1.000     10.000  9.000  SLICE_X80Y69    debounceC/count_reg[16]/C      
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250     5.000   3.750  SLICE_X88Y64    ram_1/mem_reg_0_15_0_0/SP/CLK  
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250     5.000   3.750  SLICE_X88Y64    ram_1/mem_reg_0_15_0_0/SP/CLK  
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250     5.000   3.750  SLICE_X88Y64    ram_1/mem_reg_0_15_1_1/SP/CLK  
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250     5.000   3.750  SLICE_X88Y64    ram_1/mem_reg_0_15_1_1/SP/CLK  
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250     5.000   3.750  SLICE_X88Y64    ram_1/mem_reg_0_15_2_2/SP/CLK  
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250     5.000   3.750  SLICE_X88Y64    ram_1/mem_reg_0_15_2_2/SP/CLK  
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250     5.000   3.750  SLICE_X88Y64    ram_1/mem_reg_0_15_3_3/SP/CLK  
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250     5.000   3.750  SLICE_X88Y64    ram_1/mem_reg_0_15_3_3/SP/CLK  
Low Pulse Width   Slow    FDRE/C      n/a            0.500     5.000   4.500  SLICE_X86Y64    debounceD/clean_reg/C          
Low Pulse Width   Fast    FDRE/C      n/a            0.500     5.000   4.500  SLICE_X86Y64    debounceD/clean_reg/C          
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250     5.000   3.750  SLICE_X88Y64    ram_1/mem_reg_0_15_0_0/SP/CLK  
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250     5.000   3.750  SLICE_X88Y64    ram_1/mem_reg_0_15_1_1/SP/CLK  
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250     5.000   3.750  SLICE_X88Y64    ram_1/mem_reg_0_15_2_2/SP/CLK  
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250     5.000   3.750  SLICE_X88Y64    ram_1/mem_reg_0_15_3_3/SP/CLK  
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250     5.000   3.750  SLICE_X88Y64    ram_1/mem_reg_0_15_0_0/SP/CLK  
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250     5.000   3.750  SLICE_X88Y64    ram_1/mem_reg_0_15_1_1/SP/CLK  
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250     5.000   3.750  SLICE_X88Y64    ram_1/mem_reg_0_15_2_2/SP/CLK  
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250     5.000   3.750  SLICE_X88Y64    ram_1/mem_reg_0_15_3_3/SP/CLK  
High Pulse Width  Slow    FDRE/C      n/a            0.500     5.000   4.500  SLICE_X86Y64    debounceD/clean_reg/C          
High Pulse Width  Slow    FDRE/C      n/a            0.500     5.000   4.500  SLICE_X84Y59    debounceD/count_reg[0]/C       



