$date
	Tue Jun 27 20:15:24 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module matrix_multiplier $end
$var wire 1 ! clk_i $end
$var wire 1 " reset_i $end
$var wire 1 # valid_i $end
$var reg 1 $ valid_o $end
$upscope $end
$scope module matrix_multiplier $end
$var reg 32 % \a_i[0] [31:0] $end
$upscope $end
$scope module matrix_multiplier $end
$var reg 32 & \a_i[1] [31:0] $end
$upscope $end
$scope module matrix_multiplier $end
$var reg 32 ' \a_i[2] [31:0] $end
$upscope $end
$scope module matrix_multiplier $end
$var reg 32 ( \a_i[3] [31:0] $end
$upscope $end
$scope module matrix_multiplier $end
$var reg 32 ) \b_i[0] [31:0] $end
$upscope $end
$scope module matrix_multiplier $end
$var reg 32 * \b_i[1] [31:0] $end
$upscope $end
$scope module matrix_multiplier $end
$var reg 32 + \b_i[2] [31:0] $end
$upscope $end
$scope module matrix_multiplier $end
$var reg 32 , \b_i[3] [31:0] $end
$upscope $end
$scope module matrix_multiplier $end
$var reg 65 - \c_o[0] [64:0] $end
$upscope $end
$scope module matrix_multiplier $end
$var reg 65 . \c_o[1] [64:0] $end
$upscope $end
$scope module matrix_multiplier $end
$var reg 65 / \c_o[2] [64:0] $end
$upscope $end
$scope module matrix_multiplier $end
$var reg 65 0 \c_o[3] [64:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
0$
0#
1"
1!
$end
#5000
0!
#10000
b0 0
b0 /
b0 .
b0 -
1!
#15000
0!
#20000
0"
b0 0
b0 /
b0 .
b0 -
1!
#25000
0!
#30000
1#
b1 )
b1 %
b10 (
b0 0
b0 /
b0 .
b0 -
1!
#35000
0!
#40000
0#
b0 0
b0 /
b0 .
b1 -
1$
1!
#45000
0!
#50000
1#
b11 )
b1 *
b10 ,
b10 %
b10 &
b11 '
b0 (
b0 0
b0 /
b0 .
b1 -
0$
1!
#55000
0!
#60000
0#
b11 0
b1001 /
b110 .
b110 -
1$
1!
#65000
0!
#70000
1#
b10 )
b0 *
b0 &
b1 '
b11 0
b1001 /
b110 .
b110 -
0$
1!
#75000
0!
#80000
0#
b0 0
b10 /
b0 .
b100 -
1$
1!
#85000
0!
#90000
1#
b11 )
b10 *
b11 +
b11 ,
b0 %
b11 &
b10 '
b0 0
b10 /
b0 .
b100 -
0$
1!
#95000
0!
#100000
0#
b100 0
b110 /
b1001 .
b1001 -
1$
1!
#105000
0!
#110000
b100 0
b110 /
b1001 .
b1001 -
0$
1!
#110001
