\subsection{i2c\+\_\+opencores\+\_\+hw.\+tcl}
\label{i2c__opencores__hw_8tcl_source}\index{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/i2c\+\_\+opencores\+\_\+v13/i2c\+\_\+opencores\+\_\+hw.\+tcl@{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/i2c\+\_\+opencores\+\_\+v13/i2c\+\_\+opencores\+\_\+hw.\+tcl}}

\begin{DoxyCode}
00001 \textcolor{comment}{# TCL File Generated by Component Editor 13.0}
00002 \textcolor{comment}{}\textcolor{comment}{# Mon Jul 01 09:13:21 MDT 2013}
00003 \textcolor{comment}{}\textcolor{comment}{# DO NOT MODIFY}
00004 \textcolor{comment}{}
00005 
00006 \textcolor{comment}{# }
00007 \textcolor{comment}{}\textcolor{comment}{# i2c\_opencores "I2C Master (opencores.org)" v13.0}
00008 \textcolor{comment}{}\textcolor{comment}{#  2013.07.01.09:13:20}
00009 \textcolor{comment}{}\textcolor{comment}{# I2C Master Peripheral from opencores.org}
00010 \textcolor{comment}{}\textcolor{comment}{# }
00011 \textcolor{comment}{}
00012 \textcolor{comment}{# }
00013 \textcolor{comment}{}\textcolor{comment}{# request TCL package from ACDS 13.0}
00014 \textcolor{comment}{}\textcolor{comment}{# }
00015 \textcolor{comment}{}\textcolor{keyword}{package} require -exact qsys 13.0\textcolor{comment}{}
00016 \textcolor{comment}{}
00017 
00018 \textcolor{comment}{# }
00019 \textcolor{comment}{}\textcolor{comment}{# module i2c\_opencores}
00020 \textcolor{comment}{}\textcolor{comment}{# }
00021 \textcolor{comment}{}set\_module\_property DESCRIPTION "I2C Master Peripheral from opencores.org"\textcolor{comment}{}
00022 \textcolor{comment}{}set\_module\_property NAME i2c\_opencores\textcolor{comment}{}
00023 \textcolor{comment}{}set\_module\_property VERSION 13.0\textcolor{comment}{}
00024 \textcolor{comment}{}set\_module\_property INTERNAL false\textcolor{comment}{}
00025 \textcolor{comment}{}set\_module\_property OPAQUE\_ADDRESS\_MAP true\textcolor{comment}{}
00026 \textcolor{comment}{}set\_module\_property GROUP "Interface Protocols/Serial"\textcolor{comment}{}
00027 \textcolor{comment}{}set\_module\_property AUTHOR ""\textcolor{comment}{}
00028 \textcolor{comment}{}set\_module\_property DISPLAY\_NAME "I2C Master (opencores.org)"\textcolor{comment}{}
00029 \textcolor{comment}{}set\_module\_property INSTANTIATE\_IN\_SYSTEM\_MODULE true\textcolor{comment}{}
00030 \textcolor{comment}{}set\_module\_property EDITABLE true\textcolor{comment}{}
00031 \textcolor{comment}{}set\_module\_property ANALYZE\_HDL AUTO\textcolor{comment}{}
00032 \textcolor{comment}{}set\_module\_property REPORT\_TO\_TALKBACK false\textcolor{comment}{}
00033 \textcolor{comment}{}set\_module\_property ALLOW\_GREYBOX\_GENERATION false\textcolor{comment}{}
00034 \textcolor{comment}{}
00035 
00036 \textcolor{comment}{# }
00037 \textcolor{comment}{}\textcolor{comment}{# file sets}
00038 \textcolor{comment}{}\textcolor{comment}{# }
00039 \textcolor{comment}{}add\_fileset quartus\_synth QUARTUS\_SYNTH "" "Quartus Synthesis"\textcolor{comment}{}
00040 \textcolor{comment}{}set\_fileset\_property quartus\_synth TOP\_LEVEL i2c\_opencores\textcolor{comment}{}
00041 \textcolor{comment}{}set\_fileset\_property quartus\_synth ENABLE\_RELATIVE\_INCLUDE\_PATHS false\textcolor{comment}{}
00042 \textcolor{comment}{}add\_fileset\_file i2c\_opencores.v VERILOG PATH i2c\_opencores.v\textcolor{comment}{}
00043 \textcolor{comment}{}add\_fileset\_file i2c\_master\_top.v VERILOG PATH i2c\_master\_top.v\textcolor{comment}{}
00044 \textcolor{comment}{}add\_fileset\_file i2c\_master\_defines.v VERILOG PATH i2c\_master\_defines.v\textcolor{comment}{}
00045 \textcolor{comment}{}add\_fileset\_file i2c\_master\_byte\_ctrl.v VERILOG PATH i2c\_master\_byte\_ctrl.v\textcolor{comment}{}
00046 \textcolor{comment}{}add\_fileset\_file i2c\_master\_bit\_ctrl.v VERILOG PATH i2c\_master\_bit\_ctrl.v\textcolor{comment}{}
00047 \textcolor{comment}{}
00048 add\_fileset sim\_verilog SIM\_VERILOG "" "Verilog Simulation"\textcolor{comment}{}
00049 \textcolor{comment}{}set\_fileset\_property sim\_verilog TOP\_LEVEL i2c\_opencores\textcolor{comment}{}
00050 \textcolor{comment}{}set\_fileset\_property sim\_verilog ENABLE\_RELATIVE\_INCLUDE\_PATHS false\textcolor{comment}{}
00051 \textcolor{comment}{}add\_fileset\_file i2c\_opencores.v VERILOG PATH i2c\_opencores.v\textcolor{comment}{}
00052 \textcolor{comment}{}add\_fileset\_file i2c\_master\_top.v VERILOG PATH i2c\_master\_top.v\textcolor{comment}{}
00053 \textcolor{comment}{}add\_fileset\_file i2c\_master\_defines.v VERILOG PATH i2c\_master\_defines.v\textcolor{comment}{}
00054 \textcolor{comment}{}add\_fileset\_file i2c\_master\_byte\_ctrl.v VERILOG PATH i2c\_master\_byte\_ctrl.v\textcolor{comment}{}
00055 \textcolor{comment}{}add\_fileset\_file i2c\_master\_bit\_ctrl.v VERILOG PATH i2c\_master\_bit\_ctrl.v\textcolor{comment}{}
00056 \textcolor{comment}{}add\_fileset\_file timescale.v VERILOG PATH timescale.v\textcolor{comment}{}
00057 \textcolor{comment}{}
00058 
00059 \textcolor{comment}{# }
00060 \textcolor{comment}{}\textcolor{comment}{# parameters}
00061 \textcolor{comment}{}\textcolor{comment}{# }
00062 \textcolor{comment}{}
00063 
00064 \textcolor{comment}{# }
00065 \textcolor{comment}{}\textcolor{comment}{# display items}
00066 \textcolor{comment}{}\textcolor{comment}{# }
00067 \textcolor{comment}{}
00068 
00069 \textcolor{comment}{# }
00070 \textcolor{comment}{}\textcolor{comment}{# connection point clock}
00071 \textcolor{comment}{}\textcolor{comment}{# }
00072 \textcolor{comment}{}add\_interface clock clock end\textcolor{comment}{}
00073 \textcolor{comment}{}set\_interface\_property clock clockRate 0\textcolor{comment}{}
00074 \textcolor{comment}{}set\_interface\_property clock ENABLED true\textcolor{comment}{}
00075 \textcolor{comment}{}set\_interface\_property clock EXPORT\_OF ""\textcolor{comment}{}
00076 \textcolor{comment}{}set\_interface\_property clock PORT\_NAME\_MAP ""\textcolor{comment}{}
00077 \textcolor{comment}{}set\_interface\_property clock SVD\_ADDRESS\_GROUP ""\textcolor{comment}{}
00078 \textcolor{comment}{}
00079 add\_interface\_port clock wb\_clk\_i clk Input 1\textcolor{comment}{}
00080 \textcolor{comment}{}
00081 
00082 \textcolor{comment}{# }
00083 \textcolor{comment}{}\textcolor{comment}{# connection point clock\_reset}
00084 \textcolor{comment}{}\textcolor{comment}{# }
00085 \textcolor{comment}{}add\_interface clock\_reset reset end\textcolor{comment}{}
00086 \textcolor{comment}{}set\_interface\_property clock\_reset associatedClock clock\textcolor{comment}{}
00087 \textcolor{comment}{}set\_interface\_property clock\_reset synchronousEdges DEASSERT\textcolor{comment}{}
00088 \textcolor{comment}{}set\_interface\_property clock\_reset ENABLED true\textcolor{comment}{}
00089 \textcolor{comment}{}set\_interface\_property clock\_reset EXPORT\_OF ""\textcolor{comment}{}
00090 \textcolor{comment}{}set\_interface\_property clock\_reset PORT\_NAME\_MAP ""\textcolor{comment}{}
00091 \textcolor{comment}{}set\_interface\_property clock\_reset SVD\_ADDRESS\_GROUP ""\textcolor{comment}{}
00092 \textcolor{comment}{}
00093 add\_interface\_port clock\_reset wb\_rst\_i reset Input 1\textcolor{comment}{}
00094 \textcolor{comment}{}
00095 
00096   \textcolor{comment}{# }
00097 \textcolor{comment}{}\textcolor{comment}{  }\textcolor{comment}{# connection point export\_scl}
00098 \textcolor{comment}{}\textcolor{comment}{  }\textcolor{comment}{# }
00099 \textcolor{comment}{}\textcolor{comment}{  }add\_interface export\_scl conduit end\textcolor{comment}{}
00100 \textcolor{comment}{}  set\_interface\_property export\_scl associatedClock ""\textcolor{comment}{}
00101 \textcolor{comment}{}  set\_interface\_property export\_scl associatedReset ""\textcolor{comment}{}
00102 \textcolor{comment}{}  set\_interface\_property export\_scl ENABLED true\textcolor{comment}{}
00103 \textcolor{comment}{}  set\_interface\_property export\_scl EXPORT\_OF ""\textcolor{comment}{}
00104 \textcolor{comment}{}  set\_interface\_property export\_scl PORT\_NAME\_MAP ""\textcolor{comment}{}
00105 \textcolor{comment}{}  set\_interface\_property export\_scl CMSIS\_SVD\_VARIABLES ""\textcolor{comment}{}
00106 \textcolor{comment}{}  set\_interface\_property export\_scl SVD\_ADDRESS\_GROUP ""\textcolor{comment}{}
00107 \textcolor{comment}{}  add\_interface\_port export\_scl scl\_pad\_io export Bidir 1\textcolor{comment}{}
00108 \textcolor{comment}{}  \textcolor{comment}{# }
00109 \textcolor{comment}{}\textcolor{comment}{  }\textcolor{comment}{# connection point export\_sda}
00110 \textcolor{comment}{}\textcolor{comment}{  }\textcolor{comment}{# }
00111 \textcolor{comment}{}\textcolor{comment}{  }add\_interface export\_sda conduit end\textcolor{comment}{}
00112 \textcolor{comment}{}  set\_interface\_property export\_sda associatedClock ""\textcolor{comment}{}
00113 \textcolor{comment}{}  set\_interface\_property export\_sda associatedReset ""\textcolor{comment}{}
00114 \textcolor{comment}{}  set\_interface\_property export\_sda ENABLED true\textcolor{comment}{}
00115 \textcolor{comment}{}  set\_interface\_property export\_sda EXPORT\_OF ""\textcolor{comment}{}
00116 \textcolor{comment}{}  set\_interface\_property export\_sda PORT\_NAME\_MAP ""\textcolor{comment}{}
00117 \textcolor{comment}{}  set\_interface\_property export\_sda CMSIS\_SVD\_VARIABLES ""\textcolor{comment}{}
00118 \textcolor{comment}{}  set\_interface\_property export\_sda SVD\_ADDRESS\_GROUP ""\textcolor{comment}{}
00119 \textcolor{comment}{}  add\_interface\_port export\_sda sda\_pad\_io export Bidir 1\textcolor{comment}{}
00120 \textcolor{comment}{}
00121 
00122 \textcolor{comment}{# }
00123 \textcolor{comment}{}\textcolor{comment}{# connection point avalon\_slave\_0}
00124 \textcolor{comment}{}\textcolor{comment}{# }
00125 \textcolor{comment}{}add\_interface avalon\_slave\_0 avalon end\textcolor{comment}{}
00126 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 addressAlignment NATIVE\textcolor{comment}{}
00127 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 addressUnits WORDS\textcolor{comment}{}
00128 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 associatedClock clock\textcolor{comment}{}
00129 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 associatedReset clock\_reset\textcolor{comment}{}
00130 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 bitsPerSymbol 8\textcolor{comment}{}
00131 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 burstOnBurstBoundariesOnly false\textcolor{comment}{}
00132 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 burstcountUnits WORDS\textcolor{comment}{}
00133 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 explicitAddressSpan 0\textcolor{comment}{}
00134 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 holdTime 0\textcolor{comment}{}
00135 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 linewrapBursts false\textcolor{comment}{}
00136 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 maximumPendingReadTransactions 0\textcolor{comment}{}
00137 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 readLatency 0\textcolor{comment}{}
00138 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 readWaitTime 1\textcolor{comment}{}
00139 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 setupTime 0\textcolor{comment}{}
00140 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 timingUnits Cycles\textcolor{comment}{}
00141 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 writeWaitTime 0\textcolor{comment}{}
00142 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 ENABLED true\textcolor{comment}{}
00143 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 EXPORT\_OF ""\textcolor{comment}{}
00144 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 PORT\_NAME\_MAP ""\textcolor{comment}{}
00145 \textcolor{comment}{}set\_interface\_property avalon\_slave\_0 SVD\_ADDRESS\_GROUP ""\textcolor{comment}{}
00146 \textcolor{comment}{}
00147 add\_interface\_port avalon\_slave\_0 wb\_adr\_i address Input 3\textcolor{comment}{}
00148 \textcolor{comment}{}add\_interface\_port avalon\_slave\_0 wb\_dat\_i writedata Input 8\textcolor{comment}{}
00149 \textcolor{comment}{}add\_interface\_port avalon\_slave\_0 wb\_dat\_o readdata Output 8\textcolor{comment}{}
00150 \textcolor{comment}{}add\_interface\_port avalon\_slave\_0 wb\_we\_i write Input 1\textcolor{comment}{}
00151 \textcolor{comment}{}add\_interface\_port avalon\_slave\_0 wb\_stb\_i chipselect Input 1\textcolor{comment}{}
00152 \textcolor{comment}{}add\_interface\_port avalon\_slave\_0 wb\_ack\_o waitrequest\_n Output 1\textcolor{comment}{}
00153 \textcolor{comment}{}set\_interface\_assignment avalon\_slave\_0 embeddedsw.configuration.isFlash 0\textcolor{comment}{}
00154 \textcolor{comment}{}set\_interface\_assignment avalon\_slave\_0 embeddedsw.configuration.isMemoryDevice 0\textcolor{comment}{}
00155 \textcolor{comment}{}set\_interface\_assignment avalon\_slave\_0 embeddedsw.configuration.isNonVolatileStorage 0\textcolor{comment}{}
00156 \textcolor{comment}{}set\_interface\_assignment avalon\_slave\_0 embeddedsw.configuration.isPrintableDevice 0\textcolor{comment}{}
00157 \textcolor{comment}{}
00158 
00159 \textcolor{comment}{# }
00160 \textcolor{comment}{}\textcolor{comment}{# connection point interrupt\_sender}
00161 \textcolor{comment}{}\textcolor{comment}{# }
00162 \textcolor{comment}{}add\_interface interrupt\_sender interrupt end\textcolor{comment}{}
00163 \textcolor{comment}{}set\_interface\_property interrupt\_sender associatedAddressablePoint avalon\_slave\_0\textcolor{comment}{}
00164 \textcolor{comment}{}set\_interface\_property interrupt\_sender associatedClock clock\textcolor{comment}{}
00165 \textcolor{comment}{}set\_interface\_property interrupt\_sender associatedReset clock\_reset\textcolor{comment}{}
00166 \textcolor{comment}{}set\_interface\_property interrupt\_sender ENABLED true\textcolor{comment}{}
00167 \textcolor{comment}{}set\_interface\_property interrupt\_sender EXPORT\_OF ""\textcolor{comment}{}
00168 \textcolor{comment}{}set\_interface\_property interrupt\_sender PORT\_NAME\_MAP ""\textcolor{comment}{}
00169 \textcolor{comment}{}set\_interface\_property interrupt\_sender SVD\_ADDRESS\_GROUP ""\textcolor{comment}{}
00170 \textcolor{comment}{}
00171 add\_interface\_port interrupt\_sender wb\_inta\_o irq Output 1\textcolor{comment}{}
00172 \textcolor{comment}{}
\end{DoxyCode}
