# 2-to-4-Decoder-using-Verilog-HDL
This project implements a 2-to-4 line decoder using Verilog HDL, where a 2-bit binary input activates exactly one of four output lines. It demonstrates fundamental combinational logic design and is ideal for beginners learning digital decoding concepts.
