{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617214480263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617214480297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 31 21:14:39 2021 " "Processing started: Wed Mar 31 21:14:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617214480297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214480297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WOLF-LITE -c WOLF-LITE " "Command: quartus_map --read_settings_files=on --write_settings_files=off WOLF-LITE -c WOLF-LITE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214480297 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214482670 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617214483167 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "clock_buffer.qsys " "Elaborating Platform Designer system entity \"clock_buffer.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214498498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:06 Progress: Loading FPGA/clock_buffer.qsys " "2021.03.31.22:15:06 Progress: Loading FPGA/clock_buffer.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214506119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:07 Progress: Reading input file " "2021.03.31.22:15:07 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214507311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:07 Progress: Adding altclkctrl_0 \[altclkctrl 18.1\] " "2021.03.31.22:15:07 Progress: Adding altclkctrl_0 \[altclkctrl 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214507441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:08 Progress: Parameterizing module altclkctrl_0 " "2021.03.31.22:15:08 Progress: Parameterizing module altclkctrl_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214508188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:08 Progress: Building connections " "2021.03.31.22:15:08 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214508192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:08 Progress: Parameterizing connections " "2021.03.31.22:15:08 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214508193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:08 Progress: Validating " "2021.03.31.22:15:08 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214508250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:09 Progress: Done reading input file " "2021.03.31.22:15:09 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214509827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:10 : clock_buffer.altclkctrl_0: Targeting device family: Cyclone IV E. " "2021.03.31.22:15:10 : clock_buffer.altclkctrl_0: Targeting device family: Cyclone IV E." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214510438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:10 : clock_buffer.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs. " "2021.03.31.22:15:10 : clock_buffer.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214510440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clock_buffer: Generating clock_buffer \"clock_buffer\" for QUARTUS_SYNTH " "Clock_buffer: Generating clock_buffer \"clock_buffer\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214511446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: Generating top-level entity clock_buffer_altclkctrl_0. " "Altclkctrl_0: Generating top-level entity clock_buffer_altclkctrl_0." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214512520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: \"clock_buffer\" instantiated altclkctrl \"altclkctrl_0\" " "Altclkctrl_0: \"clock_buffer\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214512726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clock_buffer: Done \"clock_buffer\" with 2 modules, 2 files " "Clock_buffer: Done \"clock_buffer\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214512728 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "clock_buffer.qsys " "Finished elaborating Platform Designer system entity \"clock_buffer.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214513524 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "rx_cic.qsys " "Elaborating Platform Designer system entity \"rx_cic.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214513567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:20 Progress: Loading FPGA/rx_cic.qsys " "2021.03.31.22:15:20 Progress: Loading FPGA/rx_cic.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214521005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:22 Progress: Reading input file " "2021.03.31.22:15:22 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214522066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:22 Progress: Adding cic_ii_0 \[altera_cic_ii 18.1\] " "2021.03.31.22:15:22 Progress: Adding cic_ii_0 \[altera_cic_ii 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214522227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:22 Progress: Parameterizing module cic_ii_0 " "2021.03.31.22:15:22 Progress: Parameterizing module cic_ii_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214522536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:22 Progress: Building connections " "2021.03.31.22:15:22 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214522551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:22 Progress: Parameterizing connections " "2021.03.31.22:15:22 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214522551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:22 Progress: Validating " "2021.03.31.22:15:22 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214522601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:24 Progress: Done reading input file " "2021.03.31.22:15:24 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214524334 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Rx_cic.cic_ii_0: Clock Enable Port is deprecated and may be removed in a future release " "Rx_cic.cic_ii_0: Clock Enable Port is deprecated and may be removed in a future release" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214524891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rx_cic: Generating rx_cic \"rx_cic\" for QUARTUS_SYNTH " "Rx_cic: Generating rx_cic \"rx_cic\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214525806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cic_ii_0: \"rx_cic\" instantiated altera_cic_ii \"cic_ii_0\" " "Cic_ii_0: \"rx_cic\" instantiated altera_cic_ii \"cic_ii_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214526920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rx_cic: Done \"rx_cic\" with 2 modules, 30 files " "Rx_cic: Done \"rx_cic\" with 2 modules, 30 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214526946 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "rx_cic.qsys " "Finished elaborating Platform Designer system entity \"rx_cic.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214527777 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "tx_cic.qsys " "Elaborating Platform Designer system entity \"tx_cic.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214527826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:35 Progress: Loading FPGA/tx_cic.qsys " "2021.03.31.22:15:35 Progress: Loading FPGA/tx_cic.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214535217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:36 Progress: Reading input file " "2021.03.31.22:15:36 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214536282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:36 Progress: Adding cic_ii_0 \[altera_cic_ii 18.1\] " "2021.03.31.22:15:36 Progress: Adding cic_ii_0 \[altera_cic_ii 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214536399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:36 Progress: Parameterizing module cic_ii_0 " "2021.03.31.22:15:36 Progress: Parameterizing module cic_ii_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214536766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:36 Progress: Building connections " "2021.03.31.22:15:36 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214536778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:36 Progress: Parameterizing connections " "2021.03.31.22:15:36 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214536778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:36 Progress: Validating " "2021.03.31.22:15:36 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214536833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:38 Progress: Done reading input file " "2021.03.31.22:15:38 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214538546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Tx_cic: Generating tx_cic \"tx_cic\" for QUARTUS_SYNTH " "Tx_cic: Generating tx_cic \"tx_cic\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214540099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cic_ii_0: \"tx_cic\" instantiated altera_cic_ii \"cic_ii_0\" " "Cic_ii_0: \"tx_cic\" instantiated altera_cic_ii \"cic_ii_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214541230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Tx_cic: Done \"tx_cic\" with 2 modules, 30 files " "Tx_cic: Done \"tx_cic\" with 2 modules, 30 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214541253 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "tx_cic.qsys " "Finished elaborating Platform Designer system entity \"tx_cic.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214542052 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "tx_nco.qsys " "Elaborating Platform Designer system entity \"tx_nco.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214542095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:49 Progress: Loading FPGA/tx_nco.qsys " "2021.03.31.22:15:49 Progress: Loading FPGA/tx_nco.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214549507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:50 Progress: Reading input file " "2021.03.31.22:15:50 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214550524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:50 Progress: Adding nco_ii_0 \[altera_nco_ii 18.1\] " "2021.03.31.22:15:50 Progress: Adding nco_ii_0 \[altera_nco_ii 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214550631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:50 Progress: Parameterizing module nco_ii_0 " "2021.03.31.22:15:50 Progress: Parameterizing module nco_ii_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214550914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:50 Progress: Building connections " "2021.03.31.22:15:50 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214550929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:50 Progress: Parameterizing connections " "2021.03.31.22:15:50 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214550929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:50 Progress: Validating " "2021.03.31.22:15:50 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214550978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:15:52 Progress: Done reading input file " "2021.03.31.22:15:52 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214552654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Tx_nco: Generating tx_nco \"tx_nco\" for QUARTUS_SYNTH " "Tx_nco: Generating tx_nco \"tx_nco\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214555023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nco_ii_0: \"tx_nco\" instantiated altera_nco_ii \"nco_ii_0\" " "Nco_ii_0: \"tx_nco\" instantiated altera_nco_ii \"nco_ii_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214556394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Tx_nco: Done \"tx_nco\" with 2 modules, 18 files " "Tx_nco: Done \"tx_nco\" with 2 modules, 18 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214556422 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "tx_nco.qsys " "Finished elaborating Platform Designer system entity \"tx_nco.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214557468 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nco.qsys " "Elaborating Platform Designer system entity \"nco.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214557512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:16:11 Progress: Loading FPGA/nco.qsys " "2021.03.31.22:16:11 Progress: Loading FPGA/nco.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214571499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:16:13 Progress: Reading input file " "2021.03.31.22:16:13 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214573822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:16:14 Progress: Adding nco_ii_0 \[altera_nco_ii 18.1\] " "2021.03.31.22:16:14 Progress: Adding nco_ii_0 \[altera_nco_ii 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214574014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:16:14 Progress: Parameterizing module nco_ii_0 " "2021.03.31.22:16:14 Progress: Parameterizing module nco_ii_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214574761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:16:14 Progress: Building connections " "2021.03.31.22:16:14 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214574775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:16:14 Progress: Parameterizing connections " "2021.03.31.22:16:14 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214574775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:16:14 Progress: Validating " "2021.03.31.22:16:14 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214574838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:16:16 Progress: Done reading input file " "2021.03.31.22:16:16 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214576791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nco: Generating nco \"nco\" for QUARTUS_SYNTH " "Nco: Generating nco \"nco\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214578795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nco_ii_0: \"nco\" instantiated altera_nco_ii \"nco_ii_0\" " "Nco_ii_0: \"nco\" instantiated altera_nco_ii \"nco_ii_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214580190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nco: Done \"nco\" with 2 modules, 18 files " "Nco: Done \"nco\" with 2 modules, 18 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214580211 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nco.qsys " "Finished elaborating Platform Designer system entity \"nco.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214581264 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "DEBUG.qsys " "Elaborating Platform Designer system entity \"DEBUG.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214581302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:16:29 Progress: Loading FPGA/DEBUG.qsys " "2021.03.31.22:16:29 Progress: Loading FPGA/DEBUG.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214589145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:16:30 Progress: Reading input file " "2021.03.31.22:16:30 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214590209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:16:30 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\] " "2021.03.31.22:16:30 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214590329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:16:30 Progress: Parameterizing module in_system_sources_probes_0 " "2021.03.31.22:16:30 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214590583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:16:30 Progress: Building connections " "2021.03.31.22:16:30 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214590589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:16:30 Progress: Parameterizing connections " "2021.03.31.22:16:30 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214590589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:16:30 Progress: Validating " "2021.03.31.22:16:30 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214590640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:16:32 Progress: Done reading input file " "2021.03.31.22:16:32 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214592153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG: Generating DEBUG \"DEBUG\" for QUARTUS_SYNTH " "DEBUG: Generating DEBUG \"DEBUG\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214593632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"DEBUG\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"DEBUG\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214594659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG: Done \"DEBUG\" with 2 modules, 2 files " "DEBUG: Done \"DEBUG\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214594661 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "DEBUG.qsys " "Finished elaborating Platform Designer system entity \"DEBUG.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214595505 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "DEBUG2.qsys " "Elaborating Platform Designer system entity \"DEBUG2.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214595544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:16:43 Progress: Loading FPGA/DEBUG2.qsys " "2021.03.31.22:16:43 Progress: Loading FPGA/DEBUG2.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214603368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:16:44 Progress: Reading input file " "2021.03.31.22:16:44 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214604366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:16:44 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\] " "2021.03.31.22:16:44 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214604470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:16:44 Progress: Parameterizing module in_system_sources_probes_0 " "2021.03.31.22:16:44 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214604725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:16:44 Progress: Building connections " "2021.03.31.22:16:44 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214604729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:16:44 Progress: Parameterizing connections " "2021.03.31.22:16:44 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214604729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:16:44 Progress: Validating " "2021.03.31.22:16:44 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214604776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.31.22:16:46 Progress: Done reading input file " "2021.03.31.22:16:46 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214606156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG2: Generating DEBUG2 \"DEBUG2\" for QUARTUS_SYNTH " "DEBUG2: Generating DEBUG2 \"DEBUG2\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214607599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"DEBUG2\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"DEBUG2\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214608538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG2: Done \"DEBUG2\" with 2 modules, 2 files " "DEBUG2: Done \"DEBUG2\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214608539 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "DEBUG2.qsys " "Finished elaborating Platform Designer system entity \"DEBUG2.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214609386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wolf-lite.bdf 1 1 " "Found 1 design units, including 1 entities, in source file wolf-lite.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 WOLF-LITE " "Found entity 1: WOLF-LITE" {  } { { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214611101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214611101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_corrector.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_corrector.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_corrector " "Found entity 1: DAC_corrector" {  } { { "DAC_corrector.v" "" { Text "C:/FPGA/DAC_corrector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214611148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214611148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_interface " "Found entity 1: spi_interface" {  } { { "spi_interface.v" "" { Text "C:/FPGA/spi_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214611171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214611171 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "stm32_interface.v(93) " "Verilog HDL warning at stm32_interface.v(93): extended using \"x\" or \"z\"" {  } { { "stm32_interface.v" "" { Text "C:/FPGA/stm32_interface.v" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617214611184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stm32_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file stm32_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 stm32_interface " "Found entity 1: stm32_interface" {  } { { "stm32_interface.v" "" { Text "C:/FPGA/stm32_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214611196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214611196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file data_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_shifter " "Found entity 1: data_shifter" {  } { { "data_shifter.v" "" { Text "C:/FPGA/data_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214611214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214611214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vcxo_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vcxo_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vcxo_controller " "Found entity 1: vcxo_controller" {  } { { "vcxo_controller.v" "" { Text "C:/FPGA/vcxo_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214611237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214611237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixer.v 1 1 " "Found 1 design units, including 1 entities, in source file mixer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mixer " "Found entity 1: mixer" {  } { { "mixer.v" "" { Text "C:/FPGA/mixer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214611257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214611257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Found entity 1: mux16" {  } { { "mux16.v" "" { Text "C:/FPGA/mux16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214611279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214611279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file main_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAIN_PLL " "Found entity 1: MAIN_PLL" {  } { { "MAIN_PLL.v" "" { Text "C:/FPGA/MAIN_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214611309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214611309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux14.v 1 1 " "Found 1 design units, including 1 entities, in source file mux14.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux14 " "Found entity 1: mux14" {  } { { "mux14.v" "" { Text "C:/FPGA/mux14.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214611336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214611336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "mux1.v" "" { Text "C:/FPGA/mux1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214611361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214611361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_mixer.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_mixer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_mixer " "Found entity 1: tx_mixer" {  } { { "tx_mixer.v" "" { Text "C:/FPGA/tx_mixer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214611386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214611386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_summator.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_summator.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_summator " "Found entity 1: tx_summator" {  } { { "tx_summator.v" "" { Text "C:/FPGA/tx_summator.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214611406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214611406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Latch " "Found entity 1: ADC_Latch" {  } { { "ADC_Latch.v" "" { Text "C:/FPGA/ADC_Latch.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214611428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214611428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_null.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_null.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_null " "Found entity 1: dac_null" {  } { { "dac_null.v" "" { Text "C:/FPGA/dac_null.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214611453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214611453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ciccomp.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_ciccomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_ciccomp " "Found entity 1: rx_ciccomp" {  } { { "rx_ciccomp.v" "" { Text "C:/FPGA/rx_ciccomp.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214611467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214611467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ciccomp/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file rx_ciccomp/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (rx_ciccomp) " "Found design unit 1: dspba_library_package (rx_ciccomp)" {  } { { "rx_ciccomp/dspba_library_package.vhd" "" { Text "C:/FPGA/rx_ciccomp/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ciccomp/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file rx_ciccomp/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "rx_ciccomp/dspba_library.vhd" "" { Text "C:/FPGA/rx_ciccomp/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613146 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "rx_ciccomp/dspba_library.vhd" "" { Text "C:/FPGA/rx_ciccomp/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613146 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "rx_ciccomp/dspba_library.vhd" "" { Text "C:/FPGA/rx_ciccomp/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613146 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "rx_ciccomp/dspba_library.vhd" "" { Text "C:/FPGA/rx_ciccomp/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613146 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "rx_ciccomp/dspba_library.vhd" "" { Text "C:/FPGA/rx_ciccomp/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613146 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "rx_ciccomp/dspba_library.vhd" "" { Text "C:/FPGA/rx_ciccomp/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ciccomp/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file rx_ciccomp/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (rx_ciccomp) " "Found design unit 1: auk_dspip_math_pkg_hpfir (rx_ciccomp)" {  } { { "rx_ciccomp/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/FPGA/rx_ciccomp/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613157 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "rx_ciccomp/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/FPGA/rx_ciccomp/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ciccomp/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file rx_ciccomp/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (rx_ciccomp) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (rx_ciccomp)" {  } { { "rx_ciccomp/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "C:/FPGA/rx_ciccomp/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ciccomp/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_ciccomp/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "rx_ciccomp/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/FPGA/rx_ciccomp/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613175 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "rx_ciccomp/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/FPGA/rx_ciccomp/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ciccomp/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_ciccomp/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "rx_ciccomp/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/FPGA/rx_ciccomp/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613185 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "rx_ciccomp/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/FPGA/rx_ciccomp/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ciccomp/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_ciccomp/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "rx_ciccomp/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/FPGA/rx_ciccomp/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613196 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "rx_ciccomp/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/FPGA/rx_ciccomp/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ciccomp/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_ciccomp/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "rx_ciccomp/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/FPGA/rx_ciccomp/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613206 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "rx_ciccomp/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/FPGA/rx_ciccomp/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ciccomp/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_ciccomp/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "rx_ciccomp/altera_avalon_sc_fifo.v" "" { Text "C:/FPGA/rx_ciccomp/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_ciccomp_0002_rtl_core-normal " "Found design unit 1: rx_ciccomp_0002_rtl_core-normal" {  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613233 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_ciccomp_0002_rtl_core " "Found entity 1: rx_ciccomp_0002_rtl_core" {  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ciccomp/rx_ciccomp_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_ciccomp/rx_ciccomp_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_ciccomp_0002_ast-struct " "Found design unit 1: rx_ciccomp_0002_ast-struct" {  } { { "rx_ciccomp/rx_ciccomp_0002_ast.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613241 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_ciccomp_0002_ast " "Found entity 1: rx_ciccomp_0002_ast" {  } { { "rx_ciccomp/rx_ciccomp_0002_ast.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ciccomp/rx_ciccomp_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_ciccomp/rx_ciccomp_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_ciccomp_0002-syn " "Found design unit 1: rx_ciccomp_0002-syn" {  } { { "rx_ciccomp/rx_ciccomp_0002.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613249 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_ciccomp_0002 " "Found entity 1: rx_ciccomp_0002" {  } { { "rx_ciccomp/rx_ciccomp_0002.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_ciccomp.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_ciccomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_ciccomp " "Found entity 1: tx_ciccomp" {  } { { "tx_ciccomp.v" "" { Text "C:/FPGA/tx_ciccomp.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_ciccomp/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file tx_ciccomp/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (tx_ciccomp) " "Found design unit 1: dspba_library_package (tx_ciccomp)" {  } { { "tx_ciccomp/dspba_library_package.vhd" "" { Text "C:/FPGA/tx_ciccomp/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_ciccomp/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file tx_ciccomp/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "tx_ciccomp/dspba_library.vhd" "" { Text "C:/FPGA/tx_ciccomp/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613286 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "tx_ciccomp/dspba_library.vhd" "" { Text "C:/FPGA/tx_ciccomp/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613286 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "tx_ciccomp/dspba_library.vhd" "" { Text "C:/FPGA/tx_ciccomp/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613286 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "tx_ciccomp/dspba_library.vhd" "" { Text "C:/FPGA/tx_ciccomp/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613286 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "tx_ciccomp/dspba_library.vhd" "" { Text "C:/FPGA/tx_ciccomp/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613286 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "tx_ciccomp/dspba_library.vhd" "" { Text "C:/FPGA/tx_ciccomp/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_ciccomp/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file tx_ciccomp/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (tx_ciccomp) " "Found design unit 1: auk_dspip_math_pkg_hpfir (tx_ciccomp)" {  } { { "tx_ciccomp/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/FPGA/tx_ciccomp/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613296 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "tx_ciccomp/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/FPGA/tx_ciccomp/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_ciccomp/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file tx_ciccomp/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (tx_ciccomp) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (tx_ciccomp)" {  } { { "tx_ciccomp/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "C:/FPGA/tx_ciccomp/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_ciccomp/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_ciccomp/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "tx_ciccomp/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/FPGA/tx_ciccomp/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613315 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "tx_ciccomp/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/FPGA/tx_ciccomp/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_ciccomp/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_ciccomp/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "tx_ciccomp/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/FPGA/tx_ciccomp/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613325 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "tx_ciccomp/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/FPGA/tx_ciccomp/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_ciccomp/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_ciccomp/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "tx_ciccomp/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/FPGA/tx_ciccomp/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613337 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "tx_ciccomp/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/FPGA/tx_ciccomp/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_ciccomp/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_ciccomp/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "tx_ciccomp/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/FPGA/tx_ciccomp/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613346 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "tx_ciccomp/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/FPGA/tx_ciccomp/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_ciccomp/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_ciccomp/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "tx_ciccomp/altera_avalon_sc_fifo.v" "" { Text "C:/FPGA/tx_ciccomp/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_ciccomp_0002_rtl_core-normal " "Found design unit 1: tx_ciccomp_0002_rtl_core-normal" {  } { { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613373 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_ciccomp_0002_rtl_core " "Found entity 1: tx_ciccomp_0002_rtl_core" {  } { { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_ciccomp/tx_ciccomp_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_ciccomp/tx_ciccomp_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_ciccomp_0002_ast-struct " "Found design unit 1: tx_ciccomp_0002_ast-struct" {  } { { "tx_ciccomp/tx_ciccomp_0002_ast.vhd" "" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613386 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_ciccomp_0002_ast " "Found entity 1: tx_ciccomp_0002_ast" {  } { { "tx_ciccomp/tx_ciccomp_0002_ast.vhd" "" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_ciccomp/tx_ciccomp_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_ciccomp/tx_ciccomp_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_ciccomp_0002-syn " "Found design unit 1: tx_ciccomp_0002-syn" {  } { { "tx_ciccomp/tx_ciccomp_0002.vhd" "" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613395 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_ciccomp_0002 " "Found entity 1: tx_ciccomp_0002" {  } { { "tx_ciccomp/tx_ciccomp_0002.vhd" "" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diffclock_buff.v 2 2 " "Found 2 design units, including 2 entities, in source file diffclock_buff.v" { { "Info" "ISGN_ENTITY_NAME" "1 diffclock_buff_iobuf_in_k0j " "Found entity 1: diffclock_buff_iobuf_in_k0j" {  } { { "diffclock_buff.v" "" { Text "C:/FPGA/diffclock_buff.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613515 ""} { "Info" "ISGN_ENTITY_NAME" "2 diffclock_buff " "Found entity 2: diffclock_buff" {  } { { "diffclock_buff.v" "" { Text "C:/FPGA/diffclock_buff.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcdc_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file dcdc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcdc_pll " "Found entity 1: dcdc_pll" {  } { { "dcdc_pll.v" "" { Text "C:/FPGA/dcdc_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_pll " "Found entity 1: tx_pll" {  } { { "tx_pll.v" "" { Text "C:/FPGA/tx_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clock_buffer/clock_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/clock_buffer/clock_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_buffer " "Found entity 1: clock_buffer" {  } { { "db/ip/clock_buffer/clock_buffer.v" "" { Text "C:/FPGA/db/ip/clock_buffer/clock_buffer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_buffer_altclkctrl_0_sub " "Found entity 1: clock_buffer_altclkctrl_0_sub" {  } { { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613684 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_buffer_altclkctrl_0 " "Found entity 2: clock_buffer_altclkctrl_0" {  } { { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/rx_cic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rx_cic/rx_cic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_cic " "Found entity 1: rx_cic" {  } { { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214613709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214613709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/alt_cic_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rx_cic/submodules/alt_cic_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_core " "Found entity 1: alt_cic_core" {  } { { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214614914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214614914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/alt_cic_dec_miso.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rx_cic/submodules/alt_cic_dec_miso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_miso " "Found entity 1: alt_cic_dec_miso" {  } { { "db/ip/rx_cic/submodules/alt_cic_dec_miso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_miso.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214615158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214615158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_siso " "Found entity 1: alt_cic_dec_siso" {  } { { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214615415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214615415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/alt_cic_int_simo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rx_cic/submodules/alt_cic_int_simo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_simo " "Found entity 1: alt_cic_int_simo" {  } { { "db/ip/rx_cic/submodules/alt_cic_int_simo.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_int_simo.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214615685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214615685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/alt_cic_int_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rx_cic/submodules/alt_cic_int_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_siso " "Found entity 1: alt_cic_int_siso" {  } { { "db/ip/rx_cic/submodules/alt_cic_int_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_int_siso.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214615940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214615940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/alt_dsp_cic_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/rx_cic/submodules/alt_dsp_cic_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dsp_cic_common_pkg (SystemVerilog) (rx_cic) " "Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (rx_cic)" {  } { { "db/ip/rx_cic/submodules/alt_dsp_cic_common_pkg.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_dsp_cic_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214616154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214616154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214616395 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214616395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214616395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214616608 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214616608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214616608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_small_fifo-arch " "Found design unit 1: auk_dspip_avalon_streaming_small_fifo-arch" {  } { { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214616803 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_small_fifo " "Found entity 1: auk_dspip_avalon_streaming_small_fifo" {  } { { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214616803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214616803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214616990 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214616990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214616990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_channel_buffer-SYN " "Found design unit 1: auk_dspip_channel_buffer-SYN" {  } { { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214617181 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_channel_buffer " "Found entity 1: auk_dspip_channel_buffer" {  } { { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214617181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214617181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_cic_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/rx_cic/submodules/auk_dspip_cic_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_cic_lib_pkg (rx_cic) " "Found design unit 1: auk_dspip_cic_lib_pkg (rx_cic)" {  } { { "db/ip/rx_cic/submodules/auk_dspip_cic_lib_pkg.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_cic_lib_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214617383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214617383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/rx_cic/submodules/auk_dspip_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_delay-rtl " "Found design unit 1: auk_dspip_delay-rtl" {  } { { "db/ip/rx_cic/submodules/auk_dspip_delay.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_delay.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214617402 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_delay " "Found entity 1: auk_dspip_delay" {  } { { "db/ip/rx_cic/submodules/auk_dspip_delay.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_delay.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214617402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214617402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_differentiator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/rx_cic/submodules/auk_dspip_differentiator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_differentiator-SYN " "Found design unit 1: auk_dspip_differentiator-SYN" {  } { { "db/ip/rx_cic/submodules/auk_dspip_differentiator.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_differentiator.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214617604 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_differentiator " "Found entity 1: auk_dspip_differentiator" {  } { { "db/ip/rx_cic/submodules/auk_dspip_differentiator.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_differentiator.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214617604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214617604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rx_cic/submodules/auk_dspip_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_downsample " "Found entity 1: auk_dspip_downsample" {  } { { "db/ip/rx_cic/submodules/auk_dspip_downsample.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214617801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214617801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_fastadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/rx_cic/submodules/auk_dspip_fastadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastadd-beh " "Found design unit 1: auk_dspip_fastadd-beh" {  } { { "db/ip/rx_cic/submodules/auk_dspip_fastadd.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_fastadd.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214617809 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastadd " "Found entity 1: auk_dspip_fastadd" {  } { { "db/ip/rx_cic/submodules/auk_dspip_fastadd.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_fastadd.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214617809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214617809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_fastaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/rx_cic/submodules/auk_dspip_fastaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastaddsub-beh " "Found design unit 1: auk_dspip_fastaddsub-beh" {  } { { "db/ip/rx_cic/submodules/auk_dspip_fastaddsub.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_fastaddsub.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214617827 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastaddsub " "Found entity 1: auk_dspip_fastaddsub" {  } { { "db/ip/rx_cic/submodules/auk_dspip_fastaddsub.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_fastaddsub.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214617827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214617827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_integrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/rx_cic/submodules/auk_dspip_integrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_integrator-SYN " "Found design unit 1: auk_dspip_integrator-SYN" {  } { { "db/ip/rx_cic/submodules/auk_dspip_integrator.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_integrator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214618038 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_integrator " "Found entity 1: auk_dspip_integrator" {  } { { "db/ip/rx_cic/submodules/auk_dspip_integrator.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_integrator.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214618038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214618038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/rx_cic/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (rx_cic) " "Found design unit 1: auk_dspip_lib_pkg (rx_cic)" {  } { { "db/ip/rx_cic/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214618056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214618056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/rx_cic/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (rx_cic) " "Found design unit 1: auk_dspip_math_pkg (rx_cic)" {  } { { "db/ip/rx_cic/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214618077 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "db/ip/rx_cic/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214618077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214618077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_pipelined_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/rx_cic/submodules/auk_dspip_pipelined_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_pipelined_adder-rtl " "Found design unit 1: auk_dspip_pipelined_adder-rtl" {  } { { "db/ip/rx_cic/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_pipelined_adder.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214618093 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_pipelined_adder " "Found entity 1: auk_dspip_pipelined_adder" {  } { { "db/ip/rx_cic/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_pipelined_adder.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214618093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214618093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/rx_cic/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "db/ip/rx_cic/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214618113 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "db/ip/rx_cic/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214618113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214618113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/rx_cic/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (rx_cic) " "Found design unit 1: auk_dspip_text_pkg (rx_cic)" {  } { { "db/ip/rx_cic/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214618130 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "db/ip/rx_cic/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214618130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214618130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_upsample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/rx_cic/submodules/auk_dspip_upsample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_upsample-SYN " "Found design unit 1: auk_dspip_upsample-SYN" {  } { { "db/ip/rx_cic/submodules/auk_dspip_upsample.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_upsample.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214618367 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_upsample " "Found entity 1: auk_dspip_upsample" {  } { { "db/ip/rx_cic/submodules/auk_dspip_upsample.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_upsample.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214618367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214618367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/auk_dspip_variable_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rx_cic/submodules/auk_dspip_variable_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_variable_downsample " "Found entity 1: auk_dspip_variable_downsample" {  } { { "db/ip/rx_cic/submodules/auk_dspip_variable_downsample.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_variable_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214618552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214618552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rx_cic/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "db/ip/rx_cic/submodules/counter_module.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214618761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214618761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rx_cic/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "db/ip/rx_cic/submodules/hyper_pipeline_interface.v" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214618965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214618965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rx_cic_cic_ii_0 " "Found entity 1: rx_cic_cic_ii_0" {  } { { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214618992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214618992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/alt_cic_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_cic/submodules/alt_cic_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_core " "Found entity 1: alt_cic_core" {  } { { "db/ip/tx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_core.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214619255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214619255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/alt_cic_dec_miso.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_cic/submodules/alt_cic_dec_miso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_miso " "Found entity 1: alt_cic_dec_miso" {  } { { "db/ip/tx_cic/submodules/alt_cic_dec_miso.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_dec_miso.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214619576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214619576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/alt_cic_dec_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_cic/submodules/alt_cic_dec_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_siso " "Found entity 1: alt_cic_dec_siso" {  } { { "db/ip/tx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_dec_siso.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214619852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214619852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/alt_cic_int_simo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_cic/submodules/alt_cic_int_simo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_simo " "Found entity 1: alt_cic_int_simo" {  } { { "db/ip/tx_cic/submodules/alt_cic_int_simo.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_simo.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214620131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214620131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/alt_cic_int_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_cic/submodules/alt_cic_int_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_siso " "Found entity 1: alt_cic_int_siso" {  } { { "db/ip/tx_cic/submodules/alt_cic_int_siso.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_siso.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214620365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214620365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/alt_dsp_cic_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/tx_cic/submodules/alt_dsp_cic_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dsp_cic_common_pkg (SystemVerilog) (tx_cic) " "Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (tx_cic)" {  } { { "db/ip/tx_cic/submodules/alt_dsp_cic_common_pkg.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_dsp_cic_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214620579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214620579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214620799 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214620799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214620799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214621012 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214621012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214621012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_small_fifo-arch " "Found design unit 1: auk_dspip_avalon_streaming_small_fifo-arch" {  } { { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214621247 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_small_fifo " "Found entity 1: auk_dspip_avalon_streaming_small_fifo" {  } { { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214621247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214621247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214621487 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214621487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214621487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_channel_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/tx_cic/submodules/auk_dspip_channel_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_channel_buffer-SYN " "Found design unit 1: auk_dspip_channel_buffer-SYN" {  } { { "db/ip/tx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_channel_buffer.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214621681 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_channel_buffer " "Found entity 1: auk_dspip_channel_buffer" {  } { { "db/ip/tx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_channel_buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214621681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214621681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_cic_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/tx_cic/submodules/auk_dspip_cic_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_cic_lib_pkg (tx_cic) " "Found design unit 1: auk_dspip_cic_lib_pkg (tx_cic)" {  } { { "db/ip/tx_cic/submodules/auk_dspip_cic_lib_pkg.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_cic_lib_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214621876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214621876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/tx_cic/submodules/auk_dspip_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_delay-rtl " "Found design unit 1: auk_dspip_delay-rtl" {  } { { "db/ip/tx_cic/submodules/auk_dspip_delay.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_delay.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214621897 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_delay " "Found entity 1: auk_dspip_delay" {  } { { "db/ip/tx_cic/submodules/auk_dspip_delay.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_delay.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214621897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214621897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_differentiator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/tx_cic/submodules/auk_dspip_differentiator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_differentiator-SYN " "Found design unit 1: auk_dspip_differentiator-SYN" {  } { { "db/ip/tx_cic/submodules/auk_dspip_differentiator.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_differentiator.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214622102 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_differentiator " "Found entity 1: auk_dspip_differentiator" {  } { { "db/ip/tx_cic/submodules/auk_dspip_differentiator.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_differentiator.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214622102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214622102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_cic/submodules/auk_dspip_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_downsample " "Found entity 1: auk_dspip_downsample" {  } { { "db/ip/tx_cic/submodules/auk_dspip_downsample.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214622300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214622300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_fastadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/tx_cic/submodules/auk_dspip_fastadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastadd-beh " "Found design unit 1: auk_dspip_fastadd-beh" {  } { { "db/ip/tx_cic/submodules/auk_dspip_fastadd.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_fastadd.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214622309 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastadd " "Found entity 1: auk_dspip_fastadd" {  } { { "db/ip/tx_cic/submodules/auk_dspip_fastadd.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_fastadd.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214622309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214622309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_fastaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/tx_cic/submodules/auk_dspip_fastaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastaddsub-beh " "Found design unit 1: auk_dspip_fastaddsub-beh" {  } { { "db/ip/tx_cic/submodules/auk_dspip_fastaddsub.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_fastaddsub.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214622317 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastaddsub " "Found entity 1: auk_dspip_fastaddsub" {  } { { "db/ip/tx_cic/submodules/auk_dspip_fastaddsub.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_fastaddsub.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214622317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214622317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_integrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/tx_cic/submodules/auk_dspip_integrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_integrator-SYN " "Found design unit 1: auk_dspip_integrator-SYN" {  } { { "db/ip/tx_cic/submodules/auk_dspip_integrator.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_integrator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214622503 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_integrator " "Found entity 1: auk_dspip_integrator" {  } { { "db/ip/tx_cic/submodules/auk_dspip_integrator.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_integrator.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214622503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214622503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/tx_cic/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (tx_cic) " "Found design unit 1: auk_dspip_lib_pkg (tx_cic)" {  } { { "db/ip/tx_cic/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214622521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214622521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/tx_cic/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (tx_cic) " "Found design unit 1: auk_dspip_math_pkg (tx_cic)" {  } { { "db/ip/tx_cic/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214622538 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "db/ip/tx_cic/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214622538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214622538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_pipelined_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/tx_cic/submodules/auk_dspip_pipelined_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_pipelined_adder-rtl " "Found design unit 1: auk_dspip_pipelined_adder-rtl" {  } { { "db/ip/tx_cic/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_pipelined_adder.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214622556 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_pipelined_adder " "Found entity 1: auk_dspip_pipelined_adder" {  } { { "db/ip/tx_cic/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_pipelined_adder.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214622556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214622556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/tx_cic/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "db/ip/tx_cic/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214622571 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "db/ip/tx_cic/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214622571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214622571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/tx_cic/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (tx_cic) " "Found design unit 1: auk_dspip_text_pkg (tx_cic)" {  } { { "db/ip/tx_cic/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214622579 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "db/ip/tx_cic/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214622579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214622579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_upsample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/tx_cic/submodules/auk_dspip_upsample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_upsample-SYN " "Found design unit 1: auk_dspip_upsample-SYN" {  } { { "db/ip/tx_cic/submodules/auk_dspip_upsample.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_upsample.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214622762 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_upsample " "Found entity 1: auk_dspip_upsample" {  } { { "db/ip/tx_cic/submodules/auk_dspip_upsample.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_upsample.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214622762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214622762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/auk_dspip_variable_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_cic/submodules/auk_dspip_variable_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_variable_downsample " "Found entity 1: auk_dspip_variable_downsample" {  } { { "db/ip/tx_cic/submodules/auk_dspip_variable_downsample.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_variable_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214622956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214622956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_cic/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "db/ip/tx_cic/submodules/counter_module.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214623197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214623197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_cic/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "db/ip/tx_cic/submodules/hyper_pipeline_interface.v" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214623407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214623407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tx_cic_cic_ii_0 " "Found entity 1: tx_cic_cic_ii_0" {  } { { "db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214623444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214623444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_cic/tx_cic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_cic/tx_cic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_cic " "Found entity 1: tx_cic" {  } { { "db/ip/tx_cic/tx_cic.v" "" { Text "C:/FPGA/db/ip/tx_cic/tx_cic.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214623465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214623465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_nco/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_nco/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "db/ip/tx_nco/submodules/asj_altqmcpipe.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214624487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214624487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_nco/submodules/asj_gam_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_nco/submodules/asj_gam_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gam_dp " "Found entity 1: asj_gam_dp" {  } { { "db/ip/tx_nco/submodules/asj_gam_dp.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_gam_dp.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214624710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214624710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_nco/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_nco/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "db/ip/tx_nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214624926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214624926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_nco/submodules/asj_nco_as_m_dp_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_nco/submodules/asj_nco_as_m_dp_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_dp_cen " "Found entity 1: asj_nco_as_m_dp_cen" {  } { { "db/ip/tx_nco/submodules/asj_nco_as_m_dp_cen.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_as_m_dp_cen.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214625175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214625175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_nco/submodules/asj_nco_derot.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_nco/submodules/asj_nco_derot.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_derot " "Found entity 1: asj_nco_derot" {  } { { "db/ip/tx_nco/submodules/asj_nco_derot.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_derot.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214625369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214625369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_nco/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_nco/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "db/ip/tx_nco/submodules/asj_nco_isdr.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214625589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214625589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_nco/submodules/asj_nco_madx_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_nco/submodules/asj_nco_madx_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_madx_cen " "Found entity 1: asj_nco_madx_cen" {  } { { "db/ip/tx_nco/submodules/asj_nco_madx_cen.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_madx_cen.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214625776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214625776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_nco/submodules/asj_nco_mady_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_nco/submodules/asj_nco_mady_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mady_cen " "Found entity 1: asj_nco_mady_cen" {  } { { "db/ip/tx_nco/submodules/asj_nco_mady_cen.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_mady_cen.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214625983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214625983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_nco/submodules/asj_nco_mob_w.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_nco/submodules/asj_nco_mob_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_w " "Found entity 1: asj_nco_mob_w" {  } { { "db/ip/tx_nco/submodules/asj_nco_mob_w.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_mob_w.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214626177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214626177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_nco_nco_ii_0 " "Found entity 1: tx_nco_nco_ii_0" {  } { { "db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214626213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214626213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/tx_nco/tx_nco.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/tx_nco/tx_nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_nco " "Found entity 1: tx_nco" {  } { { "db/ip/tx_nco/tx_nco.v" "" { Text "C:/FPGA/db/ip/tx_nco/tx_nco.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214626231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214626231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco " "Found entity 1: nco" {  } { { "db/ip/nco/nco.v" "" { Text "C:/FPGA/db/ip/nco/nco.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214626271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214626271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "db/ip/nco/submodules/asj_altqmcpipe.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214626460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214626460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_gam_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_gam_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gam_dp " "Found entity 1: asj_gam_dp" {  } { { "db/ip/nco/submodules/asj_gam_dp.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_gam_dp.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214626682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214626682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "db/ip/nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214626906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214626906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_nco_as_m_dp_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_as_m_dp_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_dp_cen " "Found entity 1: asj_nco_as_m_dp_cen" {  } { { "db/ip/nco/submodules/asj_nco_as_m_dp_cen.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_as_m_dp_cen.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214627132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214627132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_nco_derot.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_derot.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_derot " "Found entity 1: asj_nco_derot" {  } { { "db/ip/nco/submodules/asj_nco_derot.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_derot.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214627329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214627329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "db/ip/nco/submodules/asj_nco_isdr.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214627531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214627531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_nco_madx_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_madx_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_madx_cen " "Found entity 1: asj_nco_madx_cen" {  } { { "db/ip/nco/submodules/asj_nco_madx_cen.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_madx_cen.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214627734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214627734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_nco_mady_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_mady_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mady_cen " "Found entity 1: asj_nco_mady_cen" {  } { { "db/ip/nco/submodules/asj_nco_mady_cen.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_mady_cen.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214627937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214627937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_nco_mob_w.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_mob_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_w " "Found entity 1: asj_nco_mob_w" {  } { { "db/ip/nco/submodules/asj_nco_mob_w.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_mob_w.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214628138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214628138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/nco_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/nco_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco_nco_ii_0 " "Found entity 1: nco_nco_ii_0" {  } { { "db/ip/nco/submodules/nco_nco_ii_0.v" "" { Text "C:/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214628172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214628172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/debug/debug.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/debug/debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEBUG " "Found entity 1: DEBUG" {  } { { "db/ip/debug/debug.v" "" { Text "C:/FPGA/db/ip/debug/debug.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214628190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214628190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/debug/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/debug/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/debug/submodules/altsource_probe_top.v" "" { Text "C:/FPGA/db/ip/debug/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214628209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214628209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/debug2/debug2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/debug2/debug2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEBUG2 " "Found entity 1: DEBUG2" {  } { { "db/ip/debug2/debug2.v" "" { Text "C:/FPGA/db/ip/debug2/debug2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214628229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214628229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/debug2/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/debug2/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/debug2/submodules/altsource_probe_top.v" "" { Text "C:/FPGA/db/ip/debug2/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214628252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214628252 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "WOLF-LITE " "Elaborating entity \"WOLF-LITE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617214632573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stm32_interface stm32_interface:STM32_INTERFACE " "Elaborating entity \"stm32_interface\" for hierarchy \"stm32_interface:STM32_INTERFACE\"" {  } { { "WOLF-LITE.bdf" "STM32_INTERFACE" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 144 3088 3376 704 "STM32_INTERFACE" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214632695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_summator tx_summator:TX_SUMMATOR " "Elaborating entity \"tx_summator\" for hierarchy \"tx_summator:TX_SUMMATOR\"" {  } { { "WOLF-LITE.bdf" "TX_SUMMATOR" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 5544 5704 280 "TX_SUMMATOR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214633192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub tx_summator:TX_SUMMATOR\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"tx_summator:TX_SUMMATOR\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "tx_summator.v" "LPM_ADD_SUB_component" { Text "C:/FPGA/tx_summator.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214633566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_summator:TX_SUMMATOR\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"tx_summator:TX_SUMMATOR\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "tx_summator.v" "" { Text "C:/FPGA/tx_summator.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214633626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_summator:TX_SUMMATOR\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"tx_summator:TX_SUMMATOR\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214633627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214633627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214633627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214633627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214633627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214633627 ""}  } { { "tx_summator.v" "" { Text "C:/FPGA/tx_summator.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214633627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1vk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1vk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1vk " "Found entity 1: add_sub_1vk" {  } { { "db/add_sub_1vk.tdf" "" { Text "C:/FPGA/db/add_sub_1vk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214633821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214633821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1vk tx_summator:TX_SUMMATOR\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_1vk:auto_generated " "Elaborating entity \"add_sub_1vk\" for hierarchy \"tx_summator:TX_SUMMATOR\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_1vk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214633838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_pll tx_pll:TX_PLL " "Elaborating entity \"tx_pll\" for hierarchy \"tx_pll:TX_PLL\"" {  } { { "WOLF-LITE.bdf" "TX_PLL" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 720 3080 3320 872 "TX_PLL" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214634005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll tx_pll:TX_PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"tx_pll:TX_PLL\|altpll:altpll_component\"" {  } { { "tx_pll.v" "altpll_component" { Text "C:/FPGA/tx_pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214634379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_pll:TX_PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"tx_pll:TX_PLL\|altpll:altpll_component\"" {  } { { "tx_pll.v" "" { Text "C:/FPGA/tx_pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214634431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_pll:TX_PLL\|altpll:altpll_component " "Instantiated megafunction \"tx_pll:TX_PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 16276 " "Parameter \"inclk0_input_frequency\" = \"16276\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=tx_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=tx_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214634432 ""}  } { { "tx_pll.v" "" { Text "C:/FPGA/tx_pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214634432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/tx_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/tx_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_pll_altpll " "Found entity 1: tx_pll_altpll" {  } { { "db/tx_pll_altpll.v" "" { Text "C:/FPGA/db/tx_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214634623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214634623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_pll_altpll tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated " "Elaborating entity \"tx_pll_altpll\" for hierarchy \"tx_pll:TX_PLL\|altpll:altpll_component\|tx_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214634643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_buffer clock_buffer:SYSCLK_BUFFER " "Elaborating entity \"clock_buffer\" for hierarchy \"clock_buffer:SYSCLK_BUFFER\"" {  } { { "WOLF-LITE.bdf" "SYSCLK_BUFFER" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 624 2416 2688 728 "SYSCLK_BUFFER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214634770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_buffer_altclkctrl_0 clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"clock_buffer_altclkctrl_0\" for hierarchy \"clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\"" {  } { { "db/ip/clock_buffer/clock_buffer.v" "altclkctrl_0" { Text "C:/FPGA/db/ip/clock_buffer/clock_buffer.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214634822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_buffer_altclkctrl_0_sub clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component " "Elaborating entity \"clock_buffer_altclkctrl_0_sub\" for hierarchy \"clock_buffer:SYSCLK_BUFFER\|clock_buffer_altclkctrl_0:altclkctrl_0\|clock_buffer_altclkctrl_0_sub:clock_buffer_altclkctrl_0_sub_component\"" {  } { { "db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" "clock_buffer_altclkctrl_0_sub_component" { Text "C:/FPGA/db/ip/clock_buffer/submodules/clock_buffer_altclkctrl_0.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214634869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_mixer tx_mixer:TX_MIXER_I " "Elaborating entity \"tx_mixer\" for hierarchy \"tx_mixer:TX_MIXER_I\"" {  } { { "WOLF-LITE.bdf" "TX_MIXER_I" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 56 5272 5440 184 "TX_MIXER_I" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214634934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult tx_mixer:TX_MIXER_I\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"tx_mixer:TX_MIXER_I\|lpm_mult:lpm_mult_component\"" {  } { { "tx_mixer.v" "lpm_mult_component" { Text "C:/FPGA/tx_mixer.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214635309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_mixer:TX_MIXER_I\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"tx_mixer:TX_MIXER_I\|lpm_mult:lpm_mult_component\"" {  } { { "tx_mixer.v" "" { Text "C:/FPGA/tx_mixer.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214635351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_mixer:TX_MIXER_I\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"tx_mixer:TX_MIXER_I\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214635352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214635352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214635352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214635352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214635352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214635352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214635352 ""}  } { { "tx_mixer.v" "" { Text "C:/FPGA/tx_mixer.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214635352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_abt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_abt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_abt " "Found entity 1: mult_abt" {  } { { "db/mult_abt.tdf" "" { Text "C:/FPGA/db/mult_abt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214635531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214635531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_abt tx_mixer:TX_MIXER_I\|lpm_mult:lpm_mult_component\|mult_abt:auto_generated " "Elaborating entity \"mult_abt\" for hierarchy \"tx_mixer:TX_MIXER_I\|lpm_mult:lpm_mult_component\|mult_abt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214635549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_cic tx_cic:TX_CIC_I " "Elaborating entity \"tx_cic\" for hierarchy \"tx_cic:TX_CIC_I\"" {  } { { "WOLF-LITE.bdf" "TX_CIC_I" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -40 4928 5184 192 "TX_CIC_I" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214635675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_cic_cic_ii_0 tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0 " "Elaborating entity \"tx_cic_cic_ii_0\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\"" {  } { { "db/ip/tx_cic/tx_cic.v" "cic_ii_0" { Text "C:/FPGA/db/ip/tx_cic/tx_cic.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214635739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cic_core tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core " "Elaborating entity \"alt_cic_core\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\"" {  } { { "db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" "core" { Text "C:/FPGA/db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214635906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\"" {  } { { "db/ip/tx_cic/submodules/alt_cic_core.sv" "input_sink" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_core.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214636170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\"" {  } { { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "sink_FIFO" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214637018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO " "Elaborated megafunction instantiation \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\"" {  } { { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214637045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO " "Instantiated megafunction \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214637045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214637045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 4 " "Parameter \"almost_empty_value\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214637045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214637045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214637045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214637045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214637045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214637045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214637045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214637045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214637045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214637045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214637045 ""}  } { { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214637045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_gf71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_gf71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_gf71 " "Found entity 1: scfifo_gf71" {  } { { "db/scfifo_gf71.tdf" "" { Text "C:/FPGA/db/scfifo_gf71.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214637258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214637258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_gf71 tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated " "Elaborating entity \"scfifo_gf71\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214637283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_1lv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_1lv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_1lv " "Found entity 1: a_dpfifo_1lv" {  } { { "db/a_dpfifo_1lv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_1lv.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214637395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214637395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_1lv tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo " "Elaborating entity \"a_dpfifo_1lv\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\"" {  } { { "db/scfifo_gf71.tdf" "dpfifo" { Text "C:/FPGA/db/scfifo_gf71.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214637431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l7h1 " "Found entity 1: altsyncram_l7h1" {  } { { "db/altsyncram_l7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_l7h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214637638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214637638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l7h1 tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|altsyncram_l7h1:FIFOram " "Elaborating entity \"altsyncram_l7h1\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|altsyncram_l7h1:FIFOram\"" {  } { { "db/a_dpfifo_1lv.tdf" "FIFOram" { Text "C:/FPGA/db/a_dpfifo_1lv.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214637683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "C:/FPGA/db/cmpr_gs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214637856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214637856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_1lv.tdf" "almost_full_comparer" { Text "C:/FPGA/db/a_dpfifo_1lv.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214637902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|cmpr_gs8:two_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|cmpr_gs8:two_comparison\"" {  } { { "db/a_dpfifo_1lv.tdf" "two_comparison" { Text "C:/FPGA/db/a_dpfifo_1lv.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214637991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r9b " "Found entity 1: cntr_r9b" {  } { { "db/cntr_r9b.tdf" "" { Text "C:/FPGA/db/cntr_r9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214638164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214638164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_r9b tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|cntr_r9b:rd_ptr_msb " "Elaborating entity \"cntr_r9b\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|cntr_r9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_1lv.tdf" "rd_ptr_msb" { Text "C:/FPGA/db/a_dpfifo_1lv.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214638213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8a7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8a7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8a7 " "Found entity 1: cntr_8a7" {  } { { "db/cntr_8a7.tdf" "" { Text "C:/FPGA/db/cntr_8a7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214638372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214638372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8a7 tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|cntr_8a7:usedw_counter " "Elaborating entity \"cntr_8a7\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|cntr_8a7:usedw_counter\"" {  } { { "db/a_dpfifo_1lv.tdf" "usedw_counter" { Text "C:/FPGA/db/a_dpfifo_1lv.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214638416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s9b " "Found entity 1: cntr_s9b" {  } { { "db/cntr_s9b.tdf" "" { Text "C:/FPGA/db/cntr_s9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214638574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214638574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s9b tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|cntr_s9b:wr_ptr " "Elaborating entity \"cntr_s9b\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|cntr_s9b:wr_ptr\"" {  } { { "db/a_dpfifo_1lv.tdf" "wr_ptr" { Text "C:/FPGA/db/a_dpfifo_1lv.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214638622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0 " "Elaborating entity \"auk_dspip_avalon_streaming_source\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\"" {  } { { "db/ip/tx_cic/submodules/alt_cic_core.sv" "output_source_0" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_core.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214638849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\"" {  } { { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" "source_FIFO" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214639320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO " "Elaborated megafunction instantiation \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\"" {  } { { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214639354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO " "Instantiated megafunction \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214639355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214639355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 0 " "Parameter \"almost_empty_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214639355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 13 " "Parameter \"almost_full_value\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214639355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 21 " "Parameter \"lpm_numwords\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214639355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214639355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214639355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214639355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214639355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214639355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214639355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214639355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214639355 ""}  } { { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214639355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ci71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ci71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ci71 " "Found entity 1: scfifo_ci71" {  } { { "db/scfifo_ci71.tdf" "" { Text "C:/FPGA/db/scfifo_ci71.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214639550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214639550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ci71 tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated " "Elaborating entity \"scfifo_ci71\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214639574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_9qv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_9qv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_9qv " "Found entity 1: a_dpfifo_9qv" {  } { { "db/a_dpfifo_9qv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_9qv.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214639679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214639679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_9qv tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo " "Elaborating entity \"a_dpfifo_9qv\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\"" {  } { { "db/scfifo_ci71.tdf" "dpfifo" { Text "C:/FPGA/db/scfifo_ci71.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214639711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hah1 " "Found entity 1: altsyncram_hah1" {  } { { "db/altsyncram_hah1.tdf" "" { Text "C:/FPGA/db/altsyncram_hah1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214639869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214639869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hah1 tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|altsyncram_hah1:FIFOram " "Elaborating entity \"altsyncram_hah1\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|altsyncram_hah1:FIFOram\"" {  } { { "db/a_dpfifo_9qv.tdf" "FIFOram" { Text "C:/FPGA/db/a_dpfifo_9qv.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214639918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_is8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_is8 " "Found entity 1: cmpr_is8" {  } { { "db/cmpr_is8.tdf" "" { Text "C:/FPGA/db/cmpr_is8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214640090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214640090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|cmpr_is8:almost_full_comparer " "Elaborating entity \"cmpr_is8\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|cmpr_is8:almost_full_comparer\"" {  } { { "db/a_dpfifo_9qv.tdf" "almost_full_comparer" { Text "C:/FPGA/db/a_dpfifo_9qv.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214640139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|cmpr_is8:two_comparison " "Elaborating entity \"cmpr_is8\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|cmpr_is8:two_comparison\"" {  } { { "db/a_dpfifo_9qv.tdf" "two_comparison" { Text "C:/FPGA/db/a_dpfifo_9qv.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214640230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t9b " "Found entity 1: cntr_t9b" {  } { { "db/cntr_t9b.tdf" "" { Text "C:/FPGA/db/cntr_t9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214640401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214640401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_t9b tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|cntr_t9b:rd_ptr_msb " "Elaborating entity \"cntr_t9b\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|cntr_t9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_9qv.tdf" "rd_ptr_msb" { Text "C:/FPGA/db/a_dpfifo_9qv.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214640453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_aa7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_aa7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_aa7 " "Found entity 1: cntr_aa7" {  } { { "db/cntr_aa7.tdf" "" { Text "C:/FPGA/db/cntr_aa7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214640604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214640604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_aa7 tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|cntr_aa7:usedw_counter " "Elaborating entity \"cntr_aa7\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|cntr_aa7:usedw_counter\"" {  } { { "db/a_dpfifo_9qv.tdf" "usedw_counter" { Text "C:/FPGA/db/a_dpfifo_9qv.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214640654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u9b " "Found entity 1: cntr_u9b" {  } { { "db/cntr_u9b.tdf" "" { Text "C:/FPGA/db/cntr_u9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214640817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214640817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u9b tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|cntr_u9b:wr_ptr " "Elaborating entity \"cntr_u9b\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|cntr_u9b:wr_ptr\"" {  } { { "db/a_dpfifo_9qv.tdf" "wr_ptr" { Text "C:/FPGA/db/a_dpfifo_9qv.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214640858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller " "Elaborating entity \"auk_dspip_avalon_streaming_controller\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\"" {  } { { "db/ip/tx_cic/submodules/alt_cic_core.sv" "avalon_controller" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_core.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214641093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_small_fifo tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|auk_dspip_avalon_streaming_small_fifo:ready_FIFO " "Elaborating entity \"auk_dspip_avalon_streaming_small_fifo\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|auk_dspip_avalon_streaming_small_fifo:ready_FIFO\"" {  } { { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd" "ready_FIFO" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214641332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cic_int_siso tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one " "Elaborating entity \"alt_cic_int_siso\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\"" {  } { { "db/ip/tx_cic/submodules/alt_cic_core.sv" "int_one" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_core.sv" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214641632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|counter_module:latency_cnt_inst " "Elaborating entity \"counter_module\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|counter_module:latency_cnt_inst\"" {  } { { "db/ip/tx_cic/submodules/alt_cic_int_siso.sv" "latency_cnt_inst" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_siso.sv" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214641962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|counter_module:counter_fs_inst " "Elaborating entity \"counter_module\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|counter_module:counter_fs_inst\"" {  } { { "db/ip/tx_cic/submodules/alt_cic_int_siso.sv" "counter_fs_inst" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_siso.sv" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214642228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|counter_module:counter_ch_inst " "Elaborating entity \"counter_module\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|counter_module:counter_ch_inst\"" {  } { { "db/ip/tx_cic/submodules/alt_cic_int_siso.sv" "counter_ch_inst" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_siso.sv" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214642396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_differentiator:COMB_LOOP\[0\].auk_dsp_diff " "Elaborating entity \"auk_dspip_differentiator\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_differentiator:COMB_LOOP\[0\].auk_dsp_diff\"" {  } { { "db/ip/tx_cic/submodules/alt_cic_int_siso.sv" "COMB_LOOP\[0\].auk_dsp_diff" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_siso.sv" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214642558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_differentiator:COMB_LOOP\[0\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_differentiator:COMB_LOOP\[0\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0\"" {  } { { "db/ip/tx_cic/submodules/auk_dspip_differentiator.vhd" "\\glogic:u0" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_differentiator.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214642726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_upsample tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_upsample:first_upsample " "Elaborating entity \"auk_dspip_upsample\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_upsample:first_upsample\"" {  } { { "db/ip/tx_cic/submodules/alt_cic_int_siso.sv" "first_upsample" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_siso.sv" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214643696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_integrator:integrator_loop\[0\].auK_integrator " "Elaborating entity \"auk_dspip_integrator\" for hierarchy \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_integrator:integrator_loop\[0\].auK_integrator\"" {  } { { "db/ip/tx_cic/submodules/alt_cic_int_siso.sv" "integrator_loop\[0\].auK_integrator" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_siso.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214643912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_shifter data_shifter:TX_CICCOMP_GAINER " "Elaborating entity \"data_shifter\" for hierarchy \"data_shifter:TX_CICCOMP_GAINER\"" {  } { { "WOLF-LITE.bdf" "TX_CICCOMP_GAINER" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 224 4464 4768 368 "TX_CICCOMP_GAINER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214644985 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_shifter.v(18) " "Verilog HDL assignment warning at data_shifter.v(18): truncated value with size 32 to match size of target (1)" {  } { { "data_shifter.v" "" { Text "C:/FPGA/data_shifter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617214644987 "|WOLF-LITE|data_shifter:TX_CICCOMP_GAINER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_shifter.v(19) " "Verilog HDL assignment warning at data_shifter.v(19): truncated value with size 32 to match size of target (1)" {  } { { "data_shifter.v" "" { Text "C:/FPGA/data_shifter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617214644987 "|WOLF-LITE|data_shifter:TX_CICCOMP_GAINER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_shifter.v(20) " "Verilog HDL assignment warning at data_shifter.v(20): truncated value with size 32 to match size of target (16)" {  } { { "data_shifter.v" "" { Text "C:/FPGA/data_shifter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617214644988 "|WOLF-LITE|data_shifter:TX_CICCOMP_GAINER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_shifter.v(21) " "Verilog HDL assignment warning at data_shifter.v(21): truncated value with size 32 to match size of target (16)" {  } { { "data_shifter.v" "" { Text "C:/FPGA/data_shifter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617214644988 "|WOLF-LITE|data_shifter:TX_CICCOMP_GAINER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_ciccomp tx_ciccomp:TX_CICCOMP_I " "Elaborating entity \"tx_ciccomp\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\"" {  } { { "WOLF-LITE.bdf" "TX_CICCOMP_I" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 24 3968 4352 240 "TX_CICCOMP_I" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214645026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_ciccomp_0002 tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst " "Elaborating entity \"tx_ciccomp_0002\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\"" {  } { { "tx_ciccomp.v" "tx_ciccomp_inst" { Text "C:/FPGA/tx_ciccomp.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214645068 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff_in_read_sig tx_ciccomp_0002.vhd(54) " "Verilog HDL or VHDL warning at tx_ciccomp_0002.vhd(54): object \"coeff_in_read_sig\" assigned a value but never read" {  } { { "tx_ciccomp/tx_ciccomp_0002.vhd" "" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1617214645069 "|WOLF-LITE|tx_ciccomp:TX_CICCOMP_I|tx_ciccomp_0002:tx_ciccomp_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_ciccomp_0002_ast tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst " "Elaborating entity \"tx_ciccomp_0002_ast\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\"" {  } { { "tx_ciccomp/tx_ciccomp_0002.vhd" "tx_ciccomp_0002_ast_inst" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214645120 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "core_channel_out_core tx_ciccomp_0002_ast.vhd(208) " "VHDL Signal Declaration warning at tx_ciccomp_0002_ast.vhd(208): used implicit default value for signal \"core_channel_out_core\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tx_ciccomp/tx_ciccomp_0002_ast.vhd" "" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_ast.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 1 0 "Analysis & Synthesis" 0 -1 1617214645128 "|WOLF-LITE|tx_ciccomp:TX_CICCOMP_I|tx_ciccomp_0002:tx_ciccomp_inst|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "tx_ciccomp/tx_ciccomp_0002_ast.vhd" "sink" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_ast.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214645184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "tx_ciccomp/tx_ciccomp_0002_ast.vhd" "source" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_ast.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214645250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "tx_ciccomp/tx_ciccomp_0002_ast.vhd" "intf_ctrl" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_ast.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214645313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_ciccomp_0002_rtl_core tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core " "Elaborating entity \"tx_ciccomp_0002_rtl_core\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\"" {  } { { "tx_ciccomp/tx_ciccomp_0002_ast.vhd" "\\real_passthrough:hpfircore_core" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_ast.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214645349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread " "Elaborating entity \"dspba_delay\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread\"" {  } { { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "u0_m0_wo0_memread" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214645452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute " "Elaborating entity \"dspba_delay\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute\"" {  } { { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "u0_m0_wo0_compute" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214645499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_xIn_0_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_xIn_0_13\"" {  } { { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "d_xIn_0_13" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214645573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13\"" {  } { { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "d_in0_m0_wi0_wo0_assign_id1_q_13" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214645627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "u0_m0_wo0_wi0_r0_memr0_dmem" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214646122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborated megafunction instantiation \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 313 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214646164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Instantiated megafunction \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646165 ""}  } { { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 313 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214646165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0mn3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0mn3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0mn3 " "Found entity 1: altsyncram_0mn3" {  } { { "db/altsyncram_0mn3.tdf" "" { Text "C:/FPGA/db/altsyncram_0mn3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214646395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214646395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0mn3 tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altsyncram_0mn3:auto_generated " "Elaborating entity \"altsyncram_0mn3\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altsyncram_0mn3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214646417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_component " "Elaborating entity \"lpm_mult\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_component\"" {  } { { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_0_component" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214646630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_component " "Elaborated megafunction instantiation \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_component\"" {  } { { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 446 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214646659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_component " "Instantiated megafunction \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214646659 ""}  } { { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 446 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214646659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ncu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ncu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ncu " "Found entity 1: mult_ncu" {  } { { "db/mult_ncu.tdf" "" { Text "C:/FPGA/db/mult_ncu.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214646825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214646825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ncu tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_component\|mult_ncu:auto_generated " "Elaborating entity \"mult_ncu\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_component\|mult_ncu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214646841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_mtree_mult1_0_q_16 " "Elaborating entity \"dspba_delay\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_mtree_mult1_0_q_16\"" {  } { { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "d_u0_m0_wo0_mtree_mult1_0_q_16" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214646979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_accum_p1_of_2_q_17 " "Elaborating entity \"dspba_delay\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|tx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_accum_p1_of_2_q_17\"" {  } { { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "d_u0_m0_wo0_accum_p1_of_2_q_17" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214647028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"tx_ciccomp:TX_CICCOMP_I\|tx_ciccomp_0002:tx_ciccomp_inst\|tx_ciccomp_0002_ast:tx_ciccomp_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk\"" {  } { { "tx_ciccomp/tx_ciccomp_0002_ast.vhd" "\\real_passthrough:gen_outp_blk:0:outp_blk" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_ast.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214647088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_nco tx_nco:TX_NCO " "Elaborating entity \"tx_nco\" for hierarchy \"tx_nco:TX_NCO\"" {  } { { "WOLF-LITE.bdf" "TX_NCO" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 632 3792 4048 832 "TX_NCO" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214647806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_nco_nco_ii_0 tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0 " "Elaborating entity \"tx_nco_nco_ii_0\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\"" {  } { { "db/ip/tx_nco/tx_nco.v" "nco_ii_0" { Text "C:/FPGA/db/ip/tx_nco/tx_nco.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214647879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\"" {  } { { "db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" "ux000" { Text "C:/FPGA/db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214648061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "db/ip/tx_nco/submodules/asj_altqmcpipe.v" "acc" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214648274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "db/ip/tx_nco/submodules/asj_altqmcpipe.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214648317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214648317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 22 " "Parameter \"lpm_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214648317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214648317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214648317 ""}  } { { "db/ip/tx_nco/submodules/asj_altqmcpipe.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214648317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u4i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u4i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u4i " "Found entity 1: add_sub_u4i" {  } { { "db/add_sub_u4i.tdf" "" { Text "C:/FPGA/db/add_sub_u4i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214648506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214648506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_u4i tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_u4i:auto_generated " "Elaborating entity \"add_sub_u4i\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_u4i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214648532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_gam_dp tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_gam_dp:ux008 " "Elaborating entity \"asj_gam_dp\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_gam_dp:ux008\"" {  } { { "db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" "ux008" { Text "C:/FPGA/db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214648770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_dp_cen tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220 " "Elaborating entity \"asj_nco_as_m_dp_cen\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\"" {  } { { "db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" "ux0220" { Text "C:/FPGA/db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214649108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_as_m_dp_cen.v" "altsyncram_component" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214649314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_as_m_dp_cen.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214649360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Instantiated megafunction \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214649361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214649361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214649361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214649361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214649361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214649361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214649361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214649361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214649361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214649361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214649361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214649361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214649361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214649361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214649361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214649361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214649361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214649361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214649361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214649361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214649361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214649361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214649361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214649361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214649361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tx_nco_nco_ii_0_sin_c.hex " "Parameter \"init_file\" = \"tx_nco_nco_ii_0_sin_c.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214649361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214649361 ""}  } { { "db/ip/tx_nco/submodules/asj_nco_as_m_dp_cen.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214649361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4k82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4k82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4k82 " "Found entity 1: altsyncram_4k82" {  } { { "db/altsyncram_4k82.tdf" "" { Text "C:/FPGA/db/altsyncram_4k82.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214649596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214649596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4k82 tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated " "Elaborating entity \"altsyncram_4k82\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_4k82:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214649624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\"" {  } { { "db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" "ux0122" { Text "C:/FPGA/db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214650592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214650796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214650836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214650836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214650836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214650836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214650836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214650836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214650836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214650836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214650836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214650836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214650836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tx_nco_nco_ii_0_sin_f.hex " "Parameter \"init_file\" = \"tx_nco_nco_ii_0_sin_f.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214650836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214650836 ""}  } { { "db/ip/tx_nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214650836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u8a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u8a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u8a1 " "Found entity 1: altsyncram_u8a1" {  } { { "db/altsyncram_u8a1.tdf" "" { Text "C:/FPGA/db/altsyncram_u8a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214651070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214651070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u8a1 tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_u8a1:auto_generated " "Elaborating entity \"altsyncram_u8a1\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_u8a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214651101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\"" {  } { { "db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" "ux0123" { Text "C:/FPGA/db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214651991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214652116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214652158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214652159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214652159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214652159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214652159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214652159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214652159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214652159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214652159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214652159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214652159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tx_nco_nco_ii_0_cos_f.hex " "Parameter \"init_file\" = \"tx_nco_nco_ii_0_cos_f.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214652159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214652159 ""}  } { { "db/ip/tx_nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214652159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p8a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p8a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p8a1 " "Found entity 1: altsyncram_p8a1" {  } { { "db/altsyncram_p8a1.tdf" "" { Text "C:/FPGA/db/altsyncram_p8a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214652385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214652385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p8a1 tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_p8a1:auto_generated " "Elaborating entity \"altsyncram_p8a1\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_p8a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214652415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_madx_cen tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1 " "Elaborating entity \"asj_nco_madx_cen\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\"" {  } { { "db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" "m1" { Text "C:/FPGA/db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214653323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mady_cen tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0 " "Elaborating entity \"asj_nco_mady_cen\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\"" {  } { { "db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" "m0" { Text "C:/FPGA/db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214653649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_derot tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_derot:ux0136 " "Elaborating entity \"asj_nco_derot\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_derot:ux0136\"" {  } { { "db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" "ux0136" { Text "C:/FPGA/db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214653959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mob_w tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0 " "Elaborating entity \"asj_nco_mob_w\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\"" {  } { { "db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" "blk0" { Text "C:/FPGA/db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214654228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_mob_w.v" "lpm_add_sub_component" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_mob_w.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214654426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_mob_w.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_mob_w.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214654464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214654464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214654464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214654464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214654464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214654464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214654464 ""}  } { { "db/ip/tx_nco/submodules/asj_nco_mob_w.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_mob_w.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214654464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jpk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jpk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jpk " "Found entity 1: add_sub_jpk" {  } { { "db/add_sub_jpk.tdf" "" { Text "C:/FPGA/db/add_sub_jpk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214654681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214654681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jpk tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_jpk:auto_generated " "Elaborating entity \"add_sub_jpk\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_jpk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214654709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\"" {  } { { "db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" "ux710isdr" { Text "C:/FPGA/db/ip/tx_nco/submodules/tx_nco_nco_ii_0.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214655238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_isdr.v" "lpm_counter_component" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214655830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_isdr.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214655866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214655866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214655866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214655866 ""}  } { { "db/ip/tx_nco/submodules/asj_nco_isdr.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214655866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_asi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_asi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_asi " "Found entity 1: cntr_asi" {  } { { "db/cntr_asi.tdf" "" { Text "C:/FPGA/db/cntr_asi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214656089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214656089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_asi tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_asi:auto_generated " "Elaborating entity \"cntr_asi\" for hierarchy \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_asi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214656112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_interface spi_interface:FLASH " "Elaborating entity \"spi_interface\" for hierarchy \"spi_interface:FLASH\"" {  } { { "WOLF-LITE.bdf" "FLASH" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 912 3936 4152 1056 "FLASH" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214661120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_shifter data_shifter:RX_CICFIR_GAINER " "Elaborating entity \"data_shifter\" for hierarchy \"data_shifter:RX_CICFIR_GAINER\"" {  } { { "WOLF-LITE.bdf" "RX_CICFIR_GAINER" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 160 2248 2552 304 "RX_CICFIR_GAINER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214661157 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_shifter.v(18) " "Verilog HDL assignment warning at data_shifter.v(18): truncated value with size 32 to match size of target (1)" {  } { { "data_shifter.v" "" { Text "C:/FPGA/data_shifter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617214661158 "|WOLF-LITE|data_shifter:RX_CICFIR_GAINER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_shifter.v(19) " "Verilog HDL assignment warning at data_shifter.v(19): truncated value with size 32 to match size of target (1)" {  } { { "data_shifter.v" "" { Text "C:/FPGA/data_shifter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617214661158 "|WOLF-LITE|data_shifter:RX_CICFIR_GAINER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_shifter.v(20) " "Verilog HDL assignment warning at data_shifter.v(20): truncated value with size 32 to match size of target (16)" {  } { { "data_shifter.v" "" { Text "C:/FPGA/data_shifter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617214661159 "|WOLF-LITE|data_shifter:RX_CICFIR_GAINER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_shifter.v(21) " "Verilog HDL assignment warning at data_shifter.v(21): truncated value with size 32 to match size of target (16)" {  } { { "data_shifter.v" "" { Text "C:/FPGA/data_shifter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617214661160 "|WOLF-LITE|data_shifter:RX_CICFIR_GAINER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_ciccomp rx_ciccomp:RX_CICCOMP_I " "Elaborating entity \"rx_ciccomp\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\"" {  } { { "WOLF-LITE.bdf" "RX_CICCOMP_I" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 8 1768 2152 224 "RX_CICCOMP_I" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214661195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_ciccomp_0002 rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst " "Elaborating entity \"rx_ciccomp_0002\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\"" {  } { { "rx_ciccomp.v" "rx_ciccomp_inst" { Text "C:/FPGA/rx_ciccomp.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214661231 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff_in_read_sig rx_ciccomp_0002.vhd(54) " "Verilog HDL or VHDL warning at rx_ciccomp_0002.vhd(54): object \"coeff_in_read_sig\" assigned a value but never read" {  } { { "rx_ciccomp/rx_ciccomp_0002.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1617214661232 "|WOLF-LITE|rx_ciccomp:RX_CICCOMP_I|rx_ciccomp_0002:rx_ciccomp_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_ciccomp_0002_ast rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst " "Elaborating entity \"rx_ciccomp_0002_ast\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\"" {  } { { "rx_ciccomp/rx_ciccomp_0002.vhd" "rx_ciccomp_0002_ast_inst" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214661268 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "core_channel_out_core rx_ciccomp_0002_ast.vhd(208) " "VHDL Signal Declaration warning at rx_ciccomp_0002_ast.vhd(208): used implicit default value for signal \"core_channel_out_core\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rx_ciccomp/rx_ciccomp_0002_ast.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_ast.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 1 0 "Analysis & Synthesis" 0 -1 1617214661273 "|WOLF-LITE|rx_ciccomp:RX_CICCOMP_I|rx_ciccomp_0002:rx_ciccomp_inst|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "rx_ciccomp/rx_ciccomp_0002_ast.vhd" "sink" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_ast.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214661320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "rx_ciccomp/rx_ciccomp_0002_ast.vhd" "source" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_ast.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214661374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "rx_ciccomp/rx_ciccomp_0002_ast.vhd" "intf_ctrl" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_ast.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214661456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_ciccomp_0002_rtl_core rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core " "Elaborating entity \"rx_ciccomp_0002_rtl_core\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\"" {  } { { "rx_ciccomp/rx_ciccomp_0002_ast.vhd" "\\real_passthrough:hpfircore_core" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_ast.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214661488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread " "Elaborating entity \"dspba_delay\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread\"" {  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "u0_m0_wo0_memread" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214661575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute " "Elaborating entity \"dspba_delay\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute\"" {  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "u0_m0_wo0_compute" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214661615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_15 " "Elaborating entity \"dspba_delay\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_15\"" {  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "d_u0_m0_wo0_compute_q_15" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214661648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_xIn_0_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_xIn_0_13\"" {  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "d_xIn_0_13" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214661693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "u0_m0_wo0_wi0_r0_memr0_dmem" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214661784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborated megafunction instantiation \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 402 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214661825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Instantiated megafunction \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214661826 ""}  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 402 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214661826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sln3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sln3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sln3 " "Found entity 1: altsyncram_sln3" {  } { { "db/altsyncram_sln3.tdf" "" { Text "C:/FPGA/db/altsyncram_sln3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214662041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214662041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sln3 rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altsyncram_sln3:auto_generated " "Elaborating entity \"altsyncram_sln3\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altsyncram_sln3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214662059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component " "Elaborating entity \"lpm_mult\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component\"" {  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_0_im4_component" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214662246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component " "Elaborated megafunction instantiation \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component\"" {  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 448 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214662278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component " "Instantiated megafunction \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214662278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214662278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214662278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214662278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214662278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214662278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214662278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214662278 ""}  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 448 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214662278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lcu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_lcu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lcu " "Found entity 1: mult_lcu" {  } { { "db/mult_lcu.tdf" "" { Text "C:/FPGA/db/mult_lcu.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214662453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214662453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_lcu rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component\|mult_lcu:auto_generated " "Elaborating entity \"mult_lcu\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component\|mult_lcu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214662476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component " "Elaborating entity \"lpm_mult\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component\"" {  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_0_im0_component" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214662607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component " "Elaborated megafunction instantiation \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component\"" {  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 480 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214662641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component " "Instantiated megafunction \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214662641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214662641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214662641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214662641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214662641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214662641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214662641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214662641 ""}  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 480 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214662641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rcu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rcu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rcu " "Found entity 1: mult_rcu" {  } { { "db/mult_rcu.tdf" "" { Text "C:/FPGA/db/mult_rcu.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214662802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214662802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_rcu rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component\|mult_rcu:auto_generated " "Elaborating entity \"mult_rcu\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|rx_ciccomp_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component\|mult_rcu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214662819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"rx_ciccomp:RX_CICCOMP_I\|rx_ciccomp_0002:rx_ciccomp_inst\|rx_ciccomp_0002_ast:rx_ciccomp_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk\"" {  } { { "rx_ciccomp/rx_ciccomp_0002_ast.vhd" "\\real_passthrough:gen_outp_blk:0:outp_blk" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_ast.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214662919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_cic rx_cic:RX_CIC_I " "Elaborating entity \"rx_cic\" for hierarchy \"rx_cic:RX_CIC_I\"" {  } { { "WOLF-LITE.bdf" "RX_CIC_I" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214662968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_cic_cic_ii_0 rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0 " "Elaborating entity \"rx_cic_cic_ii_0\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\"" {  } { { "db/ip/rx_cic/rx_cic.v" "cic_ii_0" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214663024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cic_core rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core " "Elaborating entity \"alt_cic_core\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\"" {  } { { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "core" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214663165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\"" {  } { { "db/ip/rx_cic/submodules/alt_cic_core.sv" "input_sink" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214663384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\"" {  } { { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "sink_FIFO" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214663798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO " "Elaborated megafunction instantiation \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\"" {  } { { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214663827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO " "Instantiated megafunction \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214663827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214663827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 4 " "Parameter \"almost_empty_value\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214663827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214663827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214663827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214663827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214663827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214663827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214663827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214663827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214663827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214663827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214663827 ""}  } { { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214663827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ef71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ef71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ef71 " "Found entity 1: scfifo_ef71" {  } { { "db/scfifo_ef71.tdf" "" { Text "C:/FPGA/db/scfifo_ef71.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214664000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214664000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ef71 rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ef71:auto_generated " "Elaborating entity \"scfifo_ef71\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ef71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214664023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_vkv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_vkv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_vkv " "Found entity 1: a_dpfifo_vkv" {  } { { "db/a_dpfifo_vkv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_vkv.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214664138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214664138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_vkv rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ef71:auto_generated\|a_dpfifo_vkv:dpfifo " "Elaborating entity \"a_dpfifo_vkv\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ef71:auto_generated\|a_dpfifo_vkv:dpfifo\"" {  } { { "db/scfifo_ef71.tdf" "dpfifo" { Text "C:/FPGA/db/scfifo_ef71.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214664172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h7h1 " "Found entity 1: altsyncram_h7h1" {  } { { "db/altsyncram_h7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_h7h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214664346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214664346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h7h1 rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ef71:auto_generated\|a_dpfifo_vkv:dpfifo\|altsyncram_h7h1:FIFOram " "Elaborating entity \"altsyncram_h7h1\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ef71:auto_generated\|a_dpfifo_vkv:dpfifo\|altsyncram_h7h1:FIFOram\"" {  } { { "db/a_dpfifo_vkv.tdf" "FIFOram" { Text "C:/FPGA/db/a_dpfifo_vkv.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214664409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0 " "Elaborating entity \"auk_dspip_avalon_streaming_source\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\"" {  } { { "db/ip/rx_cic/submodules/alt_cic_core.sv" "output_source_0" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214665028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\"" {  } { { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" "source_FIFO" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214665715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO " "Elaborated megafunction instantiation \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\"" {  } { { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214665758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO " "Instantiated megafunction \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214665759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214665759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 0 " "Parameter \"almost_empty_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214665759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 13 " "Parameter \"almost_full_value\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214665759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 21 " "Parameter \"lpm_numwords\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214665759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214665759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 33 " "Parameter \"lpm_width\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214665759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214665759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214665759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214665759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214665759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214665759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214665759 ""}  } { { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214665759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ai71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ai71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ai71 " "Found entity 1: scfifo_ai71" {  } { { "db/scfifo_ai71.tdf" "" { Text "C:/FPGA/db/scfifo_ai71.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214666011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214666011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ai71 rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated " "Elaborating entity \"scfifo_ai71\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214666034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_7qv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_7qv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_7qv " "Found entity 1: a_dpfifo_7qv" {  } { { "db/a_dpfifo_7qv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_7qv.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214666175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214666175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_7qv rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo " "Elaborating entity \"a_dpfifo_7qv\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\"" {  } { { "db/scfifo_ai71.tdf" "dpfifo" { Text "C:/FPGA/db/scfifo_ai71.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214666213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dah1 " "Found entity 1: altsyncram_dah1" {  } { { "db/altsyncram_dah1.tdf" "" { Text "C:/FPGA/db/altsyncram_dah1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214666396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214666396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dah1 rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\|altsyncram_dah1:FIFOram " "Elaborating entity \"altsyncram_dah1\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\|altsyncram_dah1:FIFOram\"" {  } { { "db/a_dpfifo_7qv.tdf" "FIFOram" { Text "C:/FPGA/db/a_dpfifo_7qv.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214666447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller " "Elaborating entity \"auk_dspip_avalon_streaming_controller\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\"" {  } { { "db/ip/rx_cic/submodules/alt_cic_core.sv" "avalon_controller" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214667036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_small_fifo rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|auk_dspip_avalon_streaming_small_fifo:ready_FIFO " "Elaborating entity \"auk_dspip_avalon_streaming_small_fifo\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|auk_dspip_avalon_streaming_small_fifo:ready_FIFO\"" {  } { { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd" "ready_FIFO" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214667254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cic_dec_siso rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one " "Elaborating entity \"alt_cic_dec_siso\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\"" {  } { { "db/ip/rx_cic/submodules/alt_cic_core.sv" "dec_one" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214667500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration " "Elaborating entity \"auk_dspip_integrator\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration\"" {  } { { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "integrator\[0\].integration" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214667817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "db/ip/rx_cic/submodules/auk_dspip_integrator.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_integrator.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214667957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_downsample rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:vrc_en_0.first_dsample " "Elaborating entity \"auk_dspip_downsample\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:vrc_en_0.first_dsample\"" {  } { { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "vrc_en_0.first_dsample" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214668734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:vrc_en_0.first_dsample\|counter_module:counter_fs_inst " "Elaborating entity \"counter_module\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:vrc_en_0.first_dsample\|counter_module:counter_fs_inst\"" {  } { { "db/ip/rx_cic/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214668974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:vrc_en_0.first_dsample\|counter_module:counter_ch_inst " "Elaborating entity \"counter_module\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:vrc_en_0.first_dsample\|counter_module:counter_ch_inst\"" {  } { { "db/ip/rx_cic/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214669207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_channel_buffer rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator " "Elaborating entity \"auk_dspip_channel_buffer\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\"" {  } { { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "fifo_regulator" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214669372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\"" {  } { { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "buffer_FIFO" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214670056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO " "Elaborated megafunction instantiation \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\"" {  } { { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214670089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO " "Instantiated megafunction \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214670089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214670089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 0 " "Parameter \"almost_empty_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214670089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214670089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 3 " "Parameter \"lpm_numwords\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214670089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214670089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 85 " "Parameter \"lpm_width\" = \"85\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214670089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214670089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214670089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214670089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214670089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214670089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214670089 ""}  } { { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214670089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_pm51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_pm51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_pm51 " "Found entity 1: scfifo_pm51" {  } { { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214670296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214670296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_pm51 rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated " "Elaborating entity \"scfifo_pm51\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214670319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_4ku.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_4ku.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_4ku " "Found entity 1: a_dpfifo_4ku" {  } { { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214670432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214670432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_4ku rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo " "Elaborating entity \"a_dpfifo_4ku\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\"" {  } { { "db/scfifo_pm51.tdf" "dpfifo" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214670467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j7h1 " "Found entity 1: altsyncram_j7h1" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214670658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214670658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j7h1 rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram " "Elaborating entity \"altsyncram_j7h1\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\"" {  } { { "db/a_dpfifo_4ku.tdf" "FIFOram" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214670704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_fs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_fs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_fs8 " "Found entity 1: cmpr_fs8" {  } { { "db/cmpr_fs8.tdf" "" { Text "C:/FPGA/db/cmpr_fs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214670917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214670917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_fs8 rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|cmpr_fs8:almost_full_comparer " "Elaborating entity \"cmpr_fs8\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|cmpr_fs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_4ku.tdf" "almost_full_comparer" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214670972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_fs8 rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|cmpr_fs8:two_comparison " "Elaborating entity \"cmpr_fs8\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|cmpr_fs8:two_comparison\"" {  } { { "db/a_dpfifo_4ku.tdf" "two_comparison" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214671062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q9b " "Found entity 1: cntr_q9b" {  } { { "db/cntr_q9b.tdf" "" { Text "C:/FPGA/db/cntr_q9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214671229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214671229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q9b rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|cntr_q9b:rd_ptr_msb " "Elaborating entity \"cntr_q9b\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|cntr_q9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_4ku.tdf" "rd_ptr_msb" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214671276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7a7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7a7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7a7 " "Found entity 1: cntr_7a7" {  } { { "db/cntr_7a7.tdf" "" { Text "C:/FPGA/db/cntr_7a7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214671443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214671443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7a7 rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|cntr_7a7:usedw_counter " "Elaborating entity \"cntr_7a7\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|cntr_7a7:usedw_counter\"" {  } { { "db/a_dpfifo_4ku.tdf" "usedw_counter" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214671492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|counter_module:latency_cnt_inst " "Elaborating entity \"counter_module\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|counter_module:latency_cnt_inst\"" {  } { { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "latency_cnt_inst" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214671780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|counter_module:channel_out_int_inst " "Elaborating entity \"counter_module\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|counter_module:channel_out_int_inst\"" {  } { { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "channel_out_int_inst" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214671915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[0\].auk_dsp_diff " "Elaborating entity \"auk_dspip_differentiator\" for hierarchy \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[0\].auk_dsp_diff\"" {  } { { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "differentiate_stages\[0\].auk_dsp_diff" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214672187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nco nco:RX_NCO " "Elaborating entity \"nco\" for hierarchy \"nco:RX_NCO\"" {  } { { "WOLF-LITE.bdf" "RX_NCO" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 152 480 736 352 "RX_NCO" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214673096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nco_nco_ii_0 nco:RX_NCO\|nco_nco_ii_0:nco_ii_0 " "Elaborating entity \"nco_nco_ii_0\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\"" {  } { { "db/ip/nco/nco.v" "nco_ii_0" { Text "C:/FPGA/db/ip/nco/nco.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214673197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\"" {  } { { "db/ip/nco/submodules/nco_nco_ii_0.v" "ux000" { Text "C:/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214673380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "db/ip/nco/submodules/asj_altqmcpipe.v" "acc" { Text "C:/FPGA/db/ip/nco/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214673581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "db/ip/nco/submodules/asj_altqmcpipe.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214673614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214673614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 22 " "Parameter \"lpm_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214673614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214673614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214673614 ""}  } { { "db/ip/nco/submodules/asj_altqmcpipe.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214673614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_gam_dp nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_gam_dp:ux008 " "Elaborating entity \"asj_gam_dp\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_gam_dp:ux008\"" {  } { { "db/ip/nco/submodules/nco_nco_ii_0.v" "ux008" { Text "C:/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214673905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_dp_cen nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220 " "Elaborating entity \"asj_nco_as_m_dp_cen\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\"" {  } { { "db/ip/nco/submodules/nco_nco_ii_0.v" "ux0220" { Text "C:/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214674205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\"" {  } { { "db/ip/nco/submodules/asj_nco_as_m_dp_cen.v" "altsyncram_component" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214674397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\"" {  } { { "db/ip/nco/submodules/asj_nco_as_m_dp_cen.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214674430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Instantiated megafunction \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214674430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214674430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214674430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214674430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214674430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214674430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214674430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214674430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214674430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214674430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214674430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214674430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214674430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214674430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214674430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214674430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214674430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214674430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214674430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214674430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214674430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214674430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214674430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214674430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214674430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nco_nco_ii_0_sin_c.hex " "Parameter \"init_file\" = \"nco_nco_ii_0_sin_c.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214674430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214674430 ""}  } { { "db/ip/nco/submodules/asj_nco_as_m_dp_cen.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214674430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h982.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h982.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h982 " "Found entity 1: altsyncram_h982" {  } { { "db/altsyncram_h982.tdf" "" { Text "C:/FPGA/db/altsyncram_h982.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214674650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214674650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h982 nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_h982:auto_generated " "Elaborating entity \"altsyncram_h982\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_h982:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214674676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\"" {  } { { "db/ip/nco/submodules/nco_nco_ii_0.v" "ux0122" { Text "C:/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214675411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\"" {  } { { "db/ip/nco/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214675621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\"" {  } { { "db/ip/nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214675662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nco_nco_ii_0_sin_f.hex " "Parameter \"init_file\" = \"nco_nco_ii_0_sin_f.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214675662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214675662 ""}  } { { "db/ip/nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214675662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fu91 " "Found entity 1: altsyncram_fu91" {  } { { "db/altsyncram_fu91.tdf" "" { Text "C:/FPGA/db/altsyncram_fu91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214675946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214675946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fu91 nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_fu91:auto_generated " "Elaborating entity \"altsyncram_fu91\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_fu91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214675974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\"" {  } { { "db/ip/nco/submodules/nco_nco_ii_0.v" "ux0123" { Text "C:/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214676739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\"" {  } { { "db/ip/nco/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214676854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\"" {  } { { "db/ip/nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214676892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214676892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214676892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214676892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214676892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214676892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214676892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214676892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214676892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214676892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214676892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nco_nco_ii_0_cos_f.hex " "Parameter \"init_file\" = \"nco_nco_ii_0_cos_f.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214676892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214676892 ""}  } { { "db/ip/nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214676892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_au91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_au91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_au91 " "Found entity 1: altsyncram_au91" {  } { { "db/altsyncram_au91.tdf" "" { Text "C:/FPGA/db/altsyncram_au91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214677111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214677111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_au91 nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_au91:auto_generated " "Elaborating entity \"altsyncram_au91\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_au91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214677138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_madx_cen nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1 " "Elaborating entity \"asj_nco_madx_cen\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\"" {  } { { "db/ip/nco/submodules/nco_nco_ii_0.v" "m1" { Text "C:/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214677860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mady_cen nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0 " "Elaborating entity \"asj_nco_mady_cen\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\"" {  } { { "db/ip/nco/submodules/nco_nco_ii_0.v" "m0" { Text "C:/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214678146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_derot nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_derot:ux0136 " "Elaborating entity \"asj_nco_derot\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_derot:ux0136\"" {  } { { "db/ip/nco/submodules/nco_nco_ii_0.v" "ux0136" { Text "C:/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214678465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mob_w nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0 " "Elaborating entity \"asj_nco_mob_w\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\"" {  } { { "db/ip/nco/submodules/nco_nco_ii_0.v" "blk0" { Text "C:/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214678753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "db/ip/nco/submodules/asj_nco_mob_w.v" "lpm_add_sub_component" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_mob_w.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214678950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "db/ip/nco/submodules/asj_nco_mob_w.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_mob_w.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214678986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214678986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214678986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214678986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214678986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214678986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214678986 ""}  } { { "db/ip/nco/submodules/asj_nco_mob_w.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_mob_w.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214678986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fpk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fpk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fpk " "Found entity 1: add_sub_fpk" {  } { { "db/add_sub_fpk.tdf" "" { Text "C:/FPGA/db/add_sub_fpk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214679157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214679157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fpk nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_fpk:auto_generated " "Elaborating entity \"add_sub_fpk\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_fpk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214679187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\"" {  } { { "db/ip/nco/submodules/nco_nco_ii_0.v" "ux710isdr" { Text "C:/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214679690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "db/ip/nco/submodules/asj_nco_isdr.v" "lpm_counter_component" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214679897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "db/ip/nco/submodules/asj_nco_isdr.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214679926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214679927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214679927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214679927 ""}  } { { "db/ip/nco/submodules/asj_nco_isdr.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214679927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixer mixer:RX_MIXER_I " "Elaborating entity \"mixer\" for hierarchy \"mixer:RX_MIXER_I\"" {  } { { "WOLF-LITE.bdf" "RX_MIXER_I" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -24 528 696 104 "RX_MIXER_I" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214680348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mixer:RX_MIXER_I\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mixer:RX_MIXER_I\|lpm_mult:lpm_mult_component\"" {  } { { "mixer.v" "lpm_mult_component" { Text "C:/FPGA/mixer.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214680408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mixer:RX_MIXER_I\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mixer:RX_MIXER_I\|lpm_mult:lpm_mult_component\"" {  } { { "mixer.v" "" { Text "C:/FPGA/mixer.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214680441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mixer:RX_MIXER_I\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mixer:RX_MIXER_I\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214680441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214680441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214680441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214680441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 12 " "Parameter \"lpm_widtha\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214680441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 12 " "Parameter \"lpm_widthb\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214680441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 24 " "Parameter \"lpm_widthp\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214680441 ""}  } { { "mixer.v" "" { Text "C:/FPGA/mixer.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214680441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jnp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jnp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jnp " "Found entity 1: mult_jnp" {  } { { "db/mult_jnp.tdf" "" { Text "C:/FPGA/db/mult_jnp.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214680608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214680608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_jnp mixer:RX_MIXER_I\|lpm_mult:lpm_mult_component\|mult_jnp:auto_generated " "Elaborating entity \"mult_jnp\" for hierarchy \"mixer:RX_MIXER_I\|lpm_mult:lpm_mult_component\|mult_jnp:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214680625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Latch ADC_Latch:ADC_Latch " "Elaborating entity \"ADC_Latch\" for hierarchy \"ADC_Latch:ADC_Latch\"" {  } { { "WOLF-LITE.bdf" "ADC_Latch" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -88 160 320 24 "ADC_Latch" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214680736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ADC_Latch:ADC_Latch\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ADC_Latch:ADC_Latch\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ADC_Latch.v" "LPM_ADD_SUB_component" { Text "C:/FPGA/ADC_Latch.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214680793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC_Latch:ADC_Latch\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"ADC_Latch:ADC_Latch\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ADC_Latch.v" "" { Text "C:/FPGA/ADC_Latch.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214680822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC_Latch:ADC_Latch\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"ADC_Latch:ADC_Latch\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214680822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214680822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214680822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214680822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214680822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214680822 ""}  } { { "ADC_Latch.v" "" { Text "C:/FPGA/ADC_Latch.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214680822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_b2k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_b2k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_b2k " "Found entity 1: add_sub_b2k" {  } { { "db/add_sub_b2k.tdf" "" { Text "C:/FPGA/db/add_sub_b2k.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214681014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214681014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_b2k ADC_Latch:ADC_Latch\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_b2k:auto_generated " "Elaborating entity \"add_sub_b2k\" for hierarchy \"ADC_Latch:ADC_Latch\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_b2k:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214681037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAIN_PLL MAIN_PLL:MAIN_PLL " "Elaborating entity \"MAIN_PLL\" for hierarchy \"MAIN_PLL:MAIN_PLL\"" {  } { { "WOLF-LITE.bdf" "MAIN_PLL" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 944 3080 3320 1112 "MAIN_PLL" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214687408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll MAIN_PLL:MAIN_PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"MAIN_PLL:MAIN_PLL\|altpll:altpll_component\"" {  } { { "MAIN_PLL.v" "altpll_component" { Text "C:/FPGA/MAIN_PLL.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214687512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"MAIN_PLL:MAIN_PLL\|altpll:altpll_component\"" {  } { { "MAIN_PLL.v" "" { Text "C:/FPGA/MAIN_PLL.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214687551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAIN_PLL:MAIN_PLL\|altpll:altpll_component " "Instantiated megafunction \"MAIN_PLL:MAIN_PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1280 " "Parameter \"clk1_divide_by\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 16276 " "Parameter \"inclk0_input_frequency\" = \"16276\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MAIN_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MAIN_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214687552 ""}  } { { "MAIN_PLL.v" "" { Text "C:/FPGA/MAIN_PLL.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214687552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/main_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/main_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAIN_PLL_altpll " "Found entity 1: MAIN_PLL_altpll" {  } { { "db/main_pll_altpll.v" "" { Text "C:/FPGA/db/main_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214687739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214687739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAIN_PLL_altpll MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated " "Elaborating entity \"MAIN_PLL_altpll\" for hierarchy \"MAIN_PLL:MAIN_PLL\|altpll:altpll_component\|MAIN_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214687758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux14 mux14:DAC_MUX " "Elaborating entity \"mux14\" for hierarchy \"mux14:DAC_MUX\"" {  } { { "WOLF-LITE.bdf" "DAC_MUX" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 168 6040 6184 248 "DAC_MUX" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214687871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux14:DAC_MUX\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux14:DAC_MUX\|lpm_mux:LPM_MUX_component\"" {  } { { "mux14.v" "LPM_MUX_component" { Text "C:/FPGA/mux14.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214688190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux14:DAC_MUX\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux14:DAC_MUX\|lpm_mux:LPM_MUX_component\"" {  } { { "mux14.v" "" { Text "C:/FPGA/mux14.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214688217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux14:DAC_MUX\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux14:DAC_MUX\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214688217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214688217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214688217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214688217 ""}  } { { "mux14.v" "" { Text "C:/FPGA/mux14.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214688217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "C:/FPGA/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214688403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214688403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rsc mux14:DAC_MUX\|lpm_mux:LPM_MUX_component\|mux_rsc:auto_generated " "Elaborating entity \"mux_rsc\" for hierarchy \"mux14:DAC_MUX\|lpm_mux:LPM_MUX_component\|mux_rsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214688419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_null dac_null:DAC_IDLE " "Elaborating entity \"dac_null\" for hierarchy \"dac_null:DAC_IDLE\"" {  } { { "WOLF-LITE.bdf" "DAC_IDLE" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 296 5896 6008 344 "DAC_IDLE" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214688532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant dac_null:DAC_IDLE\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"dac_null:DAC_IDLE\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "dac_null.v" "LPM_CONSTANT_component" { Text "C:/FPGA/dac_null.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214688712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dac_null:DAC_IDLE\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"dac_null:DAC_IDLE\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "dac_null.v" "" { Text "C:/FPGA/dac_null.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214688733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dac_null:DAC_IDLE\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"dac_null:DAC_IDLE\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 8192 " "Parameter \"lpm_cvalue\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214688733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214688733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214688733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214688733 ""}  } { { "dac_null.v" "" { Text "C:/FPGA/dac_null.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214688733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_corrector DAC_corrector:DAC_CORRECTOR " "Elaborating entity \"DAC_corrector\" for hierarchy \"DAC_corrector:DAC_CORRECTOR\"" {  } { { "WOLF-LITE.bdf" "DAC_CORRECTOR" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 176 5760 6008 288 "DAC_CORRECTOR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214688767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEBUG DEBUG:DBG_ADC " "Elaborating entity \"DEBUG\" for hierarchy \"DEBUG:DBG_ADC\"" {  } { { "WOLF-LITE.bdf" "DBG_ADC" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -176 520 696 -72 "DBG_ADC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214688808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "db/ip/debug/debug.v" "in_system_sources_probes_0" { Text "C:/FPGA/db/ip/debug/debug.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214688899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/debug/submodules/altsource_probe_top.v" "issp_impl" { Text "C:/FPGA/db/ip/debug/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214689122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/debug/submodules/altsource_probe_top.v" "" { Text "C:/FPGA/db/ip/debug/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214689146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214689147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214689147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214689147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214689147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214689147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214689147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id ADC " "Parameter \"instance_id\" = \"ADC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214689147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 12 " "Parameter \"probe_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214689147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 0 " "Parameter \"source_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214689147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214689147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617214689147 ""}  } { { "db/ip/debug/submodules/altsource_probe_top.v" "" { Text "C:/FPGA/db/ip/debug/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617214689147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsource_probe.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214689445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214689887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsource_probe.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214690175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214690272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"DEBUG:DBG_ADC\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617214690641 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max rate_cnt_inst 32 11 " "Port \"counter_max\" on the entity instantiation of \"rate_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "rate_cnt_inst" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 486 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1617214691936 "|WOLF-LITE|rx_cic:RX_CIC_I|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max channel_out_int_inst 32 2 " "Port \"counter_max\" on the entity instantiation of \"channel_out_int_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "channel_out_int_inst" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 432 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1617214691937 "|WOLF-LITE|rx_cic:RX_CIC_I|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max latency_cnt_inst 32 4 " "Port \"counter_max\" on the entity instantiation of \"latency_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "latency_cnt_inst" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 419 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1617214691937 "|WOLF-LITE|rx_cic:RX_CIC_I|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "db/ip/rx_cic/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1617214691941 "|WOLF-LITE|rx_cic:RX_CIC_I|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 11 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "db/ip/rx_cic/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1617214691942 "|WOLF-LITE|rx_cic:RX_CIC_I|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max rate_cnt_inst 32 11 " "Port \"counter_max\" on the entity instantiation of \"rate_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "rate_cnt_inst" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 486 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1617214691987 "|WOLF-LITE|rx_cic:RX_CIC_I|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max channel_out_int_inst 32 2 " "Port \"counter_max\" on the entity instantiation of \"channel_out_int_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "channel_out_int_inst" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 432 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1617214691988 "|WOLF-LITE|rx_cic:RX_CIC_I|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max latency_cnt_inst 32 4 " "Port \"counter_max\" on the entity instantiation of \"latency_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "latency_cnt_inst" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 419 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1617214691988 "|WOLF-LITE|rx_cic:RX_CIC_I|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "db/ip/rx_cic/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1617214691995 "|WOLF-LITE|rx_cic:RX_CIC_I|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 11 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "db/ip/rx_cic/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1617214691995 "|WOLF-LITE|rx_cic:RX_CIC_I|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "db/ip/tx_cic/submodules/alt_cic_int_siso.sv" "counter_ch_inst" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_siso.sv" 313 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1617214692038 "|WOLF-LITE|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 12 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 12.  The extra bits will be ignored." {  } { { "db/ip/tx_cic/submodules/alt_cic_int_siso.sv" "counter_fs_inst" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_siso.sv" 298 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1617214692039 "|WOLF-LITE|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max latency_cnt_inst 32 4 " "Port \"counter_max\" on the entity instantiation of \"latency_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "db/ip/tx_cic/submodules/alt_cic_int_siso.sv" "latency_cnt_inst" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_siso.sv" 270 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1617214692039 "|WOLF-LITE|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "db/ip/tx_cic/submodules/alt_cic_int_siso.sv" "counter_ch_inst" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_siso.sv" 313 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1617214692096 "|WOLF-LITE|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 12 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 12.  The extra bits will be ignored." {  } { { "db/ip/tx_cic/submodules/alt_cic_int_siso.sv" "counter_fs_inst" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_siso.sv" 298 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1617214692096 "|WOLF-LITE|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max latency_cnt_inst 32 4 " "Port \"counter_max\" on the entity instantiation of \"latency_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "db/ip/tx_cic/submodules/alt_cic_int_siso.sv" "latency_cnt_inst" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_siso.sv" 270 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 1 0 "Analysis & Synthesis" 0 -1 1617214692097 "|WOLF-LITE|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1617214692858 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.03.31.22:18:19 Progress: Loading sld0b974a4e/alt_sld_fab_wrapper_hw.tcl " "2021.03.31.22:18:19 Progress: Loading sld0b974a4e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214699365 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214709160 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214709399 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214715552 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214716471 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214717379 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214718324 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214718350 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214718351 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1617214719144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b974a4e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b974a4e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0b974a4e/alt_sld_fab.v" "" { Text "C:/FPGA/db/ip/sld0b974a4e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214719932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214719932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/FPGA/db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214720215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214720215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/FPGA/db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214720306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214720306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/FPGA/db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214720509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214720509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/FPGA/db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214720748 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/FPGA/db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214720748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214720748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/FPGA/db/ip/sld0b974a4e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617214720976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214720976 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1617214724230 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1617214724230 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1617214724230 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Analysis & Synthesis" 0 -1 1617214724231 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\|altsyncram_dah1:FIFOram\|q_b\[32\] " "Synthesized away node \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\|altsyncram_dah1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_dah1.tdf" "" { Text "C:/FPGA/db/altsyncram_dah1.tdf" 1063 2 0 } } { "db/a_dpfifo_7qv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_7qv.tdf" 44 2 0 } } { "db/scfifo_ai71.tdf" "" { Text "C:/FPGA/db/scfifo_ai71.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 358 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617214725061 "|WOLF-LITE|rx_cic:RX_CIC_Q|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ai71:auto_generated|a_dpfifo_7qv:dpfifo|altsyncram_dah1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ef71:auto_generated\|a_dpfifo_vkv:dpfifo\|altsyncram_h7h1:FIFOram\|q_b\[23\] " "Synthesized away node \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ef71:auto_generated\|a_dpfifo_vkv:dpfifo\|altsyncram_h7h1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_h7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_h7h1.tdf" 775 2 0 } } { "db/a_dpfifo_vkv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_vkv.tdf" 44 2 0 } } { "db/scfifo_ef71.tdf" "" { Text "C:/FPGA/db/scfifo_ef71.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617214725061 "|WOLF-LITE|rx_cic:RX_CIC_Q|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ef71:auto_generated|a_dpfifo_vkv:dpfifo|altsyncram_h7h1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ef71:auto_generated\|a_dpfifo_vkv:dpfifo\|altsyncram_h7h1:FIFOram\|q_b\[24\] " "Synthesized away node \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ef71:auto_generated\|a_dpfifo_vkv:dpfifo\|altsyncram_h7h1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_h7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_h7h1.tdf" 807 2 0 } } { "db/a_dpfifo_vkv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_vkv.tdf" 44 2 0 } } { "db/scfifo_ef71.tdf" "" { Text "C:/FPGA/db/scfifo_ef71.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617214725061 "|WOLF-LITE|rx_cic:RX_CIC_Q|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ef71:auto_generated|a_dpfifo_vkv:dpfifo|altsyncram_h7h1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\|altsyncram_dah1:FIFOram\|q_b\[32\] " "Synthesized away node \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ai71:auto_generated\|a_dpfifo_7qv:dpfifo\|altsyncram_dah1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_dah1.tdf" "" { Text "C:/FPGA/db/altsyncram_dah1.tdf" 1063 2 0 } } { "db/a_dpfifo_7qv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_7qv.tdf" 44 2 0 } } { "db/scfifo_ai71.tdf" "" { Text "C:/FPGA/db/scfifo_ai71.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 358 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617214725061 "|WOLF-LITE|rx_cic:RX_CIC_I|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ai71:auto_generated|a_dpfifo_7qv:dpfifo|altsyncram_dah1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ef71:auto_generated\|a_dpfifo_vkv:dpfifo\|altsyncram_h7h1:FIFOram\|q_b\[23\] " "Synthesized away node \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ef71:auto_generated\|a_dpfifo_vkv:dpfifo\|altsyncram_h7h1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_h7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_h7h1.tdf" 775 2 0 } } { "db/a_dpfifo_vkv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_vkv.tdf" 44 2 0 } } { "db/scfifo_ef71.tdf" "" { Text "C:/FPGA/db/scfifo_ef71.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617214725061 "|WOLF-LITE|rx_cic:RX_CIC_I|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ef71:auto_generated|a_dpfifo_vkv:dpfifo|altsyncram_h7h1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ef71:auto_generated\|a_dpfifo_vkv:dpfifo\|altsyncram_h7h1:FIFOram\|q_b\[24\] " "Synthesized away node \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ef71:auto_generated\|a_dpfifo_vkv:dpfifo\|altsyncram_h7h1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_h7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_h7h1.tdf" 807 2 0 } } { "db/a_dpfifo_vkv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_vkv.tdf" 44 2 0 } } { "db/scfifo_ef71.tdf" "" { Text "C:/FPGA/db/scfifo_ef71.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617214725061 "|WOLF-LITE|rx_cic:RX_CIC_I|rx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ef71:auto_generated|a_dpfifo_vkv:dpfifo|altsyncram_h7h1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_cic:TX_CIC_Q\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|altsyncram_hah1:FIFOram\|q_b\[16\] " "Synthesized away node \"tx_cic:TX_CIC_Q\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|altsyncram_hah1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_hah1.tdf" "" { Text "C:/FPGA/db/altsyncram_hah1.tdf" 551 2 0 } } { "db/a_dpfifo_9qv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_9qv.tdf" 44 2 0 } } { "db/scfifo_ci71.tdf" "" { Text "C:/FPGA/db/scfifo_ci71.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } } { "db/ip/tx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_core.sv" 358 0 0 } } { "db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/tx_cic/tx_cic.v" "" { Text "C:/FPGA/db/ip/tx_cic/tx_cic.v" 31 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 248 4928 5184 480 "TX_CIC_Q" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617214725061 "|WOLF-LITE|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_cic:TX_CIC_Q\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|altsyncram_l7h1:FIFOram\|q_b\[16\] " "Synthesized away node \"tx_cic:TX_CIC_Q\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|altsyncram_l7h1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_l7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_l7h1.tdf" 551 2 0 } } { "db/a_dpfifo_1lv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_1lv.tdf" 44 2 0 } } { "db/scfifo_gf71.tdf" "" { Text "C:/FPGA/db/scfifo_gf71.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/tx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/tx_cic/tx_cic.v" "" { Text "C:/FPGA/db/ip/tx_cic/tx_cic.v" 31 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 248 4928 5184 480 "TX_CIC_Q" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617214725061 "|WOLF-LITE|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_cic:TX_CIC_Q\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|altsyncram_l7h1:FIFOram\|q_b\[17\] " "Synthesized away node \"tx_cic:TX_CIC_Q\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|altsyncram_l7h1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_l7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_l7h1.tdf" 583 2 0 } } { "db/a_dpfifo_1lv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_1lv.tdf" 44 2 0 } } { "db/scfifo_gf71.tdf" "" { Text "C:/FPGA/db/scfifo_gf71.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/tx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/tx_cic/tx_cic.v" "" { Text "C:/FPGA/db/ip/tx_cic/tx_cic.v" 31 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 248 4928 5184 480 "TX_CIC_Q" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617214725061 "|WOLF-LITE|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|altsyncram_hah1:FIFOram\|q_b\[16\] " "Synthesized away node \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_ci71:auto_generated\|a_dpfifo_9qv:dpfifo\|altsyncram_hah1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_hah1.tdf" "" { Text "C:/FPGA/db/altsyncram_hah1.tdf" 551 2 0 } } { "db/a_dpfifo_9qv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_9qv.tdf" 44 2 0 } } { "db/scfifo_ci71.tdf" "" { Text "C:/FPGA/db/scfifo_ci71.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } } { "db/ip/tx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_core.sv" 358 0 0 } } { "db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/tx_cic/tx_cic.v" "" { Text "C:/FPGA/db/ip/tx_cic/tx_cic.v" 31 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -40 4928 5184 192 "TX_CIC_I" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617214725061 "|WOLF-LITE|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|altsyncram_l7h1:FIFOram\|q_b\[16\] " "Synthesized away node \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|altsyncram_l7h1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_l7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_l7h1.tdf" 551 2 0 } } { "db/a_dpfifo_1lv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_1lv.tdf" 44 2 0 } } { "db/scfifo_gf71.tdf" "" { Text "C:/FPGA/db/scfifo_gf71.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/tx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/tx_cic/tx_cic.v" "" { Text "C:/FPGA/db/ip/tx_cic/tx_cic.v" 31 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -40 4928 5184 192 "TX_CIC_I" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617214725061 "|WOLF-LITE|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|altsyncram_l7h1:FIFOram\|q_b\[17\] " "Synthesized away node \"tx_cic:TX_CIC_I\|tx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_gf71:auto_generated\|a_dpfifo_1lv:dpfifo\|altsyncram_l7h1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_l7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_l7h1.tdf" 583 2 0 } } { "db/a_dpfifo_1lv.tdf" "" { Text "C:/FPGA/db/a_dpfifo_1lv.tdf" 44 2 0 } } { "db/scfifo_gf71.tdf" "" { Text "C:/FPGA/db/scfifo_gf71.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/tx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/tx_cic/tx_cic.v" "" { Text "C:/FPGA/db/ip/tx_cic/tx_cic.v" 31 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -40 4928 5184 192 "TX_CIC_I" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617214725061 "|WOLF-LITE|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a17"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1617214725061 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 1 0 "Analysis & Synthesis" 0 -1 1617214725061 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1617214726599 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "8 2 " "Using 8 processors to synthesize 2 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "Analysis & Synthesis" 0 -1 1617214726905 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 0 1617214728639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 0 1617214728651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 31 21:18:47 2021 " "Processing started: Wed Mar 31 21:18:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 0 1617214728651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 0 1617214728651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top WOLF-LITE -c WOLF-LITE " "Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top WOLF-LITE -c WOLF-LITE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 0 1617214728651 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|Mult1\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_madx_cen.v" "Mult1" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_madx_cen.v" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1617214747284 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|Mult0\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_madx_cen.v" "Mult0" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_madx_cen.v" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1617214747284 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult1\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_mady_cen.v" "Mult1" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_mady_cen.v" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1617214747284 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult0\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_mady_cen.v" "Mult0" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_mady_cen.v" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1617214747284 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|Mult1\"" {  } { { "db/ip/nco/submodules/asj_nco_madx_cen.v" "Mult1" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_madx_cen.v" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1617214747284 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|Mult0\"" {  } { { "db/ip/nco/submodules/asj_nco_madx_cen.v" "Mult0" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_madx_cen.v" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1617214747284 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult1\"" {  } { { "db/ip/nco/submodules/asj_nco_mady_cen.v" "Mult1" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_mady_cen.v" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1617214747284 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult0\"" {  } { { "db/ip/nco/submodules/asj_nco_mady_cen.v" "Mult0" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_mady_cen.v" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1617214747284 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 0 1617214747284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|lpm_mult:Mult1\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_madx_cen.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_madx_cen.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1617214747698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|lpm_mult:Mult1 " "Instantiated megafunction \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214747700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214747700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214747700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214747700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214747700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214747700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214747700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214747700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214747700 ""}  } { { "db/ip/tx_nco/submodules/asj_nco_madx_cen.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_madx_cen.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1617214747700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "C:/FPGA/db/mult_36t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1617214747875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1617214747875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|lpm_mult:Mult1\"" {  } { { "db/ip/nco/submodules/asj_nco_madx_cen.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_madx_cen.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1617214748396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|lpm_mult:Mult1 " "Instantiated megafunction \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214748396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214748396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214748396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214748396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214748396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214748396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214748396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214748396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214748396 ""}  } { { "db/ip/nco/submodules/asj_nco_madx_cen.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_madx_cen.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1617214748396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t5t " "Found entity 1: mult_t5t" {  } { { "db/mult_t5t.tdf" "" { Text "C:/FPGA/db/mult_t5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1617214748595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1617214748595 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TO_LCELLS_TOP_MSG" "2 " "Converted the following 2 logical RAM block slices to logic cells" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP_TO_LCELLS" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ALTSYNCRAM " "Converted the following logical RAM block \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ALTSYNCRAM\" slices to logic cells" { { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a53 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a53\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1735 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a54 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a54\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1767 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a55 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a55\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1799 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a56 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a56\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1831 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a57 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a57\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1863 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a58 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a58\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1895 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a59 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a59\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1927 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a60 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a60\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1959 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a61 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a61\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1991 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a62 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a62\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2023 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a63 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a63\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2055 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a64 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a64\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2087 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a65 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a65\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2119 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a66 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a66\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2151 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a67 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a67\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2183 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a68 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a68\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2215 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a69 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a69\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2247 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a70 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a70\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2279 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a71 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a71\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2311 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a72 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a72\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2343 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a73 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a73\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2375 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a74 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a74\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2407 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a75 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a75\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2439 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a76 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a76\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2471 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a77 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a77\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2503 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a78 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a78\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2535 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a79 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a79\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2567 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a80 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a80\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2599 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a81 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a81\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2631 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a82 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a82\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2663 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a83 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a83\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2695 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a84 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a84\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2727 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a52 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a52\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1703 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a51 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a51\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1671 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a50 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a50\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1639 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a49 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a49\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1607 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a48 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a48\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1575 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a47 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a47\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1543 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a46 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a46\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1511 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a45 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a45\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1479 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a44 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a44\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1447 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a43 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a43\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1415 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a42 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a42\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1383 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a41 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a41\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1351 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a40 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a40\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1319 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a39 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a39\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1287 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a38 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a38\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1255 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a37 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a37\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1223 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a36 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a36\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1191 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a35 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a35\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1159 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a34 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a34\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1127 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a33 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a33\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1095 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a32 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a32\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1063 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a31 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a31\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1031 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a30 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a30\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 999 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a29 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a29\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 967 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a28 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a28\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 935 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a27 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a27\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 903 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a26 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a26\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 871 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a25 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a25\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 839 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a24 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a24\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 807 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a23 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a23\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 775 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a22 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a22\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 743 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a21 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a21\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 711 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a20 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a20\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 679 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a19 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a19\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 647 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a18 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a18\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 615 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a17 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a17\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 583 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a16 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a16\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 551 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a15 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a15\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 519 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a14 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a14\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 487 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a13 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a13\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 455 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a12 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a12\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 423 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a11 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a11\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 391 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a10 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a10\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 359 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a9 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a9\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 327 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a8 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a8\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 295 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a7 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a7\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 263 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a6 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a6\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 231 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a5 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a5\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 199 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a4 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a4\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 167 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a3 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a3\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 135 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a2 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a2\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 103 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a1 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a1\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 71 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a0 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a0\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 39 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""}  } {  } 0 270022 "Converted the following logical RAM block \"%1!s!\" slices to logic cells" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP_TO_LCELLS" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ALTSYNCRAM " "Converted the following logical RAM block \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ALTSYNCRAM\" slices to logic cells" { { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a53 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a53\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1735 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a54 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a54\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1767 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a55 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a55\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1799 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a56 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a56\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1831 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a57 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a57\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1863 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a58 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a58\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1895 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a59 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a59\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1927 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a60 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a60\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1959 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a61 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a61\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1991 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a62 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a62\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2023 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a63 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a63\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2055 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a64 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a64\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2087 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a65 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a65\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2119 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a66 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a66\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2151 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a67 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a67\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2183 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a68 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a68\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2215 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a69 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a69\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2247 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a70 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a70\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2279 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a71 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a71\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2311 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a72 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a72\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2343 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a73 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a73\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2375 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a74 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a74\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2407 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a75 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a75\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2439 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a76 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a76\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2471 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a77 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a77\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2503 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a78 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a78\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2535 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a79 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a79\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2567 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a80 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a80\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2599 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a81 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a81\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2631 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a82 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a82\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2663 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a83 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a83\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2695 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a84 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a84\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2727 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a52 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a52\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1703 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a51 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a51\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1671 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a50 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a50\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1639 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a49 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a49\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1607 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a48 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a48\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1575 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a47 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a47\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1543 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a46 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a46\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1511 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a45 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a45\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1479 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a44 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a44\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1447 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a43 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a43\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1415 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a42 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a42\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1383 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a41 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a41\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1351 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a40 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a40\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1319 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a39 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a39\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1287 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a38 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a38\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1255 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a37 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a37\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1223 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a36 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a36\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1191 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a35 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a35\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1159 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a34 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a34\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1127 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a33 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a33\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1095 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a32 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a32\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1063 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a31 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a31\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1031 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a30 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a30\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 999 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a29 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a29\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 967 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a28 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a28\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 935 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a27 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a27\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 903 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a26 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a26\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 871 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a25 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a25\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 839 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a24 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a24\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 807 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a23 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a23\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 775 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a22 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a22\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 743 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a21 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a21\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 711 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a20 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a20\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 679 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a19 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a19\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 647 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a18 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a18\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 615 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a17 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a17\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 583 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a16 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a16\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 551 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a15 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a15\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 519 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a14 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a14\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 487 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a13 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a13\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 455 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a12 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a12\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 423 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a11 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a11\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 391 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a10 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a10\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 359 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a9 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a9\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 327 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a8 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a8\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 295 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a7 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a7\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 263 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a6 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a6\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 231 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a5 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a5\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 199 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a4 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a4\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 167 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a3 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a3\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 135 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a2 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a2\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 103 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a1 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a1\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 71 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a0 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a0\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 39 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""}  } {  } 0 270022 "Converted the following logical RAM block \"%1!s!\" slices to logic cells" 0 0 "Design Software" 0 0 1617214749566 ""}  } {  } 0 270023 "Converted the following %1!d! logical RAM block slices to logic cells" 0 0 "Analysis & Synthesis" 0 0 1617214749566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1617214750267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|altsyncram:ram_block1a0 " "Instantiated megafunction \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 85 " "Parameter \"WIDTH_A\" = \"85\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 85 " "Parameter \"WIDTH_B\" = \"85\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK1 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE  " "Parameter \"INIT_FILE\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_B " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 4 " "Parameter \"MAXIMUM_DEPTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A BYPASS " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IMPLEMENT_IN_LES ON " "Parameter \"IMPLEMENT_IN_LES\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""}  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1617214750267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lci3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lci3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lci3 " "Found entity 1: altsyncram_lci3" {  } { { "db/altsyncram_lci3.tdf" "" { Text "C:/FPGA/db/altsyncram_lci3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1617214750512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1617214750512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/FPGA/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1617214750778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1617214750778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rob " "Found entity 1: mux_rob" {  } { { "db/mux_rob.tdf" "" { Text "C:/FPGA/db/mux_rob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1617214751033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1617214751033 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 0 1617214753213 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 102 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 102 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 0 1617214753685 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 388 -1 0 } } { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 299 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 0 1617214754076 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 0 1617214754076 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1617214761017 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "37 " "37 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 0 1617214771659 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 0 1617214772323 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 0 1617214774011 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1617214774011 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1617214774011 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.276      clk_sys " "  16.276      clk_sys" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1617214774011 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000  clock_stm32 " "  40.000  clock_stm32" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1617214774011 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  81.380 MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1617214774011 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "20833.280 MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "20833.280 MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1617214774011 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.510 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   6.510 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1617214774011 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 0 1617214774011 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 0 1617214775099 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 0 1617214775450 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 0 1617214775476 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10680 " "Implemented 10680 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 0 1617214775615 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 0 1617214775615 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 0 1617214775615 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10205 " "Implemented 10205 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 0 1617214775615 ""} { "Info" "ICUT_CUT_TM_RAMS" "354 " "Implemented 354 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 0 1617214775615 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 0 1617214775615 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "36 " "Implemented 36 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 0 1617214775615 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 0 1617214775615 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DEBUG2 16 " "Ignored 16 assignments for entity \"DEBUG2\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1617214776316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4914 " "Peak virtual memory: 4914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 0 1617214776663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 31 21:19:36 2021 " "Processing ended: Wed Mar 31 21:19:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 0 1617214776663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 0 1617214776663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 0 1617214776663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 0 1617214776663 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 1 1617214728618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 1 1617214728631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 31 21:18:47 2021 " "Processing started: Wed Mar 31 21:18:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 1 1617214728631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 1 1617214728631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=sld_hub:auto_hub WOLF-LITE -c WOLF-LITE " "Command: quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=sld_hub:auto_hub WOLF-LITE -c WOLF-LITE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 1 1617214728631 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_hub:auto_hub " "Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 1 1617214732400 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 1 1617214732892 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 1 1617214732913 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 1 1617214732913 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 1 1617214733211 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 1 1617214734699 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 1 1617214735119 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 1 1617214735121 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 1 1617214735121 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.276      clk_sys " "  16.276      clk_sys" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 1 1617214735121 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000  clock_stm32 " "  40.000  clock_stm32" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 1 1617214735121 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  81.380 MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 1 1617214735121 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "20833.280 MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "20833.280 MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 1 1617214735121 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.510 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   6.510 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 1 1617214735121 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 1 1617214735121 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 1 1617214735145 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 1 1617214735298 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 1 1617214735301 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "239 " "Implemented 239 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 1 1617214735405 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 1 1617214735405 ""} { "Info" "ICUT_CUT_TM_LCELLS" "144 " "Implemented 144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 1 1617214735405 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 1 1617214735405 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DEBUG2 16 " "Ignored 16 assignments for entity \"DEBUG2\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1617214735438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 1 1617214735530 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 31 21:18:55 2021 " "Processing ended: Wed Mar 31 21:18:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 1 1617214735530 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 1 1617214735530 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 1 1617214735530 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 1 1617214735530 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS_SUCCESS" "" "Finished parallel synthesis of all partitions" {  } {  } 0 281038 "Finished parallel synthesis of all partitions" 0 0 "Analysis & Synthesis" 0 -1 1617214777497 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DEBUG2 16 " "Ignored 16 assignments for entity \"DEBUG2\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1617214777602 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/output_files/WOLF-LITE.map.smsg " "Generated suppressed messages file C:/FPGA/output_files/WOLF-LITE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214782129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4976 " "Peak virtual memory: 4976 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617214790232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 31 21:19:50 2021 " "Processing ended: Wed Mar 31 21:19:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617214790232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:11 " "Elapsed time: 00:05:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617214790232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:52 " "Total CPU time (on all processors): 00:07:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617214790232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617214790232 ""}
