// Seed: 3870754182
module module_0;
  wire id_2;
  wire id_3;
  assign id_2 = id_1;
  module_2();
  wire id_4;
  assign id_3 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  module_0();
  assign id_4 = id_3;
endmodule
module module_2;
  module_3();
endmodule
module module_3 ();
  wire id_2;
  assign id_2 = id_2;
endmodule
