/*
* -------------------------------------------------------------------
* --                      Intel Proprietary
* --              Copyright (C) 2014 Intel Corporation
* --                    All Rights Reserved
* -------------------------------------------------------------------
* --           Auto-generated by /p/slx/pvesv/wfr_autogen/utils/scripts/i_csrs/i_csrs.pl 
* --  i_csrs.pl Version 1.5 last modified on Wednesday 8/20/14 13:22:12
* --   /p/slx/pvesv/wfr_autogen/utils/scripts/i_csrs/i_csrs.pl -C -S fxr_tx_otr -o /p/slx/pvesv/fxr_autogen/fxr /p/slx/pvesv/fxr_autogen/Fox_River/xml/300_Memory_Map.xml /p/slx/pvesv/fxr_autogen/Fox_River/xml/323_Memory_Map_TX_OTR.xml  
* --------------------------------------------------------------------
*/

#ifndef DEF_FXR_TX_OTR_SW_DEF
#define DEF_FXR_TX_OTR_SW_DEF

#define FXR_TOP_MAP						0x000000000000
#define FXR_TX_CI_FAST						(FXR_TOP_MAP + 0x000000000000)
#define FXR_RX_CI_FAST						(FXR_TOP_MAP + 0x000000400000)
#define FXR_TX_CI						(FXR_TOP_MAP + 0x000001000000)
#define FXR_TX_OTR						(FXR_TOP_MAP + 0x000001400000)
#define FXR_TX_DMA						(FXR_TOP_MAP + 0x000001800000)
#define FXR_RX_CI						(FXR_TOP_MAP + 0x000002000000)
#define FXR_RX_HP						(FXR_TOP_MAP + 0x000002200000)
#define FXR_RX_E2E						(FXR_TOP_MAP + 0x000002400000)
#define FXR_RX_DMA						(FXR_TOP_MAP + 0x000002600000)
#define FXR_RX_HIARB					(FXR_TOP_MAP + 0x000002800000)
#define FXR_HIFIS						(FXR_TOP_MAP + 0x000003000000)
#define FXR_LOCA						(FXR_TOP_MAP + 0x000003200000)
#define FXR_PCIM						(FXR_TOP_MAP + 0x000003400000)
#define FXR_PMON						(FXR_TOP_MAP + 0x000003500000)
#define FXR_SMA						(FXR_TOP_MAP + 0x000003600000)
#define FXR_LM						(FXR_TOP_MAP + 0x000003700000)
#define FXR_FC						(FXR_TOP_MAP + 0x000003800000)
#define FXR_MNH						(FXR_TOP_MAP + 0x000003880000)
#define FXR_AT						(FXR_TOP_MAP + 0x000004000000)
#define FXR_VNIC_WRAP					(FXR_TOP_MAP + 0x000005000000)
#ifndef FXR_TX_OTR
#define FXR_TX_OTR						0x000000000000
#endif
#define FXR_NUM_CONTEXTS					256
#define FXR_NUM_PIDS						4096
#define FXR_MAX_CONTEXT						255
#define FXR_TX_CONTEXT_ENTRIES					128
#define FXR_TX_CONTEXT_MAX					127
#define FXR_RX_CONTEXT_ENTRIES					16
#define FXR_RX_CONTEXT_MAX					15
#define FXR_NUM_SL						32
#define FXR_MAX_SL						31
#define TXOTR_CFG_BASE						0x0000
#define TXOTR_STS_BASE						0x2000
#define TXOTR_DBG_BASE						0x4000
#define TXOTR_ERR_BASE						0x6000
#define TXOTR_PRF_BASE						0x8000
#define TXOTR_OFFSET						0x8
/*
* Table #4 of 323_Memory_Map_TX_OTR.xml - CFG_MC0_PREFRAG_OPB_FIFO_CRDTS
* This CSR contains the configuration parameters necessary to configure the 
* number of credits in the Pre-Fragmentation Engine OPB Input Queues for 
* MC0.
*/
#define FXR_CFG_MC0_PREFRAG_OPB_FIFO_CRDTS			(FXR_TX_OTR + 0x000000000000)
#define FXR_CFG_MC0_PREFRAG_OPB_FIFO_CRDTS_RESETCSR		0x0000000004040404ull
#define FXR_CFG_MC0_PREFRAG_OPB_FIFO_CRDTS_UNUSED_63_32_SHIFT	32
#define FXR_CFG_MC0_PREFRAG_OPB_FIFO_CRDTS_UNUSED_63_32_MASK	0xFFFFFFFFull
#define FXR_CFG_MC0_PREFRAG_OPB_FIFO_CRDTS_UNUSED_63_32_SMASK	0xFFFFFFFF00000000ull
#define FXR_CFG_MC0_PREFRAG_OPB_FIFO_CRDTS_TC3_CRDTS_SHIFT	24
#define FXR_CFG_MC0_PREFRAG_OPB_FIFO_CRDTS_TC3_CRDTS_MASK	0xFFull
#define FXR_CFG_MC0_PREFRAG_OPB_FIFO_CRDTS_TC3_CRDTS_SMASK	0xFF000000ull
#define FXR_CFG_MC0_PREFRAG_OPB_FIFO_CRDTS_TC2_CRDTS_SHIFT	16
#define FXR_CFG_MC0_PREFRAG_OPB_FIFO_CRDTS_TC2_CRDTS_MASK	0xFFull
#define FXR_CFG_MC0_PREFRAG_OPB_FIFO_CRDTS_TC2_CRDTS_SMASK	0xFF0000ull
#define FXR_CFG_MC0_PREFRAG_OPB_FIFO_CRDTS_TC1_CRDTS_SHIFT	8
#define FXR_CFG_MC0_PREFRAG_OPB_FIFO_CRDTS_TC1_CRDTS_MASK	0xFFull
#define FXR_CFG_MC0_PREFRAG_OPB_FIFO_CRDTS_TC1_CRDTS_SMASK	0xFF00ull
#define FXR_CFG_MC0_PREFRAG_OPB_FIFO_CRDTS_TC0_CRDTS_SHIFT	0
#define FXR_CFG_MC0_PREFRAG_OPB_FIFO_CRDTS_TC0_CRDTS_MASK	0xFFull
#define FXR_CFG_MC0_PREFRAG_OPB_FIFO_CRDTS_TC0_CRDTS_SMASK	0xFFull
/*
* Table #5 of 323_Memory_Map_TX_OTR.xml - CFG_MC1_PREFRAG_OPB_FIFO_CRDTS
* This CSR contains the configuration parameters necessary to configure the 
* number of credits in the Pre-Fragmentation Engine OPB Input Queues for 
* MC1.
*/
#define FXR_CFG_MC1_PREFRAG_OPB_FIFO_CRDTS			(FXR_TX_OTR + 0x000000000008)
#define FXR_CFG_MC1_PREFRAG_OPB_FIFO_CRDTS_RESETCSR		0x0000000004040404ull
#define FXR_CFG_MC1_PREFRAG_OPB_FIFO_CRDTS_UNUSED_63_32_SHIFT	32
#define FXR_CFG_MC1_PREFRAG_OPB_FIFO_CRDTS_UNUSED_63_32_MASK	0xFFFFFFFFull
#define FXR_CFG_MC1_PREFRAG_OPB_FIFO_CRDTS_UNUSED_63_32_SMASK	0xFFFFFFFF00000000ull
#define FXR_CFG_MC1_PREFRAG_OPB_FIFO_CRDTS_TC3_CRDTS_SHIFT	24
#define FXR_CFG_MC1_PREFRAG_OPB_FIFO_CRDTS_TC3_CRDTS_MASK	0xFFull
#define FXR_CFG_MC1_PREFRAG_OPB_FIFO_CRDTS_TC3_CRDTS_SMASK	0xFF000000ull
#define FXR_CFG_MC1_PREFRAG_OPB_FIFO_CRDTS_TC2_CRDTS_SHIFT	16
#define FXR_CFG_MC1_PREFRAG_OPB_FIFO_CRDTS_TC2_CRDTS_MASK	0xFFull
#define FXR_CFG_MC1_PREFRAG_OPB_FIFO_CRDTS_TC2_CRDTS_SMASK	0xFF0000ull
#define FXR_CFG_MC1_PREFRAG_OPB_FIFO_CRDTS_TC1_CRDTS_SHIFT	8
#define FXR_CFG_MC1_PREFRAG_OPB_FIFO_CRDTS_TC1_CRDTS_MASK	0xFFull
#define FXR_CFG_MC1_PREFRAG_OPB_FIFO_CRDTS_TC1_CRDTS_SMASK	0xFF00ull
#define FXR_CFG_MC1_PREFRAG_OPB_FIFO_CRDTS_TC0_CRDTS_SHIFT	0
#define FXR_CFG_MC1_PREFRAG_OPB_FIFO_CRDTS_TC0_CRDTS_MASK	0xFFull
#define FXR_CFG_MC1_PREFRAG_OPB_FIFO_CRDTS_TC0_CRDTS_SMASK	0xFFull
/*
* Table #6 of 323_Memory_Map_TX_OTR.xml - CFG_MC0_FP_OPB_FIFO_CRDTS
* This CSR contains the configuration parameters necessary to configure the 
* number of credits in the Fast Path OPB Input Queues for MC0.
*/
#define FXR_CFG_MC0_FP_OPB_FIFO_CRDTS				(FXR_TX_OTR + 0x000000000010)
#define FXR_CFG_MC0_FP_OPB_FIFO_CRDTS_RESETCSR			0x0000000008080808ull
#define FXR_CFG_MC0_FP_OPB_FIFO_CRDTS_UNUSED_63_32_SHIFT	32
#define FXR_CFG_MC0_FP_OPB_FIFO_CRDTS_UNUSED_63_32_MASK		0xFFFFFFFFull
#define FXR_CFG_MC0_FP_OPB_FIFO_CRDTS_UNUSED_63_32_SMASK	0xFFFFFFFF00000000ull
#define FXR_CFG_MC0_FP_OPB_FIFO_CRDTS_TC3_CRDTS_SHIFT		24
#define FXR_CFG_MC0_FP_OPB_FIFO_CRDTS_TC3_CRDTS_MASK		0xFFull
#define FXR_CFG_MC0_FP_OPB_FIFO_CRDTS_TC3_CRDTS_SMASK		0xFF000000ull
#define FXR_CFG_MC0_FP_OPB_FIFO_CRDTS_TC2_CRDTS_SHIFT		16
#define FXR_CFG_MC0_FP_OPB_FIFO_CRDTS_TC2_CRDTS_MASK		0xFFull
#define FXR_CFG_MC0_FP_OPB_FIFO_CRDTS_TC2_CRDTS_SMASK		0xFF0000ull
#define FXR_CFG_MC0_FP_OPB_FIFO_CRDTS_TC1_CRDTS_SHIFT		8
#define FXR_CFG_MC0_FP_OPB_FIFO_CRDTS_TC1_CRDTS_MASK		0xFFull
#define FXR_CFG_MC0_FP_OPB_FIFO_CRDTS_TC1_CRDTS_SMASK		0xFF00ull
#define FXR_CFG_MC0_FP_OPB_FIFO_CRDTS_TC0_CRDTS_SHIFT		0
#define FXR_CFG_MC0_FP_OPB_FIFO_CRDTS_TC0_CRDTS_MASK		0xFFull
#define FXR_CFG_MC0_FP_OPB_FIFO_CRDTS_TC0_CRDTS_SMASK		0xFFull
/*
* Table #7 of 323_Memory_Map_TX_OTR.xml - CFG_MC1_FP_OPB_FIFO_CRDTS
* This CSR contains the configuration parameters necessary to configure the 
* number of credits in the Fast Path OPB Input Queues for MC1.
*/
#define FXR_CFG_MC1_FP_OPB_FIFO_CRDTS				(FXR_TX_OTR + 0x000000000018)
#define FXR_CFG_MC1_FP_OPB_FIFO_CRDTS_RESETCSR			0x0000000008080808ull
#define FXR_CFG_MC1_FP_OPB_FIFO_CRDTS_UNUSED_63_32_SHIFT	32
#define FXR_CFG_MC1_FP_OPB_FIFO_CRDTS_UNUSED_63_32_MASK		0xFFFFFFFFull
#define FXR_CFG_MC1_FP_OPB_FIFO_CRDTS_UNUSED_63_32_SMASK	0xFFFFFFFF00000000ull
#define FXR_CFG_MC1_FP_OPB_FIFO_CRDTS_TC3_CRDTS_SHIFT		24
#define FXR_CFG_MC1_FP_OPB_FIFO_CRDTS_TC3_CRDTS_MASK		0xFFull
#define FXR_CFG_MC1_FP_OPB_FIFO_CRDTS_TC3_CRDTS_SMASK		0xFF000000ull
#define FXR_CFG_MC1_FP_OPB_FIFO_CRDTS_TC2_CRDTS_SHIFT		16
#define FXR_CFG_MC1_FP_OPB_FIFO_CRDTS_TC2_CRDTS_MASK		0xFFull
#define FXR_CFG_MC1_FP_OPB_FIFO_CRDTS_TC2_CRDTS_SMASK		0xFF0000ull
#define FXR_CFG_MC1_FP_OPB_FIFO_CRDTS_TC1_CRDTS_SHIFT		8
#define FXR_CFG_MC1_FP_OPB_FIFO_CRDTS_TC1_CRDTS_MASK		0xFFull
#define FXR_CFG_MC1_FP_OPB_FIFO_CRDTS_TC1_CRDTS_SMASK		0xFF00ull
#define FXR_CFG_MC1_FP_OPB_FIFO_CRDTS_TC0_CRDTS_SHIFT		0
#define FXR_CFG_MC1_FP_OPB_FIFO_CRDTS_TC0_CRDTS_MASK		0xFFull
#define FXR_CFG_MC1_FP_OPB_FIFO_CRDTS_TC0_CRDTS_SMASK		0xFFull
/*
* Table #8 of 323_Memory_Map_TX_OTR.xml - CFG_MC1P_FP_OPB_FIFO_CRDTS
* This CSR contains the configuration parameters necessary to configure the 
* number of credits in the Fast Path OPB Input Queues for MC1'.
*/
#define FXR_CFG_MC1P_FP_OPB_FIFO_CRDTS				(FXR_TX_OTR + 0x000000000020)
#define FXR_CFG_MC1P_FP_OPB_FIFO_CRDTS_RESETCSR			0x0000000008080808ull
#define FXR_CFG_MC1P_FP_OPB_FIFO_CRDTS_UNUSED_63_32_SHIFT	32
#define FXR_CFG_MC1P_FP_OPB_FIFO_CRDTS_UNUSED_63_32_MASK	0xFFFFFFFFull
#define FXR_CFG_MC1P_FP_OPB_FIFO_CRDTS_UNUSED_63_32_SMASK	0xFFFFFFFF00000000ull
#define FXR_CFG_MC1P_FP_OPB_FIFO_CRDTS_TC3_CRDTS_SHIFT		24
#define FXR_CFG_MC1P_FP_OPB_FIFO_CRDTS_TC3_CRDTS_MASK		0xFFull
#define FXR_CFG_MC1P_FP_OPB_FIFO_CRDTS_TC3_CRDTS_SMASK		0xFF000000ull
#define FXR_CFG_MC1P_FP_OPB_FIFO_CRDTS_TC2_CRDTS_SHIFT		16
#define FXR_CFG_MC1P_FP_OPB_FIFO_CRDTS_TC2_CRDTS_MASK		0xFFull
#define FXR_CFG_MC1P_FP_OPB_FIFO_CRDTS_TC2_CRDTS_SMASK		0xFF0000ull
#define FXR_CFG_MC1P_FP_OPB_FIFO_CRDTS_TC1_CRDTS_SHIFT		8
#define FXR_CFG_MC1P_FP_OPB_FIFO_CRDTS_TC1_CRDTS_MASK		0xFFull
#define FXR_CFG_MC1P_FP_OPB_FIFO_CRDTS_TC1_CRDTS_SMASK		0xFF00ull
#define FXR_CFG_MC1P_FP_OPB_FIFO_CRDTS_TC0_CRDTS_SHIFT		0
#define FXR_CFG_MC1P_FP_OPB_FIFO_CRDTS_TC0_CRDTS_MASK		0xFFull
#define FXR_CFG_MC1P_FP_OPB_FIFO_CRDTS_TC0_CRDTS_SMASK		0xFFull
/*
* Table #9 of 323_Memory_Map_TX_OTR.xml - CFG_MC0_POSTFRAG_OPB_FIFO_CRDTS
* This CSR contains the configuration parameters necessary to configure the 
* number of credits in the Post-Fragmentation Engine OPB Input Queues for 
* MC0.
*/
#define FXR_CFG_MC0_POSTFRAG_OPB_FIFO_CRDTS			(FXR_TX_OTR + 0x000000000028)
#define FXR_CFG_MC0_POSTFRAG_OPB_FIFO_CRDTS_RESETCSR		0x0000000004040404ull
#define FXR_CFG_MC0_POSTFRAG_OPB_FIFO_CRDTS_UNUSED_63_32_SHIFT	32
#define FXR_CFG_MC0_POSTFRAG_OPB_FIFO_CRDTS_UNUSED_63_32_MASK	0xFFFFFFFFull
#define FXR_CFG_MC0_POSTFRAG_OPB_FIFO_CRDTS_UNUSED_63_32_SMASK	0xFFFFFFFF00000000ull
#define FXR_CFG_MC0_POSTFRAG_OPB_FIFO_CRDTS_TC3_CRDTS_SHIFT	24
#define FXR_CFG_MC0_POSTFRAG_OPB_FIFO_CRDTS_TC3_CRDTS_MASK	0xFFull
#define FXR_CFG_MC0_POSTFRAG_OPB_FIFO_CRDTS_TC3_CRDTS_SMASK	0xFF000000ull
#define FXR_CFG_MC0_POSTFRAG_OPB_FIFO_CRDTS_TC2_CRDTS_SHIFT	16
#define FXR_CFG_MC0_POSTFRAG_OPB_FIFO_CRDTS_TC2_CRDTS_MASK	0xFFull
#define FXR_CFG_MC0_POSTFRAG_OPB_FIFO_CRDTS_TC2_CRDTS_SMASK	0xFF0000ull
#define FXR_CFG_MC0_POSTFRAG_OPB_FIFO_CRDTS_TC1_CRDTS_SHIFT	8
#define FXR_CFG_MC0_POSTFRAG_OPB_FIFO_CRDTS_TC1_CRDTS_MASK	0xFFull
#define FXR_CFG_MC0_POSTFRAG_OPB_FIFO_CRDTS_TC1_CRDTS_SMASK	0xFF00ull
#define FXR_CFG_MC0_POSTFRAG_OPB_FIFO_CRDTS_TC0_CRDTS_SHIFT	0
#define FXR_CFG_MC0_POSTFRAG_OPB_FIFO_CRDTS_TC0_CRDTS_MASK	0xFFull
#define FXR_CFG_MC0_POSTFRAG_OPB_FIFO_CRDTS_TC0_CRDTS_SMASK	0xFFull
/*
* Table #10 of 323_Memory_Map_TX_OTR.xml - CFG_MC1_POSTFRAG_OPB_FIFO_CRDTS
* This CSR contains the configuration parameters necessary to configure the 
* number of credits in the Post-Fragmentation Engine OPB Input Queues for 
* MC1.
*/
#define FXR_CFG_MC1_POSTFRAG_OPB_FIFO_CRDTS			(FXR_TX_OTR + 0x000000000030)
#define FXR_CFG_MC1_POSTFRAG_OPB_FIFO_CRDTS_RESETCSR		0x0000000004040404ull
#define FXR_CFG_MC1_POSTFRAG_OPB_FIFO_CRDTS_UNUSED_63_32_SHIFT	32
#define FXR_CFG_MC1_POSTFRAG_OPB_FIFO_CRDTS_UNUSED_63_32_MASK	0xFFFFFFFFull
#define FXR_CFG_MC1_POSTFRAG_OPB_FIFO_CRDTS_UNUSED_63_32_SMASK	0xFFFFFFFF00000000ull
#define FXR_CFG_MC1_POSTFRAG_OPB_FIFO_CRDTS_TC3_CRDTS_SHIFT	24
#define FXR_CFG_MC1_POSTFRAG_OPB_FIFO_CRDTS_TC3_CRDTS_MASK	0xFFull
#define FXR_CFG_MC1_POSTFRAG_OPB_FIFO_CRDTS_TC3_CRDTS_SMASK	0xFF000000ull
#define FXR_CFG_MC1_POSTFRAG_OPB_FIFO_CRDTS_TC2_CRDTS_SHIFT	16
#define FXR_CFG_MC1_POSTFRAG_OPB_FIFO_CRDTS_TC2_CRDTS_MASK	0xFFull
#define FXR_CFG_MC1_POSTFRAG_OPB_FIFO_CRDTS_TC2_CRDTS_SMASK	0xFF0000ull
#define FXR_CFG_MC1_POSTFRAG_OPB_FIFO_CRDTS_TC1_CRDTS_SHIFT	8
#define FXR_CFG_MC1_POSTFRAG_OPB_FIFO_CRDTS_TC1_CRDTS_MASK	0xFFull
#define FXR_CFG_MC1_POSTFRAG_OPB_FIFO_CRDTS_TC1_CRDTS_SMASK	0xFF00ull
#define FXR_CFG_MC1_POSTFRAG_OPB_FIFO_CRDTS_TC0_CRDTS_SHIFT	0
#define FXR_CFG_MC1_POSTFRAG_OPB_FIFO_CRDTS_TC0_CRDTS_MASK	0xFFull
#define FXR_CFG_MC1_POSTFRAG_OPB_FIFO_CRDTS_TC0_CRDTS_SMASK	0xFFull
/*
* Table #11 of 323_Memory_Map_TX_OTR.xml - CFG_DMA_FIFO_CRDTS
* This CSR contains the configuration parameters necessary to configure the 
* number of credits in DMA Input Queues.
*/
#define FXR_CFG_DMA_FIFO_CRDTS					(FXR_TX_OTR + 0x000000000038)
#define FXR_CFG_DMA_FIFO_CRDTS_RESETCSR				0x1010101010101010ull
#define FXR_CFG_DMA_FIFO_CRDTS_MC1TC3_CRDTS_SHIFT		56
#define FXR_CFG_DMA_FIFO_CRDTS_MC1TC3_CRDTS_MASK		0xFFull
#define FXR_CFG_DMA_FIFO_CRDTS_MC1TC3_CRDTS_SMASK		0xFF00000000000000ull
#define FXR_CFG_DMA_FIFO_CRDTS_MC1TC2_CRDTS_SHIFT		48
#define FXR_CFG_DMA_FIFO_CRDTS_MC1TC2_CRDTS_MASK		0xFFull
#define FXR_CFG_DMA_FIFO_CRDTS_MC1TC2_CRDTS_SMASK		0xFF000000000000ull
#define FXR_CFG_DMA_FIFO_CRDTS_MC1TC1_CRDTS_SHIFT		40
#define FXR_CFG_DMA_FIFO_CRDTS_MC1TC1_CRDTS_MASK		0xFFull
#define FXR_CFG_DMA_FIFO_CRDTS_MC1TC1_CRDTS_SMASK		0xFF0000000000ull
#define FXR_CFG_DMA_FIFO_CRDTS_MC1TC0_CRDTS_SHIFT		32
#define FXR_CFG_DMA_FIFO_CRDTS_MC1TC0_CRDTS_MASK		0xFFull
#define FXR_CFG_DMA_FIFO_CRDTS_MC1TC0_CRDTS_SMASK		0xFF00000000ull
#define FXR_CFG_DMA_FIFO_CRDTS_MC0TC3_CRDTS_SHIFT		24
#define FXR_CFG_DMA_FIFO_CRDTS_MC0TC3_CRDTS_MASK		0xFFull
#define FXR_CFG_DMA_FIFO_CRDTS_MC0TC3_CRDTS_SMASK		0xFF000000ull
#define FXR_CFG_DMA_FIFO_CRDTS_MC0TC2_CRDTS_SHIFT		16
#define FXR_CFG_DMA_FIFO_CRDTS_MC0TC2_CRDTS_MASK		0xFFull
#define FXR_CFG_DMA_FIFO_CRDTS_MC0TC2_CRDTS_SMASK		0xFF0000ull
#define FXR_CFG_DMA_FIFO_CRDTS_MC0TC1_CRDTS_SHIFT		8
#define FXR_CFG_DMA_FIFO_CRDTS_MC0TC1_CRDTS_MASK		0xFFull
#define FXR_CFG_DMA_FIFO_CRDTS_MC0TC1_CRDTS_SMASK		0xFF00ull
#define FXR_CFG_DMA_FIFO_CRDTS_MC0TC0_CRDTS_SHIFT		0
#define FXR_CFG_DMA_FIFO_CRDTS_MC0TC0_CRDTS_MASK		0xFFull
#define FXR_CFG_DMA_FIFO_CRDTS_MC0TC0_CRDTS_SMASK		0xFFull
/*
* Table #12 of 323_Memory_Map_TX_OTR.xml - CFG_RXDMA_INT
* This CSR contains the configuration parameters necessary to configure the 
* TXOTR to RXDMA Interface.
*/
#define FXR_CFG_RXDMA_INT					(FXR_TX_OTR + 0x000000000040)
#define FXR_CFG_RXDMA_INT_RESETCSR				0x0000000000000010ull
#define FXR_CFG_RXDMA_INT_UNUSED_63_8_SHIFT			8
#define FXR_CFG_RXDMA_INT_UNUSED_63_8_MASK			0xFFFFFFFFFFFFFFull
#define FXR_CFG_RXDMA_INT_UNUSED_63_8_SMASK			0xFFFFFFFFFFFFFF00ull
#define FXR_CFG_RXDMA_INT_CRDTS_SHIFT				0
#define FXR_CFG_RXDMA_INT_CRDTS_MASK				0xFFull
#define FXR_CFG_RXDMA_INT_CRDTS_SMASK				0xFFull
/*
* Table #13 of 323_Memory_Map_TX_OTR.xml - CFG_TXCI_INT
* This CSR contains the configuration parameters necessary to configure the 
* TXOTR to TXCI Interface.
*/
#define FXR_CFG_TXCI_INT					(FXR_TX_OTR + 0x000000000048)
#define FXR_CFG_TXCI_INT_RESETCSR				0x0000000000000100ull
#define FXR_CFG_TXCI_INT_UNUSED_63_9_SHIFT			9
#define FXR_CFG_TXCI_INT_UNUSED_63_9_MASK			0x7FFFFFFFFFFFFFull
#define FXR_CFG_TXCI_INT_UNUSED_63_9_SMASK			0xFFFFFFFFFFFFFE00ull
#define FXR_CFG_TXCI_INT_CRDTS_SHIFT				0
#define FXR_CFG_TXCI_INT_CRDTS_MASK				0x1FFull
#define FXR_CFG_TXCI_INT_CRDTS_SMASK				0x1FFull
/*
* Table #14 of 323_Memory_Map_TX_OTR.xml - CFG_AT_INT
* This CSR contains the configuration parameters necessary to configure the 
* TXOTR to AT Interface.
*/
#define FXR_CFG_AT_INT						(FXR_TX_OTR + 0x000000000050)
#define FXR_CFG_AT_INT_RESETCSR					0x0000000000000100ull
#define FXR_CFG_AT_INT_UNUSED_63_9_SHIFT			9
#define FXR_CFG_AT_INT_UNUSED_63_9_MASK				0x7FFFFFFFFFFFFFull
#define FXR_CFG_AT_INT_UNUSED_63_9_SMASK			0xFFFFFFFFFFFFFE00ull
#define FXR_CFG_AT_INT_CRDTS_SHIFT				0
#define FXR_CFG_AT_INT_CRDTS_MASK				0x1FFull
#define FXR_CFG_AT_INT_CRDTS_SMASK				0x1FFull
/*
* Table #15 of 323_Memory_Map_TX_OTR.xml - CFG_MSGID_1
* This CSR contains the configuration parameters necessary to set the number of 
* reserved MSG_IDs for each MC/TC combination.
*/
#define FXR_CFG_MSGID_1						(FXR_TX_OTR + 0x000000000058)
#define FXR_CFG_MSGID_1_RESETCSR				0x4040404040404040ull
#define FXR_CFG_MSGID_1_RSVD_MC1_TC3_SHIFT			56
#define FXR_CFG_MSGID_1_RSVD_MC1_TC3_MASK			0xFFull
#define FXR_CFG_MSGID_1_RSVD_MC1_TC3_SMASK			0xFF00000000000000ull
#define FXR_CFG_MSGID_1_RSVD_MC1_TC2_SHIFT			48
#define FXR_CFG_MSGID_1_RSVD_MC1_TC2_MASK			0xFFull
#define FXR_CFG_MSGID_1_RSVD_MC1_TC2_SMASK			0xFF000000000000ull
#define FXR_CFG_MSGID_1_RSVD_MC1_TC1_SHIFT			40
#define FXR_CFG_MSGID_1_RSVD_MC1_TC1_MASK			0xFFull
#define FXR_CFG_MSGID_1_RSVD_MC1_TC1_SMASK			0xFF0000000000ull
#define FXR_CFG_MSGID_1_RSVD_MC1_TC0_SHIFT			32
#define FXR_CFG_MSGID_1_RSVD_MC1_TC0_MASK			0xFFull
#define FXR_CFG_MSGID_1_RSVD_MC1_TC0_SMASK			0xFF00000000ull
#define FXR_CFG_MSGID_1_RSVD_MC0_TC3_SHIFT			24
#define FXR_CFG_MSGID_1_RSVD_MC0_TC3_MASK			0xFFull
#define FXR_CFG_MSGID_1_RSVD_MC0_TC3_SMASK			0xFF000000ull
#define FXR_CFG_MSGID_1_RSVD_MC0_TC2_SHIFT			16
#define FXR_CFG_MSGID_1_RSVD_MC0_TC2_MASK			0xFFull
#define FXR_CFG_MSGID_1_RSVD_MC0_TC2_SMASK			0xFF0000ull
#define FXR_CFG_MSGID_1_RSVD_MC0_TC1_SHIFT			8
#define FXR_CFG_MSGID_1_RSVD_MC0_TC1_MASK			0xFFull
#define FXR_CFG_MSGID_1_RSVD_MC0_TC1_SMASK			0xFF00ull
#define FXR_CFG_MSGID_1_RSVD_MC0_TC0_SHIFT			0
#define FXR_CFG_MSGID_1_RSVD_MC0_TC0_MASK			0xFFull
#define FXR_CFG_MSGID_1_RSVD_MC0_TC0_SMASK			0xFFull
/*
* Table #16 of 323_Memory_Map_TX_OTR.xml - CFG_MSGID_2
* This CSR contains the configuration parameters necessary to set the total 
* shared Message Identifiers that can be allocated simultaneously.
*/
#define FXR_CFG_MSGID_2						(FXR_TX_OTR + 0x000000000060)
#define FXR_CFG_MSGID_2_RESETCSR				0x0000000000003000ull
#define FXR_CFG_MSGID_2_UNUSED_63_14_SHIFT			14
#define FXR_CFG_MSGID_2_UNUSED_63_14_MASK			0x3FFFFFFFFFFFFull
#define FXR_CFG_MSGID_2_UNUSED_63_14_SMASK			0xFFFFFFFFFFFFC000ull
#define FXR_CFG_MSGID_2_SHARED_SHIFT				0
#define FXR_CFG_MSGID_2_SHARED_MASK				0x3FFFull
#define FXR_CFG_MSGID_2_SHARED_SMASK				0x3FFFull
/*
* Table #17 of 323_Memory_Map_TX_OTR.xml - CFG_PKTID_1
* This CSR contains the configuration parameters necessary to set the number of 
* reserved PKT_IDs for each MC/TC combination.
*/
#define FXR_CFG_PKTID_1						(FXR_TX_OTR + 0x000000000068)
#define FXR_CFG_PKTID_1_RESETCSR				0x4040404040404040ull
#define FXR_CFG_PKTID_1_RSVD_MC1_TC3_SHIFT			56
#define FXR_CFG_PKTID_1_RSVD_MC1_TC3_MASK			0xFFull
#define FXR_CFG_PKTID_1_RSVD_MC1_TC3_SMASK			0xFF00000000000000ull
#define FXR_CFG_PKTID_1_RSVD_MC1_TC2_SHIFT			48
#define FXR_CFG_PKTID_1_RSVD_MC1_TC2_MASK			0xFFull
#define FXR_CFG_PKTID_1_RSVD_MC1_TC2_SMASK			0xFF000000000000ull
#define FXR_CFG_PKTID_1_RSVD_MC1_TC1_SHIFT			40
#define FXR_CFG_PKTID_1_RSVD_MC1_TC1_MASK			0xFFull
#define FXR_CFG_PKTID_1_RSVD_MC1_TC1_SMASK			0xFF0000000000ull
#define FXR_CFG_PKTID_1_RSVD_MC1_TC0_SHIFT			32
#define FXR_CFG_PKTID_1_RSVD_MC1_TC0_MASK			0xFFull
#define FXR_CFG_PKTID_1_RSVD_MC1_TC0_SMASK			0xFF00000000ull
#define FXR_CFG_PKTID_1_RSVD_MC0_TC3_SHIFT			24
#define FXR_CFG_PKTID_1_RSVD_MC0_TC3_MASK			0xFFull
#define FXR_CFG_PKTID_1_RSVD_MC0_TC3_SMASK			0xFF000000ull
#define FXR_CFG_PKTID_1_RSVD_MC0_TC2_SHIFT			16
#define FXR_CFG_PKTID_1_RSVD_MC0_TC2_MASK			0xFFull
#define FXR_CFG_PKTID_1_RSVD_MC0_TC2_SMASK			0xFF0000ull
#define FXR_CFG_PKTID_1_RSVD_MC0_TC1_SHIFT			8
#define FXR_CFG_PKTID_1_RSVD_MC0_TC1_MASK			0xFFull
#define FXR_CFG_PKTID_1_RSVD_MC0_TC1_SMASK			0xFF00ull
#define FXR_CFG_PKTID_1_RSVD_MC0_TC0_SHIFT			0
#define FXR_CFG_PKTID_1_RSVD_MC0_TC0_MASK			0xFFull
#define FXR_CFG_PKTID_1_RSVD_MC0_TC0_SMASK			0xFFull
/*
* Table #18 of 323_Memory_Map_TX_OTR.xml - CFG_PKTID_2
* This CSR contains the configuration parameters necessary to set the total 
* shared Packet Identifiers that can be allocated simultaneously.
*/
#define FXR_CFG_PKTID_2						(FXR_TX_OTR + 0x000000000070)
#define FXR_CFG_PKTID_2_RESETCSR				0x0000000000003000ull
#define FXR_CFG_PKTID_2_UNUSED_63_14_SHIFT			14
#define FXR_CFG_PKTID_2_UNUSED_63_14_MASK			0x3FFFFFFFFFFFFull
#define FXR_CFG_PKTID_2_UNUSED_63_14_SMASK			0xFFFFFFFFFFFFC000ull
#define FXR_CFG_PKTID_2_SHARED_SHIFT				0
#define FXR_CFG_PKTID_2_SHARED_MASK				0x3FFFull
#define FXR_CFG_PKTID_2_SHARED_SMASK				0x3FFFull
/*
* Table #19 of 323_Memory_Map_TX_OTR.xml - CFG_OMB_FIFO_ARB
* This CSR contains the configuration parameters necessary to configure the OMB 
* Queue Arbitration. By default the arbitration scheme for these queues is round 
* robin. 
*/
#define FXR_CFG_OMB_FIFO_ARB					(FXR_TX_OTR + 0x000000000078)
#define FXR_CFG_OMB_FIFO_ARB_RESETCSR				0x0000000000000000ull
#define FXR_CFG_OMB_FIFO_ARB_UNUSED_63_2_SHIFT			2
#define FXR_CFG_OMB_FIFO_ARB_UNUSED_63_2_MASK			0x3FFFFFFFFFFFFFFFull
#define FXR_CFG_OMB_FIFO_ARB_UNUSED_63_2_SMASK			0xFFFFFFFFFFFFFFFCull
#define FXR_CFG_OMB_FIFO_ARB_RENDEZ_PRIO_TC_SHIFT		1
#define FXR_CFG_OMB_FIFO_ARB_RENDEZ_PRIO_TC_MASK		0x1ull
#define FXR_CFG_OMB_FIFO_ARB_RENDEZ_PRIO_TC_SMASK		0x2ull
#define FXR_CFG_OMB_FIFO_ARB_RENDEZ_PRIO_ALL_SHIFT		0
#define FXR_CFG_OMB_FIFO_ARB_RENDEZ_PRIO_ALL_MASK		0x1ull
#define FXR_CFG_OMB_FIFO_ARB_RENDEZ_PRIO_ALL_SMASK		0x1ull
/*
* Table #20 of 323_Memory_Map_TX_OTR.xml - CFG_OPB_FIFO_GEN_ARB
* This CSR contains the configuration parameters necessary to configure the OPB 
* Arbitration. The arbitration scheme by default is a leaky bucket 
* scheme.
*/
#define FXR_CFG_OPB_FIFO_GEN_ARB				(FXR_TX_OTR + 0x000000000080)
#define FXR_CFG_OPB_FIFO_GEN_ARB_RESETCSR			0x0000000000000000ull
#define FXR_CFG_OPB_FIFO_GEN_ARB_UNUSED_63_0_SHIFT		0
#define FXR_CFG_OPB_FIFO_GEN_ARB_UNUSED_63_0_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_CFG_OPB_FIFO_GEN_ARB_UNUSED_63_0_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #21 of 323_Memory_Map_TX_OTR.xml - CFG_OPB_FIFO_ARB_1
* This CSR contains the configuration parameters necessary to configure the OPB 
* Queue Leaky Bucket Arbitration for MC0/TC0 Fast Path Queue. The arbitration 
* scheme by default is a leaky bucket scheme.
*/
#define FXR_CFG_OPB_FIFO_ARB_1					(FXR_TX_OTR + 0x000000000088)
#define FXR_CFG_OPB_FIFO_ARB_1_RESETCSR				0x0000000000000000ull
#define FXR_CFG_OPB_FIFO_ARB_1_UNUSED_63_0_SHIFT		0
#define FXR_CFG_OPB_FIFO_ARB_1_UNUSED_63_0_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_CFG_OPB_FIFO_ARB_1_UNUSED_63_0_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #22 of 323_Memory_Map_TX_OTR.xml - CFG_OPB_FIFO_ARB_2
* This CSR contains the configuration parameters necessary to configure the OPB 
* Queue Leaky Bucket Arbitration for MC0/TC1 Fast Path Queue. The arbitration 
* scheme by default is a leaky bucket scheme.
*/
#define FXR_CFG_OPB_FIFO_ARB_2					(FXR_TX_OTR + 0x000000000090)
#define FXR_CFG_OPB_FIFO_ARB_2_RESETCSR				0x0000000000000000ull
#define FXR_CFG_OPB_FIFO_ARB_2_UNUSED_63_0_SHIFT		0
#define FXR_CFG_OPB_FIFO_ARB_2_UNUSED_63_0_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_CFG_OPB_FIFO_ARB_2_UNUSED_63_0_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #23 of 323_Memory_Map_TX_OTR.xml - CFG_OPB_FIFO_ARB_3
* This CSR contains the configuration parameters necessary to configure the OPB 
* Queue Leaky Bucket Arbitration for MC0/TC2 Fast Path Queue. The arbitration 
* scheme by default is a leaky bucket scheme.
*/
#define FXR_CFG_OPB_FIFO_ARB_3					(FXR_TX_OTR + 0x000000000098)
#define FXR_CFG_OPB_FIFO_ARB_3_RESETCSR				0x0000000000000000ull
#define FXR_CFG_OPB_FIFO_ARB_3_UNUSED_63_0_SHIFT		0
#define FXR_CFG_OPB_FIFO_ARB_3_UNUSED_63_0_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_CFG_OPB_FIFO_ARB_3_UNUSED_63_0_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #24 of 323_Memory_Map_TX_OTR.xml - CFG_OPB_FIFO_ARB_4
* This CSR contains the configuration parameters necessary to configure the OPB 
* Queue Leaky Bucket Arbitration for MC0/TC3 Fast Path Queue. The arbitration 
* scheme by default is a leaky bucket scheme.
*/
#define FXR_CFG_OPB_FIFO_ARB_4					(FXR_TX_OTR + 0x0000000000A0)
#define FXR_CFG_OPB_FIFO_ARB_4_RESETCSR				0x0000000000000000ull
#define FXR_CFG_OPB_FIFO_ARB_4_UNUSED_63_0_SHIFT		0
#define FXR_CFG_OPB_FIFO_ARB_4_UNUSED_63_0_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_CFG_OPB_FIFO_ARB_4_UNUSED_63_0_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #25 of 323_Memory_Map_TX_OTR.xml - CFG_OPB_FIFO_ARB_5
* This CSR contains the configuration parameters necessary to configure the OPB 
* Queue Leaky Bucket Arbitration for MC1/TC0 Fast Path Queue. The arbitration 
* scheme by default is a leaky bucket scheme.
*/
#define FXR_CFG_OPB_FIFO_ARB_5					(FXR_TX_OTR + 0x0000000000A8)
#define FXR_CFG_OPB_FIFO_ARB_5_RESETCSR				0x0000000000000000ull
#define FXR_CFG_OPB_FIFO_ARB_5_UNUSED_63_0_SHIFT		0
#define FXR_CFG_OPB_FIFO_ARB_5_UNUSED_63_0_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_CFG_OPB_FIFO_ARB_5_UNUSED_63_0_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #26 of 323_Memory_Map_TX_OTR.xml - CFG_OPB_FIFO_ARB_6
* This CSR contains the configuration parameters necessary to configure the OPB 
* Queue Leaky Bucket Arbitration for MC1/TC1 Fast Path Queue. The arbitration 
* scheme by default is a leaky bucket scheme.
*/
#define FXR_CFG_OPB_FIFO_ARB_6					(FXR_TX_OTR + 0x0000000000B0)
#define FXR_CFG_OPB_FIFO_ARB_6_RESETCSR				0x0000000000000000ull
#define FXR_CFG_OPB_FIFO_ARB_6_UNUSED_63_0_SHIFT		0
#define FXR_CFG_OPB_FIFO_ARB_6_UNUSED_63_0_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_CFG_OPB_FIFO_ARB_6_UNUSED_63_0_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #27 of 323_Memory_Map_TX_OTR.xml - CFG_OPB_FIFO_ARB_7
* This CSR contains the configuration parameters necessary to configure the OPB 
* Queue Leaky Bucket Arbitration for MC1/TC2 Fast Path Queue. The arbitration 
* scheme by default is a leaky bucket scheme.
*/
#define FXR_CFG_OPB_FIFO_ARB_7					(FXR_TX_OTR + 0x0000000000B8)
#define FXR_CFG_OPB_FIFO_ARB_7_RESETCSR				0x0000000000000000ull
#define FXR_CFG_OPB_FIFO_ARB_7_UNUSED_63_0_SHIFT		0
#define FXR_CFG_OPB_FIFO_ARB_7_UNUSED_63_0_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_CFG_OPB_FIFO_ARB_7_UNUSED_63_0_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #28 of 323_Memory_Map_TX_OTR.xml - CFG_OPB_FIFO_ARB_8
* This CSR contains the configuration parameters necessary to configure the OPB 
* Queue Leaky Bucket Arbitration for MC1/TC3 Fast Path Queue. The arbitration 
* scheme by default is a leaky bucket scheme.
*/
#define FXR_CFG_OPB_FIFO_ARB_8					(FXR_TX_OTR + 0x0000000000C0)
#define FXR_CFG_OPB_FIFO_ARB_8_RESETCSR				0x0000000000000000ull
#define FXR_CFG_OPB_FIFO_ARB_8_UNUSED_63_0_SHIFT		0
#define FXR_CFG_OPB_FIFO_ARB_8_UNUSED_63_0_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_CFG_OPB_FIFO_ARB_8_UNUSED_63_0_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #29 of 323_Memory_Map_TX_OTR.xml - CFG_OPB_FIFO_ARB_9
* This CSR contains the configuration parameters necessary to configure the OPB 
* Queue Leaky Bucket Arbitration for MC1'/TC0 Fast Path Queue. The arbitration 
* scheme by default is a leaky bucket scheme.
*/
#define FXR_CFG_OPB_FIFO_ARB_9					(FXR_TX_OTR + 0x0000000000C8)
#define FXR_CFG_OPB_FIFO_ARB_9_RESETCSR				0x0000000000000000ull
#define FXR_CFG_OPB_FIFO_ARB_9_UNUSED_63_0_SHIFT		0
#define FXR_CFG_OPB_FIFO_ARB_9_UNUSED_63_0_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_CFG_OPB_FIFO_ARB_9_UNUSED_63_0_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #30 of 323_Memory_Map_TX_OTR.xml - CFG_OPB_FIFO_ARB_10
* This CSR contains the configuration parameters necessary to configure the OPB 
* Queue Leaky Bucket Arbitration for MC1'/TC1 Fast Path Queue. The arbitration 
* scheme by default is a leaky bucket scheme.
*/
#define FXR_CFG_OPB_FIFO_ARB_10					(FXR_TX_OTR + 0x0000000000D0)
#define FXR_CFG_OPB_FIFO_ARB_10_RESETCSR			0x0000000000000000ull
#define FXR_CFG_OPB_FIFO_ARB_10_UNUSED_63_0_SHIFT		0
#define FXR_CFG_OPB_FIFO_ARB_10_UNUSED_63_0_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_CFG_OPB_FIFO_ARB_10_UNUSED_63_0_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #31 of 323_Memory_Map_TX_OTR.xml - CFG_OPB_FIFO_ARB_11
* This CSR contains the configuration parameters necessary to configure the OPB 
* Queue Leaky Bucket Arbitration for MC1'/TC2 Fast Path Queue. The arbitration 
* scheme by default is a leaky bucket scheme.
*/
#define FXR_CFG_OPB_FIFO_ARB_11					(FXR_TX_OTR + 0x0000000000D8)
#define FXR_CFG_OPB_FIFO_ARB_11_RESETCSR			0x0000000000000000ull
#define FXR_CFG_OPB_FIFO_ARB_11_UNUSED_63_0_SHIFT		0
#define FXR_CFG_OPB_FIFO_ARB_11_UNUSED_63_0_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_CFG_OPB_FIFO_ARB_11_UNUSED_63_0_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #32 of 323_Memory_Map_TX_OTR.xml - CFG_OPB_FIFO_ARB_12
* This CSR contains the configuration parameters necessary to configure the OPB 
* Queue Leaky Bucket Arbitration for MC1'/TC3 Fast Path Queue. The arbitration 
* scheme by default is a leaky bucket scheme.
*/
#define FXR_CFG_OPB_FIFO_ARB_12					(FXR_TX_OTR + 0x0000000000E0)
#define FXR_CFG_OPB_FIFO_ARB_12_RESETCSR			0x0000000000000000ull
#define FXR_CFG_OPB_FIFO_ARB_12_UNUSED_63_0_SHIFT		0
#define FXR_CFG_OPB_FIFO_ARB_12_UNUSED_63_0_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_CFG_OPB_FIFO_ARB_12_UNUSED_63_0_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #33 of 323_Memory_Map_TX_OTR.xml - CFG_OPB_FIFO_ARB_13
* This CSR contains the configuration parameters necessary to configure the OPB 
* Queue Leaky Bucket Arbitration for MC0/TC0 Post-Fragmentation Queue. The 
* arbitration scheme by default is a leaky bucket scheme.
*/
#define FXR_CFG_OPB_FIFO_ARB_13					(FXR_TX_OTR + 0x0000000000E8)
#define FXR_CFG_OPB_FIFO_ARB_13_RESETCSR			0x0000000000000000ull
#define FXR_CFG_OPB_FIFO_ARB_13_UNUSED_63_0_SHIFT		0
#define FXR_CFG_OPB_FIFO_ARB_13_UNUSED_63_0_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_CFG_OPB_FIFO_ARB_13_UNUSED_63_0_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #34 of 323_Memory_Map_TX_OTR.xml - CFG_OPB_FIFO_ARB_14
* This CSR contains the configuration parameters necessary to configure the OPB 
* Queue Leaky Bucket Arbitration for MC0/TC1 Post-Fragmentation Queue. The 
* arbitration scheme by default is a leaky bucket scheme.
*/
#define FXR_CFG_OPB_FIFO_ARB_14					(FXR_TX_OTR + 0x0000000000F0)
#define FXR_CFG_OPB_FIFO_ARB_14_RESETCSR			0x0000000000000000ull
#define FXR_CFG_OPB_FIFO_ARB_14_UNUSED_63_0_SHIFT		0
#define FXR_CFG_OPB_FIFO_ARB_14_UNUSED_63_0_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_CFG_OPB_FIFO_ARB_14_UNUSED_63_0_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #35 of 323_Memory_Map_TX_OTR.xml - CFG_OPB_FIFO_ARB_15
* This CSR contains the configuration parameters necessary to configure the OPB 
* Queue Leaky Bucket Arbitration for MC0/TC2 Post-Fragmentation Queue. The 
* arbitration scheme by default is a leaky bucket scheme.
*/
#define FXR_CFG_OPB_FIFO_ARB_15					(FXR_TX_OTR + 0x0000000000F8)
#define FXR_CFG_OPB_FIFO_ARB_15_RESETCSR			0x0000000000000000ull
#define FXR_CFG_OPB_FIFO_ARB_15_UNUSED_63_0_SHIFT		0
#define FXR_CFG_OPB_FIFO_ARB_15_UNUSED_63_0_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_CFG_OPB_FIFO_ARB_15_UNUSED_63_0_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #36 of 323_Memory_Map_TX_OTR.xml - CFG_OPB_FIFO_ARB_16
* This CSR contains the configuration parameters necessary to configure the OPB 
* Queue Leaky Bucket Arbitration for MC0/TC3 Post-Fragmentation Queue. The 
* arbitration scheme by default is a leaky bucket scheme.
*/
#define FXR_CFG_OPB_FIFO_ARB_16					(FXR_TX_OTR + 0x000000000100)
#define FXR_CFG_OPB_FIFO_ARB_16_RESETCSR			0x0000000000000000ull
#define FXR_CFG_OPB_FIFO_ARB_16_UNUSED_63_0_SHIFT		0
#define FXR_CFG_OPB_FIFO_ARB_16_UNUSED_63_0_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_CFG_OPB_FIFO_ARB_16_UNUSED_63_0_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #37 of 323_Memory_Map_TX_OTR.xml - CFG_OPB_FIFO_ARB_17
* This CSR contains the configuration parameters necessary to configure the OPB 
* Queue Leaky Bucket Arbitration for MC1/TC0 Post-Fragmentation Queue. The 
* arbitration scheme by default is a leaky bucket scheme.
*/
#define FXR_CFG_OPB_FIFO_ARB_17					(FXR_TX_OTR + 0x000000000108)
#define FXR_CFG_OPB_FIFO_ARB_17_RESETCSR			0x0000000000000000ull
#define FXR_CFG_OPB_FIFO_ARB_17_UNUSED_63_0_SHIFT		0
#define FXR_CFG_OPB_FIFO_ARB_17_UNUSED_63_0_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_CFG_OPB_FIFO_ARB_17_UNUSED_63_0_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #38 of 323_Memory_Map_TX_OTR.xml - CFG_OPB_FIFO_ARB_18
* This CSR contains the configuration parameters necessary to configure the OPB 
* Queue Leaky Bucket Arbitration for MC1/TC1 Post-Fragmentation Queue. The 
* arbitration scheme by default is a leaky bucket scheme.
*/
#define FXR_CFG_OPB_FIFO_ARB_18					(FXR_TX_OTR + 0x000000000110)
#define FXR_CFG_OPB_FIFO_ARB_18_RESETCSR			0x0000000000000000ull
#define FXR_CFG_OPB_FIFO_ARB_18_UNUSED_63_0_SHIFT		0
#define FXR_CFG_OPB_FIFO_ARB_18_UNUSED_63_0_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_CFG_OPB_FIFO_ARB_18_UNUSED_63_0_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #39 of 323_Memory_Map_TX_OTR.xml - CFG_OPB_FIFO_ARB_19
* This CSR contains the configuration parameters necessary to configure the OPB 
* Queue Leaky Bucket Arbitration for MC1/TC2 Post-Fragmentation Queue. The 
* arbitration scheme by default is a leaky bucket scheme.
*/
#define FXR_CFG_OPB_FIFO_ARB_19					(FXR_TX_OTR + 0x000000000118)
#define FXR_CFG_OPB_FIFO_ARB_19_RESETCSR			0x0000000000000000ull
#define FXR_CFG_OPB_FIFO_ARB_19_UNUSED_63_0_SHIFT		0
#define FXR_CFG_OPB_FIFO_ARB_19_UNUSED_63_0_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_CFG_OPB_FIFO_ARB_19_UNUSED_63_0_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #40 of 323_Memory_Map_TX_OTR.xml - CFG_OPB_FIFO_ARB_20
* This CSR contains the configuration parameters necessary to configure the OPB 
* Queue Leaky Bucket Arbitration for MC1/TC3 Post-Fragmentation Queue. The 
* arbitration scheme by default is a leaky bucket scheme.
*/
#define FXR_CFG_OPB_FIFO_ARB_20					(FXR_TX_OTR + 0x000000000120)
#define FXR_CFG_OPB_FIFO_ARB_20_RESETCSR			0x0000000000000000ull
#define FXR_CFG_OPB_FIFO_ARB_20_UNUSED_63_0_SHIFT		0
#define FXR_CFG_OPB_FIFO_ARB_20_UNUSED_63_0_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_CFG_OPB_FIFO_ARB_20_UNUSED_63_0_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #41 of 323_Memory_Map_TX_OTR.xml - CFG_OPB_FIFO_ARB_21
* This CSR contains the configuration parameters necessary to configure the OPB 
* Queue Leaky Bucket Arbitration for MC0/TC0 Post-Fragmentation Retransmission 
* Queue. The arbitration scheme by default is a leaky bucket scheme.
*/
#define FXR_CFG_OPB_FIFO_ARB_21					(FXR_TX_OTR + 0x000000000128)
#define FXR_CFG_OPB_FIFO_ARB_21_RESETCSR			0x0000000000000000ull
#define FXR_CFG_OPB_FIFO_ARB_21_UNUSED_63_0_SHIFT		0
#define FXR_CFG_OPB_FIFO_ARB_21_UNUSED_63_0_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_CFG_OPB_FIFO_ARB_21_UNUSED_63_0_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #42 of 323_Memory_Map_TX_OTR.xml - CFG_OPB_FIFO_ARB_22
* This CSR contains the configuration parameters necessary to configure the OPB 
* Queue Leaky Bucket Arbitration for MC0/TC1 Post-Fragmentation Retransmission 
* Queue. The arbitration scheme by default is a leaky bucket scheme.
*/
#define FXR_CFG_OPB_FIFO_ARB_22					(FXR_TX_OTR + 0x000000000130)
#define FXR_CFG_OPB_FIFO_ARB_22_RESETCSR			0x0000000000000000ull
#define FXR_CFG_OPB_FIFO_ARB_22_UNUSED_63_0_SHIFT		0
#define FXR_CFG_OPB_FIFO_ARB_22_UNUSED_63_0_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_CFG_OPB_FIFO_ARB_22_UNUSED_63_0_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #43 of 323_Memory_Map_TX_OTR.xml - CFG_OPB_FIFO_ARB_23
* This CSR contains the configuration parameters necessary to configure the OPB 
* Queue Leaky Bucket Arbitration for MC0/TC2 Post-Fragmentation Retransmission 
* Queue. The arbitration scheme by default is a leaky bucket scheme.
*/
#define FXR_CFG_OPB_FIFO_ARB_23					(FXR_TX_OTR + 0x000000000138)
#define FXR_CFG_OPB_FIFO_ARB_23_RESETCSR			0x0000000000000000ull
#define FXR_CFG_OPB_FIFO_ARB_23_UNUSED_63_0_SHIFT		0
#define FXR_CFG_OPB_FIFO_ARB_23_UNUSED_63_0_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_CFG_OPB_FIFO_ARB_23_UNUSED_63_0_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #44 of 323_Memory_Map_TX_OTR.xml - CFG_OPB_FIFO_ARB_24
* This CSR contains the configuration parameters necessary to configure the OPB 
* Queue Leaky Bucket Arbitration for MC0/TC3 Post-Fragmentation Retransmission 
* Queue. The arbitration scheme by default is a leaky bucket scheme.
*/
#define FXR_CFG_OPB_FIFO_ARB_24					(FXR_TX_OTR + 0x000000000140)
#define FXR_CFG_OPB_FIFO_ARB_24_RESETCSR			0x0000000000000000ull
#define FXR_CFG_OPB_FIFO_ARB_24_UNUSED_63_0_SHIFT		0
#define FXR_CFG_OPB_FIFO_ARB_24_UNUSED_63_0_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_CFG_OPB_FIFO_ARB_24_UNUSED_63_0_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #45 of 323_Memory_Map_TX_OTR.xml - CFG_OPB_FIFO_ARB_25
* This CSR contains the configuration parameters necessary to configure the OPB 
* Queue Leaky Bucket Arbitration for MC1/TC0 Post-Fragmentation Retransmission 
* Queue. The arbitration scheme by default is a leaky bucket scheme.
*/
#define FXR_CFG_OPB_FIFO_ARB_25					(FXR_TX_OTR + 0x000000000148)
#define FXR_CFG_OPB_FIFO_ARB_25_RESETCSR			0x0000000000000000ull
#define FXR_CFG_OPB_FIFO_ARB_25_UNUSED_63_0_SHIFT		0
#define FXR_CFG_OPB_FIFO_ARB_25_UNUSED_63_0_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_CFG_OPB_FIFO_ARB_25_UNUSED_63_0_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #46 of 323_Memory_Map_TX_OTR.xml - CFG_OPB_FIFO_ARB_26
* This CSR contains the configuration parameters necessary to configure the OPB 
* Queue Leaky Bucket Arbitration for MC1/TC1 Post-Fragmentation Retransmission 
* Queue. The arbitration scheme by default is a leaky bucket scheme.
*/
#define FXR_CFG_OPB_FIFO_ARB_26					(FXR_TX_OTR + 0x000000000150)
#define FXR_CFG_OPB_FIFO_ARB_26_RESETCSR			0x0000000000000000ull
#define FXR_CFG_OPB_FIFO_ARB_26_UNUSED_63_0_SHIFT		0
#define FXR_CFG_OPB_FIFO_ARB_26_UNUSED_63_0_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_CFG_OPB_FIFO_ARB_26_UNUSED_63_0_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #47 of 323_Memory_Map_TX_OTR.xml - CFG_OPB_FIFO_ARB_27
* This CSR contains the configuration parameters necessary to configure the OPB 
* Queue Leaky Bucket Arbitration for MC1/TC2 Post-Fragmentation Retransmission 
* Queue. The arbitration scheme by default is a leaky bucket scheme.
*/
#define FXR_CFG_OPB_FIFO_ARB_27					(FXR_TX_OTR + 0x000000000158)
#define FXR_CFG_OPB_FIFO_ARB_27_RESETCSR			0x0000000000000000ull
#define FXR_CFG_OPB_FIFO_ARB_27_UNUSED_63_0_SHIFT		0
#define FXR_CFG_OPB_FIFO_ARB_27_UNUSED_63_0_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_CFG_OPB_FIFO_ARB_27_UNUSED_63_0_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #48 of 323_Memory_Map_TX_OTR.xml - CFG_OPB_FIFO_ARB_28
* This CSR contains the configuration parameters necessary to configure the OPB 
* Queue Leaky Bucket Arbitration for MC1/TC3 Post-Fragmentation Retransmission 
* Queue. The arbitration scheme by default is a leaky bucket scheme.
*/
#define FXR_CFG_OPB_FIFO_ARB_28					(FXR_TX_OTR + 0x000000000160)
#define FXR_CFG_OPB_FIFO_ARB_28_RESETCSR			0x0000000000000000ull
#define FXR_CFG_OPB_FIFO_ARB_28_UNUSED_63_0_SHIFT		0
#define FXR_CFG_OPB_FIFO_ARB_28_UNUSED_63_0_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_CFG_OPB_FIFO_ARB_28_UNUSED_63_0_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #49 of 323_Memory_Map_TX_OTR.xml - CFG_TIMEOUT
* This CSR contains the configuration parameters necessary to set the length of 
* the timeout interval used to retransmit outstanding packets.
*/
#define FXR_CFG_TIMEOUT						(FXR_TX_OTR + 0x000000000168)
#define FXR_CFG_TIMEOUT_RESETCSR				0x0000000F00000001ull
#define FXR_CFG_TIMEOUT_UNUSED_63_36_SHIFT			36
#define FXR_CFG_TIMEOUT_UNUSED_63_36_MASK			0xFFFFFFFull
#define FXR_CFG_TIMEOUT_UNUSED_63_36_SMASK			0xFFFFFFF000000000ull
#define FXR_CFG_TIMEOUT_MAX_RETRIES_SHIFT			32
#define FXR_CFG_TIMEOUT_MAX_RETRIES_MASK			0xFull
#define FXR_CFG_TIMEOUT_MAX_RETRIES_SMASK			0xF00000000ull
#define FXR_CFG_TIMEOUT_SCALER_SHIFT				0
#define FXR_CFG_TIMEOUT_SCALER_MASK				0xFFFFFFFFull
#define FXR_CFG_TIMEOUT_SCALER_SMASK				0xFFFFFFFFull
/*
* Table #50 of 323_Memory_Map_TX_OTR.xml - CFG_RENDEZ_DELAYED_TRANSMIT
* This CSR contains the configuration parameters necessary to configure the 
* counter used as a comparison for Rendezvous transactions which are delayed 
* before being sent into the network. 
*/
#define FXR_CFG_RENDEZ_DELAYED_TRANSMIT				(FXR_TX_OTR + 0x000000000170)
#define FXR_CFG_RENDEZ_DELAYED_TRANSMIT_RESETCSR		0x0000000000000001ull
#define FXR_CFG_RENDEZ_DELAYED_TRANSMIT_UNUSED_63_32_SHIFT	32
#define FXR_CFG_RENDEZ_DELAYED_TRANSMIT_UNUSED_63_32_MASK	0xFFFFFFFFull
#define FXR_CFG_RENDEZ_DELAYED_TRANSMIT_UNUSED_63_32_SMASK	0xFFFFFFFF00000000ull
#define FXR_CFG_RENDEZ_DELAYED_TRANSMIT_SCALER_SHIFT		0
#define FXR_CFG_RENDEZ_DELAYED_TRANSMIT_SCALER_MASK		0xFFFFFFFFull
#define FXR_CFG_RENDEZ_DELAYED_TRANSMIT_SCALER_SMASK		0xFFFFFFFFull
/*
* Table #51 of 323_Memory_Map_TX_OTR.xml - CFG_SLID_PT0
* This CSR contains the configuration parameters necessary to configure the 
* Source Local Identifier (SLID) for Port 0. The SLID in a packet is configured 
* based on the fields in this CSR as well as the SLID[1:0] or SLID[2:0] (based 
* on the command type) contained in the command. The SLID which gets inserted 
* into a packet is determined using the following formula: SLID = (BASE & 
* ~(2N-1)) | (SLID_LOW & (2N-1)) where SLID_LOW is a 24-bit field derived by 
* zero-extending SLID[1:0] or SLID[2:0] contained in the corresponding 
* command.
*/
#define FXR_CFG_SLID_PT0					(FXR_TX_OTR + 0x000000000178)
#define FXR_CFG_SLID_PT0_RESETCSR				0x0000000000000000ull
#define FXR_CFG_SLID_PT0_UNUSED_63_26_SHIFT			26
#define FXR_CFG_SLID_PT0_UNUSED_63_26_MASK			0x3FFFFFFFFFull
#define FXR_CFG_SLID_PT0_UNUSED_63_26_SMASK			0xFFFFFFFFFC000000ull
#define FXR_CFG_SLID_PT0_MASK_SHIFT				24
#define FXR_CFG_SLID_PT0_MASK_MASK				0x3ull
#define FXR_CFG_SLID_PT0_MASK_SMASK				0x3000000ull
#define FXR_CFG_SLID_PT0_BASE_SHIFT				0
#define FXR_CFG_SLID_PT0_BASE_MASK				0xFFFFFFull
#define FXR_CFG_SLID_PT0_BASE_SMASK				0xFFFFFFull
/*
* Table #52 of 323_Memory_Map_TX_OTR.xml - CFG_SLID_PT1
* This CSR contains the configuration parameters necessary to configure the 
* Source Local Identifier (SLID) for Port 1. The SLID in a packet is configured 
* based on the fields in this CSR as well as the SLID[1:0] or SLID[2:0] (based 
* on the command type) contained in the command. The SLID which gets inserted 
* into a packet is as described in #%%#Section 21.6.3.48, 'SLID Port 0 
* Configuration CSR'#%%#.
*/
#define FXR_CFG_SLID_PT1					(FXR_TX_OTR + 0x000000000180)
#define FXR_CFG_SLID_PT1_RESETCSR				0x0000000000000000ull
#define FXR_CFG_SLID_PT1_UNUSED_63_26_SHIFT			26
#define FXR_CFG_SLID_PT1_UNUSED_63_26_MASK			0x3FFFFFFFFFull
#define FXR_CFG_SLID_PT1_UNUSED_63_26_SMASK			0xFFFFFFFFFC000000ull
#define FXR_CFG_SLID_PT1_MASK_SHIFT				24
#define FXR_CFG_SLID_PT1_MASK_MASK				0x3ull
#define FXR_CFG_SLID_PT1_MASK_SMASK				0x3000000ull
#define FXR_CFG_SLID_PT1_BASE_SHIFT				0
#define FXR_CFG_SLID_PT1_BASE_MASK				0xFFFFFFull
#define FXR_CFG_SLID_PT1_BASE_SMASK				0xFFFFFFull
/*
* Table #53 of 323_Memory_Map_TX_OTR.xml - CFG_RENDEZ_PROTOCOL
* This CSR contains the configuration parameters necessary to configure the 
* Rendezvous Protocol in the Buffer Programmable Engine (BPE).
*/
#define FXR_CFG_RENDEZ_PROTOCOL					(FXR_TX_OTR + 0x000000000188)
#define FXR_CFG_RENDEZ_PROTOCOL_RESETCSR			0x0000000000000000ull
#define FXR_CFG_RENDEZ_PROTOCOL_UNUSED_63_1_SHIFT		1
#define FXR_CFG_RENDEZ_PROTOCOL_UNUSED_63_1_MASK		0x7FFFFFFFFFFFFFFFull
#define FXR_CFG_RENDEZ_PROTOCOL_UNUSED_63_1_SMASK		0xFFFFFFFFFFFFFFFEull
#define FXR_CFG_RENDEZ_PROTOCOL_IGNORE_FUTURE_TIME_SHIFT	0
#define FXR_CFG_RENDEZ_PROTOCOL_IGNORE_FUTURE_TIME_MASK		0x1ull
#define FXR_CFG_RENDEZ_PROTOCOL_IGNORE_FUTURE_TIME_SMASK	0x1ull
/*
* Table #54 of 323_Memory_Map_TX_OTR.xml - CFG_FRAG_ENG
* This CSR contains the configuration parameters necessary to configure the 
* Fragmentation Engine in the Fragmentation Programmable Engine 
* (FPE).
*/
#define FXR_CFG_FRAG_ENG					(FXR_TX_OTR + 0x000000000190)
#define FXR_CFG_FRAG_ENG_RESETCSR				0x0000000001000100ull
#define FXR_CFG_FRAG_ENG_UNUSED_63_32_SHIFT			32
#define FXR_CFG_FRAG_ENG_UNUSED_63_32_MASK			0xFFFFFFFFull
#define FXR_CFG_FRAG_ENG_UNUSED_63_32_SMASK			0xFFFFFFFF00000000ull
#define FXR_CFG_FRAG_ENG_MAX_DMA_PREFETCH_SHIFT			16
#define FXR_CFG_FRAG_ENG_MAX_DMA_PREFETCH_MASK			0xFFFFull
#define FXR_CFG_FRAG_ENG_MAX_DMA_PREFETCH_SMASK			0xFFFF0000ull
#define FXR_CFG_FRAG_ENG_MAX_DMA_CMDS_SHIFT			0
#define FXR_CFG_FRAG_ENG_MAX_DMA_CMDS_MASK			0xFFFFull
#define FXR_CFG_FRAG_ENG_MAX_DMA_CMDS_SMASK			0xFFFFull
/*
* Table #55 of 323_Memory_Map_TX_OTR.xml - CFG_MEM_SCHEDULER
* This CSR contains the configuration parameters necessary to configure the 
* TXOTR Memory Scheduler.
*/
#define FXR_CFG_MEM_SCHEDULER					(FXR_TX_OTR + 0x000000000198)
#define FXR_CFG_MEM_SCHEDULER_RESETCSR				0x000000000000000Aull
#define FXR_CFG_MEM_SCHEDULER_UNUSED_63_4_SHIFT			4
#define FXR_CFG_MEM_SCHEDULER_UNUSED_63_4_MASK			0xFFFFFFFFFFFFFFFull
#define FXR_CFG_MEM_SCHEDULER_UNUSED_63_4_SMASK			0xFFFFFFFFFFFFFFF0ull
#define FXR_CFG_MEM_SCHEDULER_PSN_CHINT_SHIFT			2
#define FXR_CFG_MEM_SCHEDULER_PSN_CHINT_MASK			0x3ull
#define FXR_CFG_MEM_SCHEDULER_PSN_CHINT_SMASK			0xCull
#define FXR_CFG_MEM_SCHEDULER_FPE_CHINT_SHIFT			0
#define FXR_CFG_MEM_SCHEDULER_FPE_CHINT_MASK			0x3ull
#define FXR_CFG_MEM_SCHEDULER_FPE_CHINT_SMASK			0x3ull
/*
* Table #56 of 323_Memory_Map_TX_OTR.xml - CFG_PSN_CACHE
* This CSR contains the configuration parameters necessary to configure the PSN 
* Cache.
*/
#define FXR_CFG_PSN_CACHE					(FXR_TX_OTR + 0x0000000001A0)
#define FXR_CFG_PSN_CACHE_RESETCSR				0x0000000000000001ull
#define FXR_CFG_PSN_CACHE_UNUSED_63_1_SHIFT			1
#define FXR_CFG_PSN_CACHE_UNUSED_63_1_MASK			0x7FFFFFFFFFFFFFFFull
#define FXR_CFG_PSN_CACHE_UNUSED_63_1_SMASK			0xFFFFFFFFFFFFFFFEull
#define FXR_CFG_PSN_CACHE_USE_PORT_IN_PSN_STATE_SHIFT		0
#define FXR_CFG_PSN_CACHE_USE_PORT_IN_PSN_STATE_MASK		0x1ull
#define FXR_CFG_PSN_CACHE_USE_PORT_IN_PSN_STATE_SMASK		0x1ull
/*
* Table #57 of 323_Memory_Map_TX_OTR.xml - CFG_PSN_ADDR_BASE_MC0TC0PT0
* Base address (virtual) for host memory reads and writes of PSN Cache state for 
* MC0, TC0, Port 0.
*/
#define FXR_CFG_PSN_ADDR_BASE_MC0TC0PT0				(FXR_TX_OTR + 0x0000000001A8)
#define FXR_CFG_PSN_ADDR_BASE_MC0TC0PT0_RESETCSR		0x0000000000000000ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC0PT0_UNUSED_63_54_SHIFT	54
#define FXR_CFG_PSN_ADDR_BASE_MC0TC0PT0_UNUSED_63_54_MASK	0x3FFull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC0PT0_UNUSED_63_54_SMASK	0xFFC0000000000000ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC0PT0_ADDRESS_SHIFT		3
#define FXR_CFG_PSN_ADDR_BASE_MC0TC0PT0_ADDRESS_MASK		0x7FFFFFFFFFFFFull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC0PT0_ADDRESS_SMASK		0x3FFFFFFFFFFFF8ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC0PT0_UNUSED_2_0_SHIFT	0
#define FXR_CFG_PSN_ADDR_BASE_MC0TC0PT0_UNUSED_2_0_MASK		0x7ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC0PT0_UNUSED_2_0_SMASK	0x7ull
/*
* Table #58 of 323_Memory_Map_TX_OTR.xml - CFG_PSN_ADDR_BASE_MC0TC1PT0
* Base address (virtual) for host memory reads and writes of PSN Cache state for 
* MC0, TC1, Port 0.
*/
#define FXR_CFG_PSN_ADDR_BASE_MC0TC1PT0				(FXR_TX_OTR + 0x0000000001B0)
#define FXR_CFG_PSN_ADDR_BASE_MC0TC1PT0_RESETCSR		0x0000000000000000ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC1PT0_UNUSED_63_54_SHIFT	54
#define FXR_CFG_PSN_ADDR_BASE_MC0TC1PT0_UNUSED_63_54_MASK	0x3FFull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC1PT0_UNUSED_63_54_SMASK	0xFFC0000000000000ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC1PT0_ADDRESS_SHIFT		3
#define FXR_CFG_PSN_ADDR_BASE_MC0TC1PT0_ADDRESS_MASK		0x7FFFFFFFFFFFFull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC1PT0_ADDRESS_SMASK		0x3FFFFFFFFFFFF8ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC1PT0_UNUSED_2_0_SHIFT	0
#define FXR_CFG_PSN_ADDR_BASE_MC0TC1PT0_UNUSED_2_0_MASK		0x7ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC1PT0_UNUSED_2_0_SMASK	0x7ull
/*
* Table #59 of 323_Memory_Map_TX_OTR.xml - CFG_PSN_ADDR_BASE_MC0TC2PT0
* Base address (virtual) for host memory reads and writes of PSN Cache state for 
* MC0, TC2, Port 0.
*/
#define FXR_CFG_PSN_ADDR_BASE_MC0TC2PT0				(FXR_TX_OTR + 0x0000000001B8)
#define FXR_CFG_PSN_ADDR_BASE_MC0TC2PT0_RESETCSR		0x0000000000000000ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC2PT0_UNUSED_63_54_SHIFT	54
#define FXR_CFG_PSN_ADDR_BASE_MC0TC2PT0_UNUSED_63_54_MASK	0x3FFull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC2PT0_UNUSED_63_54_SMASK	0xFFC0000000000000ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC2PT0_ADDRESS_SHIFT		3
#define FXR_CFG_PSN_ADDR_BASE_MC0TC2PT0_ADDRESS_MASK		0x7FFFFFFFFFFFFull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC2PT0_ADDRESS_SMASK		0x3FFFFFFFFFFFF8ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC2PT0_UNUSED_2_0_SHIFT	0
#define FXR_CFG_PSN_ADDR_BASE_MC0TC2PT0_UNUSED_2_0_MASK		0x7ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC2PT0_UNUSED_2_0_SMASK	0x7ull
/*
* Table #60 of 323_Memory_Map_TX_OTR.xml - CFG_PSN_ADDR_BASE_MC0TC3PT0
* Base address (virtual) for host memory reads and writes of PSN Cache state for 
* MC0, TC3, Port 0.
*/
#define FXR_CFG_PSN_ADDR_BASE_MC0TC3PT0				(FXR_TX_OTR + 0x0000000001C0)
#define FXR_CFG_PSN_ADDR_BASE_MC0TC3PT0_RESETCSR		0x0000000000000000ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC3PT0_UNUSED_63_54_SHIFT	54
#define FXR_CFG_PSN_ADDR_BASE_MC0TC3PT0_UNUSED_63_54_MASK	0x3FFull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC3PT0_UNUSED_63_54_SMASK	0xFFC0000000000000ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC3PT0_ADDRESS_SHIFT		3
#define FXR_CFG_PSN_ADDR_BASE_MC0TC3PT0_ADDRESS_MASK		0x7FFFFFFFFFFFFull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC3PT0_ADDRESS_SMASK		0x3FFFFFFFFFFFF8ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC3PT0_UNUSED_2_0_SHIFT	0
#define FXR_CFG_PSN_ADDR_BASE_MC0TC3PT0_UNUSED_2_0_MASK		0x7ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC3PT0_UNUSED_2_0_SMASK	0x7ull
/*
* Table #61 of 323_Memory_Map_TX_OTR.xml - CFG_PSN_ADDR_BASE_MC0TC0PT1
* Base address (virtual) for host memory reads and writes of PSN Cache state for 
* MC0, TC0, Port 1.
*/
#define FXR_CFG_PSN_ADDR_BASE_MC0TC0PT1				(FXR_TX_OTR + 0x0000000001C8)
#define FXR_CFG_PSN_ADDR_BASE_MC0TC0PT1_RESETCSR		0x0000000000000000ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC0PT1_UNUSED_63_54_SHIFT	54
#define FXR_CFG_PSN_ADDR_BASE_MC0TC0PT1_UNUSED_63_54_MASK	0x3FFull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC0PT1_UNUSED_63_54_SMASK	0xFFC0000000000000ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC0PT1_ADDRESS_SHIFT		3
#define FXR_CFG_PSN_ADDR_BASE_MC0TC0PT1_ADDRESS_MASK		0x7FFFFFFFFFFFFull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC0PT1_ADDRESS_SMASK		0x3FFFFFFFFFFFF8ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC0PT1_UNUSED_2_0_SHIFT	0
#define FXR_CFG_PSN_ADDR_BASE_MC0TC0PT1_UNUSED_2_0_MASK		0x7ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC0PT1_UNUSED_2_0_SMASK	0x7ull
/*
* Table #62 of 323_Memory_Map_TX_OTR.xml - CFG_PSN_ADDR_BASE_MC0TC1PT1
* Base address (virtual) for host memory reads and writes of PSN Cache state for 
* MC0, TC1, Port 1.
*/
#define FXR_CFG_PSN_ADDR_BASE_MC0TC1PT1				(FXR_TX_OTR + 0x0000000001D0)
#define FXR_CFG_PSN_ADDR_BASE_MC0TC1PT1_RESETCSR		0x0000000000000000ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC1PT1_UNUSED_63_54_SHIFT	54
#define FXR_CFG_PSN_ADDR_BASE_MC0TC1PT1_UNUSED_63_54_MASK	0x3FFull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC1PT1_UNUSED_63_54_SMASK	0xFFC0000000000000ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC1PT1_ADDRESS_SHIFT		3
#define FXR_CFG_PSN_ADDR_BASE_MC0TC1PT1_ADDRESS_MASK		0x7FFFFFFFFFFFFull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC1PT1_ADDRESS_SMASK		0x3FFFFFFFFFFFF8ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC1PT1_UNUSED_2_0_SHIFT	0
#define FXR_CFG_PSN_ADDR_BASE_MC0TC1PT1_UNUSED_2_0_MASK		0x7ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC1PT1_UNUSED_2_0_SMASK	0x7ull
/*
* Table #63 of 323_Memory_Map_TX_OTR.xml - CFG_PSN_ADDR_BASE_MC0TC2PT1
* Base address (virtual) for host memory reads and writes of PSN Cache state for 
* MC0, TC2, Port 1.
*/
#define FXR_CFG_PSN_ADDR_BASE_MC0TC2PT1				(FXR_TX_OTR + 0x0000000001D8)
#define FXR_CFG_PSN_ADDR_BASE_MC0TC2PT1_RESETCSR		0x0000000000000000ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC2PT1_UNUSED_63_54_SHIFT	54
#define FXR_CFG_PSN_ADDR_BASE_MC0TC2PT1_UNUSED_63_54_MASK	0x3FFull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC2PT1_UNUSED_63_54_SMASK	0xFFC0000000000000ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC2PT1_ADDRESS_SHIFT		3
#define FXR_CFG_PSN_ADDR_BASE_MC0TC2PT1_ADDRESS_MASK		0x7FFFFFFFFFFFFull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC2PT1_ADDRESS_SMASK		0x3FFFFFFFFFFFF8ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC2PT1_UNUSED_2_0_SHIFT	0
#define FXR_CFG_PSN_ADDR_BASE_MC0TC2PT1_UNUSED_2_0_MASK		0x7ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC2PT1_UNUSED_2_0_SMASK	0x7ull
/*
* Table #64 of 323_Memory_Map_TX_OTR.xml - CFG_PSN_ADDR_BASE_MC0TC3PT1
* Base address (virtual) for host memory reads and writes of PSN Cache state for 
* MC0, TC3, Port 1.
*/
#define FXR_CFG_PSN_ADDR_BASE_MC0TC3PT1				(FXR_TX_OTR + 0x0000000001E0)
#define FXR_CFG_PSN_ADDR_BASE_MC0TC3PT1_RESETCSR		0x0000000000000000ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC3PT1_UNUSED_63_54_SHIFT	54
#define FXR_CFG_PSN_ADDR_BASE_MC0TC3PT1_UNUSED_63_54_MASK	0x3FFull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC3PT1_UNUSED_63_54_SMASK	0xFFC0000000000000ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC3PT1_ADDRESS_SHIFT		3
#define FXR_CFG_PSN_ADDR_BASE_MC0TC3PT1_ADDRESS_MASK		0x7FFFFFFFFFFFFull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC3PT1_ADDRESS_SMASK		0x3FFFFFFFFFFFF8ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC3PT1_UNUSED_2_0_SHIFT	0
#define FXR_CFG_PSN_ADDR_BASE_MC0TC3PT1_UNUSED_2_0_MASK		0x7ull
#define FXR_CFG_PSN_ADDR_BASE_MC0TC3PT1_UNUSED_2_0_SMASK	0x7ull

#endif 		/* DEF_FXR_TX_OTR_SW_DEF */
