// Seed: 957652751
module module_0 (
    output wand id_0,
    input supply0 id_1,
    output tri0 id_2,
    output wire id_3
);
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    input uwire id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wand id_6,
    output tri0 id_7,
    inout uwire id_8,
    input tri0 id_9,
    input wor id_10,
    input tri1 id_11,
    input uwire id_12
);
  assign id_8 = ~1;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_8,
      id_7
  );
  assign modCall_1.id_3 = 0;
  assign id_7 = 1;
  wire \id_14 , id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24;
endmodule
