Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date             : Tue Aug  5 11:45:21 2025
| Host             : sjlee running 64-bit Ubuntu 20.04.6 LTS
| Command          : report_power -file /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/imp_edge-19p_2025-08-05/imp_result/route_power.rpt
| Design           : TIP_HELLO_FPGA
| Device           : xcku19p-ffvj1760-3-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.690        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.855        |
| Device Static (W)        | 1.836        |
| Effective TJA (C/W)      | 0.7          |
| Max Ambient (C)          | 97.3         |
| Junction Temperature (C) | 27.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.476 |       20 |       --- |             --- |
| CLB Logic                |     0.086 |   306755 |       --- |             --- |
|   LUT as Logic           |     0.054 |    91893 |    842400 |           10.91 |
|   LUT as Distributed RAM |     0.023 |    34520 |    190080 |           18.16 |
|   CARRY8                 |     0.004 |     1054 |    105300 |            1.00 |
|   LUT as Shift Register  |     0.003 |      837 |    190080 |            0.44 |
|   Register               |     0.003 |   125442 |   1684800 |            7.45 |
|   Others                 |    <0.001 |     2460 |       --- |             --- |
|   BUFG                   |    <0.001 |        9 |        72 |           12.50 |
|   F7/F8 Muxes            |     0.000 |    27108 |    842400 |            3.22 |
| Signals                  |     0.070 |   238169 |       --- |             --- |
| Block RAM                |     0.018 |       51 |      1728 |            2.95 |
| URAM                     |     0.018 |       16 |       288 |            5.56 |
| MMCM                     |     0.228 |        0 |       --- |             --- |
| PLL                      |     0.242 |        4 |       --- |             --- |
| DSPs                     |     0.063 |       62 |      1080 |            5.74 |
| I/O                      |     0.652 |      155 |       540 |           28.70 |
| Static Power             |     1.836 |          |           |                 |
| Total                    |     3.690 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.900 |     1.647 |       0.823 |      0.823 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.900 |     0.390 |       0.249 |      0.141 |       NA    | Unspecified | NA         |
| Vccbram    |       0.900 |     0.015 |       0.000 |      0.015 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.679 |       0.256 |      0.423 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.246 |       0.147 |      0.099 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.137 |       0.137 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.9                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                                                                                                                                                                                               | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| c0_sys_clk_p                                                                                        | c0_sys_clk_p                                                                                                                                                                                                                         |             3.3 |
| c1_sys_clk_p                                                                                        | c1_sys_clk_p                                                                                                                                                                                                                         |             3.3 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/DRCK                                                                                                                                                                   |            50.0 |
| external_clk_0                                                                                      | external_clk_0                                                                                                                                                                                                                       |            20.0 |
| mmcm_clkout0                                                                                        | i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout0                                                                                                                                                   |             6.0 |
| mmcm_clkout0_1                                                                                      | i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout0                                                                                                                                                    |             6.0 |
| mmcm_clkout5_1                                                                                      | i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout5                                                                                                                                                    |            24.0 |
| mmcm_clkout6                                                                                        | i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout6                                                                                                                                                   |            12.0 |
| mmcm_clkout6_1                                                                                      | i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout6                                                                                                                                                    |            12.0 |
| pjtag_rclk                                                                                          | pjtag_rtck                                                                                                                                                                                                                           |           100.0 |
| pll_clk[0]                                                                                          | i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[0]                                                                                                                       |             0.7 |
| pll_clk[0]_1                                                                                        | i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[0]                                                                                                                        |             0.7 |
| pll_clk[0]_1_DIV                                                                                    | i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             6.0 |
| pll_clk[0]_DIV                                                                                      | i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26] |             6.0 |
| pll_clk[1]                                                                                          | i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[1]                                                                                                                       |             0.7 |
| pll_clk[1]_1                                                                                        | i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[1]                                                                                                                        |             0.7 |
| pll_clk[1]_1_DIV                                                                                    | i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             6.0 |
| pll_clk[1]_DIV                                                                                      | i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26] |             6.0 |
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------+-----------+
| Name                                     | Power (W) |
+------------------------------------------+-----------+
| TIP_HELLO_FPGA                           |     1.855 |
|   dbg_hub                                |     0.003 |
|     inst                                 |     0.003 |
|       BSCANID.u_xsdbm_id                 |     0.003 |
|   i_platform                             |     1.851 |
|     U_BNN_TOP                            |     0.380 |
|       U_AXI_MASTER                       |     0.001 |
|       U_BNN_Ctrl                         |     0.037 |
|       U_BNN_CtrlReg                      |     0.005 |
|       U_BNN_REG_BLOCK                    |     0.007 |
|       U_nnp_top                          |     0.329 |
|     i_rtl                                |     0.068 |
|       default_slave                      |     0.002 |
|       external_peri_group                |     0.001 |
|       i_inter_router_fifo00              |     0.002 |
|       i_main_core                        |     0.006 |
|       i_mnim_U_BNN_TOP_master_master     |     0.004 |
|       i_mnim_i_main_core_data            |     0.002 |
|       i_mnim_i_main_core_inst            |     0.001 |
|       i_mnim_platform_controller_master  |     0.002 |
|       i_snim_U_BNN_TOP_slave_slave       |     0.005 |
|       i_snim_common_peri_group_no_name   |     0.003 |
|       i_snim_external_peri_group_no_name |     0.002 |
|       i_snim_i_system_ddr_no_name        |     0.007 |
|       i_snim_i_system_sram_no_name       |     0.006 |
|       i_snim_i_user_ddr4_no_name         |     0.008 |
|       i_snim_platform_controller_no_name |     0.003 |
|       i_system_router                    |     0.002 |
|       i_user_router                      |     0.003 |
|       platform_controller                |     0.010 |
|     i_system_ddr                         |     0.664 |
|       i_ddr4_ctrl_axi128                 |     0.664 |
|     i_system_sram                        |     0.049 |
|       generate_cell[0].i_cell            |     0.046 |
|       i_controller                       |     0.003 |
|     i_user_ddr4                          |     0.690 |
|       i_ddr4_ctrl_axi128                 |     0.690 |
+------------------------------------------+-----------+


