
WFMiniScopeV4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004e78  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00404e78  00404e78  00014e78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20400000  00404e80  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00052bb4  204009c0  00405840  000209c0  2**3
                  ALLOC
  4 .stack        00002004  20453574  004583f4  000209c0  2**0
                  ALLOC
  5 .heap         00000200  20455578  0045a3f8  000209c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ee  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001af55  00000000  00000000  00020a47  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000036bc  00000000  00000000  0003b99c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00006653  00000000  00000000  0003f058  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000a88  00000000  00000000  000456ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000c80  00000000  00000000  00046133  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001fc8c  00000000  00000000  00046db3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000e534  00000000  00000000  00066a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008a652  00000000  00000000  00074f73  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002338  00000000  00000000  000ff5c8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	78 55 45 20 dd 15 40 00 d9 15 40 00 d9 15 40 00     xUE ..@...@...@.
  400010:	d9 15 40 00 d9 15 40 00 d9 15 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	d9 15 40 00 d9 15 40 00 00 00 00 00 d9 15 40 00     ..@...@.......@.
  40003c:	89 12 40 00 d9 15 40 00 d9 15 40 00 d9 15 40 00     ..@...@...@...@.
  40004c:	d9 15 40 00 d9 15 40 00 d9 15 40 00 d9 15 40 00     ..@...@...@...@.
  40005c:	d9 15 40 00 d9 15 40 00 00 00 00 00 bd 1a 40 00     ..@...@.......@.
  40006c:	39 10 40 00 00 00 00 00 d9 15 40 00 d9 15 40 00     9.@.......@...@.
  40007c:	d9 15 40 00 4d 10 40 00 00 00 00 00 d9 15 40 00     ..@.M.@.......@.
  40008c:	d9 15 40 00 d9 15 40 00 d9 15 40 00 d9 15 40 00     ..@...@...@...@.
  40009c:	d9 15 40 00 d9 15 40 00 d9 15 40 00 00 00 00 00     ..@...@...@.....
	...
  4000b4:	d9 15 40 00 d9 15 40 00 d9 15 40 00 d9 15 40 00     ..@...@...@...@.
  4000c4:	d9 15 40 00 d9 15 40 00 d9 15 40 00 00 00 00 00     ..@...@...@.....
  4000d4:	d9 15 40 00 00 00 00 00 d9 15 40 00 d9 15 40 00     ..@.......@...@.
  4000e4:	d9 15 40 00 d9 15 40 00 d9 15 40 00 d9 15 40 00     ..@...@...@...@.
  4000f4:	d9 15 40 00 d9 15 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  400104:	00 00 00 00 d9 15 40 00 d9 15 40 00 d9 15 40 00     ......@...@...@.
	...
  400120:	d9 15 40 00 d9 15 40 00 fd 1a 40 00 d9 15 40 00     ..@...@...@...@.
  400130:	d9 15 40 00 00 00 00 00 00 00 00 00 d9 15 40 00     ..@...........@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009c0 	.word	0x204009c0
  40015c:	00000000 	.word	0x00000000
  400160:	00404e80 	.word	0x00404e80

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00404e80 	.word	0x00404e80
  4001a0:	204009c4 	.word	0x204009c4
  4001a4:	00404e80 	.word	0x00404e80
  4001a8:	00000000 	.word	0x00000000

004001ac <sd_mmc_configure_slot>:

/**
 * \brief Configures the driver with the selected card configuration
 */
static void sd_mmc_configure_slot(void)
{
  4001ac:	b510      	push	{r4, lr}
	driver_select_device(sd_mmc_slot_sel, sd_mmc_card->clock,
  4001ae:	4b06      	ldr	r3, [pc, #24]	; (4001c8 <sd_mmc_configure_slot+0x1c>)
  4001b0:	6819      	ldr	r1, [r3, #0]
  4001b2:	7f8b      	ldrb	r3, [r1, #30]
  4001b4:	3300      	adds	r3, #0
  4001b6:	bf18      	it	ne
  4001b8:	2301      	movne	r3, #1
  4001ba:	7b4a      	ldrb	r2, [r1, #13]
  4001bc:	6809      	ldr	r1, [r1, #0]
  4001be:	4803      	ldr	r0, [pc, #12]	; (4001cc <sd_mmc_configure_slot+0x20>)
  4001c0:	7800      	ldrb	r0, [r0, #0]
  4001c2:	4c03      	ldr	r4, [pc, #12]	; (4001d0 <sd_mmc_configure_slot+0x24>)
  4001c4:	47a0      	blx	r4
  4001c6:	bd10      	pop	{r4, pc}
  4001c8:	204009dc 	.word	0x204009dc
  4001cc:	20400a04 	.word	0x20400a04
  4001d0:	00400bf1 	.word	0x00400bf1

004001d4 <sd_mmc_select_slot>:
	if (slot >= SD_MMC_MEM_CNT) {
  4001d4:	b108      	cbz	r0, 4001da <sd_mmc_select_slot+0x6>
		return SD_MMC_ERR_SLOT;
  4001d6:	2004      	movs	r0, #4
  4001d8:	4770      	bx	lr
{
  4001da:	b510      	push	{r4, lr}
	if ((sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_NO_CARD)
  4001dc:	4b0e      	ldr	r3, [pc, #56]	; (400218 <sd_mmc_select_slot+0x44>)
			|| (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_UNUSABLE)) {
  4001de:	7a9b      	ldrb	r3, [r3, #10]
  4001e0:	3b03      	subs	r3, #3
	if ((sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_NO_CARD)
  4001e2:	b2db      	uxtb	r3, r3
  4001e4:	2b01      	cmp	r3, #1
  4001e6:	d90d      	bls.n	400204 <sd_mmc_select_slot+0x30>
	sd_mmc_slot_sel = slot;
  4001e8:	2200      	movs	r2, #0
  4001ea:	4b0c      	ldr	r3, [pc, #48]	; (40021c <sd_mmc_select_slot+0x48>)
  4001ec:	701a      	strb	r2, [r3, #0]
	sd_mmc_card = &sd_mmc_cards[slot];
  4001ee:	4c0a      	ldr	r4, [pc, #40]	; (400218 <sd_mmc_select_slot+0x44>)
  4001f0:	4b0b      	ldr	r3, [pc, #44]	; (400220 <sd_mmc_select_slot+0x4c>)
  4001f2:	601c      	str	r4, [r3, #0]
	sd_mmc_configure_slot();
  4001f4:	4b0b      	ldr	r3, [pc, #44]	; (400224 <sd_mmc_select_slot+0x50>)
  4001f6:	4798      	blx	r3
			SD_MMC_INIT_ONGOING : SD_MMC_OK;
  4001f8:	7aa0      	ldrb	r0, [r4, #10]
  4001fa:	2802      	cmp	r0, #2
  4001fc:	bf14      	ite	ne
  4001fe:	2000      	movne	r0, #0
  400200:	2001      	moveq	r0, #1
  400202:	bd10      	pop	{r4, pc}
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_INIT;
  400204:	4b04      	ldr	r3, [pc, #16]	; (400218 <sd_mmc_select_slot+0x44>)
  400206:	2202      	movs	r2, #2
  400208:	729a      	strb	r2, [r3, #10]
		sd_mmc_cards[slot].clock = SDMMC_CLOCK_INIT;
  40020a:	4a07      	ldr	r2, [pc, #28]	; (400228 <sd_mmc_select_slot+0x54>)
  40020c:	601a      	str	r2, [r3, #0]
		sd_mmc_cards[slot].bus_width = 1;
  40020e:	2201      	movs	r2, #1
  400210:	735a      	strb	r2, [r3, #13]
		sd_mmc_cards[slot].high_speed = 0;
  400212:	2200      	movs	r2, #0
  400214:	779a      	strb	r2, [r3, #30]
  400216:	e7e7      	b.n	4001e8 <sd_mmc_select_slot+0x14>
  400218:	204009e0 	.word	0x204009e0
  40021c:	20400a04 	.word	0x20400a04
  400220:	204009dc 	.word	0x204009dc
  400224:	004001ad 	.word	0x004001ad
  400228:	00061a80 	.word	0x00061a80

0040022c <sd_mmc_cmd9_mci>:
{
  40022c:	b510      	push	{r4, lr}
	if (!driver_send_cmd(SDMMC_MCI_CMD9_SEND_CSD, (uint32_t)sd_mmc_card->rca << 16)) {
  40022e:	4b09      	ldr	r3, [pc, #36]	; (400254 <sd_mmc_cmd9_mci+0x28>)
  400230:	681b      	ldr	r3, [r3, #0]
  400232:	8919      	ldrh	r1, [r3, #8]
  400234:	0409      	lsls	r1, r1, #16
  400236:	f641 3009 	movw	r0, #6921	; 0x1b09
  40023a:	4b07      	ldr	r3, [pc, #28]	; (400258 <sd_mmc_cmd9_mci+0x2c>)
  40023c:	4798      	blx	r3
  40023e:	4604      	mov	r4, r0
  400240:	b908      	cbnz	r0, 400246 <sd_mmc_cmd9_mci+0x1a>
}
  400242:	4620      	mov	r0, r4
  400244:	bd10      	pop	{r4, pc}
	driver_get_response_128(sd_mmc_card->csd);
  400246:	4b03      	ldr	r3, [pc, #12]	; (400254 <sd_mmc_cmd9_mci+0x28>)
  400248:	6818      	ldr	r0, [r3, #0]
  40024a:	300e      	adds	r0, #14
  40024c:	4b03      	ldr	r3, [pc, #12]	; (40025c <sd_mmc_cmd9_mci+0x30>)
  40024e:	4798      	blx	r3
	return true;
  400250:	e7f7      	b.n	400242 <sd_mmc_cmd9_mci+0x16>
  400252:	bf00      	nop
  400254:	204009dc 	.word	0x204009dc
  400258:	00400c85 	.word	0x00400c85
  40025c:	00400cb1 	.word	0x00400cb1

00400260 <sd_mmc_deselect_slot>:

/**
 * \brief Deselect the current card slot
 */
static void sd_mmc_deselect_slot(void)
{
  400260:	b508      	push	{r3, lr}
	if (sd_mmc_slot_sel < SD_MMC_MEM_CNT) {
  400262:	4b04      	ldr	r3, [pc, #16]	; (400274 <sd_mmc_deselect_slot+0x14>)
  400264:	781b      	ldrb	r3, [r3, #0]
  400266:	b103      	cbz	r3, 40026a <sd_mmc_deselect_slot+0xa>
  400268:	bd08      	pop	{r3, pc}
		driver_deselect_device(sd_mmc_slot_sel);
  40026a:	2000      	movs	r0, #0
  40026c:	4b02      	ldr	r3, [pc, #8]	; (400278 <sd_mmc_deselect_slot+0x18>)
  40026e:	4798      	blx	r3
	}
}
  400270:	e7fa      	b.n	400268 <sd_mmc_deselect_slot+0x8>
  400272:	bf00      	nop
  400274:	20400a04 	.word	0x20400a04
  400278:	00400c61 	.word	0x00400c61

0040027c <sd_mmc_init>:

//-------------------------------------------------------------------
//--------------------- PUBLIC FUNCTIONS ----------------------------

void sd_mmc_init(void)
{
  40027c:	b508      	push	{r3, lr}
	pmc_enable_periph_clk(SD_MMC_##slot##_WP_PIO_ID);
	MREPEAT(SD_MMC_MEM_CNT, SD_MMC_ENABLE_WP_PIN, ~)
# undef SD_MMC_ENABLE_WP_PIN
#endif
	for (uint8_t slot = 0; slot < SD_MMC_MEM_CNT; slot++) {
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_NO_CARD;
  40027e:	2204      	movs	r2, #4
  400280:	4b03      	ldr	r3, [pc, #12]	; (400290 <sd_mmc_init+0x14>)
  400282:	729a      	strb	r2, [r3, #10]
	}
	sd_mmc_slot_sel = 0xFF; // No slot configurated
  400284:	22ff      	movs	r2, #255	; 0xff
  400286:	4b03      	ldr	r3, [pc, #12]	; (400294 <sd_mmc_init+0x18>)
  400288:	701a      	strb	r2, [r3, #0]
	driver_init();
  40028a:	4b03      	ldr	r3, [pc, #12]	; (400298 <sd_mmc_init+0x1c>)
  40028c:	4798      	blx	r3
  40028e:	bd08      	pop	{r3, pc}
  400290:	204009e0 	.word	0x204009e0
  400294:	20400a04 	.word	0x20400a04
  400298:	00400bb5 	.word	0x00400bb5

0040029c <sd_mmc_check>:
{
	return SD_MMC_MEM_CNT;
}

sd_mmc_err_t sd_mmc_check(uint8_t slot)
{
  40029c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4002a0:	b095      	sub	sp, #84	; 0x54
	sd_mmc_err_t sd_mmc_err;

	sd_mmc_err = sd_mmc_select_slot(slot);
  4002a2:	4b8a      	ldr	r3, [pc, #552]	; (4004cc <sd_mmc_check+0x230>)
  4002a4:	4798      	blx	r3
  4002a6:	4604      	mov	r4, r0
	if (sd_mmc_err != SD_MMC_INIT_ONGOING) {
  4002a8:	2801      	cmp	r0, #1
  4002aa:	d005      	beq.n	4002b8 <sd_mmc_check+0x1c>
		sd_mmc_deselect_slot();
  4002ac:	4b88      	ldr	r3, [pc, #544]	; (4004d0 <sd_mmc_check+0x234>)
  4002ae:	4798      	blx	r3
	}
	sd_mmc_debug("SD/MMC card initialization failed\n\r");
	sd_mmc_card->state = SD_MMC_CARD_STATE_UNUSABLE;
	sd_mmc_deselect_slot();
	return SD_MMC_ERR_UNUSABLE;
}
  4002b0:	4620      	mov	r0, r4
  4002b2:	b015      	add	sp, #84	; 0x54
  4002b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	sd_mmc_card->type = CARD_TYPE_SD;
  4002b8:	4b86      	ldr	r3, [pc, #536]	; (4004d4 <sd_mmc_check+0x238>)
  4002ba:	681b      	ldr	r3, [r3, #0]
  4002bc:	2201      	movs	r2, #1
  4002be:	72da      	strb	r2, [r3, #11]
	sd_mmc_card->version = CARD_VER_UNKNOWN;
  4002c0:	2500      	movs	r5, #0
  4002c2:	731d      	strb	r5, [r3, #12]
	sd_mmc_card->rca = 0;
  4002c4:	811d      	strh	r5, [r3, #8]
	driver_send_clock();
  4002c6:	4b84      	ldr	r3, [pc, #528]	; (4004d8 <sd_mmc_check+0x23c>)
  4002c8:	4798      	blx	r3
	if (!driver_send_cmd(SDMMC_MCI_CMD0_GO_IDLE_STATE, 0)) {
  4002ca:	4629      	mov	r1, r5
  4002cc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  4002d0:	4b82      	ldr	r3, [pc, #520]	; (4004dc <sd_mmc_check+0x240>)
  4002d2:	4798      	blx	r3
  4002d4:	b930      	cbnz	r0, 4002e4 <sd_mmc_check+0x48>
	sd_mmc_card->state = SD_MMC_CARD_STATE_UNUSABLE;
  4002d6:	4b7f      	ldr	r3, [pc, #508]	; (4004d4 <sd_mmc_check+0x238>)
  4002d8:	681b      	ldr	r3, [r3, #0]
  4002da:	2403      	movs	r4, #3
  4002dc:	729c      	strb	r4, [r3, #10]
	sd_mmc_deselect_slot();
  4002de:	4b7c      	ldr	r3, [pc, #496]	; (4004d0 <sd_mmc_check+0x234>)
  4002e0:	4798      	blx	r3
	return SD_MMC_ERR_UNUSABLE;
  4002e2:	e7e5      	b.n	4002b0 <sd_mmc_check+0x14>
	if (!driver_send_cmd(SD_CMD8_SEND_IF_COND,
  4002e4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
  4002e8:	f245 5008 	movw	r0, #21768	; 0x5508
  4002ec:	4b7b      	ldr	r3, [pc, #492]	; (4004dc <sd_mmc_check+0x240>)
  4002ee:	4798      	blx	r3
  4002f0:	2800      	cmp	r0, #0
  4002f2:	f040 8090 	bne.w	400416 <sd_mmc_check+0x17a>
	*v2 = 0;
  4002f6:	2200      	movs	r2, #0
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  4002f8:	4b76      	ldr	r3, [pc, #472]	; (4004d4 <sd_mmc_check+0x238>)
  4002fa:	681b      	ldr	r3, [r3, #0]
  4002fc:	7adb      	ldrb	r3, [r3, #11]
  4002fe:	f013 0f01 	tst.w	r3, #1
  400302:	f040 82a7 	bne.w	400854 <sd_mmc_check+0x5b8>
	if (!driver_send_cmd(SD_CMD3_SEND_RELATIVE_ADDR, 0)) {
  400306:	2100      	movs	r1, #0
  400308:	f245 1003 	movw	r0, #20739	; 0x5103
  40030c:	4b73      	ldr	r3, [pc, #460]	; (4004dc <sd_mmc_check+0x240>)
  40030e:	4798      	blx	r3
  400310:	2800      	cmp	r0, #0
  400312:	d0e0      	beq.n	4002d6 <sd_mmc_check+0x3a>
	sd_mmc_card->rca = (driver_get_response() >> 16) & 0xFFFF;
  400314:	4d6f      	ldr	r5, [pc, #444]	; (4004d4 <sd_mmc_check+0x238>)
  400316:	682e      	ldr	r6, [r5, #0]
  400318:	4b71      	ldr	r3, [pc, #452]	; (4004e0 <sd_mmc_check+0x244>)
  40031a:	4798      	blx	r3
  40031c:	0c00      	lsrs	r0, r0, #16
  40031e:	8130      	strh	r0, [r6, #8]
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  400320:	682b      	ldr	r3, [r5, #0]
  400322:	7adb      	ldrb	r3, [r3, #11]
  400324:	f013 0f01 	tst.w	r3, #1
  400328:	d034      	beq.n	400394 <sd_mmc_check+0xf8>
		if (!sd_mmc_cmd9_mci()) {
  40032a:	4b6e      	ldr	r3, [pc, #440]	; (4004e4 <sd_mmc_check+0x248>)
  40032c:	4798      	blx	r3
  40032e:	2800      	cmp	r0, #0
  400330:	d0d1      	beq.n	4002d6 <sd_mmc_check+0x3a>
	tran_speed = CSD_TRAN_SPEED(sd_mmc_card->csd);
  400332:	682b      	ldr	r3, [r5, #0]
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400334:	7c5a      	ldrb	r2, [r3, #17]
	mul = sd_trans_multipliers[(tran_speed >> 3) & 0xF];
  400336:	f3c2 00c3 	ubfx	r0, r2, #3, #4
	unit = sd_mmc_trans_units[tran_speed & 0x7];
  40033a:	f002 0207 	and.w	r2, r2, #7
	sd_mmc_card->clock = unit * mul * 1000;
  40033e:	496a      	ldr	r1, [pc, #424]	; (4004e8 <sd_mmc_check+0x24c>)
  400340:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
  400344:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400348:	fb02 f201 	mul.w	r2, r2, r1
  40034c:	4967      	ldr	r1, [pc, #412]	; (4004ec <sd_mmc_check+0x250>)
  40034e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
  400352:	fb02 f201 	mul.w	r2, r2, r1
  400356:	601a      	str	r2, [r3, #0]
	if (CSD_STRUCTURE_VERSION(sd_mmc_card->csd) >= SD_CSD_VER_2_0) {
  400358:	7b9a      	ldrb	r2, [r3, #14]
  40035a:	0992      	lsrs	r2, r2, #6
  40035c:	f040 81b3 	bne.w	4006c6 <sd_mmc_check+0x42a>
  400360:	7d99      	ldrb	r1, [r3, #22]
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  400362:	7d58      	ldrb	r0, [r3, #21]
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  400364:	7d1a      	ldrb	r2, [r3, #20]
  400366:	0292      	lsls	r2, r2, #10
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  400368:	ea42 0280 	orr.w	r2, r2, r0, lsl #2
  40036c:	ea42 12a1 	orr.w	r2, r2, r1, asr #6
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400370:	7e18      	ldrb	r0, [r3, #24]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  400372:	7dd9      	ldrb	r1, [r3, #23]
  400374:	0049      	lsls	r1, r1, #1
  400376:	ea41 11e0 	orr.w	r1, r1, r0, asr #7
	}
	value &=  ((uint32_t)1 << size) - 1;
  40037a:	f3c2 020b 	ubfx	r2, r2, #0, #12
		uint32_t blocknr = ((SD_CSD_1_0_C_SIZE(sd_mmc_card->csd) + 1) *
  40037e:	3201      	adds	r2, #1
  400380:	f001 0107 	and.w	r1, r1, #7
				(1 << (SD_CSD_1_0_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
  400384:	3102      	adds	r1, #2
		uint32_t blocknr = ((SD_CSD_1_0_C_SIZE(sd_mmc_card->csd) + 1) *
  400386:	408a      	lsls	r2, r1
  400388:	7cd9      	ldrb	r1, [r3, #19]
  40038a:	f001 010f 	and.w	r1, r1, #15
		sd_mmc_card->capacity = blocknr *
  40038e:	408a      	lsls	r2, r1
				/ 1024;
  400390:	0a92      	lsrs	r2, r2, #10
		sd_mmc_card->capacity = blocknr *
  400392:	605a      	str	r2, [r3, #4]
			(uint32_t)sd_mmc_card->rca << 16)) {
  400394:	4b4f      	ldr	r3, [pc, #316]	; (4004d4 <sd_mmc_check+0x238>)
  400396:	681b      	ldr	r3, [r3, #0]
  400398:	8919      	ldrh	r1, [r3, #8]
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
  40039a:	0409      	lsls	r1, r1, #16
  40039c:	f243 1007 	movw	r0, #12551	; 0x3107
  4003a0:	4b4e      	ldr	r3, [pc, #312]	; (4004dc <sd_mmc_check+0x240>)
  4003a2:	4798      	blx	r3
  4003a4:	2800      	cmp	r0, #0
  4003a6:	d096      	beq.n	4002d6 <sd_mmc_check+0x3a>
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  4003a8:	4b4a      	ldr	r3, [pc, #296]	; (4004d4 <sd_mmc_check+0x238>)
  4003aa:	681b      	ldr	r3, [r3, #0]
  4003ac:	7ada      	ldrb	r2, [r3, #11]
  4003ae:	f012 0f01 	tst.w	r2, #1
  4003b2:	f000 8199 	beq.w	4006e8 <sd_mmc_check+0x44c>
	if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, (uint32_t)sd_mmc_card->rca << 16)) {
  4003b6:	8919      	ldrh	r1, [r3, #8]
  4003b8:	0409      	lsls	r1, r1, #16
  4003ba:	f241 1037 	movw	r0, #4407	; 0x1137
  4003be:	4b47      	ldr	r3, [pc, #284]	; (4004dc <sd_mmc_check+0x240>)
  4003c0:	4798      	blx	r3
  4003c2:	2800      	cmp	r0, #0
  4003c4:	d087      	beq.n	4002d6 <sd_mmc_check+0x3a>
	if (!driver_adtc_start(SD_ACMD51_SEND_SCR, 0,
  4003c6:	2301      	movs	r3, #1
  4003c8:	9300      	str	r3, [sp, #0]
  4003ca:	2208      	movs	r2, #8
  4003cc:	2100      	movs	r1, #0
  4003ce:	4848      	ldr	r0, [pc, #288]	; (4004f0 <sd_mmc_check+0x254>)
  4003d0:	4d48      	ldr	r5, [pc, #288]	; (4004f4 <sd_mmc_check+0x258>)
  4003d2:	47a8      	blx	r5
  4003d4:	2800      	cmp	r0, #0
  4003d6:	f43f af7e 	beq.w	4002d6 <sd_mmc_check+0x3a>
	if (!driver_start_read_blocks(scr, 1)) {
  4003da:	2101      	movs	r1, #1
  4003dc:	a804      	add	r0, sp, #16
  4003de:	4b46      	ldr	r3, [pc, #280]	; (4004f8 <sd_mmc_check+0x25c>)
  4003e0:	4798      	blx	r3
  4003e2:	2800      	cmp	r0, #0
  4003e4:	f43f af77 	beq.w	4002d6 <sd_mmc_check+0x3a>
	if (!driver_wait_end_of_read_blocks()) {
  4003e8:	4b44      	ldr	r3, [pc, #272]	; (4004fc <sd_mmc_check+0x260>)
  4003ea:	4798      	blx	r3
  4003ec:	2800      	cmp	r0, #0
  4003ee:	f43f af72 	beq.w	4002d6 <sd_mmc_check+0x3a>
	switch (SD_SCR_SD_SPEC(scr)) {
  4003f2:	f89d 3010 	ldrb.w	r3, [sp, #16]
  4003f6:	f003 030f 	and.w	r3, r3, #15
  4003fa:	2b01      	cmp	r3, #1
  4003fc:	f000 81bb 	beq.w	400776 <sd_mmc_check+0x4da>
  400400:	2b00      	cmp	r3, #0
  400402:	f000 816d 	beq.w	4006e0 <sd_mmc_check+0x444>
  400406:	2b02      	cmp	r3, #2
  400408:	f000 81ba 	beq.w	400780 <sd_mmc_check+0x4e4>
		sd_mmc_card->version = CARD_VER_SD_1_0;
  40040c:	4b31      	ldr	r3, [pc, #196]	; (4004d4 <sd_mmc_check+0x238>)
  40040e:	681b      	ldr	r3, [r3, #0]
  400410:	2210      	movs	r2, #16
  400412:	731a      	strb	r2, [r3, #12]
  400414:	e168      	b.n	4006e8 <sd_mmc_check+0x44c>
	resp = driver_get_response();
  400416:	4b32      	ldr	r3, [pc, #200]	; (4004e0 <sd_mmc_check+0x244>)
  400418:	4798      	blx	r3
	if (resp == 0xFFFFFFFF) {
  40041a:	f1b0 3fff 	cmp.w	r0, #4294967295
  40041e:	f000 8217 	beq.w	400850 <sd_mmc_check+0x5b4>
	if ((resp & (SD_CMD8_MASK_PATTERN | SD_CMD8_MASK_VOLTAGE))
  400422:	f3c0 000b 	ubfx	r0, r0, #0, #12
  400426:	f5b0 7fd5 	cmp.w	r0, #426	; 0x1aa
  40042a:	f47f af54 	bne.w	4002d6 <sd_mmc_check+0x3a>
	*v2 = 1;
  40042e:	2201      	movs	r2, #1
  400430:	e762      	b.n	4002f8 <sd_mmc_check+0x5c>
			if ((resp & OCR_CCS) != 0) {
  400432:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
  400436:	d005      	beq.n	400444 <sd_mmc_check+0x1a8>
				sd_mmc_card->type |= CARD_TYPE_HC;
  400438:	4b26      	ldr	r3, [pc, #152]	; (4004d4 <sd_mmc_check+0x238>)
  40043a:	681a      	ldr	r2, [r3, #0]
  40043c:	7ad3      	ldrb	r3, [r2, #11]
  40043e:	f043 0308 	orr.w	r3, r3, #8
  400442:	72d3      	strb	r3, [r2, #11]
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  400444:	4b23      	ldr	r3, [pc, #140]	; (4004d4 <sd_mmc_check+0x238>)
  400446:	681b      	ldr	r3, [r3, #0]
  400448:	7adb      	ldrb	r3, [r3, #11]
  40044a:	f013 0f01 	tst.w	r3, #1
  40044e:	f43f af5a 	beq.w	400306 <sd_mmc_check+0x6a>
		if (!driver_send_cmd(SDMMC_CMD2_ALL_SEND_CID, 0)) {
  400452:	2100      	movs	r1, #0
  400454:	f645 3002 	movw	r0, #23298	; 0x5b02
  400458:	4b20      	ldr	r3, [pc, #128]	; (4004dc <sd_mmc_check+0x240>)
  40045a:	4798      	blx	r3
  40045c:	2800      	cmp	r0, #0
  40045e:	f47f af52 	bne.w	400306 <sd_mmc_check+0x6a>
  400462:	e738      	b.n	4002d6 <sd_mmc_check+0x3a>
			if ((resp & OCR_ACCESS_MODE_MASK)
  400464:	f000 40c0 	and.w	r0, r0, #1610612736	; 0x60000000
  400468:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  40046c:	d027      	beq.n	4004be <sd_mmc_check+0x222>
	if (!driver_send_cmd(SDMMC_CMD2_ALL_SEND_CID, 0)) {
  40046e:	2100      	movs	r1, #0
  400470:	f645 3002 	movw	r0, #23298	; 0x5b02
  400474:	4b19      	ldr	r3, [pc, #100]	; (4004dc <sd_mmc_check+0x240>)
  400476:	4798      	blx	r3
  400478:	2800      	cmp	r0, #0
  40047a:	f43f af2c 	beq.w	4002d6 <sd_mmc_check+0x3a>
	sd_mmc_card->rca = 1;
  40047e:	4b15      	ldr	r3, [pc, #84]	; (4004d4 <sd_mmc_check+0x238>)
  400480:	681b      	ldr	r3, [r3, #0]
  400482:	2201      	movs	r2, #1
  400484:	811a      	strh	r2, [r3, #8]
	if (!driver_send_cmd(MMC_CMD3_SET_RELATIVE_ADDR,
  400486:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40048a:	f241 1003 	movw	r0, #4355	; 0x1103
  40048e:	4b13      	ldr	r3, [pc, #76]	; (4004dc <sd_mmc_check+0x240>)
  400490:	4798      	blx	r3
  400492:	2800      	cmp	r0, #0
  400494:	f43f af1f 	beq.w	4002d6 <sd_mmc_check+0x3a>
	if (!sd_mmc_cmd9_mci()) {
  400498:	4b12      	ldr	r3, [pc, #72]	; (4004e4 <sd_mmc_check+0x248>)
  40049a:	4798      	blx	r3
  40049c:	2800      	cmp	r0, #0
  40049e:	f43f af1a 	beq.w	4002d6 <sd_mmc_check+0x3a>
	switch (MMC_CSD_SPEC_VERS(sd_mmc_card->csd)) {
  4004a2:	4b0c      	ldr	r3, [pc, #48]	; (4004d4 <sd_mmc_check+0x238>)
  4004a4:	681a      	ldr	r2, [r3, #0]
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  4004a6:	7b93      	ldrb	r3, [r2, #14]
	value &=  ((uint32_t)1 << size) - 1;
  4004a8:	f3c3 0383 	ubfx	r3, r3, #2, #4
  4004ac:	3b01      	subs	r3, #1
  4004ae:	2b03      	cmp	r3, #3
  4004b0:	d826      	bhi.n	400500 <sd_mmc_check+0x264>
  4004b2:	e8df f013 	tbh	[pc, r3, lsl #1]
  4004b6:	00ef      	.short	0x00ef
  4004b8:	00f500f2 	.word	0x00f500f2
  4004bc:	00f8      	.short	0x00f8
				sd_mmc_card->type |= CARD_TYPE_HC;
  4004be:	4b05      	ldr	r3, [pc, #20]	; (4004d4 <sd_mmc_check+0x238>)
  4004c0:	681a      	ldr	r2, [r3, #0]
  4004c2:	7ad3      	ldrb	r3, [r2, #11]
  4004c4:	f043 0308 	orr.w	r3, r3, #8
  4004c8:	72d3      	strb	r3, [r2, #11]
  4004ca:	e7d0      	b.n	40046e <sd_mmc_check+0x1d2>
  4004cc:	004001d5 	.word	0x004001d5
  4004d0:	00400261 	.word	0x00400261
  4004d4:	204009dc 	.word	0x204009dc
  4004d8:	00400c63 	.word	0x00400c63
  4004dc:	00400c85 	.word	0x00400c85
  4004e0:	00400ca9 	.word	0x00400ca9
  4004e4:	0040022d 	.word	0x0040022d
  4004e8:	00404c48 	.word	0x00404c48
  4004ec:	00404c64 	.word	0x00404c64
  4004f0:	00081133 	.word	0x00081133
  4004f4:	00400ce1 	.word	0x00400ce1
  4004f8:	00400e1d 	.word	0x00400e1d
  4004fc:	00400e81 	.word	0x00400e81
		sd_mmc_card->version = CARD_VER_MMC_1_2;
  400500:	2312      	movs	r3, #18
  400502:	7313      	strb	r3, [r2, #12]
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400504:	7c53      	ldrb	r3, [r2, #17]
	mul = mmc_trans_multipliers[(tran_speed >> 3) & 0xF];
  400506:	f3c3 00c3 	ubfx	r0, r3, #3, #4
	unit = sd_mmc_trans_units[tran_speed & 0x7];
  40050a:	f003 0307 	and.w	r3, r3, #7
	sd_mmc_card->clock = unit * mul * 1000;
  40050e:	49a1      	ldr	r1, [pc, #644]	; (400794 <sd_mmc_check+0x4f8>)
  400510:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
  400514:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  400518:	fb03 f301 	mul.w	r3, r3, r1
  40051c:	499e      	ldr	r1, [pc, #632]	; (400798 <sd_mmc_check+0x4fc>)
  40051e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
  400522:	fb03 f301 	mul.w	r3, r3, r1
  400526:	6013      	str	r3, [r2, #0]
  400528:	7d91      	ldrb	r1, [r2, #22]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  40052a:	7d50      	ldrb	r0, [r2, #21]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  40052c:	7d13      	ldrb	r3, [r2, #20]
  40052e:	029b      	lsls	r3, r3, #10
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  400530:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
  400534:	ea43 13a1 	orr.w	r3, r3, r1, asr #6
	value &=  ((uint32_t)1 << size) - 1;
  400538:	f3c3 030b 	ubfx	r3, r3, #0, #12
	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) != 0xFFF) {
  40053c:	f640 71ff 	movw	r1, #4095	; 0xfff
  400540:	428b      	cmp	r3, r1
  400542:	d00f      	beq.n	400564 <sd_mmc_check+0x2c8>
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400544:	7e10      	ldrb	r0, [r2, #24]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  400546:	7dd1      	ldrb	r1, [r2, #23]
  400548:	0049      	lsls	r1, r1, #1
  40054a:	ea41 11e0 	orr.w	r1, r1, r0, asr #7
		uint32_t blocknr = ((MMC_CSD_C_SIZE(sd_mmc_card->csd) + 1) *
  40054e:	3301      	adds	r3, #1
	value &=  ((uint32_t)1 << size) - 1;
  400550:	f001 0107 	and.w	r1, r1, #7
			(1 << (MMC_CSD_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
  400554:	3102      	adds	r1, #2
		uint32_t blocknr = ((MMC_CSD_C_SIZE(sd_mmc_card->csd) + 1) *
  400556:	408b      	lsls	r3, r1
  400558:	7cd1      	ldrb	r1, [r2, #19]
  40055a:	f001 010f 	and.w	r1, r1, #15
		sd_mmc_card->capacity = blocknr *
  40055e:	408b      	lsls	r3, r1
			(1 << MMC_CSD_READ_BL_LEN(sd_mmc_card->csd)) / 1024;
  400560:	0a9b      	lsrs	r3, r3, #10
		sd_mmc_card->capacity = blocknr *
  400562:	6053      	str	r3, [r2, #4]
			(uint32_t)sd_mmc_card->rca << 16)) {
  400564:	8911      	ldrh	r1, [r2, #8]
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
  400566:	0409      	lsls	r1, r1, #16
  400568:	f243 1007 	movw	r0, #12551	; 0x3107
  40056c:	4b8b      	ldr	r3, [pc, #556]	; (40079c <sd_mmc_check+0x500>)
  40056e:	4798      	blx	r3
  400570:	2800      	cmp	r0, #0
  400572:	f43f aeb0 	beq.w	4002d6 <sd_mmc_check+0x3a>
	if (sd_mmc_card->version >= CARD_VER_MMC_4) {
  400576:	4b8a      	ldr	r3, [pc, #552]	; (4007a0 <sd_mmc_check+0x504>)
  400578:	681b      	ldr	r3, [r3, #0]
  40057a:	7b1b      	ldrb	r3, [r3, #12]
  40057c:	2b3f      	cmp	r3, #63	; 0x3f
  40057e:	f240 809f 	bls.w	4006c0 <sd_mmc_check+0x424>
	if (!driver_adtc_start(MMC_CMD8_SEND_EXT_CSD, 0,
  400582:	2100      	movs	r1, #0
  400584:	9100      	str	r1, [sp, #0]
  400586:	2301      	movs	r3, #1
  400588:	f44f 7200 	mov.w	r2, #512	; 0x200
  40058c:	4885      	ldr	r0, [pc, #532]	; (4007a4 <sd_mmc_check+0x508>)
  40058e:	4d86      	ldr	r5, [pc, #536]	; (4007a8 <sd_mmc_check+0x50c>)
  400590:	47a8      	blx	r5
  400592:	2800      	cmp	r0, #0
  400594:	f43f ae9f 	beq.w	4002d6 <sd_mmc_check+0x3a>
  400598:	2500      	movs	r5, #0
		if (!driver_read_word(&ext_csd)) {
  40059a:	4e84      	ldr	r6, [pc, #528]	; (4007ac <sd_mmc_check+0x510>)
  40059c:	a803      	add	r0, sp, #12
  40059e:	47b0      	blx	r6
  4005a0:	2800      	cmp	r0, #0
  4005a2:	f43f ae98 	beq.w	4002d6 <sd_mmc_check+0x3a>
	for (i = 0; i < (EXT_CSD_CARD_TYPE_INDEX + 4) / 4; i++) {
  4005a6:	3501      	adds	r5, #1
  4005a8:	b2ad      	uxth	r5, r5
  4005aa:	2d32      	cmp	r5, #50	; 0x32
  4005ac:	d1f6      	bne.n	40059c <sd_mmc_check+0x300>
			& MMC_CTYPE_52MHZ;
  4005ae:	9e03      	ldr	r6, [sp, #12]
  4005b0:	f006 0602 	and.w	r6, r6, #2
	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) == 0xFFF) {
  4005b4:	4b7a      	ldr	r3, [pc, #488]	; (4007a0 <sd_mmc_check+0x504>)
  4005b6:	681b      	ldr	r3, [r3, #0]
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  4005b8:	7d9a      	ldrb	r2, [r3, #22]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  4005ba:	7d59      	ldrb	r1, [r3, #21]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  4005bc:	7d1b      	ldrb	r3, [r3, #20]
  4005be:	029b      	lsls	r3, r3, #10
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  4005c0:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
  4005c4:	ea43 13a2 	orr.w	r3, r3, r2, asr #6
	value &=  ((uint32_t)1 << size) - 1;
  4005c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
  4005cc:	f640 72ff 	movw	r2, #4095	; 0xfff
  4005d0:	4293      	cmp	r3, r2
  4005d2:	d10e      	bne.n	4005f2 <sd_mmc_check+0x356>
			if (!driver_read_word(&sec_count)) {
  4005d4:	4f75      	ldr	r7, [pc, #468]	; (4007ac <sd_mmc_check+0x510>)
  4005d6:	a804      	add	r0, sp, #16
  4005d8:	47b8      	blx	r7
  4005da:	2800      	cmp	r0, #0
  4005dc:	f43f ae7b 	beq.w	4002d6 <sd_mmc_check+0x3a>
		for (; i <(EXT_CSD_SEC_COUNT_INDEX + 4) / 4; i++) {
  4005e0:	3501      	adds	r5, #1
  4005e2:	b2ad      	uxth	r5, r5
  4005e4:	2d35      	cmp	r5, #53	; 0x35
  4005e6:	d9f6      	bls.n	4005d6 <sd_mmc_check+0x33a>
		sd_mmc_card->capacity = sec_count / 2;
  4005e8:	4b6d      	ldr	r3, [pc, #436]	; (4007a0 <sd_mmc_check+0x504>)
  4005ea:	681a      	ldr	r2, [r3, #0]
  4005ec:	9b04      	ldr	r3, [sp, #16]
  4005ee:	085b      	lsrs	r3, r3, #1
  4005f0:	6053      	str	r3, [r2, #4]
		if (!driver_read_word(&sec_count)) {
  4005f2:	4f6e      	ldr	r7, [pc, #440]	; (4007ac <sd_mmc_check+0x510>)
	for (; i < EXT_CSD_BSIZE / 4; i++) {
  4005f4:	2d7f      	cmp	r5, #127	; 0x7f
  4005f6:	d959      	bls.n	4006ac <sd_mmc_check+0x410>
		if (4 <= driver_get_bus_width(sd_mmc_slot_sel)) {
  4005f8:	4b6d      	ldr	r3, [pc, #436]	; (4007b0 <sd_mmc_check+0x514>)
  4005fa:	7818      	ldrb	r0, [r3, #0]
  4005fc:	4b6d      	ldr	r3, [pc, #436]	; (4007b4 <sd_mmc_check+0x518>)
  4005fe:	4798      	blx	r3
  400600:	2803      	cmp	r0, #3
  400602:	d91d      	bls.n	400640 <sd_mmc_check+0x3a4>
			if (!mmc_cmd6_set_bus_width(driver_get_bus_width(sd_mmc_slot_sel))) {
  400604:	4b6a      	ldr	r3, [pc, #424]	; (4007b0 <sd_mmc_check+0x514>)
  400606:	7818      	ldrb	r0, [r3, #0]
  400608:	4b6a      	ldr	r3, [pc, #424]	; (4007b4 <sd_mmc_check+0x518>)
  40060a:	4798      	blx	r3
  40060c:	4605      	mov	r5, r0
	switch (bus_width) {
  40060e:	2804      	cmp	r0, #4
  400610:	d054      	beq.n	4006bc <sd_mmc_check+0x420>
		arg = MMC_CMD6_ACCESS_SET_BITS
  400612:	4b69      	ldr	r3, [pc, #420]	; (4007b8 <sd_mmc_check+0x51c>)
  400614:	4969      	ldr	r1, [pc, #420]	; (4007bc <sd_mmc_check+0x520>)
  400616:	2808      	cmp	r0, #8
  400618:	bf18      	it	ne
  40061a:	4619      	movne	r1, r3
	if (!driver_send_cmd(MMC_CMD6_SWITCH, arg)) {
  40061c:	f243 1006 	movw	r0, #12550	; 0x3106
  400620:	4b5e      	ldr	r3, [pc, #376]	; (40079c <sd_mmc_check+0x500>)
  400622:	4798      	blx	r3
  400624:	2800      	cmp	r0, #0
  400626:	f43f ae56 	beq.w	4002d6 <sd_mmc_check+0x3a>
	if (driver_get_response() & CARD_STATUS_SWITCH_ERROR) {
  40062a:	4b65      	ldr	r3, [pc, #404]	; (4007c0 <sd_mmc_check+0x524>)
  40062c:	4798      	blx	r3
  40062e:	f010 0f80 	tst.w	r0, #128	; 0x80
  400632:	f47f ae50 	bne.w	4002d6 <sd_mmc_check+0x3a>
	sd_mmc_card->bus_width = bus_width;
  400636:	4b5a      	ldr	r3, [pc, #360]	; (4007a0 <sd_mmc_check+0x504>)
  400638:	681b      	ldr	r3, [r3, #0]
  40063a:	735d      	strb	r5, [r3, #13]
			sd_mmc_configure_slot();
  40063c:	4b61      	ldr	r3, [pc, #388]	; (4007c4 <sd_mmc_check+0x528>)
  40063e:	4798      	blx	r3
		if (driver_is_high_speed_capable() && b_authorize_high_speed) {
  400640:	4b61      	ldr	r3, [pc, #388]	; (4007c8 <sd_mmc_check+0x52c>)
  400642:	4798      	blx	r3
  400644:	b1b6      	cbz	r6, 400674 <sd_mmc_check+0x3d8>
  400646:	b1a8      	cbz	r0, 400674 <sd_mmc_check+0x3d8>
	if (!driver_send_cmd(MMC_CMD6_SWITCH,
  400648:	4960      	ldr	r1, [pc, #384]	; (4007cc <sd_mmc_check+0x530>)
  40064a:	f243 1006 	movw	r0, #12550	; 0x3106
  40064e:	4b53      	ldr	r3, [pc, #332]	; (40079c <sd_mmc_check+0x500>)
  400650:	4798      	blx	r3
  400652:	2800      	cmp	r0, #0
  400654:	f43f ae3f 	beq.w	4002d6 <sd_mmc_check+0x3a>
	if (driver_get_response() & CARD_STATUS_SWITCH_ERROR) {
  400658:	4b59      	ldr	r3, [pc, #356]	; (4007c0 <sd_mmc_check+0x524>)
  40065a:	4798      	blx	r3
  40065c:	f010 0f80 	tst.w	r0, #128	; 0x80
  400660:	f47f ae39 	bne.w	4002d6 <sd_mmc_check+0x3a>
	sd_mmc_card->high_speed = 1;
  400664:	4b4e      	ldr	r3, [pc, #312]	; (4007a0 <sd_mmc_check+0x504>)
  400666:	681b      	ldr	r3, [r3, #0]
  400668:	2201      	movs	r2, #1
  40066a:	779a      	strb	r2, [r3, #30]
	sd_mmc_card->clock = 52000000lu;
  40066c:	4a58      	ldr	r2, [pc, #352]	; (4007d0 <sd_mmc_check+0x534>)
  40066e:	601a      	str	r2, [r3, #0]
			sd_mmc_configure_slot();
  400670:	4b54      	ldr	r3, [pc, #336]	; (4007c4 <sd_mmc_check+0x528>)
  400672:	4798      	blx	r3
		arg = MMC_CMD6_ACCESS_SET_BITS
  400674:	250a      	movs	r5, #10
		if (driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
  400676:	f44f 7800 	mov.w	r8, #512	; 0x200
  40067a:	f241 1710 	movw	r7, #4368	; 0x1110
  40067e:	4e47      	ldr	r6, [pc, #284]	; (40079c <sd_mmc_check+0x500>)
  400680:	4641      	mov	r1, r8
  400682:	4638      	mov	r0, r7
  400684:	47b0      	blx	r6
  400686:	2800      	cmp	r0, #0
  400688:	d16e      	bne.n	400768 <sd_mmc_check+0x4cc>
  40068a:	3d01      	subs	r5, #1
	while (retry--) {
  40068c:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
  400690:	d1f6      	bne.n	400680 <sd_mmc_check+0x3e4>
  400692:	e620      	b.n	4002d6 <sd_mmc_check+0x3a>
		sd_mmc_card->version = CARD_VER_MMC_1_4;
  400694:	2314      	movs	r3, #20
  400696:	7313      	strb	r3, [r2, #12]
  400698:	e734      	b.n	400504 <sd_mmc_check+0x268>
		sd_mmc_card->version = CARD_VER_MMC_2_2;
  40069a:	2322      	movs	r3, #34	; 0x22
  40069c:	7313      	strb	r3, [r2, #12]
  40069e:	e731      	b.n	400504 <sd_mmc_check+0x268>
		sd_mmc_card->version = CARD_VER_MMC_3;
  4006a0:	2330      	movs	r3, #48	; 0x30
  4006a2:	7313      	strb	r3, [r2, #12]
  4006a4:	e72e      	b.n	400504 <sd_mmc_check+0x268>
		sd_mmc_card->version = CARD_VER_MMC_4;
  4006a6:	2340      	movs	r3, #64	; 0x40
  4006a8:	7313      	strb	r3, [r2, #12]
  4006aa:	e72b      	b.n	400504 <sd_mmc_check+0x268>
		if (!driver_read_word(&sec_count)) {
  4006ac:	a804      	add	r0, sp, #16
  4006ae:	47b8      	blx	r7
  4006b0:	2800      	cmp	r0, #0
  4006b2:	f43f ae10 	beq.w	4002d6 <sd_mmc_check+0x3a>
	for (; i < EXT_CSD_BSIZE / 4; i++) {
  4006b6:	3501      	adds	r5, #1
  4006b8:	b2ad      	uxth	r5, r5
  4006ba:	e79b      	b.n	4005f4 <sd_mmc_check+0x358>
		arg = MMC_CMD6_ACCESS_SET_BITS
  4006bc:	4945      	ldr	r1, [pc, #276]	; (4007d4 <sd_mmc_check+0x538>)
  4006be:	e7ad      	b.n	40061c <sd_mmc_check+0x380>
		sd_mmc_configure_slot();
  4006c0:	4b40      	ldr	r3, [pc, #256]	; (4007c4 <sd_mmc_check+0x528>)
  4006c2:	4798      	blx	r3
  4006c4:	e7d6      	b.n	400674 <sd_mmc_check+0x3d8>
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  4006c6:	7dd9      	ldrb	r1, [r3, #23]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  4006c8:	7d98      	ldrb	r0, [r3, #22]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  4006ca:	7d5a      	ldrb	r2, [r3, #21]
  4006cc:	0412      	lsls	r2, r2, #16
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  4006ce:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  4006d2:	430a      	orrs	r2, r1
	value &=  ((uint32_t)1 << size) - 1;
  4006d4:	f3c2 0215 	ubfx	r2, r2, #0, #22
				* 512;
  4006d8:	3201      	adds	r2, #1
  4006da:	0252      	lsls	r2, r2, #9
		sd_mmc_card->capacity =
  4006dc:	605a      	str	r2, [r3, #4]
  4006de:	e659      	b.n	400394 <sd_mmc_check+0xf8>
		sd_mmc_card->version = CARD_VER_SD_1_0;
  4006e0:	4b2f      	ldr	r3, [pc, #188]	; (4007a0 <sd_mmc_check+0x504>)
  4006e2:	681b      	ldr	r3, [r3, #0]
  4006e4:	2210      	movs	r2, #16
  4006e6:	731a      	strb	r2, [r3, #12]
	if ((4 <= driver_get_bus_width(sd_mmc_slot_sel))) {
  4006e8:	4b31      	ldr	r3, [pc, #196]	; (4007b0 <sd_mmc_check+0x514>)
  4006ea:	7818      	ldrb	r0, [r3, #0]
  4006ec:	4b31      	ldr	r3, [pc, #196]	; (4007b4 <sd_mmc_check+0x518>)
  4006ee:	4798      	blx	r3
  4006f0:	2803      	cmp	r0, #3
  4006f2:	d91c      	bls.n	40072e <sd_mmc_check+0x492>
		if (sd_mmc_card->type & CARD_TYPE_SD) {
  4006f4:	4b2a      	ldr	r3, [pc, #168]	; (4007a0 <sd_mmc_check+0x504>)
  4006f6:	681b      	ldr	r3, [r3, #0]
  4006f8:	7ada      	ldrb	r2, [r3, #11]
  4006fa:	f012 0f01 	tst.w	r2, #1
  4006fe:	d014      	beq.n	40072a <sd_mmc_check+0x48e>
	if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, (uint32_t)sd_mmc_card->rca << 16)) {
  400700:	8919      	ldrh	r1, [r3, #8]
  400702:	0409      	lsls	r1, r1, #16
  400704:	f241 1037 	movw	r0, #4407	; 0x1137
  400708:	4b24      	ldr	r3, [pc, #144]	; (40079c <sd_mmc_check+0x500>)
  40070a:	4798      	blx	r3
  40070c:	2800      	cmp	r0, #0
  40070e:	f43f ade2 	beq.w	4002d6 <sd_mmc_check+0x3a>
	if (!driver_send_cmd(SD_ACMD6_SET_BUS_WIDTH, 0x2)) {
  400712:	2102      	movs	r1, #2
  400714:	f241 1006 	movw	r0, #4358	; 0x1106
  400718:	4b20      	ldr	r3, [pc, #128]	; (40079c <sd_mmc_check+0x500>)
  40071a:	4798      	blx	r3
  40071c:	2800      	cmp	r0, #0
  40071e:	f43f adda 	beq.w	4002d6 <sd_mmc_check+0x3a>
	sd_mmc_card->bus_width = 4;
  400722:	4b1f      	ldr	r3, [pc, #124]	; (4007a0 <sd_mmc_check+0x504>)
  400724:	681b      	ldr	r3, [r3, #0]
  400726:	2204      	movs	r2, #4
  400728:	735a      	strb	r2, [r3, #13]
		sd_mmc_configure_slot();
  40072a:	4b26      	ldr	r3, [pc, #152]	; (4007c4 <sd_mmc_check+0x528>)
  40072c:	4798      	blx	r3
	if (driver_is_high_speed_capable()) {
  40072e:	4b26      	ldr	r3, [pc, #152]	; (4007c8 <sd_mmc_check+0x52c>)
  400730:	4798      	blx	r3
  400732:	b150      	cbz	r0, 40074a <sd_mmc_check+0x4ae>
		if (sd_mmc_card->type & CARD_TYPE_SD) {
  400734:	4b1a      	ldr	r3, [pc, #104]	; (4007a0 <sd_mmc_check+0x504>)
  400736:	681b      	ldr	r3, [r3, #0]
  400738:	7ada      	ldrb	r2, [r3, #11]
  40073a:	f012 0f01 	tst.w	r2, #1
  40073e:	d002      	beq.n	400746 <sd_mmc_check+0x4aa>
			if (sd_mmc_card->version > CARD_VER_SD_1_0) {
  400740:	7b1b      	ldrb	r3, [r3, #12]
  400742:	2b10      	cmp	r3, #16
  400744:	d84a      	bhi.n	4007dc <sd_mmc_check+0x540>
		sd_mmc_configure_slot();
  400746:	4b1f      	ldr	r3, [pc, #124]	; (4007c4 <sd_mmc_check+0x528>)
  400748:	4798      	blx	r3
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  40074a:	4b15      	ldr	r3, [pc, #84]	; (4007a0 <sd_mmc_check+0x504>)
  40074c:	681b      	ldr	r3, [r3, #0]
  40074e:	7adb      	ldrb	r3, [r3, #11]
  400750:	f013 0f01 	tst.w	r3, #1
  400754:	d008      	beq.n	400768 <sd_mmc_check+0x4cc>
		if (!driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
  400756:	f44f 7100 	mov.w	r1, #512	; 0x200
  40075a:	f241 1010 	movw	r0, #4368	; 0x1110
  40075e:	4b0f      	ldr	r3, [pc, #60]	; (40079c <sd_mmc_check+0x500>)
  400760:	4798      	blx	r3
	if (sd_mmc_is_spi()? sd_mmc_spi_card_init()
  400762:	2800      	cmp	r0, #0
  400764:	f43f adb7 	beq.w	4002d6 <sd_mmc_check+0x3a>
		sd_mmc_card->state = SD_MMC_CARD_STATE_READY;
  400768:	4b0d      	ldr	r3, [pc, #52]	; (4007a0 <sd_mmc_check+0x504>)
  40076a:	681b      	ldr	r3, [r3, #0]
  40076c:	2200      	movs	r2, #0
  40076e:	729a      	strb	r2, [r3, #10]
		sd_mmc_deselect_slot();
  400770:	4b19      	ldr	r3, [pc, #100]	; (4007d8 <sd_mmc_check+0x53c>)
  400772:	4798      	blx	r3
		return SD_MMC_INIT_ONGOING;
  400774:	e59c      	b.n	4002b0 <sd_mmc_check+0x14>
		sd_mmc_card->version = CARD_VER_SD_1_10;
  400776:	4b0a      	ldr	r3, [pc, #40]	; (4007a0 <sd_mmc_check+0x504>)
  400778:	681b      	ldr	r3, [r3, #0]
  40077a:	221a      	movs	r2, #26
  40077c:	731a      	strb	r2, [r3, #12]
  40077e:	e7b3      	b.n	4006e8 <sd_mmc_check+0x44c>
		if (SD_SCR_SD_SPEC3(scr) == SD_SCR_SD_SPEC_3_00) {
  400780:	f89d 3012 	ldrb.w	r3, [sp, #18]
  400784:	09db      	lsrs	r3, r3, #7
			sd_mmc_card->version = CARD_VER_SD_3_0;
  400786:	4b06      	ldr	r3, [pc, #24]	; (4007a0 <sd_mmc_check+0x504>)
  400788:	681b      	ldr	r3, [r3, #0]
  40078a:	bf14      	ite	ne
  40078c:	2230      	movne	r2, #48	; 0x30
			sd_mmc_card->version = CARD_VER_SD_2_0;
  40078e:	2220      	moveq	r2, #32
  400790:	731a      	strb	r2, [r3, #12]
  400792:	e7a9      	b.n	4006e8 <sd_mmc_check+0x44c>
  400794:	00404c48 	.word	0x00404c48
  400798:	00404c08 	.word	0x00404c08
  40079c:	00400c85 	.word	0x00400c85
  4007a0:	204009dc 	.word	0x204009dc
  4007a4:	00081108 	.word	0x00081108
  4007a8:	00400ce1 	.word	0x00400ce1
  4007ac:	00400da9 	.word	0x00400da9
  4007b0:	20400a04 	.word	0x20400a04
  4007b4:	00400be1 	.word	0x00400be1
  4007b8:	01b70000 	.word	0x01b70000
  4007bc:	01b70200 	.word	0x01b70200
  4007c0:	00400ca9 	.word	0x00400ca9
  4007c4:	004001ad 	.word	0x004001ad
  4007c8:	00400beb 	.word	0x00400beb
  4007cc:	03b90100 	.word	0x03b90100
  4007d0:	03197500 	.word	0x03197500
  4007d4:	01b70100 	.word	0x01b70100
  4007d8:	00400261 	.word	0x00400261
	uint8_t switch_status[SD_SW_STATUS_BSIZE] = {0};
  4007dc:	2540      	movs	r5, #64	; 0x40
  4007de:	462a      	mov	r2, r5
  4007e0:	2100      	movs	r1, #0
  4007e2:	a804      	add	r0, sp, #16
  4007e4:	4b39      	ldr	r3, [pc, #228]	; (4008cc <sd_mmc_check+0x630>)
  4007e6:	4798      	blx	r3
	if (!driver_adtc_start(SD_CMD6_SWITCH_FUNC,
  4007e8:	2301      	movs	r3, #1
  4007ea:	9300      	str	r3, [sp, #0]
  4007ec:	462a      	mov	r2, r5
  4007ee:	4938      	ldr	r1, [pc, #224]	; (4008d0 <sd_mmc_check+0x634>)
  4007f0:	4838      	ldr	r0, [pc, #224]	; (4008d4 <sd_mmc_check+0x638>)
  4007f2:	4d39      	ldr	r5, [pc, #228]	; (4008d8 <sd_mmc_check+0x63c>)
  4007f4:	47a8      	blx	r5
  4007f6:	2800      	cmp	r0, #0
  4007f8:	f43f ad6d 	beq.w	4002d6 <sd_mmc_check+0x3a>
	if (!driver_start_read_blocks(switch_status, 1)) {
  4007fc:	2101      	movs	r1, #1
  4007fe:	a804      	add	r0, sp, #16
  400800:	4b36      	ldr	r3, [pc, #216]	; (4008dc <sd_mmc_check+0x640>)
  400802:	4798      	blx	r3
  400804:	2800      	cmp	r0, #0
  400806:	f43f ad66 	beq.w	4002d6 <sd_mmc_check+0x3a>
	if (!driver_wait_end_of_read_blocks()) {
  40080a:	4b35      	ldr	r3, [pc, #212]	; (4008e0 <sd_mmc_check+0x644>)
  40080c:	4798      	blx	r3
  40080e:	2800      	cmp	r0, #0
  400810:	f43f ad61 	beq.w	4002d6 <sd_mmc_check+0x3a>
	if (driver_get_response() & CARD_STATUS_SWITCH_ERROR) {
  400814:	4b33      	ldr	r3, [pc, #204]	; (4008e4 <sd_mmc_check+0x648>)
  400816:	4798      	blx	r3
  400818:	f010 0f80 	tst.w	r0, #128	; 0x80
  40081c:	f47f ad5b 	bne.w	4002d6 <sd_mmc_check+0x3a>
	if (SD_SW_STATUS_FUN_GRP1_RC(switch_status)
  400820:	f89d 3020 	ldrb.w	r3, [sp, #32]
  400824:	f003 030f 	and.w	r3, r3, #15
  400828:	2b0f      	cmp	r3, #15
  40082a:	d08c      	beq.n	400746 <sd_mmc_check+0x4aa>
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  40082c:	f89d 302d 	ldrb.w	r3, [sp, #45]	; 0x2d
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  400830:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
	if (SD_SW_STATUS_FUN_GRP1_BUSY(switch_status)) {
  400834:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
  400838:	f47f ad4d 	bne.w	4002d6 <sd_mmc_check+0x3a>
	driver_send_clock();
  40083c:	4b2a      	ldr	r3, [pc, #168]	; (4008e8 <sd_mmc_check+0x64c>)
  40083e:	4798      	blx	r3
	sd_mmc_card->high_speed = 1;
  400840:	4b2a      	ldr	r3, [pc, #168]	; (4008ec <sd_mmc_check+0x650>)
  400842:	681b      	ldr	r3, [r3, #0]
  400844:	2201      	movs	r2, #1
  400846:	779a      	strb	r2, [r3, #30]
	sd_mmc_card->clock *= 2;
  400848:	681a      	ldr	r2, [r3, #0]
  40084a:	0052      	lsls	r2, r2, #1
  40084c:	601a      	str	r2, [r3, #0]
  40084e:	e77a      	b.n	400746 <sd_mmc_check+0x4aa>
	*v2 = 0;
  400850:	2200      	movs	r2, #0
  400852:	e551      	b.n	4002f8 <sd_mmc_check+0x5c>
  400854:	2a00      	cmp	r2, #0
  400856:	4f26      	ldr	r7, [pc, #152]	; (4008f0 <sd_mmc_check+0x654>)
  400858:	bf08      	it	eq
  40085a:	f44f 17fc 	moveq.w	r7, #2064384	; 0x1f8000
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  40085e:	f640 0535 	movw	r5, #2101	; 0x835
		if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, 0)) {
  400862:	f04f 0800 	mov.w	r8, #0
  400866:	4e23      	ldr	r6, [pc, #140]	; (4008f4 <sd_mmc_check+0x658>)
		resp = driver_get_response();
  400868:	f8df 9078 	ldr.w	r9, [pc, #120]	; 4008e4 <sd_mmc_check+0x648>
		if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, 0)) {
  40086c:	4641      	mov	r1, r8
  40086e:	f241 1037 	movw	r0, #4407	; 0x1137
  400872:	47b0      	blx	r6
  400874:	b150      	cbz	r0, 40088c <sd_mmc_check+0x5f0>
		if (!driver_send_cmd(SD_MCI_ACMD41_SD_SEND_OP_COND, arg)) {
  400876:	4639      	mov	r1, r7
  400878:	f244 5029 	movw	r0, #17705	; 0x4529
  40087c:	47b0      	blx	r6
  40087e:	b128      	cbz	r0, 40088c <sd_mmc_check+0x5f0>
		resp = driver_get_response();
  400880:	47c8      	blx	r9
		if (resp & OCR_POWER_UP_BUSY) {
  400882:	2800      	cmp	r0, #0
  400884:	f6ff add5 	blt.w	400432 <sd_mmc_check+0x196>
		if (retry-- == 0) {
  400888:	3d01      	subs	r5, #1
  40088a:	d1ef      	bne.n	40086c <sd_mmc_check+0x5d0>
			sd_mmc_card->type = CARD_TYPE_MMC;
  40088c:	4b17      	ldr	r3, [pc, #92]	; (4008ec <sd_mmc_check+0x650>)
  40088e:	681b      	ldr	r3, [r3, #0]
  400890:	2202      	movs	r2, #2
  400892:	72da      	strb	r2, [r3, #11]
	if (!driver_send_cmd(SDMMC_MCI_CMD0_GO_IDLE_STATE, 0)) {
  400894:	2100      	movs	r1, #0
  400896:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  40089a:	4b16      	ldr	r3, [pc, #88]	; (4008f4 <sd_mmc_check+0x658>)
  40089c:	4798      	blx	r3
  40089e:	2800      	cmp	r0, #0
  4008a0:	f43f ad19 	beq.w	4002d6 <sd_mmc_check+0x3a>
  4008a4:	f241 0569 	movw	r5, #4201	; 0x1069
		if (!driver_send_cmd(MMC_MCI_CMD1_SEND_OP_COND,
  4008a8:	f8df 8044 	ldr.w	r8, [pc, #68]	; 4008f0 <sd_mmc_check+0x654>
  4008ac:	4f11      	ldr	r7, [pc, #68]	; (4008f4 <sd_mmc_check+0x658>)
		resp = driver_get_response();
  4008ae:	4e0d      	ldr	r6, [pc, #52]	; (4008e4 <sd_mmc_check+0x648>)
		if (!driver_send_cmd(MMC_MCI_CMD1_SEND_OP_COND,
  4008b0:	4641      	mov	r1, r8
  4008b2:	f244 5001 	movw	r0, #17665	; 0x4501
  4008b6:	47b8      	blx	r7
  4008b8:	2800      	cmp	r0, #0
  4008ba:	f43f ad0c 	beq.w	4002d6 <sd_mmc_check+0x3a>
		resp = driver_get_response();
  4008be:	47b0      	blx	r6
		if (resp & OCR_POWER_UP_BUSY) {
  4008c0:	2800      	cmp	r0, #0
  4008c2:	f6ff adcf 	blt.w	400464 <sd_mmc_check+0x1c8>
		if (retry-- == 0) {
  4008c6:	3d01      	subs	r5, #1
  4008c8:	d1f2      	bne.n	4008b0 <sd_mmc_check+0x614>
  4008ca:	e504      	b.n	4002d6 <sd_mmc_check+0x3a>
  4008cc:	00401fb9 	.word	0x00401fb9
  4008d0:	80ffff01 	.word	0x80ffff01
  4008d4:	00081106 	.word	0x00081106
  4008d8:	00400ce1 	.word	0x00400ce1
  4008dc:	00400e1d 	.word	0x00400e1d
  4008e0:	00400e81 	.word	0x00400e81
  4008e4:	00400ca9 	.word	0x00400ca9
  4008e8:	00400c63 	.word	0x00400c63
  4008ec:	204009dc 	.word	0x204009dc
  4008f0:	401f8000 	.word	0x401f8000
  4008f4:	00400c85 	.word	0x00400c85

004008f8 <sd_mmc_get_type>:

card_type_t sd_mmc_get_type(uint8_t slot)
{
  4008f8:	b508      	push	{r3, lr}
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
  4008fa:	4b05      	ldr	r3, [pc, #20]	; (400910 <sd_mmc_get_type+0x18>)
  4008fc:	4798      	blx	r3
  4008fe:	b108      	cbz	r0, 400904 <sd_mmc_get_type+0xc>
		return CARD_TYPE_UNKNOWN;
  400900:	2000      	movs	r0, #0
	}
	sd_mmc_deselect_slot();
	return sd_mmc_card->type;
}
  400902:	bd08      	pop	{r3, pc}
	sd_mmc_deselect_slot();
  400904:	4b03      	ldr	r3, [pc, #12]	; (400914 <sd_mmc_get_type+0x1c>)
  400906:	4798      	blx	r3
	return sd_mmc_card->type;
  400908:	4b03      	ldr	r3, [pc, #12]	; (400918 <sd_mmc_get_type+0x20>)
  40090a:	681b      	ldr	r3, [r3, #0]
  40090c:	7ad8      	ldrb	r0, [r3, #11]
  40090e:	bd08      	pop	{r3, pc}
  400910:	004001d5 	.word	0x004001d5
  400914:	00400261 	.word	0x00400261
  400918:	204009dc 	.word	0x204009dc

0040091c <sd_mmc_get_capacity>:
	sd_mmc_deselect_slot();
	return sd_mmc_card->version;
}

uint32_t sd_mmc_get_capacity(uint8_t slot)
{
  40091c:	b508      	push	{r3, lr}
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
  40091e:	4b05      	ldr	r3, [pc, #20]	; (400934 <sd_mmc_get_capacity+0x18>)
  400920:	4798      	blx	r3
  400922:	b108      	cbz	r0, 400928 <sd_mmc_get_capacity+0xc>
		return 0;
  400924:	2000      	movs	r0, #0
	}
	sd_mmc_deselect_slot();
	return sd_mmc_card->capacity;
}
  400926:	bd08      	pop	{r3, pc}
	sd_mmc_deselect_slot();
  400928:	4b03      	ldr	r3, [pc, #12]	; (400938 <sd_mmc_get_capacity+0x1c>)
  40092a:	4798      	blx	r3
	return sd_mmc_card->capacity;
  40092c:	4b03      	ldr	r3, [pc, #12]	; (40093c <sd_mmc_get_capacity+0x20>)
  40092e:	681b      	ldr	r3, [r3, #0]
  400930:	6858      	ldr	r0, [r3, #4]
  400932:	bd08      	pop	{r3, pc}
  400934:	004001d5 	.word	0x004001d5
  400938:	00400261 	.word	0x00400261
  40093c:	204009dc 	.word	0x204009dc

00400940 <sd_mmc_is_write_protected>:
			== SD_MMC_0_WP_DETECT_VALUE) {
		return true;
	}
#endif
	return false;
}
  400940:	2000      	movs	r0, #0
  400942:	4770      	bx	lr

00400944 <sd_mmc_init_write_blocks>:
	return SD_MMC_OK;
}

sd_mmc_err_t sd_mmc_init_write_blocks(uint8_t slot, uint32_t start,
		uint16_t nb_block)
{
  400944:	b570      	push	{r4, r5, r6, lr}
  400946:	b082      	sub	sp, #8
  400948:	460e      	mov	r6, r1
  40094a:	4615      	mov	r5, r2
	sd_mmc_err_t sd_mmc_err;
	uint32_t cmd, arg, resp;

	sd_mmc_err = sd_mmc_select_slot(slot);
  40094c:	4b16      	ldr	r3, [pc, #88]	; (4009a8 <sd_mmc_init_write_blocks+0x64>)
  40094e:	4798      	blx	r3
	if (sd_mmc_err != SD_MMC_OK) {
  400950:	4604      	mov	r4, r0
  400952:	b9b8      	cbnz	r0, 400984 <sd_mmc_init_write_blocks+0x40>
	}

	if (nb_block > 1) {
		cmd = SDMMC_CMD25_WRITE_MULTIPLE_BLOCK;
	} else {
		cmd = SDMMC_CMD24_WRITE_BLOCK;
  400954:	4b15      	ldr	r3, [pc, #84]	; (4009ac <sd_mmc_init_write_blocks+0x68>)
  400956:	4816      	ldr	r0, [pc, #88]	; (4009b0 <sd_mmc_init_write_blocks+0x6c>)
  400958:	2d01      	cmp	r5, #1
  40095a:	bf98      	it	ls
  40095c:	4618      	movls	r0, r3
	}
	/*
	 * SDSC Card (CCS=0) uses byte unit address,
	 * SDHC and SDXC Cards (CCS=1) use block unit address (512 Bytes unit).
	 */
	if (sd_mmc_card->type & CARD_TYPE_HC) {
  40095e:	4b15      	ldr	r3, [pc, #84]	; (4009b4 <sd_mmc_init_write_blocks+0x70>)
  400960:	681b      	ldr	r3, [r3, #0]
  400962:	7adb      	ldrb	r3, [r3, #11]
  400964:	f013 0f08 	tst.w	r3, #8
		arg = start;
	} else {
		arg = (start * SD_MMC_BLOCK_SIZE);
  400968:	bf08      	it	eq
  40096a:	0276      	lsleq	r6, r6, #9
	}
	if (!driver_adtc_start(cmd, arg, SD_MMC_BLOCK_SIZE, nb_block, true)) {
  40096c:	2301      	movs	r3, #1
  40096e:	9300      	str	r3, [sp, #0]
  400970:	462b      	mov	r3, r5
  400972:	f44f 7200 	mov.w	r2, #512	; 0x200
  400976:	4631      	mov	r1, r6
  400978:	4e0f      	ldr	r6, [pc, #60]	; (4009b8 <sd_mmc_init_write_blocks+0x74>)
  40097a:	47b0      	blx	r6
  40097c:	b928      	cbnz	r0, 40098a <sd_mmc_init_write_blocks+0x46>
		sd_mmc_deselect_slot();
  40097e:	4b0f      	ldr	r3, [pc, #60]	; (4009bc <sd_mmc_init_write_blocks+0x78>)
  400980:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
  400982:	2405      	movs	r4, #5
		}
	}
	sd_mmc_nb_block_remaining = nb_block;
	sd_mmc_nb_block_to_tranfer = nb_block;
	return SD_MMC_OK;
}
  400984:	4620      	mov	r0, r4
  400986:	b002      	add	sp, #8
  400988:	bd70      	pop	{r4, r5, r6, pc}
		resp = driver_get_response();
  40098a:	4b0d      	ldr	r3, [pc, #52]	; (4009c0 <sd_mmc_init_write_blocks+0x7c>)
  40098c:	4798      	blx	r3
		if (resp & CARD_STATUS_ERR_RD_WR) {
  40098e:	4b0d      	ldr	r3, [pc, #52]	; (4009c4 <sd_mmc_init_write_blocks+0x80>)
  400990:	4003      	ands	r3, r0
  400992:	b923      	cbnz	r3, 40099e <sd_mmc_init_write_blocks+0x5a>
	sd_mmc_nb_block_remaining = nb_block;
  400994:	4b0c      	ldr	r3, [pc, #48]	; (4009c8 <sd_mmc_init_write_blocks+0x84>)
  400996:	801d      	strh	r5, [r3, #0]
	sd_mmc_nb_block_to_tranfer = nb_block;
  400998:	4b0c      	ldr	r3, [pc, #48]	; (4009cc <sd_mmc_init_write_blocks+0x88>)
  40099a:	801d      	strh	r5, [r3, #0]
	return SD_MMC_OK;
  40099c:	e7f2      	b.n	400984 <sd_mmc_init_write_blocks+0x40>
			sd_mmc_deselect_slot();
  40099e:	4b07      	ldr	r3, [pc, #28]	; (4009bc <sd_mmc_init_write_blocks+0x78>)
  4009a0:	4798      	blx	r3
			return SD_MMC_ERR_COMM;
  4009a2:	2405      	movs	r4, #5
  4009a4:	e7ee      	b.n	400984 <sd_mmc_init_write_blocks+0x40>
  4009a6:	bf00      	nop
  4009a8:	004001d5 	.word	0x004001d5
  4009ac:	00089118 	.word	0x00089118
  4009b0:	00109119 	.word	0x00109119
  4009b4:	204009dc 	.word	0x204009dc
  4009b8:	00400ce1 	.word	0x00400ce1
  4009bc:	00400261 	.word	0x00400261
  4009c0:	00400ca9 	.word	0x00400ca9
  4009c4:	e4580000 	.word	0xe4580000
  4009c8:	20400a00 	.word	0x20400a00
  4009cc:	20400a02 	.word	0x20400a02

004009d0 <sd_mmc_start_write_blocks>:

sd_mmc_err_t sd_mmc_start_write_blocks(const void *src, uint16_t nb_block)
{
  4009d0:	b510      	push	{r4, lr}
  4009d2:	460c      	mov	r4, r1
	Assert(sd_mmc_nb_block_remaining >= nb_block);
	if (!driver_start_write_blocks(src, nb_block)) {
  4009d4:	4b06      	ldr	r3, [pc, #24]	; (4009f0 <sd_mmc_start_write_blocks+0x20>)
  4009d6:	4798      	blx	r3
  4009d8:	b920      	cbnz	r0, 4009e4 <sd_mmc_start_write_blocks+0x14>
		sd_mmc_nb_block_remaining = 0;
  4009da:	2200      	movs	r2, #0
  4009dc:	4b05      	ldr	r3, [pc, #20]	; (4009f4 <sd_mmc_start_write_blocks+0x24>)
  4009de:	801a      	strh	r2, [r3, #0]
		return SD_MMC_ERR_COMM;
  4009e0:	2005      	movs	r0, #5
  4009e2:	bd10      	pop	{r4, pc}
	}
	sd_mmc_nb_block_remaining -= nb_block;
  4009e4:	4a03      	ldr	r2, [pc, #12]	; (4009f4 <sd_mmc_start_write_blocks+0x24>)
  4009e6:	8813      	ldrh	r3, [r2, #0]
  4009e8:	1b1c      	subs	r4, r3, r4
  4009ea:	8014      	strh	r4, [r2, #0]
	return SD_MMC_OK;
  4009ec:	2000      	movs	r0, #0
}
  4009ee:	bd10      	pop	{r4, pc}
  4009f0:	00400ee5 	.word	0x00400ee5
  4009f4:	20400a00 	.word	0x20400a00

004009f8 <sd_mmc_wait_end_of_write_blocks>:

sd_mmc_err_t sd_mmc_wait_end_of_write_blocks(bool abort)
{
  4009f8:	b510      	push	{r4, lr}
  4009fa:	4604      	mov	r4, r0
	if (!driver_wait_end_of_write_blocks()) {
  4009fc:	4b12      	ldr	r3, [pc, #72]	; (400a48 <sd_mmc_wait_end_of_write_blocks+0x50>)
  4009fe:	4798      	blx	r3
  400a00:	b908      	cbnz	r0, 400a06 <sd_mmc_wait_end_of_write_blocks+0xe>
		return SD_MMC_ERR_COMM;
  400a02:	2005      	movs	r0, #5
  400a04:	bd10      	pop	{r4, pc}
	}
	if (abort) {
  400a06:	b184      	cbz	r4, 400a2a <sd_mmc_wait_end_of_write_blocks+0x32>
		sd_mmc_nb_block_remaining = 0;
  400a08:	2200      	movs	r2, #0
  400a0a:	4b10      	ldr	r3, [pc, #64]	; (400a4c <sd_mmc_wait_end_of_write_blocks+0x54>)
  400a0c:	801a      	strh	r2, [r3, #0]
	} else if (sd_mmc_nb_block_remaining) {
		return SD_MMC_OK;
	}

	// All blocks are transfered then stop write operation
	if (sd_mmc_nb_block_to_tranfer == 1) {
  400a0e:	4b10      	ldr	r3, [pc, #64]	; (400a50 <sd_mmc_wait_end_of_write_blocks+0x58>)
  400a10:	881b      	ldrh	r3, [r3, #0]
  400a12:	2b01      	cmp	r3, #1
  400a14:	d00f      	beq.n	400a36 <sd_mmc_wait_end_of_write_blocks+0x3e>
	}

	if (sd_mmc_is_mci()) {
		// Note: SPI multiblock writes terminate using a special
		// token, not a STOP_TRANSMISSION request.
		if (!driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0)) {
  400a16:	2100      	movs	r1, #0
  400a18:	f243 100c 	movw	r0, #12556	; 0x310c
  400a1c:	4b0d      	ldr	r3, [pc, #52]	; (400a54 <sd_mmc_wait_end_of_write_blocks+0x5c>)
  400a1e:	4798      	blx	r3
  400a20:	b968      	cbnz	r0, 400a3e <sd_mmc_wait_end_of_write_blocks+0x46>
			sd_mmc_deselect_slot();
  400a22:	4b0d      	ldr	r3, [pc, #52]	; (400a58 <sd_mmc_wait_end_of_write_blocks+0x60>)
  400a24:	4798      	blx	r3
			return SD_MMC_ERR_COMM;
  400a26:	2005      	movs	r0, #5
  400a28:	bd10      	pop	{r4, pc}
	} else if (sd_mmc_nb_block_remaining) {
  400a2a:	4b08      	ldr	r3, [pc, #32]	; (400a4c <sd_mmc_wait_end_of_write_blocks+0x54>)
  400a2c:	881b      	ldrh	r3, [r3, #0]
  400a2e:	2b00      	cmp	r3, #0
  400a30:	d0ed      	beq.n	400a0e <sd_mmc_wait_end_of_write_blocks+0x16>
		return SD_MMC_OK;
  400a32:	2000      	movs	r0, #0
		}
	}
	sd_mmc_deselect_slot();
	return SD_MMC_OK;
}
  400a34:	bd10      	pop	{r4, pc}
		sd_mmc_deselect_slot();
  400a36:	4b08      	ldr	r3, [pc, #32]	; (400a58 <sd_mmc_wait_end_of_write_blocks+0x60>)
  400a38:	4798      	blx	r3
		return SD_MMC_OK;
  400a3a:	2000      	movs	r0, #0
  400a3c:	bd10      	pop	{r4, pc}
	sd_mmc_deselect_slot();
  400a3e:	4b06      	ldr	r3, [pc, #24]	; (400a58 <sd_mmc_wait_end_of_write_blocks+0x60>)
  400a40:	4798      	blx	r3
	return SD_MMC_OK;
  400a42:	2000      	movs	r0, #0
  400a44:	bd10      	pop	{r4, pc}
  400a46:	bf00      	nop
  400a48:	00400f49 	.word	0x00400f49
  400a4c:	20400a00 	.word	0x20400a00
  400a50:	20400a02 	.word	0x20400a02
  400a54:	00400c85 	.word	0x00400c85
  400a58:	00400261 	.word	0x00400261

00400a5c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400a5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  400a60:	b980      	cbnz	r0, 400a84 <_read+0x28>
  400a62:	460c      	mov	r4, r1
  400a64:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400a66:	2a00      	cmp	r2, #0
  400a68:	dd0f      	ble.n	400a8a <_read+0x2e>
  400a6a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400a6c:	4e08      	ldr	r6, [pc, #32]	; (400a90 <_read+0x34>)
  400a6e:	4d09      	ldr	r5, [pc, #36]	; (400a94 <_read+0x38>)
  400a70:	6830      	ldr	r0, [r6, #0]
  400a72:	4621      	mov	r1, r4
  400a74:	682b      	ldr	r3, [r5, #0]
  400a76:	4798      	blx	r3
		ptr++;
  400a78:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400a7a:	42bc      	cmp	r4, r7
  400a7c:	d1f8      	bne.n	400a70 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  400a7e:	4640      	mov	r0, r8
  400a80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400a84:	f04f 38ff 	mov.w	r8, #4294967295
  400a88:	e7f9      	b.n	400a7e <_read+0x22>
	for (; len > 0; --len) {
  400a8a:	4680      	mov	r8, r0
  400a8c:	e7f7      	b.n	400a7e <_read+0x22>
  400a8e:	bf00      	nop
  400a90:	204532e8 	.word	0x204532e8
  400a94:	204532e0 	.word	0x204532e0

00400a98 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400a98:	3801      	subs	r0, #1
  400a9a:	2802      	cmp	r0, #2
  400a9c:	d815      	bhi.n	400aca <_write+0x32>
{
  400a9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400aa2:	460e      	mov	r6, r1
  400aa4:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400aa6:	b19a      	cbz	r2, 400ad0 <_write+0x38>
  400aa8:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400aaa:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400ae4 <_write+0x4c>
  400aae:	4f0c      	ldr	r7, [pc, #48]	; (400ae0 <_write+0x48>)
  400ab0:	f8d8 0000 	ldr.w	r0, [r8]
  400ab4:	f815 1b01 	ldrb.w	r1, [r5], #1
  400ab8:	683b      	ldr	r3, [r7, #0]
  400aba:	4798      	blx	r3
  400abc:	2800      	cmp	r0, #0
  400abe:	db0a      	blt.n	400ad6 <_write+0x3e>
  400ac0:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  400ac2:	3c01      	subs	r4, #1
  400ac4:	d1f4      	bne.n	400ab0 <_write+0x18>
  400ac6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400aca:	f04f 30ff 	mov.w	r0, #4294967295
  400ace:	4770      	bx	lr
	for (; len != 0; --len) {
  400ad0:	4610      	mov	r0, r2
  400ad2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400ad6:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400ada:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400ade:	bf00      	nop
  400ae0:	204532e4 	.word	0x204532e4
  400ae4:	204532e8 	.word	0x204532e8

00400ae8 <hsmci_reset>:

/**
 * \brief Reset the HSMCI interface
 */
static void hsmci_reset(void)
{
  400ae8:	b470      	push	{r4, r5, r6}
	uint32_t mr = HSMCI->HSMCI_MR;
  400aea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  400aee:	685d      	ldr	r5, [r3, #4]
	uint32_t dtor = HSMCI->HSMCI_DTOR;
  400af0:	689c      	ldr	r4, [r3, #8]
	uint32_t sdcr = HSMCI->HSMCI_SDCR;
  400af2:	68d8      	ldr	r0, [r3, #12]
	uint32_t cstor = HSMCI->HSMCI_CSTOR;
  400af4:	69d9      	ldr	r1, [r3, #28]
	uint32_t cfg = HSMCI->HSMCI_CFG;
  400af6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
	HSMCI->HSMCI_CR = HSMCI_CR_SWRST;
  400af8:	2680      	movs	r6, #128	; 0x80
  400afa:	601e      	str	r6, [r3, #0]
	HSMCI->HSMCI_MR = mr;
  400afc:	605d      	str	r5, [r3, #4]
	HSMCI->HSMCI_DTOR = dtor;
  400afe:	609c      	str	r4, [r3, #8]
	HSMCI->HSMCI_SDCR = sdcr;
  400b00:	60d8      	str	r0, [r3, #12]
	HSMCI->HSMCI_CSTOR = cstor;
  400b02:	61d9      	str	r1, [r3, #28]
	HSMCI->HSMCI_CFG = cfg;
  400b04:	655a      	str	r2, [r3, #84]	; 0x54
#ifdef HSMCI_SR_DMADONE
	HSMCI->HSMCI_DMA = 0;
#endif
#if (SAMV70 || SAMV71 || SAME70 || SAMS70)
#ifdef HSMCI_DMA_DMAEN
	HSMCI->HSMCI_DMA = 0;
  400b06:	2200      	movs	r2, #0
  400b08:	651a      	str	r2, [r3, #80]	; 0x50
#endif
#endif
	// Enable the HSMCI
	HSMCI->HSMCI_CR = HSMCI_CR_PWSEN | HSMCI_CR_MCIEN;
  400b0a:	2205      	movs	r2, #5
  400b0c:	601a      	str	r2, [r3, #0]
}
  400b0e:	bc70      	pop	{r4, r5, r6}
  400b10:	4770      	bx	lr
	...

00400b14 <hsmci_send_cmd_execute>:
 *
 * \return true if success, otherwise false
 */
static bool hsmci_send_cmd_execute(uint32_t cmdr, sdmmc_cmd_def_t cmd,
		uint32_t arg)
{
  400b14:	b508      	push	{r3, lr}
	uint32_t sr;

	cmdr |= HSMCI_CMDR_CMDNB(cmd) | HSMCI_CMDR_SPCMD_STD;
  400b16:	f001 033f 	and.w	r3, r1, #63	; 0x3f
  400b1a:	4318      	orrs	r0, r3
	if (cmd & SDMMC_RESP_PRESENT) {
  400b1c:	f411 7f80 	tst.w	r1, #256	; 0x100
  400b20:	d004      	beq.n	400b2c <hsmci_send_cmd_execute+0x18>
		cmdr |= HSMCI_CMDR_MAXLAT;
		if (cmd & SDMMC_RESP_136) {
  400b22:	f411 6f00 	tst.w	r1, #2048	; 0x800
  400b26:	d00e      	beq.n	400b46 <hsmci_send_cmd_execute+0x32>
			cmdr |= HSMCI_CMDR_RSPTYP_136_BIT;
  400b28:	f440 5084 	orr.w	r0, r0, #4224	; 0x1080
			cmdr |= HSMCI_CMDR_RSPTYP_R1B;
		} else {
			cmdr |= HSMCI_CMDR_RSPTYP_48_BIT;
		}
	}
	if (cmd & SDMMC_CMD_OPENDRAIN) {
  400b2c:	f411 4f80 	tst.w	r1, #16384	; 0x4000
		cmdr |= HSMCI_CMDR_OPDCMD_OPENDRAIN;
  400b30:	bf18      	it	ne
  400b32:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
	}

	// Write argument
	HSMCI->HSMCI_ARGR = arg;
  400b36:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  400b3a:	611a      	str	r2, [r3, #16]
	// Write and start command
	HSMCI->HSMCI_CMDR = cmdr;
  400b3c:	6158      	str	r0, [r3, #20]

	// Wait end of command
	do {
		sr = HSMCI->HSMCI_SR;
  400b3e:	4618      	mov	r0, r3
		if (cmd & SDMMC_RESP_CRC) {
  400b40:	f401 5280 	and.w	r2, r1, #4096	; 0x1000
  400b44:	e00d      	b.n	400b62 <hsmci_send_cmd_execute+0x4e>
		} else if (cmd & SDMMC_RESP_BUSY) {
  400b46:	f411 5f00 	tst.w	r1, #8192	; 0x2000
			cmdr |= HSMCI_CMDR_RSPTYP_R1B;
  400b4a:	bf14      	ite	ne
  400b4c:	f440 5086 	orrne.w	r0, r0, #4288	; 0x10c0
			cmdr |= HSMCI_CMDR_RSPTYP_48_BIT;
  400b50:	f440 5082 	orreq.w	r0, r0, #4160	; 0x1040
  400b54:	e7ea      	b.n	400b2c <hsmci_send_cmd_execute+0x18>
						__func__, cmd, sr);
				hsmci_reset();
				return false;
			}
		} else {
			if (sr & (HSMCI_SR_CSTOE | HSMCI_SR_RTOE
  400b56:	f413 0f1b 	tst.w	r3, #10158080	; 0x9b0000
  400b5a:	d10c      	bne.n	400b76 <hsmci_send_cmd_execute+0x62>
						__func__, cmd, sr);
				hsmci_reset();
				return false;
			}
		}
	} while (!(sr & HSMCI_SR_CMDRDY));
  400b5c:	f013 0f01 	tst.w	r3, #1
  400b60:	d10d      	bne.n	400b7e <hsmci_send_cmd_execute+0x6a>
		sr = HSMCI->HSMCI_SR;
  400b62:	6c03      	ldr	r3, [r0, #64]	; 0x40
		if (cmd & SDMMC_RESP_CRC) {
  400b64:	2a00      	cmp	r2, #0
  400b66:	d0f6      	beq.n	400b56 <hsmci_send_cmd_execute+0x42>
			if (sr & (HSMCI_SR_CSTOE | HSMCI_SR_RTOE
  400b68:	f413 0f1f 	tst.w	r3, #10420224	; 0x9f0000
  400b6c:	d0f6      	beq.n	400b5c <hsmci_send_cmd_execute+0x48>
				hsmci_reset();
  400b6e:	4b10      	ldr	r3, [pc, #64]	; (400bb0 <hsmci_send_cmd_execute+0x9c>)
  400b70:	4798      	blx	r3
				return false;
  400b72:	2000      	movs	r0, #0
  400b74:	bd08      	pop	{r3, pc}
				hsmci_reset();
  400b76:	4b0e      	ldr	r3, [pc, #56]	; (400bb0 <hsmci_send_cmd_execute+0x9c>)
  400b78:	4798      	blx	r3
				return false;
  400b7a:	2000      	movs	r0, #0
  400b7c:	bd08      	pop	{r3, pc}

	if (cmd & SDMMC_RESP_BUSY) {
  400b7e:	f411 5f00 	tst.w	r1, #8192	; 0x2000
  400b82:	d103      	bne.n	400b8c <hsmci_send_cmd_execute+0x78>
		if (!hsmci_wait_busy()) {
			return false;
		}
	}
	return true;
  400b84:	2001      	movs	r0, #1
  400b86:	bd08      	pop	{r3, pc}
	return true;
  400b88:	2001      	movs	r0, #1
  400b8a:	bd08      	pop	{r3, pc}
		sr = HSMCI->HSMCI_SR;
  400b8c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  400b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  400b92:	f04f 32ff 	mov.w	r2, #4294967295
  400b96:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	} while (!((sr & HSMCI_SR_NOTBUSY) && ((sr & HSMCI_SR_DTIP) == 0)));
  400b9a:	f003 0330 	and.w	r3, r3, #48	; 0x30
  400b9e:	2b20      	cmp	r3, #32
  400ba0:	d0f2      	beq.n	400b88 <hsmci_send_cmd_execute+0x74>
		sr = HSMCI->HSMCI_SR;
  400ba2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (busy_wait-- == 0) {
  400ba4:	3a01      	subs	r2, #1
  400ba6:	d1f8      	bne.n	400b9a <hsmci_send_cmd_execute+0x86>
			hsmci_reset();
  400ba8:	4b01      	ldr	r3, [pc, #4]	; (400bb0 <hsmci_send_cmd_execute+0x9c>)
  400baa:	4798      	blx	r3
			return false;
  400bac:	2000      	movs	r0, #0
  400bae:	bd08      	pop	{r3, pc}
  400bb0:	00400ae9 	.word	0x00400ae9

00400bb4 <hsmci_init>:

//-------------------------------------------------------------------
//--------------------- PUBLIC FUNCTIONS ----------------------------

void hsmci_init(void)
{
  400bb4:	b510      	push	{r4, lr}
	pmc_enable_periph_clk(ID_HSMCI);
  400bb6:	2012      	movs	r0, #18
  400bb8:	4c08      	ldr	r4, [pc, #32]	; (400bdc <hsmci_init+0x28>)
  400bba:	47a0      	blx	r4
#endif

#if (SAMV70 || SAMV71 || SAME70 || SAMS70)
#ifdef HSMCI_DMA_DMAEN
	// Enable clock for DMA controller
	pmc_enable_periph_clk(ID_XDMAC);
  400bbc:	203a      	movs	r0, #58	; 0x3a
  400bbe:	47a0      	blx	r4
#endif
#endif

	// Set the Data Timeout Register to 2 Mega Cycles
	HSMCI->HSMCI_DTOR = HSMCI_DTOR_DTOMUL_1048576 | HSMCI_DTOR_DTOCYC(2);
  400bc0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  400bc4:	2272      	movs	r2, #114	; 0x72
  400bc6:	609a      	str	r2, [r3, #8]
	// Set Completion Signal Timeout to 2 Mega Cycles
	HSMCI->HSMCI_CSTOR = HSMCI_CSTOR_CSTOMUL_1048576 | HSMCI_CSTOR_CSTOCYC(2);
  400bc8:	61da      	str	r2, [r3, #28]
	// Set Configuration Register
	HSMCI->HSMCI_CFG = HSMCI_CFG_FIFOMODE | HSMCI_CFG_FERRCTRL;
  400bca:	2211      	movs	r2, #17
  400bcc:	655a      	str	r2, [r3, #84]	; 0x54
	// Set power saving to maximum value
	HSMCI->HSMCI_MR = HSMCI_MR_PWSDIV_Msk;
  400bce:	f44f 62e0 	mov.w	r2, #1792	; 0x700
  400bd2:	605a      	str	r2, [r3, #4]

	// Enable the HSMCI and the Power Saving
	HSMCI->HSMCI_CR = HSMCI_CR_MCIEN | HSMCI_CR_PWSEN;
  400bd4:	2205      	movs	r2, #5
  400bd6:	601a      	str	r2, [r3, #0]
  400bd8:	bd10      	pop	{r4, pc}
  400bda:	bf00      	nop
  400bdc:	00401475 	.word	0x00401475

00400be0 <hsmci_get_bus_width>:
}

uint8_t hsmci_get_bus_width(uint8_t slot)
{
	switch (slot) {
  400be0:	2800      	cmp	r0, #0
		return SD_MMC_HSMCI_SLOT_1_SIZE;
#endif
	default:
		return 0; // Slot number wrong
	}
}
  400be2:	bf0c      	ite	eq
  400be4:	2004      	moveq	r0, #4
  400be6:	2000      	movne	r0, #0
  400be8:	4770      	bx	lr

00400bea <hsmci_is_high_speed_capable>:

bool hsmci_is_high_speed_capable(void)
{
	return true;
}
  400bea:	2001      	movs	r0, #1
  400bec:	4770      	bx	lr
	...

00400bf0 <hsmci_select_device>:
void hsmci_select_device(uint8_t slot, uint32_t clock, uint8_t bus_width, bool high_speed)
{
	uint32_t hsmci_slot = HSMCI_SDCR_SDCSEL_SLOTA;
	uint32_t hsmci_bus_width = HSMCI_SDCR_SDCBUS_1;

	if (high_speed) {
  400bf0:	b19b      	cbz	r3, 400c1a <hsmci_select_device+0x2a>
		HSMCI->HSMCI_CFG |= HSMCI_CFG_HSMODE;
  400bf2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  400bf6:	6d43      	ldr	r3, [r0, #84]	; 0x54
  400bf8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  400bfc:	6543      	str	r3, [r0, #84]	; 0x54
	if ((speed * 2) < mck) {
  400bfe:	0049      	lsls	r1, r1, #1
  400c00:	4b15      	ldr	r3, [pc, #84]	; (400c58 <hsmci_select_device+0x68>)
  400c02:	4299      	cmp	r1, r3
  400c04:	d810      	bhi.n	400c28 <hsmci_select_device+0x38>
		clkdiv = mck / (2 * speed);
  400c06:	4815      	ldr	r0, [pc, #84]	; (400c5c <hsmci_select_device+0x6c>)
  400c08:	fbb0 f3f1 	udiv	r3, r0, r1
		rest = mck % (2 * speed);
  400c0c:	fb01 0113 	mls	r1, r1, r3, r0
		if (rest > 0) {
  400c10:	b101      	cbz	r1, 400c14 <hsmci_select_device+0x24>
			clkdiv++;
  400c12:	3301      	adds	r3, #1
		if (clkdiv > 0) {
  400c14:	b14b      	cbz	r3, 400c2a <hsmci_select_device+0x3a>
			clkdiv -= 1;
  400c16:	3b01      	subs	r3, #1
  400c18:	e007      	b.n	400c2a <hsmci_select_device+0x3a>
	} else {
		HSMCI->HSMCI_CFG &= ~HSMCI_CFG_HSMODE;
  400c1a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  400c1e:	6d43      	ldr	r3, [r0, #84]	; 0x54
  400c20:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  400c24:	6543      	str	r3, [r0, #84]	; 0x54
  400c26:	e7ea      	b.n	400bfe <hsmci_select_device+0xe>
		clkdiv = 0;
  400c28:	2300      	movs	r3, #0
	HSMCI->HSMCI_MR &= ~HSMCI_MR_CLKDIV_Msk;
  400c2a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  400c2e:	6848      	ldr	r0, [r1, #4]
  400c30:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
  400c34:	6048      	str	r0, [r1, #4]
	HSMCI->HSMCI_MR |= HSMCI_MR_CLKDIV(clkdiv);
  400c36:	6848      	ldr	r0, [r1, #4]
  400c38:	b2db      	uxtb	r3, r3
  400c3a:	4303      	orrs	r3, r0
  400c3c:	604b      	str	r3, [r1, #4]
#endif
	default:
		Assert(false); // Slot number wrong
	}

	switch (bus_width) {
  400c3e:	2a04      	cmp	r2, #4
  400c40:	d007      	beq.n	400c52 <hsmci_select_device+0x62>
	uint32_t hsmci_bus_width = HSMCI_SDCR_SDCBUS_1;
  400c42:	2a08      	cmp	r2, #8
  400c44:	bf0c      	ite	eq
  400c46:	22c0      	moveq	r2, #192	; 0xc0
  400c48:	2200      	movne	r2, #0
		break;

	default:
		Assert(false); // Bus width wrong
	}
	HSMCI->HSMCI_SDCR = hsmci_slot | hsmci_bus_width;
  400c4a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  400c4e:	60da      	str	r2, [r3, #12]
  400c50:	4770      	bx	lr
		hsmci_bus_width = HSMCI_SDCR_SDCBUS_4;
  400c52:	2280      	movs	r2, #128	; 0x80
  400c54:	e7f9      	b.n	400c4a <hsmci_select_device+0x5a>
  400c56:	bf00      	nop
  400c58:	089543ff 	.word	0x089543ff
  400c5c:	08954400 	.word	0x08954400

00400c60 <hsmci_deselect_device>:
}

void hsmci_deselect_device(uint8_t slot)
{
  400c60:	4770      	bx	lr

00400c62 <hsmci_send_clock>:
}

void hsmci_send_clock(void)
{
	// Configure command
	HSMCI->HSMCI_MR &= ~(HSMCI_MR_WRPROOF | HSMCI_MR_RDPROOF | HSMCI_MR_FBYTE);
  400c62:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  400c66:	685a      	ldr	r2, [r3, #4]
  400c68:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
  400c6c:	605a      	str	r2, [r3, #4]
	// Write argument
	HSMCI->HSMCI_ARGR = 0;
  400c6e:	2200      	movs	r2, #0
  400c70:	611a      	str	r2, [r3, #16]
	// Write and start initialization command
	HSMCI->HSMCI_CMDR = HSMCI_CMDR_RSPTYP_NORESP
  400c72:	f44f 6210 	mov.w	r2, #2304	; 0x900
  400c76:	615a      	str	r2, [r3, #20]
			| HSMCI_CMDR_SPCMD_INIT
			| HSMCI_CMDR_OPDCMD_OPENDRAIN;
	// Wait end of initialization command
	while (!(HSMCI->HSMCI_SR & HSMCI_SR_CMDRDY));
  400c78:	461a      	mov	r2, r3
  400c7a:	6c13      	ldr	r3, [r2, #64]	; 0x40
  400c7c:	f013 0f01 	tst.w	r3, #1
  400c80:	d0fb      	beq.n	400c7a <hsmci_send_clock+0x18>
}
  400c82:	4770      	bx	lr

00400c84 <hsmci_send_cmd>:

bool hsmci_send_cmd(sdmmc_cmd_def_t cmd, uint32_t arg)
{
  400c84:	b510      	push	{r4, lr}
	// Configure command
	HSMCI->HSMCI_MR &= ~(HSMCI_MR_WRPROOF | HSMCI_MR_RDPROOF | HSMCI_MR_FBYTE);
  400c86:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  400c8a:	685a      	ldr	r2, [r3, #4]
  400c8c:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
  400c90:	605a      	str	r2, [r3, #4]
	HSMCI->HSMCI_MR &= ~HSMCI_MR_PDCMODE;
#endif
#if (SAMV70 || SAMV71 || SAME70 || SAMS70)
#ifdef HSMCI_DMA_DMAEN
	// Disable DMA for HSMCI
	HSMCI->HSMCI_DMA = 0;
  400c92:	2400      	movs	r4, #0
  400c94:	651c      	str	r4, [r3, #80]	; 0x50
#endif
#endif
	HSMCI->HSMCI_BLKR = 0;
  400c96:	619c      	str	r4, [r3, #24]
	return hsmci_send_cmd_execute(0, cmd, arg);
  400c98:	460a      	mov	r2, r1
  400c9a:	4601      	mov	r1, r0
  400c9c:	4620      	mov	r0, r4
  400c9e:	4b01      	ldr	r3, [pc, #4]	; (400ca4 <hsmci_send_cmd+0x20>)
  400ca0:	4798      	blx	r3
}
  400ca2:	bd10      	pop	{r4, pc}
  400ca4:	00400b15 	.word	0x00400b15

00400ca8 <hsmci_get_response>:

uint32_t hsmci_get_response(void)
{
	return HSMCI->HSMCI_RSPR[0];
  400ca8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  400cac:	6a18      	ldr	r0, [r3, #32]
}
  400cae:	4770      	bx	lr

00400cb0 <hsmci_get_response_128>:

void hsmci_get_response_128(uint8_t* response)
{
  400cb0:	b410      	push	{r4}
  400cb2:	1d03      	adds	r3, r0, #4
  400cb4:	3014      	adds	r0, #20
	uint32_t response_32;

	for (uint8_t i = 0; i < 4; i++) {
		response_32 = HSMCI->HSMCI_RSPR[0];
  400cb6:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
  400cba:	6a22      	ldr	r2, [r4, #32]
		*response = (response_32 >> 24) & 0xFF;
  400cbc:	0e11      	lsrs	r1, r2, #24
  400cbe:	f803 1c04 	strb.w	r1, [r3, #-4]
		response++;
		*response = (response_32 >> 16) & 0xFF;
  400cc2:	0c11      	lsrs	r1, r2, #16
  400cc4:	f803 1c03 	strb.w	r1, [r3, #-3]
		response++;
		*response = (response_32 >>  8) & 0xFF;
  400cc8:	0a11      	lsrs	r1, r2, #8
  400cca:	f803 1c02 	strb.w	r1, [r3, #-2]
		response++;
		*response = (response_32 >>  0) & 0xFF;
  400cce:	f803 2c01 	strb.w	r2, [r3, #-1]
  400cd2:	3304      	adds	r3, #4
	for (uint8_t i = 0; i < 4; i++) {
  400cd4:	4283      	cmp	r3, r0
  400cd6:	d1f0      	bne.n	400cba <hsmci_get_response_128+0xa>
		response++;
	}
}
  400cd8:	f85d 4b04 	ldr.w	r4, [sp], #4
  400cdc:	4770      	bx	lr
	...

00400ce0 <hsmci_adtc_start>:

bool hsmci_adtc_start(sdmmc_cmd_def_t cmd, uint32_t arg, uint16_t block_size, uint16_t nb_block, bool access_block)
{
  400ce0:	b570      	push	{r4, r5, r6, lr}
  400ce2:	f89d 4010 	ldrb.w	r4, [sp, #16]
	}
#endif

#if (SAMV70 || SAMV71 || SAME70 || SAMS70)
#ifdef HSMCI_DMA_DMAEN
	if (access_block) {
  400ce6:	b384      	cbz	r4, 400d4a <hsmci_adtc_start+0x6a>
		// Enable DMA for HSMCI
		HSMCI->HSMCI_DMA = HSMCI_DMA_DMAEN;
  400ce8:	f44f 7580 	mov.w	r5, #256	; 0x100
  400cec:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
  400cf0:	6525      	str	r5, [r4, #80]	; 0x50
#endif
#endif
	// Enabling Read/Write Proof allows to stop the HSMCI Clock during
	// read/write  access if the internal FIFO is full.
	// This will guarantee data integrity, not bandwidth.
	HSMCI->HSMCI_MR |= HSMCI_MR_WRPROOF | HSMCI_MR_RDPROOF;
  400cf2:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
  400cf6:	686c      	ldr	r4, [r5, #4]
  400cf8:	f444 54c0 	orr.w	r4, r4, #6144	; 0x1800
  400cfc:	606c      	str	r4, [r5, #4]
	// Force byte transfer if needed
	if (block_size & 0x3) {
  400cfe:	f012 0f03 	tst.w	r2, #3
  400d02:	d027      	beq.n	400d54 <hsmci_adtc_start+0x74>
		HSMCI->HSMCI_MR |= HSMCI_MR_FBYTE;
  400d04:	686c      	ldr	r4, [r5, #4]
  400d06:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  400d0a:	606c      	str	r4, [r5, #4]
	} else {
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
	}

	if (cmd & SDMMC_CMD_WRITE) {
  400d0c:	f400 4400 	and.w	r4, r0, #32768	; 0x8000
		cmdr = HSMCI_CMDR_TRCMD_START_DATA | HSMCI_CMDR_TRDIR_WRITE;
	} else {
		cmdr = HSMCI_CMDR_TRCMD_START_DATA | HSMCI_CMDR_TRDIR_READ;
  400d10:	2c00      	cmp	r4, #0
  400d12:	bf14      	ite	ne
  400d14:	f44f 3480 	movne.w	r4, #65536	; 0x10000
  400d18:	f44f 24a0 	moveq.w	r4, #327680	; 0x50000
	}

	if (cmd & SDMMC_CMD_SDIO_BYTE) {
  400d1c:	f410 3f80 	tst.w	r0, #65536	; 0x10000
  400d20:	d11f      	bne.n	400d62 <hsmci_adtc_start+0x82>
			cmdr |= HSMCI_CMDR_TRTYP_BYTE;
			// Value 0 corresponds to a 512-byte transfer
			HSMCI->HSMCI_BLKR = ((block_size % 512) << HSMCI_BLKR_BCNT_Pos);
	} else {
		HSMCI->HSMCI_BLKR = (block_size << HSMCI_BLKR_BLKLEN_Pos) |
  400d22:	ea43 4502 	orr.w	r5, r3, r2, lsl #16
  400d26:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
  400d2a:	61b5      	str	r5, [r6, #24]
				(nb_block << HSMCI_BLKR_BCNT_Pos);
		if (cmd & SDMMC_CMD_SDIO_BLOCK) {
  400d2c:	f410 3f00 	tst.w	r0, #131072	; 0x20000
  400d30:	d12b      	bne.n	400d8a <hsmci_adtc_start+0xaa>
			cmdr |= HSMCI_CMDR_TRTYP_BLOCK;
		} else if (cmd & SDMMC_CMD_STREAM) {
  400d32:	f410 2f80 	tst.w	r0, #262144	; 0x40000
  400d36:	d12b      	bne.n	400d90 <hsmci_adtc_start+0xb0>
			cmdr |= HSMCI_CMDR_TRTYP_STREAM;
		} else if (cmd & SDMMC_CMD_SINGLE_BLOCK) {
  400d38:	f410 2f00 	tst.w	r0, #524288	; 0x80000
  400d3c:	d118      	bne.n	400d70 <hsmci_adtc_start+0x90>
			cmdr |= HSMCI_CMDR_TRTYP_SINGLE;
		} else if (cmd & SDMMC_CMD_MULTI_BLOCK) {
  400d3e:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
			cmdr |= HSMCI_CMDR_TRTYP_MULTIPLE;
  400d42:	bf18      	it	ne
  400d44:	f444 2400 	orrne.w	r4, r4, #524288	; 0x80000
  400d48:	e012      	b.n	400d70 <hsmci_adtc_start+0x90>
		HSMCI->HSMCI_DMA = 0;
  400d4a:	2500      	movs	r5, #0
  400d4c:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
  400d50:	6525      	str	r5, [r4, #80]	; 0x50
  400d52:	e7ce      	b.n	400cf2 <hsmci_adtc_start+0x12>
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
  400d54:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
  400d58:	686c      	ldr	r4, [r5, #4]
  400d5a:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  400d5e:	606c      	str	r4, [r5, #4]
  400d60:	e7d4      	b.n	400d0c <hsmci_adtc_start+0x2c>
			cmdr |= HSMCI_CMDR_TRTYP_BYTE;
  400d62:	f444 1400 	orr.w	r4, r4, #2097152	; 0x200000
			HSMCI->HSMCI_BLKR = ((block_size % 512) << HSMCI_BLKR_BCNT_Pos);
  400d66:	f3c2 0508 	ubfx	r5, r2, #0, #9
  400d6a:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
  400d6e:	61b5      	str	r5, [r6, #24]
		} else {
			Assert(false); // Incorrect flags
		}
	}
	hsmci_transfert_pos = 0;
  400d70:	2600      	movs	r6, #0
  400d72:	4d09      	ldr	r5, [pc, #36]	; (400d98 <hsmci_adtc_start+0xb8>)
  400d74:	602e      	str	r6, [r5, #0]
	hsmci_block_size = block_size;
  400d76:	4d09      	ldr	r5, [pc, #36]	; (400d9c <hsmci_adtc_start+0xbc>)
  400d78:	802a      	strh	r2, [r5, #0]
	hsmci_nb_block = nb_block;
  400d7a:	4a09      	ldr	r2, [pc, #36]	; (400da0 <hsmci_adtc_start+0xc0>)
  400d7c:	8013      	strh	r3, [r2, #0]

	return hsmci_send_cmd_execute(cmdr, cmd, arg);
  400d7e:	460a      	mov	r2, r1
  400d80:	4601      	mov	r1, r0
  400d82:	4620      	mov	r0, r4
  400d84:	4b07      	ldr	r3, [pc, #28]	; (400da4 <hsmci_adtc_start+0xc4>)
  400d86:	4798      	blx	r3
}
  400d88:	bd70      	pop	{r4, r5, r6, pc}
			cmdr |= HSMCI_CMDR_TRTYP_BLOCK;
  400d8a:	f444 1420 	orr.w	r4, r4, #2621440	; 0x280000
  400d8e:	e7ef      	b.n	400d70 <hsmci_adtc_start+0x90>
			cmdr |= HSMCI_CMDR_TRTYP_STREAM;
  400d90:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  400d94:	e7ec      	b.n	400d70 <hsmci_adtc_start+0x90>
  400d96:	bf00      	nop
  400d98:	20400a0c 	.word	0x20400a0c
  400d9c:	20400a06 	.word	0x20400a06
  400da0:	20400a08 	.word	0x20400a08
  400da4:	00400b15 	.word	0x00400b15

00400da8 <hsmci_read_word>:
{
	return hsmci_send_cmd_execute(HSMCI_CMDR_TRCMD_STOP_DATA, cmd, arg);
}

bool hsmci_read_word(uint32_t* value)
{
  400da8:	b508      	push	{r3, lr}

	Assert(((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos);

	// Wait data available
	do {
		sr = HSMCI->HSMCI_SR;
  400daa:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  400dae:	4a16      	ldr	r2, [pc, #88]	; (400e08 <hsmci_read_word+0x60>)
		sr = HSMCI->HSMCI_SR;
  400db0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  400db2:	4213      	tst	r3, r2
  400db4:	d11d      	bne.n	400df2 <hsmci_read_word+0x4a>
			hsmci_debug("%s: DMA sr 0x%08x error\n\r",
					__func__, sr);
			hsmci_reset();
			return false;
		}
	} while (!(sr & HSMCI_SR_RXRDY));
  400db6:	f013 0f02 	tst.w	r3, #2
  400dba:	d0f9      	beq.n	400db0 <hsmci_read_word+0x8>

	// Read data
	*value = HSMCI->HSMCI_RDR;
  400dbc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  400dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400dc2:	6003      	str	r3, [r0, #0]
	hsmci_transfert_pos += 4;
  400dc4:	4a11      	ldr	r2, [pc, #68]	; (400e0c <hsmci_read_word+0x64>)
  400dc6:	6813      	ldr	r3, [r2, #0]
  400dc8:	3304      	adds	r3, #4
  400dca:	6013      	str	r3, [r2, #0]
	if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
  400dcc:	4a10      	ldr	r2, [pc, #64]	; (400e10 <hsmci_read_word+0x68>)
  400dce:	8811      	ldrh	r1, [r2, #0]
  400dd0:	4a10      	ldr	r2, [pc, #64]	; (400e14 <hsmci_read_word+0x6c>)
  400dd2:	8812      	ldrh	r2, [r2, #0]
  400dd4:	fb02 f201 	mul.w	r2, r2, r1
  400dd8:	4293      	cmp	r3, r2
  400dda:	d312      	bcc.n	400e02 <hsmci_read_word+0x5a>
	}

	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI
	do {
		sr = HSMCI->HSMCI_SR;
  400ddc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  400de0:	4a09      	ldr	r2, [pc, #36]	; (400e08 <hsmci_read_word+0x60>)
		sr = HSMCI->HSMCI_SR;
  400de2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  400de4:	4213      	tst	r3, r2
  400de6:	d108      	bne.n	400dfa <hsmci_read_word+0x52>
			hsmci_debug("%s: DMA sr 0x%08x error\n\r",
					__func__, sr);
			hsmci_reset();
			return false;
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
  400de8:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
  400dec:	d0f9      	beq.n	400de2 <hsmci_read_word+0x3a>
	return true;
  400dee:	2001      	movs	r0, #1
  400df0:	bd08      	pop	{r3, pc}
			hsmci_reset();
  400df2:	4b09      	ldr	r3, [pc, #36]	; (400e18 <hsmci_read_word+0x70>)
  400df4:	4798      	blx	r3
			return false;
  400df6:	2000      	movs	r0, #0
  400df8:	bd08      	pop	{r3, pc}
			hsmci_reset();
  400dfa:	4b07      	ldr	r3, [pc, #28]	; (400e18 <hsmci_read_word+0x70>)
  400dfc:	4798      	blx	r3
			return false;
  400dfe:	2000      	movs	r0, #0
  400e00:	bd08      	pop	{r3, pc}
		return true;
  400e02:	2001      	movs	r0, #1
}
  400e04:	bd08      	pop	{r3, pc}
  400e06:	bf00      	nop
  400e08:	c0600000 	.word	0xc0600000
  400e0c:	20400a0c 	.word	0x20400a0c
  400e10:	20400a06 	.word	0x20400a06
  400e14:	20400a08 	.word	0x20400a08
  400e18:	00400ae9 	.word	0x00400ae9

00400e1c <hsmci_start_read_blocks>:
#endif // HSMCI_MR_PDCMODE

#if (SAMV70 || SAMV71 || SAME70 || SAMS70)
#ifdef HSMCI_DMA_DMAEN
bool hsmci_start_read_blocks(void *dest, uint16_t nb_block)
{
  400e1c:	b5f0      	push	{r4, r5, r6, r7, lr}
  400e1e:	b089      	sub	sp, #36	; 0x24
  400e20:	4607      	mov	r7, r0
  400e22:	460c      	mov	r4, r1
	xdmac_channel_config_t p_cfg = {0, 0, 0, 0, 0, 0, 0, 0};
  400e24:	2220      	movs	r2, #32
  400e26:	2100      	movs	r1, #0
  400e28:	4668      	mov	r0, sp
  400e2a:	4b0e      	ldr	r3, [pc, #56]	; (400e64 <hsmci_start_read_blocks+0x48>)
  400e2c:	4798      	blx	r3
 */
static inline void xdmac_channel_disable(Xdmac *xdmac, uint32_t channel_num)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_GD =(XDMAC_GD_DI0 << channel_num);
  400e2e:	4e0e      	ldr	r6, [pc, #56]	; (400e68 <hsmci_start_read_blocks+0x4c>)
  400e30:	2501      	movs	r5, #1
  400e32:	6235      	str	r5, [r6, #32]
	Assert(nb_block);
	Assert(dest);

	xdmac_channel_disable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);

	nb_data = nb_block * hsmci_block_size;
  400e34:	4b0d      	ldr	r3, [pc, #52]	; (400e6c <hsmci_start_read_blocks+0x50>)
  400e36:	881b      	ldrh	r3, [r3, #0]
  400e38:	fb04 f403 	mul.w	r4, r4, r3

	p_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  400e3c:	4b0c      	ldr	r3, [pc, #48]	; (400e70 <hsmci_start_read_blocks+0x54>)
  400e3e:	9303      	str	r3, [sp, #12]
					| XDMAC_CC_SIF_AHB_IF1
					| XDMAC_CC_DIF_AHB_IF0
					| XDMAC_CC_SAM_FIXED_AM
					| XDMAC_CC_DAM_INCREMENTED_AM
					| XDMAC_CC_PERID(CONF_HSMCI_XDMAC_CHANNEL);
	p_cfg.mbr_ubc = nb_data / 4;
  400e40:	08a3      	lsrs	r3, r4, #2
  400e42:	9300      	str	r3, [sp, #0]
	p_cfg.mbr_sa = (uint32_t)&(HSMCI->HSMCI_FIFO[0]);
  400e44:	4b0b      	ldr	r3, [pc, #44]	; (400e74 <hsmci_start_read_blocks+0x58>)
  400e46:	9301      	str	r3, [sp, #4]
	p_cfg.mbr_da = (uint32_t)dest;
  400e48:	9702      	str	r7, [sp, #8]
	xdmac_configure_transfer(XDMAC, CONF_HSMCI_XDMAC_CHANNEL, &p_cfg);
  400e4a:	466a      	mov	r2, sp
  400e4c:	2100      	movs	r1, #0
  400e4e:	4630      	mov	r0, r6
  400e50:	4b09      	ldr	r3, [pc, #36]	; (400e78 <hsmci_start_read_blocks+0x5c>)
  400e52:	4798      	blx	r3
	xdmac->XDMAC_GE = (XDMAC_GE_EN0 << channel_num);
  400e54:	61f5      	str	r5, [r6, #28]
	xdmac_channel_enable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
	hsmci_transfert_pos += nb_data;
  400e56:	4a09      	ldr	r2, [pc, #36]	; (400e7c <hsmci_start_read_blocks+0x60>)
  400e58:	6813      	ldr	r3, [r2, #0]
  400e5a:	441c      	add	r4, r3
  400e5c:	6014      	str	r4, [r2, #0]
	return true;
}
  400e5e:	4628      	mov	r0, r5
  400e60:	b009      	add	sp, #36	; 0x24
  400e62:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400e64:	00401fb9 	.word	0x00401fb9
  400e68:	40078000 	.word	0x40078000
  400e6c:	20400a06 	.word	0x20400a06
  400e70:	00043001 	.word	0x00043001
  400e74:	40000200 	.word	0x40000200
  400e78:	004014c9 	.word	0x004014c9
  400e7c:	20400a0c 	.word	0x20400a0c

00400e80 <hsmci_wait_end_of_read_blocks>:

bool hsmci_wait_end_of_read_blocks(void)
{
  400e80:	b570      	push	{r4, r5, r6, lr}
			hsmci_reset();
			// Disable XDMAC
			xdmac_channel_disable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
			return false;
		}
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
  400e82:	4b12      	ldr	r3, [pc, #72]	; (400ecc <hsmci_wait_end_of_read_blocks+0x4c>)
  400e84:	881b      	ldrh	r3, [r3, #0]
  400e86:	4a12      	ldr	r2, [pc, #72]	; (400ed0 <hsmci_wait_end_of_read_blocks+0x50>)
  400e88:	8812      	ldrh	r2, [r2, #0]
  400e8a:	fb02 f203 	mul.w	r2, r2, r3
  400e8e:	4b11      	ldr	r3, [pc, #68]	; (400ed4 <hsmci_wait_end_of_read_blocks+0x54>)
  400e90:	681c      	ldr	r4, [r3, #0]
		sr = HSMCI->HSMCI_SR;
  400e92:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  400e96:	4910      	ldr	r1, [pc, #64]	; (400ed8 <hsmci_wait_end_of_read_blocks+0x58>)
 */
static inline uint32_t xdmac_channel_get_interrupt_status(Xdmac *xdmac, uint32_t channel_num)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  400e98:	4e10      	ldr	r6, [pc, #64]	; (400edc <hsmci_wait_end_of_read_blocks+0x5c>)
  400e9a:	e009      	b.n	400eb0 <hsmci_wait_end_of_read_blocks+0x30>
			hsmci_reset();
  400e9c:	4b10      	ldr	r3, [pc, #64]	; (400ee0 <hsmci_wait_end_of_read_blocks+0x60>)
  400e9e:	4798      	blx	r3
	xdmac->XDMAC_GD =(XDMAC_GD_DI0 << channel_num);
  400ea0:	2201      	movs	r2, #1
  400ea2:	4b0e      	ldr	r3, [pc, #56]	; (400edc <hsmci_wait_end_of_read_blocks+0x5c>)
  400ea4:	621a      	str	r2, [r3, #32]
			return false;
  400ea6:	2000      	movs	r0, #0
  400ea8:	bd70      	pop	{r4, r5, r6, pc}
			dma_sr = xdmac_channel_get_interrupt_status(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
			if (dma_sr & XDMAC_CIS_BIS) {
				return true;
			}
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
  400eaa:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
  400eae:	d10a      	bne.n	400ec6 <hsmci_wait_end_of_read_blocks+0x46>
		sr = HSMCI->HSMCI_SR;
  400eb0:	6c03      	ldr	r3, [r0, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  400eb2:	420b      	tst	r3, r1
  400eb4:	d1f2      	bne.n	400e9c <hsmci_wait_end_of_read_blocks+0x1c>
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
  400eb6:	42a2      	cmp	r2, r4
  400eb8:	d9f7      	bls.n	400eaa <hsmci_wait_end_of_read_blocks+0x2a>
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  400eba:	6df5      	ldr	r5, [r6, #92]	; 0x5c
			if (dma_sr & XDMAC_CIS_BIS) {
  400ebc:	f015 0f01 	tst.w	r5, #1
  400ec0:	d0f3      	beq.n	400eaa <hsmci_wait_end_of_read_blocks+0x2a>
				return true;
  400ec2:	2001      	movs	r0, #1
	return true;
}
  400ec4:	bd70      	pop	{r4, r5, r6, pc}
	return true;
  400ec6:	2001      	movs	r0, #1
  400ec8:	bd70      	pop	{r4, r5, r6, pc}
  400eca:	bf00      	nop
  400ecc:	20400a06 	.word	0x20400a06
  400ed0:	20400a08 	.word	0x20400a08
  400ed4:	20400a0c 	.word	0x20400a0c
  400ed8:	c0600000 	.word	0xc0600000
  400edc:	40078000 	.word	0x40078000
  400ee0:	00400ae9 	.word	0x00400ae9

00400ee4 <hsmci_start_write_blocks>:

bool hsmci_start_write_blocks(const void *src, uint16_t nb_block)
{
  400ee4:	b5f0      	push	{r4, r5, r6, r7, lr}
  400ee6:	b089      	sub	sp, #36	; 0x24
  400ee8:	4607      	mov	r7, r0
  400eea:	460c      	mov	r4, r1
	xdmac_channel_config_t p_cfg = {0, 0, 0, 0, 0, 0, 0, 0};
  400eec:	2220      	movs	r2, #32
  400eee:	2100      	movs	r1, #0
  400ef0:	4668      	mov	r0, sp
  400ef2:	4b0e      	ldr	r3, [pc, #56]	; (400f2c <hsmci_start_write_blocks+0x48>)
  400ef4:	4798      	blx	r3
	xdmac->XDMAC_GD =(XDMAC_GD_DI0 << channel_num);
  400ef6:	4e0e      	ldr	r6, [pc, #56]	; (400f30 <hsmci_start_write_blocks+0x4c>)
  400ef8:	2501      	movs	r5, #1
  400efa:	6235      	str	r5, [r6, #32]
	Assert(nb_block);
	Assert(dest);

	xdmac_channel_disable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);

	nb_data = nb_block * hsmci_block_size;
  400efc:	4b0d      	ldr	r3, [pc, #52]	; (400f34 <hsmci_start_write_blocks+0x50>)
  400efe:	881b      	ldrh	r3, [r3, #0]
  400f00:	fb04 f403 	mul.w	r4, r4, r3

	p_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  400f04:	4b0c      	ldr	r3, [pc, #48]	; (400f38 <hsmci_start_write_blocks+0x54>)
  400f06:	9303      	str	r3, [sp, #12]
					| XDMAC_CC_SIF_AHB_IF0
					| XDMAC_CC_DIF_AHB_IF1
					| XDMAC_CC_SAM_INCREMENTED_AM
					| XDMAC_CC_DAM_FIXED_AM
					| XDMAC_CC_PERID(CONF_HSMCI_XDMAC_CHANNEL);
	p_cfg.mbr_ubc = nb_data / 4;
  400f08:	08a3      	lsrs	r3, r4, #2
  400f0a:	9300      	str	r3, [sp, #0]
	p_cfg.mbr_sa = (uint32_t)src;
  400f0c:	9701      	str	r7, [sp, #4]
	p_cfg.mbr_da = (uint32_t)&(HSMCI->HSMCI_FIFO[0]);
  400f0e:	4b0b      	ldr	r3, [pc, #44]	; (400f3c <hsmci_start_write_blocks+0x58>)
  400f10:	9302      	str	r3, [sp, #8]
	xdmac_configure_transfer(XDMAC, CONF_HSMCI_XDMAC_CHANNEL, &p_cfg);
  400f12:	466a      	mov	r2, sp
  400f14:	2100      	movs	r1, #0
  400f16:	4630      	mov	r0, r6
  400f18:	4b09      	ldr	r3, [pc, #36]	; (400f40 <hsmci_start_write_blocks+0x5c>)
  400f1a:	4798      	blx	r3
	xdmac->XDMAC_GE = (XDMAC_GE_EN0 << channel_num);
  400f1c:	61f5      	str	r5, [r6, #28]
	xdmac_channel_enable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
	hsmci_transfert_pos += nb_data;
  400f1e:	4a09      	ldr	r2, [pc, #36]	; (400f44 <hsmci_start_write_blocks+0x60>)
  400f20:	6813      	ldr	r3, [r2, #0]
  400f22:	441c      	add	r4, r3
  400f24:	6014      	str	r4, [r2, #0]
	return true;
}
  400f26:	4628      	mov	r0, r5
  400f28:	b009      	add	sp, #36	; 0x24
  400f2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400f2c:	00401fb9 	.word	0x00401fb9
  400f30:	40078000 	.word	0x40078000
  400f34:	20400a06 	.word	0x20400a06
  400f38:	00015011 	.word	0x00015011
  400f3c:	40000200 	.word	0x40000200
  400f40:	004014c9 	.word	0x004014c9
  400f44:	20400a0c 	.word	0x20400a0c

00400f48 <hsmci_wait_end_of_write_blocks>:

bool hsmci_wait_end_of_write_blocks(void)
{
  400f48:	b570      	push	{r4, r5, r6, lr}
			hsmci_reset();
			// Disable XDMAC
			xdmac_channel_disable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
			return false;
		}
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
  400f4a:	4b12      	ldr	r3, [pc, #72]	; (400f94 <hsmci_wait_end_of_write_blocks+0x4c>)
  400f4c:	881b      	ldrh	r3, [r3, #0]
  400f4e:	4a12      	ldr	r2, [pc, #72]	; (400f98 <hsmci_wait_end_of_write_blocks+0x50>)
  400f50:	8812      	ldrh	r2, [r2, #0]
  400f52:	fb02 f203 	mul.w	r2, r2, r3
  400f56:	4b11      	ldr	r3, [pc, #68]	; (400f9c <hsmci_wait_end_of_write_blocks+0x54>)
  400f58:	681c      	ldr	r4, [r3, #0]
		sr = HSMCI->HSMCI_SR;
  400f5a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  400f5e:	4910      	ldr	r1, [pc, #64]	; (400fa0 <hsmci_wait_end_of_write_blocks+0x58>)
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  400f60:	4e10      	ldr	r6, [pc, #64]	; (400fa4 <hsmci_wait_end_of_write_blocks+0x5c>)
  400f62:	e009      	b.n	400f78 <hsmci_wait_end_of_write_blocks+0x30>
			hsmci_reset();
  400f64:	4b10      	ldr	r3, [pc, #64]	; (400fa8 <hsmci_wait_end_of_write_blocks+0x60>)
  400f66:	4798      	blx	r3
	xdmac->XDMAC_GD =(XDMAC_GD_DI0 << channel_num);
  400f68:	2201      	movs	r2, #1
  400f6a:	4b0e      	ldr	r3, [pc, #56]	; (400fa4 <hsmci_wait_end_of_write_blocks+0x5c>)
  400f6c:	621a      	str	r2, [r3, #32]
			return false;
  400f6e:	2000      	movs	r0, #0
  400f70:	bd70      	pop	{r4, r5, r6, pc}
			dma_sr = xdmac_channel_get_interrupt_status(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
			if (dma_sr & XDMAC_CIS_BIS) {
				return true;
			}
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
  400f72:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
  400f76:	d10a      	bne.n	400f8e <hsmci_wait_end_of_write_blocks+0x46>
		sr = HSMCI->HSMCI_SR;
  400f78:	6c03      	ldr	r3, [r0, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  400f7a:	420b      	tst	r3, r1
  400f7c:	d1f2      	bne.n	400f64 <hsmci_wait_end_of_write_blocks+0x1c>
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
  400f7e:	42a2      	cmp	r2, r4
  400f80:	d9f7      	bls.n	400f72 <hsmci_wait_end_of_write_blocks+0x2a>
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  400f82:	6df5      	ldr	r5, [r6, #92]	; 0x5c
			if (dma_sr & XDMAC_CIS_BIS) {
  400f84:	f015 0f01 	tst.w	r5, #1
  400f88:	d0f3      	beq.n	400f72 <hsmci_wait_end_of_write_blocks+0x2a>
				return true;
  400f8a:	2001      	movs	r0, #1

	return true;
}
  400f8c:	bd70      	pop	{r4, r5, r6, pc}
	return true;
  400f8e:	2001      	movs	r0, #1
  400f90:	bd70      	pop	{r4, r5, r6, pc}
  400f92:	bf00      	nop
  400f94:	20400a06 	.word	0x20400a06
  400f98:	20400a08 	.word	0x20400a08
  400f9c:	20400a0c 	.word	0x20400a0c
  400fa0:	c0600000 	.word	0xc0600000
  400fa4:	40078000 	.word	0x40078000
  400fa8:	00400ae9 	.word	0x00400ae9

00400fac <matrix_set_system_io>:

	p_matrix->MATRIX_SYSIO = ul_io;

#elif (SAMV71 || SAMV70 || SAMS70 || SAME70)
	
	p_matrix->CCFG_SYSIO &= 0xFFFF0000;
  400fac:	4b06      	ldr	r3, [pc, #24]	; (400fc8 <matrix_set_system_io+0x1c>)
  400fae:	f8d3 1114 	ldr.w	r1, [r3, #276]	; 0x114
  400fb2:	4a06      	ldr	r2, [pc, #24]	; (400fcc <matrix_set_system_io+0x20>)
  400fb4:	400a      	ands	r2, r1
  400fb6:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	p_matrix->CCFG_SYSIO |= (ul_io & 0xFFFF);
  400fba:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
  400fbe:	b280      	uxth	r0, r0
  400fc0:	4310      	orrs	r0, r2
  400fc2:	f8c3 0114 	str.w	r0, [r3, #276]	; 0x114
  400fc6:	4770      	bx	lr
  400fc8:	40088000 	.word	0x40088000
  400fcc:	ffff0000 	.word	0xffff0000

00400fd0 <matrix_get_system_io>:

	return (p_matrix->MATRIX_SYSIO);

#elif (SAMV71 || SAMV70 || SAMS70 || SAME70)

	return (p_matrix->CCFG_SYSIO & 0xFFFF);
  400fd0:	4b02      	ldr	r3, [pc, #8]	; (400fdc <matrix_get_system_io+0xc>)
  400fd2:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
#else

	return (p_matrix->CCFG_SYSIO);

#endif
}
  400fd6:	b280      	uxth	r0, r0
  400fd8:	4770      	bx	lr
  400fda:	bf00      	nop
  400fdc:	40088000 	.word	0x40088000

00400fe0 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400fe0:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400fe2:	4770      	bx	lr

00400fe4 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400fe4:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400fe6:	4770      	bx	lr

00400fe8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400fe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400fec:	4604      	mov	r4, r0
  400fee:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400ff0:	4b0e      	ldr	r3, [pc, #56]	; (40102c <pio_handler_process+0x44>)
  400ff2:	4798      	blx	r3
  400ff4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400ff6:	4620      	mov	r0, r4
  400ff8:	4b0d      	ldr	r3, [pc, #52]	; (401030 <pio_handler_process+0x48>)
  400ffa:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400ffc:	4005      	ands	r5, r0
  400ffe:	d013      	beq.n	401028 <pio_handler_process+0x40>
  401000:	4c0c      	ldr	r4, [pc, #48]	; (401034 <pio_handler_process+0x4c>)
  401002:	f104 0660 	add.w	r6, r4, #96	; 0x60
  401006:	e003      	b.n	401010 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  401008:	42b4      	cmp	r4, r6
  40100a:	d00d      	beq.n	401028 <pio_handler_process+0x40>
  40100c:	3410      	adds	r4, #16
		while (status != 0) {
  40100e:	b15d      	cbz	r5, 401028 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401010:	6820      	ldr	r0, [r4, #0]
  401012:	4540      	cmp	r0, r8
  401014:	d1f8      	bne.n	401008 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401016:	6861      	ldr	r1, [r4, #4]
  401018:	4229      	tst	r1, r5
  40101a:	d0f5      	beq.n	401008 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40101c:	68e3      	ldr	r3, [r4, #12]
  40101e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401020:	6863      	ldr	r3, [r4, #4]
  401022:	ea25 0503 	bic.w	r5, r5, r3
  401026:	e7ef      	b.n	401008 <pio_handler_process+0x20>
  401028:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40102c:	00400fe1 	.word	0x00400fe1
  401030:	00400fe5 	.word	0x00400fe5
  401034:	20400a10 	.word	0x20400a10

00401038 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401038:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40103a:	210b      	movs	r1, #11
  40103c:	4801      	ldr	r0, [pc, #4]	; (401044 <PIOB_Handler+0xc>)
  40103e:	4b02      	ldr	r3, [pc, #8]	; (401048 <PIOB_Handler+0x10>)
  401040:	4798      	blx	r3
  401042:	bd08      	pop	{r3, pc}
  401044:	400e1000 	.word	0x400e1000
  401048:	00400fe9 	.word	0x00400fe9

0040104c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  40104c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  40104e:	2110      	movs	r1, #16
  401050:	4801      	ldr	r0, [pc, #4]	; (401058 <PIOD_Handler+0xc>)
  401052:	4b02      	ldr	r3, [pc, #8]	; (40105c <PIOD_Handler+0x10>)
  401054:	4798      	blx	r3
  401056:	bd08      	pop	{r3, pc}
  401058:	400e1400 	.word	0x400e1400
  40105c:	00400fe9 	.word	0x00400fe9

00401060 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
  401060:	b4f0      	push	{r4, r5, r6, r7}
  401062:	b08c      	sub	sp, #48	; 0x30
  401064:	4607      	mov	r7, r0
  401066:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
  401068:	ac01      	add	r4, sp, #4
  40106a:	4d11      	ldr	r5, [pc, #68]	; (4010b0 <pwm_clocks_generate+0x50>)
  40106c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40106e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401070:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401072:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401074:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  401078:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  40107c:	aa01      	add	r2, sp, #4
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
  40107e:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
  401080:	f852 0b04 	ldr.w	r0, [r2], #4
  401084:	fbb6 f0f0 	udiv	r0, r6, r0
  401088:	fbb0 f0f7 	udiv	r0, r0, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
  40108c:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  401090:	d907      	bls.n	4010a2 <pwm_clocks_generate+0x42>
			break;
		}
		ul_pre++;
  401092:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
  401094:	2b0b      	cmp	r3, #11
  401096:	d1f3      	bne.n	401080 <pwm_clocks_generate+0x20>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
  401098:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
  40109c:	b00c      	add	sp, #48	; 0x30
  40109e:	bcf0      	pop	{r4, r5, r6, r7}
  4010a0:	4770      	bx	lr
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
  4010a2:	2b0a      	cmp	r3, #10
		return ul_div | (ul_pre << 8);
  4010a4:	bf94      	ite	ls
  4010a6:	ea40 2003 	orrls.w	r0, r0, r3, lsl #8
		return PWM_INVALID_ARGUMENT;
  4010aa:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
  4010ae:	e7f5      	b.n	40109c <pwm_clocks_generate+0x3c>
  4010b0:	00404ca4 	.word	0x00404ca4

004010b4 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
  4010b4:	b570      	push	{r4, r5, r6, lr}
  4010b6:	4606      	mov	r6, r0
  4010b8:	460d      	mov	r5, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
  4010ba:	680c      	ldr	r4, [r1, #0]
  4010bc:	b144      	cbz	r4, 4010d0 <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
  4010be:	6889      	ldr	r1, [r1, #8]
  4010c0:	4620      	mov	r0, r4
  4010c2:	4b0c      	ldr	r3, [pc, #48]	; (4010f4 <pwm_init+0x40>)
  4010c4:	4798      	blx	r3
  4010c6:	4604      	mov	r4, r0
		if (result == PWM_INVALID_ARGUMENT) {
  4010c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
  4010cc:	4298      	cmp	r0, r3
  4010ce:	d00c      	beq.n	4010ea <pwm_init+0x36>

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
  4010d0:	6868      	ldr	r0, [r5, #4]
  4010d2:	b140      	cbz	r0, 4010e6 <pwm_init+0x32>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
  4010d4:	68a9      	ldr	r1, [r5, #8]
  4010d6:	4b07      	ldr	r3, [pc, #28]	; (4010f4 <pwm_init+0x40>)
  4010d8:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
  4010da:	f64f 73ff 	movw	r3, #65535	; 0xffff
  4010de:	4298      	cmp	r0, r3
  4010e0:	d005      	beq.n	4010ee <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
  4010e2:	ea44 4400 	orr.w	r4, r4, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
  4010e6:	6034      	str	r4, [r6, #0]
#endif
	return 0;
  4010e8:	2400      	movs	r4, #0
}
  4010ea:	4620      	mov	r0, r4
  4010ec:	bd70      	pop	{r4, r5, r6, pc}
			return result;
  4010ee:	4604      	mov	r4, r0
  4010f0:	e7fb      	b.n	4010ea <pwm_init+0x36>
  4010f2:	bf00      	nop
  4010f4:	00401061 	.word	0x00401061

004010f8 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
  4010f8:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
  4010fa:	680a      	ldr	r2, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  4010fc:	684b      	ldr	r3, [r1, #4]
  4010fe:	f003 030f 	and.w	r3, r3, #15
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
  401102:	8a8c      	ldrh	r4, [r1, #20]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  401104:	4323      	orrs	r3, r4
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
  401106:	890c      	ldrh	r4, [r1, #8]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  401108:	4323      	orrs	r3, r4
			(p_channel->polarity << 9) |
  40110a:	7a8c      	ldrb	r4, [r1, #10]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  40110c:	ea43 2344 	orr.w	r3, r3, r4, lsl #9
			(p_channel->b_deadtime_generator << 16) |
  401110:	7d8c      	ldrb	r4, [r1, #22]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  401112:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
  401116:	7dcc      	ldrb	r4, [r1, #23]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  401118:	ea43 4344 	orr.w	r3, r3, r4, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
  40111c:	7e0c      	ldrb	r4, [r1, #24]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  40111e:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
  401122:	eb00 1442 	add.w	r4, r0, r2, lsl #5
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
  401126:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
  40112a:	68cb      	ldr	r3, [r1, #12]
  40112c:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
  401130:	690b      	ldr	r3, [r1, #16]
  401132:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
  401136:	7d8b      	ldrb	r3, [r1, #22]
  401138:	b13b      	cbz	r3, 40114a <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
  40113a:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
  40113c:	8b4b      	ldrh	r3, [r1, #26]
  40113e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
  401142:	eb00 1442 	add.w	r4, r0, r2, lsl #5
  401146:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
  40114a:	6c85      	ldr	r5, [r0, #72]	; 0x48
  40114c:	f04f 1301 	mov.w	r3, #65537	; 0x10001
  401150:	4093      	lsls	r3, r2
  401152:	43db      	mvns	r3, r3
  401154:	401d      	ands	r5, r3
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
  401156:	7fcc      	ldrb	r4, [r1, #31]
  401158:	fa04 f602 	lsl.w	r6, r4, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
  40115c:	7f8c      	ldrb	r4, [r1, #30]
  40115e:	4094      	lsls	r4, r2
  401160:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
  401164:	432c      	orrs	r4, r5
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
  401166:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
  401168:	6c44      	ldr	r4, [r0, #68]	; 0x44
  40116a:	4023      	ands	r3, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
  40116c:	f891 4021 	ldrb.w	r4, [r1, #33]	; 0x21
  401170:	fa04 f502 	lsl.w	r5, r4, r2
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
  401174:	f891 4020 	ldrb.w	r4, [r1, #32]
  401178:	4094      	lsls	r4, r2
  40117a:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40117e:	4323      	orrs	r3, r4
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
  401180:	6443      	str	r3, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
  401182:	2301      	movs	r3, #1
  401184:	4093      	lsls	r3, r2
	if (p_channel->b_sync_ch) {
  401186:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
  40118a:	2c00      	cmp	r4, #0
  40118c:	d04f      	beq.n	40122e <pwm_channel_init+0x136>
		p_pwm->PWM_SCM |= channel;
  40118e:	6a04      	ldr	r4, [r0, #32]
  401190:	431c      	orrs	r4, r3
  401192:	6204      	str	r4, [r0, #32]
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
	}

	/* Fault Protection Value Register */
#if (SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	if (p_channel->ul_fault_output_pwmh == PWM_HIGHZ) {
  401194:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
  401198:	2c02      	cmp	r4, #2
  40119a:	d04d      	beq.n	401238 <pwm_channel_init+0x140>
		p_pwm->PWM_FPV2 |= (0x01 << ch_num);
	} else {
		p_pwm->PWM_FPV2 &= ~(0x01 << ch_num);
  40119c:	f8d0 50c0 	ldr.w	r5, [r0, #192]	; 0xc0
  4011a0:	43dc      	mvns	r4, r3
  4011a2:	4025      	ands	r5, r4
  4011a4:	f8c0 50c0 	str.w	r5, [r0, #192]	; 0xc0
		if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
  4011a8:	f891 5024 	ldrb.w	r5, [r1, #36]	; 0x24
  4011ac:	2d01      	cmp	r5, #1
  4011ae:	d049      	beq.n	401244 <pwm_channel_init+0x14c>
			p_pwm->PWM_FPV1 |= (0x01 << ch_num);
		} else {
			p_pwm->PWM_FPV1 &= (~(0x01 << ch_num));
  4011b0:	6e85      	ldr	r5, [r0, #104]	; 0x68
  4011b2:	402c      	ands	r4, r5
  4011b4:	6684      	str	r4, [r0, #104]	; 0x68
		}
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGHZ) {
  4011b6:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
  4011ba:	2c02      	cmp	r4, #2
  4011bc:	d046      	beq.n	40124c <pwm_channel_init+0x154>
		p_pwm->PWM_FPV2 |= ((0x01 << ch_num) << 16);
	} else {
		p_pwm->PWM_FPV2 &= ~((0x01 << ch_num) << 16);
  4011be:	f8d0 50c0 	ldr.w	r5, [r0, #192]	; 0xc0
  4011c2:	041b      	lsls	r3, r3, #16
  4011c4:	43dc      	mvns	r4, r3
  4011c6:	4025      	ands	r5, r4
  4011c8:	f8c0 50c0 	str.w	r5, [r0, #192]	; 0xc0
		if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
  4011cc:	f891 5025 	ldrb.w	r5, [r1, #37]	; 0x25
  4011d0:	2d01      	cmp	r5, #1
  4011d2:	d042      	beq.n	40125a <pwm_channel_init+0x162>
			p_pwm->PWM_FPV1 |= ((0x01 << ch_num) << 16);
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
  4011d4:	6e83      	ldr	r3, [r0, #104]	; 0x68
  4011d6:	401c      	ands	r4, r3
  4011d8:	6684      	str	r4, [r0, #104]	; 0x68
		p_pwm->PWM_FPE2 = fault_enable_reg;
	}
#endif

#if (SAM3U || SAM3S || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	ch_num *= 8;
  4011da:	00d2      	lsls	r2, r2, #3
	fault_enable_reg = p_pwm->PWM_FPE;
  4011dc:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
	fault_enable_reg &= ~(0xFF << ch_num);
  4011de:	24ff      	movs	r4, #255	; 0xff
  4011e0:	4094      	lsls	r4, r2
  4011e2:	ea23 0404 	bic.w	r4, r3, r4
	fault_enable_reg |= ((p_channel->fault_id) << ch_num);
  4011e6:	f891 3023 	ldrb.w	r3, [r1, #35]	; 0x23
  4011ea:	4093      	lsls	r3, r2
  4011ec:	4323      	orrs	r3, r4
	p_pwm->PWM_FPE = fault_enable_reg;
  4011ee:	66c3      	str	r3, [r0, #108]	; 0x6c
	}
	p_pwm->PWM_CH_NUM_0X400[ch_num].PWM_CAE =
			PWM_CAE_ADEDGV(p_channel->ul_additional_edge) |
			p_channel->additional_edge_mode;
#elif (SAMV70 || SAMV71 || SAME70 || SAMS70)
	if (!ch_num) {
  4011f0:	b952      	cbnz	r2, 401208 <pwm_channel_init+0x110>
		if (p_channel->spread_spectrum_mode ==
  4011f2:	f891 302c 	ldrb.w	r3, [r1, #44]	; 0x2c
  4011f6:	2b01      	cmp	r3, #1
		PWM_SPREAD_SPECTRUM_MODE_RANDOM) {
			p_pwm->PWM_SSPR = PWM_SSPR_SPRD(p_channel->ul_spread) |
  4011f8:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  4011fa:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4011fe:	bf08      	it	eq
  401200:	f043 7380 	orreq.w	r3, r3, #16777216	; 0x1000000
			PWM_SSPR_SPRDM;
			} else {
			p_pwm->PWM_SSPR = PWM_SSPR_SPRD(p_channel->ul_spread);
  401204:	f8c0 30a0 	str.w	r3, [r0, #160]	; 0xa0
  401208:	eb00 1042 	add.w	r0, r0, r2, lsl #5
		}
	}
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
  40120c:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
  401210:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
  401214:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
  401218:	f8d0 2200 	ldr.w	r2, [r0, #512]	; 0x200
  40121c:	6b8b      	ldr	r3, [r1, #56]	; 0x38
  40121e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
  401222:	4313      	orrs	r3, r2
  401224:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
#endif

	return 0;
}
  401228:	2000      	movs	r0, #0
  40122a:	bc70      	pop	{r4, r5, r6}
  40122c:	4770      	bx	lr
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
  40122e:	6a04      	ldr	r4, [r0, #32]
  401230:	ea24 0403 	bic.w	r4, r4, r3
  401234:	6204      	str	r4, [r0, #32]
  401236:	e7ad      	b.n	401194 <pwm_channel_init+0x9c>
		p_pwm->PWM_FPV2 |= (0x01 << ch_num);
  401238:	f8d0 40c0 	ldr.w	r4, [r0, #192]	; 0xc0
  40123c:	431c      	orrs	r4, r3
  40123e:	f8c0 40c0 	str.w	r4, [r0, #192]	; 0xc0
  401242:	e7b8      	b.n	4011b6 <pwm_channel_init+0xbe>
			p_pwm->PWM_FPV1 |= (0x01 << ch_num);
  401244:	6e84      	ldr	r4, [r0, #104]	; 0x68
  401246:	431c      	orrs	r4, r3
  401248:	6684      	str	r4, [r0, #104]	; 0x68
  40124a:	e7b4      	b.n	4011b6 <pwm_channel_init+0xbe>
		p_pwm->PWM_FPV2 |= ((0x01 << ch_num) << 16);
  40124c:	f8d0 40c0 	ldr.w	r4, [r0, #192]	; 0xc0
  401250:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
  401254:	f8c0 30c0 	str.w	r3, [r0, #192]	; 0xc0
  401258:	e7bf      	b.n	4011da <pwm_channel_init+0xe2>
			p_pwm->PWM_FPV1 |= ((0x01 << ch_num) << 16);
  40125a:	6e84      	ldr	r4, [r0, #104]	; 0x68
  40125c:	4323      	orrs	r3, r4
  40125e:	6683      	str	r3, [r0, #104]	; 0x68
  401260:	e7bb      	b.n	4011da <pwm_channel_init+0xe2>

00401262 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
  401262:	2301      	movs	r3, #1
  401264:	fa03 f101 	lsl.w	r1, r3, r1
  401268:	6041      	str	r1, [r0, #4]
  40126a:	4770      	bx	lr

0040126c <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
  40126c:	2301      	movs	r3, #1
  40126e:	fa03 f101 	lsl.w	r1, r3, r1
  401272:	6081      	str	r1, [r0, #8]
  401274:	4770      	bx	lr

00401276 <pwm_channel_disable_interrupt>:
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_IDR = (1 << ul_event);
	/* avoid Cppcheck Warning */
	UNUSED(ul_fault);
#else
	p_pwm->PWM_IDR1 = (1 << ul_event) | (1 << (ul_fault + 16));
  401276:	3210      	adds	r2, #16
  401278:	2301      	movs	r3, #1
  40127a:	fa03 f202 	lsl.w	r2, r3, r2
  40127e:	fa03 f101 	lsl.w	r1, r3, r1
  401282:	430a      	orrs	r2, r1
  401284:	6142      	str	r2, [r0, #20]
  401286:	4770      	bx	lr

00401288 <SysTick_Handler>:
 * Process System Tick Event
 * Increments the g_ms_ticks counter.
 */
void SysTick_Handler(void)
{
	g_ms_ticks++;
  401288:	4a02      	ldr	r2, [pc, #8]	; (401294 <SysTick_Handler+0xc>)
  40128a:	6813      	ldr	r3, [r2, #0]
  40128c:	3301      	adds	r3, #1
  40128e:	6013      	str	r3, [r2, #0]
  401290:	4770      	bx	lr
  401292:	bf00      	nop
  401294:	20400a80 	.word	0x20400a80

00401298 <time_tick_init>:
}

void time_tick_init(void)
{
	g_ms_ticks = 0;
  401298:	2200      	movs	r2, #0
  40129a:	4b06      	ldr	r3, [pc, #24]	; (4012b4 <time_tick_init+0x1c>)
  40129c:	601a      	str	r2, [r3, #0]
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  40129e:	4b06      	ldr	r3, [pc, #24]	; (4012b8 <time_tick_init+0x20>)
  4012a0:	4906      	ldr	r1, [pc, #24]	; (4012bc <time_tick_init+0x24>)
  4012a2:	6059      	str	r1, [r3, #4]
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4012a4:	20e0      	movs	r0, #224	; 0xe0
  4012a6:	4906      	ldr	r1, [pc, #24]	; (4012c0 <time_tick_init+0x28>)
  4012a8:	f881 0023 	strb.w	r0, [r1, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  4012ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  4012ae:	2207      	movs	r2, #7
  4012b0:	601a      	str	r2, [r3, #0]
  4012b2:	4770      	bx	lr
  4012b4:	20400a80 	.word	0x20400a80
  4012b8:	e000e010 	.word	0xe000e010
  4012bc:	0002327f 	.word	0x0002327f
  4012c0:	e000ed00 	.word	0xe000ed00

004012c4 <time_tick_get>:
	}
}

uint32_t time_tick_get(void)
{
	return g_ms_ticks;
  4012c4:	4b01      	ldr	r3, [pc, #4]	; (4012cc <time_tick_get+0x8>)
  4012c6:	6818      	ldr	r0, [r3, #0]
}
  4012c8:	4770      	bx	lr
  4012ca:	bf00      	nop
  4012cc:	20400a80 	.word	0x20400a80

004012d0 <time_tick_calc_delay>:

uint32_t time_tick_calc_delay(uint32_t tick_start, uint32_t tick_end)
{
	if (tick_end >= tick_start) {
  4012d0:	4281      	cmp	r1, r0
  4012d2:	d202      	bcs.n	4012da <time_tick_calc_delay+0xa>
		return (tick_end - tick_start) * (1000 / TICK_US);
	} else {
		/* In the case of 32-bit couter number overflow */
		return (tick_end + (0xFFFFFFFF - tick_start)) * (1000 / TICK_US);
  4012d4:	1a09      	subs	r1, r1, r0
  4012d6:	1e48      	subs	r0, r1, #1
	}
}
  4012d8:	4770      	bx	lr
		return (tick_end - tick_start) * (1000 / TICK_US);
  4012da:	1a08      	subs	r0, r1, r0
  4012dc:	4770      	bx	lr
	...

004012e0 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4012e0:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4012e2:	4810      	ldr	r0, [pc, #64]	; (401324 <sysclk_init+0x44>)
  4012e4:	4b10      	ldr	r3, [pc, #64]	; (401328 <sysclk_init+0x48>)
  4012e6:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4012e8:	213e      	movs	r1, #62	; 0x3e
  4012ea:	2000      	movs	r0, #0
  4012ec:	4b0f      	ldr	r3, [pc, #60]	; (40132c <sysclk_init+0x4c>)
  4012ee:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4012f0:	4c0f      	ldr	r4, [pc, #60]	; (401330 <sysclk_init+0x50>)
  4012f2:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4012f4:	2800      	cmp	r0, #0
  4012f6:	d0fc      	beq.n	4012f2 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4012f8:	4b0e      	ldr	r3, [pc, #56]	; (401334 <sysclk_init+0x54>)
  4012fa:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4012fc:	4a0e      	ldr	r2, [pc, #56]	; (401338 <sysclk_init+0x58>)
  4012fe:	4b0f      	ldr	r3, [pc, #60]	; (40133c <sysclk_init+0x5c>)
  401300:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  401302:	4c0f      	ldr	r4, [pc, #60]	; (401340 <sysclk_init+0x60>)
  401304:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  401306:	2800      	cmp	r0, #0
  401308:	d0fc      	beq.n	401304 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  40130a:	2002      	movs	r0, #2
  40130c:	4b0d      	ldr	r3, [pc, #52]	; (401344 <sysclk_init+0x64>)
  40130e:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401310:	2000      	movs	r0, #0
  401312:	4b0d      	ldr	r3, [pc, #52]	; (401348 <sysclk_init+0x68>)
  401314:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  401316:	4b0d      	ldr	r3, [pc, #52]	; (40134c <sysclk_init+0x6c>)
  401318:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40131a:	480d      	ldr	r0, [pc, #52]	; (401350 <sysclk_init+0x70>)
  40131c:	4b02      	ldr	r3, [pc, #8]	; (401328 <sysclk_init+0x48>)
  40131e:	4798      	blx	r3
  401320:	bd10      	pop	{r4, pc}
  401322:	bf00      	nop
  401324:	11e1a300 	.word	0x11e1a300
  401328:	004017a5 	.word	0x004017a5
  40132c:	004013f1 	.word	0x004013f1
  401330:	00401445 	.word	0x00401445
  401334:	00401455 	.word	0x00401455
  401338:	200b3f01 	.word	0x200b3f01
  40133c:	400e0600 	.word	0x400e0600
  401340:	00401465 	.word	0x00401465
  401344:	00401355 	.word	0x00401355
  401348:	0040138d 	.word	0x0040138d
  40134c:	00401699 	.word	0x00401699
  401350:	08954400 	.word	0x08954400

00401354 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  401354:	2803      	cmp	r0, #3
  401356:	d011      	beq.n	40137c <pmc_mck_set_division+0x28>
  401358:	2804      	cmp	r0, #4
  40135a:	d012      	beq.n	401382 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40135c:	2802      	cmp	r0, #2
  40135e:	bf0c      	ite	eq
  401360:	f44f 7180 	moveq.w	r1, #256	; 0x100
  401364:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  401366:	4a08      	ldr	r2, [pc, #32]	; (401388 <pmc_mck_set_division+0x34>)
  401368:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40136a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  40136e:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  401370:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401372:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401374:	f013 0f08 	tst.w	r3, #8
  401378:	d0fb      	beq.n	401372 <pmc_mck_set_division+0x1e>
}
  40137a:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40137c:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  401380:	e7f1      	b.n	401366 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401382:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  401386:	e7ee      	b.n	401366 <pmc_mck_set_division+0x12>
  401388:	400e0600 	.word	0x400e0600

0040138c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  40138c:	4a17      	ldr	r2, [pc, #92]	; (4013ec <pmc_switch_mck_to_pllack+0x60>)
  40138e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401390:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401394:	4318      	orrs	r0, r3
  401396:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401398:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40139a:	f013 0f08 	tst.w	r3, #8
  40139e:	d10a      	bne.n	4013b6 <pmc_switch_mck_to_pllack+0x2a>
  4013a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4013a4:	4911      	ldr	r1, [pc, #68]	; (4013ec <pmc_switch_mck_to_pllack+0x60>)
  4013a6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4013a8:	f012 0f08 	tst.w	r2, #8
  4013ac:	d103      	bne.n	4013b6 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4013ae:	3b01      	subs	r3, #1
  4013b0:	d1f9      	bne.n	4013a6 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  4013b2:	2001      	movs	r0, #1
  4013b4:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4013b6:	4a0d      	ldr	r2, [pc, #52]	; (4013ec <pmc_switch_mck_to_pllack+0x60>)
  4013b8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4013ba:	f023 0303 	bic.w	r3, r3, #3
  4013be:	f043 0302 	orr.w	r3, r3, #2
  4013c2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4013c4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4013c6:	f013 0f08 	tst.w	r3, #8
  4013ca:	d10a      	bne.n	4013e2 <pmc_switch_mck_to_pllack+0x56>
  4013cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4013d0:	4906      	ldr	r1, [pc, #24]	; (4013ec <pmc_switch_mck_to_pllack+0x60>)
  4013d2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4013d4:	f012 0f08 	tst.w	r2, #8
  4013d8:	d105      	bne.n	4013e6 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4013da:	3b01      	subs	r3, #1
  4013dc:	d1f9      	bne.n	4013d2 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4013de:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4013e0:	4770      	bx	lr
	return 0;
  4013e2:	2000      	movs	r0, #0
  4013e4:	4770      	bx	lr
  4013e6:	2000      	movs	r0, #0
  4013e8:	4770      	bx	lr
  4013ea:	bf00      	nop
  4013ec:	400e0600 	.word	0x400e0600

004013f0 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4013f0:	b9a0      	cbnz	r0, 40141c <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4013f2:	480e      	ldr	r0, [pc, #56]	; (40142c <pmc_switch_mainck_to_xtal+0x3c>)
  4013f4:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4013f6:	0209      	lsls	r1, r1, #8
  4013f8:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4013fa:	4a0d      	ldr	r2, [pc, #52]	; (401430 <pmc_switch_mainck_to_xtal+0x40>)
  4013fc:	401a      	ands	r2, r3
  4013fe:	4b0d      	ldr	r3, [pc, #52]	; (401434 <pmc_switch_mainck_to_xtal+0x44>)
  401400:	4313      	orrs	r3, r2
  401402:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401404:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401406:	4602      	mov	r2, r0
  401408:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40140a:	f013 0f01 	tst.w	r3, #1
  40140e:	d0fb      	beq.n	401408 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401410:	4a06      	ldr	r2, [pc, #24]	; (40142c <pmc_switch_mainck_to_xtal+0x3c>)
  401412:	6a11      	ldr	r1, [r2, #32]
  401414:	4b08      	ldr	r3, [pc, #32]	; (401438 <pmc_switch_mainck_to_xtal+0x48>)
  401416:	430b      	orrs	r3, r1
  401418:	6213      	str	r3, [r2, #32]
  40141a:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40141c:	4903      	ldr	r1, [pc, #12]	; (40142c <pmc_switch_mainck_to_xtal+0x3c>)
  40141e:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401420:	4a06      	ldr	r2, [pc, #24]	; (40143c <pmc_switch_mainck_to_xtal+0x4c>)
  401422:	401a      	ands	r2, r3
  401424:	4b06      	ldr	r3, [pc, #24]	; (401440 <pmc_switch_mainck_to_xtal+0x50>)
  401426:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401428:	620b      	str	r3, [r1, #32]
  40142a:	4770      	bx	lr
  40142c:	400e0600 	.word	0x400e0600
  401430:	ffc8fffc 	.word	0xffc8fffc
  401434:	00370001 	.word	0x00370001
  401438:	01370000 	.word	0x01370000
  40143c:	fec8fffc 	.word	0xfec8fffc
  401440:	01370002 	.word	0x01370002

00401444 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401444:	4b02      	ldr	r3, [pc, #8]	; (401450 <pmc_osc_is_ready_mainck+0xc>)
  401446:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401448:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  40144c:	4770      	bx	lr
  40144e:	bf00      	nop
  401450:	400e0600 	.word	0x400e0600

00401454 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401454:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401458:	4b01      	ldr	r3, [pc, #4]	; (401460 <pmc_disable_pllack+0xc>)
  40145a:	629a      	str	r2, [r3, #40]	; 0x28
  40145c:	4770      	bx	lr
  40145e:	bf00      	nop
  401460:	400e0600 	.word	0x400e0600

00401464 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401464:	4b02      	ldr	r3, [pc, #8]	; (401470 <pmc_is_locked_pllack+0xc>)
  401466:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401468:	f000 0002 	and.w	r0, r0, #2
  40146c:	4770      	bx	lr
  40146e:	bf00      	nop
  401470:	400e0600 	.word	0x400e0600

00401474 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401474:	283f      	cmp	r0, #63	; 0x3f
  401476:	d81e      	bhi.n	4014b6 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401478:	281f      	cmp	r0, #31
  40147a:	d80c      	bhi.n	401496 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  40147c:	4b11      	ldr	r3, [pc, #68]	; (4014c4 <pmc_enable_periph_clk+0x50>)
  40147e:	699a      	ldr	r2, [r3, #24]
  401480:	2301      	movs	r3, #1
  401482:	4083      	lsls	r3, r0
  401484:	4393      	bics	r3, r2
  401486:	d018      	beq.n	4014ba <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401488:	2301      	movs	r3, #1
  40148a:	fa03 f000 	lsl.w	r0, r3, r0
  40148e:	4b0d      	ldr	r3, [pc, #52]	; (4014c4 <pmc_enable_periph_clk+0x50>)
  401490:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401492:	2000      	movs	r0, #0
  401494:	4770      	bx	lr
		ul_id -= 32;
  401496:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401498:	4b0a      	ldr	r3, [pc, #40]	; (4014c4 <pmc_enable_periph_clk+0x50>)
  40149a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40149e:	2301      	movs	r3, #1
  4014a0:	4083      	lsls	r3, r0
  4014a2:	4393      	bics	r3, r2
  4014a4:	d00b      	beq.n	4014be <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4014a6:	2301      	movs	r3, #1
  4014a8:	fa03 f000 	lsl.w	r0, r3, r0
  4014ac:	4b05      	ldr	r3, [pc, #20]	; (4014c4 <pmc_enable_periph_clk+0x50>)
  4014ae:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  4014b2:	2000      	movs	r0, #0
  4014b4:	4770      	bx	lr
		return 1;
  4014b6:	2001      	movs	r0, #1
  4014b8:	4770      	bx	lr
	return 0;
  4014ba:	2000      	movs	r0, #0
  4014bc:	4770      	bx	lr
  4014be:	2000      	movs	r0, #0
}
  4014c0:	4770      	bx	lr
  4014c2:	bf00      	nop
  4014c4:	400e0600 	.word	0x400e0600

004014c8 <xdmac_configure_transfer>:
  4014c8:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4014cc:	6dcb      	ldr	r3, [r1, #92]	; 0x5c
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	Assert(cfg);
	
	xdmac_channel_get_interrupt_status( xdmac, channel_num);
	xdmac_channel_set_source_addr(xdmac, channel_num, cfg->mbr_sa);
  4014ce:	6853      	ldr	r3, [r2, #4]
 */
static inline void xdmac_channel_set_source_addr(Xdmac *xdmac, uint32_t channel_num, uint32_t src_addr)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CSA = src_addr;
  4014d0:	660b      	str	r3, [r1, #96]	; 0x60
	xdmac_channel_set_destination_addr(xdmac, channel_num, cfg->mbr_da);
  4014d2:	6893      	ldr	r3, [r2, #8]
 */
static inline void xdmac_channel_set_destination_addr(Xdmac *xdmac, uint32_t channel_num, uint32_t dst_addr)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDA = dst_addr;
  4014d4:	664b      	str	r3, [r1, #100]	; 0x64
 */
static inline void xdmac_channel_set_microblock_control(Xdmac *xdmac, uint32_t channel_num, uint32_t ublen)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CUBC = XDMAC_CUBC_UBLEN(ublen);
  4014d6:	6813      	ldr	r3, [r2, #0]
  4014d8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4014dc:	670b      	str	r3, [r1, #112]	; 0x70
 */
static inline void xdmac_channel_set_block_control(Xdmac *xdmac, uint32_t channel_num, uint32_t blen)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CBC = XDMAC_CBC_BLEN(blen);
  4014de:	6913      	ldr	r3, [r2, #16]
  4014e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
  4014e4:	674b      	str	r3, [r1, #116]	; 0x74
	xdmac_channel_set_microblock_control(xdmac, channel_num, cfg->mbr_ubc);
	xdmac_channel_set_block_control(xdmac, channel_num, cfg->mbr_bc);
	xdmac_channel_set_datastride_mempattern(xdmac, channel_num, cfg->mbr_ds);
  4014e6:	6953      	ldr	r3, [r2, #20]
 */
static inline void xdmac_channel_set_datastride_mempattern(Xdmac *xdmac, uint32_t channel_num, uint32_t dds_msp)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDS_MSP = dds_msp;
  4014e8:	67cb      	str	r3, [r1, #124]	; 0x7c
static inline void xdmac_channel_set_source_microblock_stride(Xdmac *xdmac,
		uint32_t channel_num, uint32_t subs)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CSUS = XDMAC_CSUS_SUBS(subs);
  4014ea:	6993      	ldr	r3, [r2, #24]
  4014ec:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4014f0:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
static inline void xdmac_channel_set_destination_microblock_stride(Xdmac *xdmac,
		uint32_t channel_num, uint32_t dubs)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDUS = XDMAC_CDUS_DUBS(dubs);
  4014f4:	69d3      	ldr	r3, [r2, #28]
  4014f6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4014fa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
	xdmac_channel_set_source_microblock_stride(xdmac, channel_num, cfg->mbr_sus);
	xdmac_channel_set_destination_microblock_stride(xdmac, channel_num, cfg->mbr_dus);
	xdmac_channel_set_config(xdmac, channel_num, cfg->mbr_cfg );
  4014fe:	68d3      	ldr	r3, [r2, #12]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CC = config;
  401500:	678b      	str	r3, [r1, #120]	; 0x78
  401502:	4770      	bx	lr

00401504 <board_init>:
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  401504:	4b33      	ldr	r3, [pc, #204]	; (4015d4 <board_init+0xd0>)
  401506:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40150a:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  40150c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  401510:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  401512:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  401514:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  401518:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40151a:	f021 5180 	bic.w	r1, r1, #268435456	; 0x10000000
  40151e:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
  401520:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401522:	4311      	orrs	r1, r2
  401524:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401526:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  401528:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40152c:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40152e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401532:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401534:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401536:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  40153a:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40153c:	4311      	orrs	r1, r2
  40153e:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  401540:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401542:	4311      	orrs	r1, r2
  401544:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401546:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  401548:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  40154c:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40154e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401552:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401554:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401556:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40155a:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40155c:	f021 4180 	bic.w	r1, r1, #1073741824	; 0x40000000
  401560:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  401562:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401564:	4311      	orrs	r1, r2
  401566:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401568:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  40156a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  40156e:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401570:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401574:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401576:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401578:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40157c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40157e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401582:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  401584:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401586:	4311      	orrs	r1, r2
  401588:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40158a:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  40158c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401590:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401592:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401596:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401598:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40159a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40159e:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4015a0:	f021 6180 	bic.w	r1, r1, #67108864	; 0x4000000
  4015a4:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  4015a6:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4015a8:	4311      	orrs	r1, r2
  4015aa:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4015ac:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  4015ae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4015b2:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4015b4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4015b8:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4015ba:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4015bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4015c0:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4015c2:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
  4015c6:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  4015c8:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4015ca:	4311      	orrs	r1, r2
  4015cc:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4015ce:	605a      	str	r2, [r3, #4]
  4015d0:	4770      	bx	lr
  4015d2:	bf00      	nop
  4015d4:	400e0e00 	.word	0x400e0e00

004015d8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4015d8:	e7fe      	b.n	4015d8 <Dummy_Handler>
	...

004015dc <Reset_Handler>:
{
  4015dc:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
  4015de:	4b23      	ldr	r3, [pc, #140]	; (40166c <Reset_Handler+0x90>)
  4015e0:	4a23      	ldr	r2, [pc, #140]	; (401670 <Reset_Handler+0x94>)
  4015e2:	429a      	cmp	r2, r3
  4015e4:	d010      	beq.n	401608 <Reset_Handler+0x2c>
                for (; pDest < &_erelocate;) {
  4015e6:	4b23      	ldr	r3, [pc, #140]	; (401674 <Reset_Handler+0x98>)
  4015e8:	4a20      	ldr	r2, [pc, #128]	; (40166c <Reset_Handler+0x90>)
  4015ea:	429a      	cmp	r2, r3
  4015ec:	d20c      	bcs.n	401608 <Reset_Handler+0x2c>
  4015ee:	3b01      	subs	r3, #1
  4015f0:	1a9b      	subs	r3, r3, r2
  4015f2:	f023 0303 	bic.w	r3, r3, #3
  4015f6:	3304      	adds	r3, #4
  4015f8:	4413      	add	r3, r2
  4015fa:	491d      	ldr	r1, [pc, #116]	; (401670 <Reset_Handler+0x94>)
                        *pDest++ = *pSrc++;
  4015fc:	f851 0b04 	ldr.w	r0, [r1], #4
  401600:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  401604:	429a      	cmp	r2, r3
  401606:	d1f9      	bne.n	4015fc <Reset_Handler+0x20>
        for (pDest = &_szero; pDest < &_ezero;) {
  401608:	4b1b      	ldr	r3, [pc, #108]	; (401678 <Reset_Handler+0x9c>)
  40160a:	4a1c      	ldr	r2, [pc, #112]	; (40167c <Reset_Handler+0xa0>)
  40160c:	429a      	cmp	r2, r3
  40160e:	d20a      	bcs.n	401626 <Reset_Handler+0x4a>
  401610:	3b01      	subs	r3, #1
  401612:	1a9b      	subs	r3, r3, r2
  401614:	f023 0303 	bic.w	r3, r3, #3
  401618:	3304      	adds	r3, #4
  40161a:	4413      	add	r3, r2
                *pDest++ = 0;
  40161c:	2100      	movs	r1, #0
  40161e:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401622:	4293      	cmp	r3, r2
  401624:	d1fb      	bne.n	40161e <Reset_Handler+0x42>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401626:	4a16      	ldr	r2, [pc, #88]	; (401680 <Reset_Handler+0xa4>)
  401628:	4b16      	ldr	r3, [pc, #88]	; (401684 <Reset_Handler+0xa8>)
  40162a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40162e:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401630:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
  401634:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401636:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  40163a:	2100      	movs	r1, #0
  40163c:	4a12      	ldr	r2, [pc, #72]	; (401688 <Reset_Handler+0xac>)
  40163e:	7011      	strb	r1, [r2, #0]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401640:	4912      	ldr	r1, [pc, #72]	; (40168c <Reset_Handler+0xb0>)
  401642:	680a      	ldr	r2, [r1, #0]
  401644:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
  401648:	600a      	str	r2, [r1, #0]
  __ASM volatile ("dsb");
  40164a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40164e:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401652:	b92b      	cbnz	r3, 401660 <Reset_Handler+0x84>
		cpu_irq_enable();
  401654:	2201      	movs	r2, #1
  401656:	4b0c      	ldr	r3, [pc, #48]	; (401688 <Reset_Handler+0xac>)
  401658:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  40165a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40165e:	b662      	cpsie	i
        __libc_init_array();
  401660:	4b0b      	ldr	r3, [pc, #44]	; (401690 <Reset_Handler+0xb4>)
  401662:	4798      	blx	r3
        main();
  401664:	4b0b      	ldr	r3, [pc, #44]	; (401694 <Reset_Handler+0xb8>)
  401666:	4798      	blx	r3
  401668:	e7fe      	b.n	401668 <Reset_Handler+0x8c>
  40166a:	bf00      	nop
  40166c:	20400000 	.word	0x20400000
  401670:	00404e80 	.word	0x00404e80
  401674:	204009c0 	.word	0x204009c0
  401678:	20453574 	.word	0x20453574
  40167c:	204009c0 	.word	0x204009c0
  401680:	e000ed00 	.word	0xe000ed00
  401684:	00400000 	.word	0x00400000
  401688:	2040000a 	.word	0x2040000a
  40168c:	e000ed88 	.word	0xe000ed88
  401690:	00401e0d 	.word	0x00401e0d
  401694:	00401c11 	.word	0x00401c11

00401698 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401698:	4b3b      	ldr	r3, [pc, #236]	; (401788 <SystemCoreClockUpdate+0xf0>)
  40169a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40169c:	f003 0303 	and.w	r3, r3, #3
  4016a0:	2b01      	cmp	r3, #1
  4016a2:	d01d      	beq.n	4016e0 <SystemCoreClockUpdate+0x48>
  4016a4:	b183      	cbz	r3, 4016c8 <SystemCoreClockUpdate+0x30>
  4016a6:	2b02      	cmp	r3, #2
  4016a8:	d036      	beq.n	401718 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4016aa:	4b37      	ldr	r3, [pc, #220]	; (401788 <SystemCoreClockUpdate+0xf0>)
  4016ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4016ae:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4016b2:	2b70      	cmp	r3, #112	; 0x70
  4016b4:	d05f      	beq.n	401776 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4016b6:	4b34      	ldr	r3, [pc, #208]	; (401788 <SystemCoreClockUpdate+0xf0>)
  4016b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4016ba:	4934      	ldr	r1, [pc, #208]	; (40178c <SystemCoreClockUpdate+0xf4>)
  4016bc:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4016c0:	680b      	ldr	r3, [r1, #0]
  4016c2:	40d3      	lsrs	r3, r2
  4016c4:	600b      	str	r3, [r1, #0]
  4016c6:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4016c8:	4b31      	ldr	r3, [pc, #196]	; (401790 <SystemCoreClockUpdate+0xf8>)
  4016ca:	695b      	ldr	r3, [r3, #20]
  4016cc:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4016d0:	bf14      	ite	ne
  4016d2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4016d6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4016da:	4b2c      	ldr	r3, [pc, #176]	; (40178c <SystemCoreClockUpdate+0xf4>)
  4016dc:	601a      	str	r2, [r3, #0]
  4016de:	e7e4      	b.n	4016aa <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4016e0:	4b29      	ldr	r3, [pc, #164]	; (401788 <SystemCoreClockUpdate+0xf0>)
  4016e2:	6a1b      	ldr	r3, [r3, #32]
  4016e4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4016e8:	d003      	beq.n	4016f2 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4016ea:	4a2a      	ldr	r2, [pc, #168]	; (401794 <SystemCoreClockUpdate+0xfc>)
  4016ec:	4b27      	ldr	r3, [pc, #156]	; (40178c <SystemCoreClockUpdate+0xf4>)
  4016ee:	601a      	str	r2, [r3, #0]
  4016f0:	e7db      	b.n	4016aa <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4016f2:	4a29      	ldr	r2, [pc, #164]	; (401798 <SystemCoreClockUpdate+0x100>)
  4016f4:	4b25      	ldr	r3, [pc, #148]	; (40178c <SystemCoreClockUpdate+0xf4>)
  4016f6:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4016f8:	4b23      	ldr	r3, [pc, #140]	; (401788 <SystemCoreClockUpdate+0xf0>)
  4016fa:	6a1b      	ldr	r3, [r3, #32]
  4016fc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401700:	2b10      	cmp	r3, #16
  401702:	d005      	beq.n	401710 <SystemCoreClockUpdate+0x78>
  401704:	2b20      	cmp	r3, #32
  401706:	d1d0      	bne.n	4016aa <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401708:	4a22      	ldr	r2, [pc, #136]	; (401794 <SystemCoreClockUpdate+0xfc>)
  40170a:	4b20      	ldr	r3, [pc, #128]	; (40178c <SystemCoreClockUpdate+0xf4>)
  40170c:	601a      	str	r2, [r3, #0]
          break;
  40170e:	e7cc      	b.n	4016aa <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401710:	4a22      	ldr	r2, [pc, #136]	; (40179c <SystemCoreClockUpdate+0x104>)
  401712:	4b1e      	ldr	r3, [pc, #120]	; (40178c <SystemCoreClockUpdate+0xf4>)
  401714:	601a      	str	r2, [r3, #0]
          break;
  401716:	e7c8      	b.n	4016aa <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401718:	4b1b      	ldr	r3, [pc, #108]	; (401788 <SystemCoreClockUpdate+0xf0>)
  40171a:	6a1b      	ldr	r3, [r3, #32]
  40171c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401720:	d016      	beq.n	401750 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401722:	4a1c      	ldr	r2, [pc, #112]	; (401794 <SystemCoreClockUpdate+0xfc>)
  401724:	4b19      	ldr	r3, [pc, #100]	; (40178c <SystemCoreClockUpdate+0xf4>)
  401726:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401728:	4b17      	ldr	r3, [pc, #92]	; (401788 <SystemCoreClockUpdate+0xf0>)
  40172a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40172c:	f003 0303 	and.w	r3, r3, #3
  401730:	2b02      	cmp	r3, #2
  401732:	d1ba      	bne.n	4016aa <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401734:	4a14      	ldr	r2, [pc, #80]	; (401788 <SystemCoreClockUpdate+0xf0>)
  401736:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401738:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40173a:	4814      	ldr	r0, [pc, #80]	; (40178c <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40173c:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401740:	6803      	ldr	r3, [r0, #0]
  401742:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401746:	b2d2      	uxtb	r2, r2
  401748:	fbb3 f3f2 	udiv	r3, r3, r2
  40174c:	6003      	str	r3, [r0, #0]
  40174e:	e7ac      	b.n	4016aa <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401750:	4a11      	ldr	r2, [pc, #68]	; (401798 <SystemCoreClockUpdate+0x100>)
  401752:	4b0e      	ldr	r3, [pc, #56]	; (40178c <SystemCoreClockUpdate+0xf4>)
  401754:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401756:	4b0c      	ldr	r3, [pc, #48]	; (401788 <SystemCoreClockUpdate+0xf0>)
  401758:	6a1b      	ldr	r3, [r3, #32]
  40175a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40175e:	2b10      	cmp	r3, #16
  401760:	d005      	beq.n	40176e <SystemCoreClockUpdate+0xd6>
  401762:	2b20      	cmp	r3, #32
  401764:	d1e0      	bne.n	401728 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  401766:	4a0b      	ldr	r2, [pc, #44]	; (401794 <SystemCoreClockUpdate+0xfc>)
  401768:	4b08      	ldr	r3, [pc, #32]	; (40178c <SystemCoreClockUpdate+0xf4>)
  40176a:	601a      	str	r2, [r3, #0]
          break;
  40176c:	e7dc      	b.n	401728 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40176e:	4a0b      	ldr	r2, [pc, #44]	; (40179c <SystemCoreClockUpdate+0x104>)
  401770:	4b06      	ldr	r3, [pc, #24]	; (40178c <SystemCoreClockUpdate+0xf4>)
  401772:	601a      	str	r2, [r3, #0]
          break;
  401774:	e7d8      	b.n	401728 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  401776:	4a05      	ldr	r2, [pc, #20]	; (40178c <SystemCoreClockUpdate+0xf4>)
  401778:	6813      	ldr	r3, [r2, #0]
  40177a:	4909      	ldr	r1, [pc, #36]	; (4017a0 <SystemCoreClockUpdate+0x108>)
  40177c:	fba1 1303 	umull	r1, r3, r1, r3
  401780:	085b      	lsrs	r3, r3, #1
  401782:	6013      	str	r3, [r2, #0]
  401784:	4770      	bx	lr
  401786:	bf00      	nop
  401788:	400e0600 	.word	0x400e0600
  40178c:	2040000c 	.word	0x2040000c
  401790:	400e1810 	.word	0x400e1810
  401794:	00b71b00 	.word	0x00b71b00
  401798:	003d0900 	.word	0x003d0900
  40179c:	007a1200 	.word	0x007a1200
  4017a0:	aaaaaaab 	.word	0xaaaaaaab

004017a4 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4017a4:	4b12      	ldr	r3, [pc, #72]	; (4017f0 <system_init_flash+0x4c>)
  4017a6:	4298      	cmp	r0, r3
  4017a8:	d911      	bls.n	4017ce <system_init_flash+0x2a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4017aa:	4b12      	ldr	r3, [pc, #72]	; (4017f4 <system_init_flash+0x50>)
  4017ac:	4298      	cmp	r0, r3
  4017ae:	d913      	bls.n	4017d8 <system_init_flash+0x34>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4017b0:	4b11      	ldr	r3, [pc, #68]	; (4017f8 <system_init_flash+0x54>)
  4017b2:	4298      	cmp	r0, r3
  4017b4:	d914      	bls.n	4017e0 <system_init_flash+0x3c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4017b6:	4b11      	ldr	r3, [pc, #68]	; (4017fc <system_init_flash+0x58>)
  4017b8:	4298      	cmp	r0, r3
  4017ba:	d915      	bls.n	4017e8 <system_init_flash+0x44>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4017bc:	4b10      	ldr	r3, [pc, #64]	; (401800 <system_init_flash+0x5c>)
  4017be:	4298      	cmp	r0, r3
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4017c0:	bf94      	ite	ls
  4017c2:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4017c6:	4a0f      	ldrhi	r2, [pc, #60]	; (401804 <system_init_flash+0x60>)
  4017c8:	4b0f      	ldr	r3, [pc, #60]	; (401808 <system_init_flash+0x64>)
  4017ca:	601a      	str	r2, [r3, #0]
  4017cc:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4017ce:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4017d2:	4b0d      	ldr	r3, [pc, #52]	; (401808 <system_init_flash+0x64>)
  4017d4:	601a      	str	r2, [r3, #0]
  4017d6:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4017d8:	4a0c      	ldr	r2, [pc, #48]	; (40180c <system_init_flash+0x68>)
  4017da:	4b0b      	ldr	r3, [pc, #44]	; (401808 <system_init_flash+0x64>)
  4017dc:	601a      	str	r2, [r3, #0]
  4017de:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4017e0:	4a0b      	ldr	r2, [pc, #44]	; (401810 <system_init_flash+0x6c>)
  4017e2:	4b09      	ldr	r3, [pc, #36]	; (401808 <system_init_flash+0x64>)
  4017e4:	601a      	str	r2, [r3, #0]
  4017e6:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4017e8:	4a0a      	ldr	r2, [pc, #40]	; (401814 <system_init_flash+0x70>)
  4017ea:	4b07      	ldr	r3, [pc, #28]	; (401808 <system_init_flash+0x64>)
  4017ec:	601a      	str	r2, [r3, #0]
  4017ee:	4770      	bx	lr
  4017f0:	01312cff 	.word	0x01312cff
  4017f4:	026259ff 	.word	0x026259ff
  4017f8:	039386ff 	.word	0x039386ff
  4017fc:	04c4b3ff 	.word	0x04c4b3ff
  401800:	05f5e0ff 	.word	0x05f5e0ff
  401804:	04000500 	.word	0x04000500
  401808:	400e0c00 	.word	0x400e0c00
  40180c:	04000100 	.word	0x04000100
  401810:	04000200 	.word	0x04000200
  401814:	04000300 	.word	0x04000300

00401818 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401818:	4b0a      	ldr	r3, [pc, #40]	; (401844 <_sbrk+0x2c>)
  40181a:	681b      	ldr	r3, [r3, #0]
  40181c:	b153      	cbz	r3, 401834 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  40181e:	4b09      	ldr	r3, [pc, #36]	; (401844 <_sbrk+0x2c>)
  401820:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401822:	181a      	adds	r2, r3, r0
  401824:	4908      	ldr	r1, [pc, #32]	; (401848 <_sbrk+0x30>)
  401826:	4291      	cmp	r1, r2
  401828:	db08      	blt.n	40183c <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  40182a:	4610      	mov	r0, r2
  40182c:	4a05      	ldr	r2, [pc, #20]	; (401844 <_sbrk+0x2c>)
  40182e:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401830:	4618      	mov	r0, r3
  401832:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401834:	4a05      	ldr	r2, [pc, #20]	; (40184c <_sbrk+0x34>)
  401836:	4b03      	ldr	r3, [pc, #12]	; (401844 <_sbrk+0x2c>)
  401838:	601a      	str	r2, [r3, #0]
  40183a:	e7f0      	b.n	40181e <_sbrk+0x6>
		return (caddr_t) -1;	
  40183c:	f04f 30ff 	mov.w	r0, #4294967295
}
  401840:	4770      	bx	lr
  401842:	bf00      	nop
  401844:	20400a84 	.word	0x20400a84
  401848:	2045fffc 	.word	0x2045fffc
  40184c:	20455778 	.word	0x20455778

00401850 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401850:	f04f 30ff 	mov.w	r0, #4294967295
  401854:	4770      	bx	lr

00401856 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401856:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  40185a:	604b      	str	r3, [r1, #4]

	return 0;
}
  40185c:	2000      	movs	r0, #0
  40185e:	4770      	bx	lr

00401860 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401860:	2001      	movs	r0, #1
  401862:	4770      	bx	lr

00401864 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401864:	2000      	movs	r0, #0
  401866:	4770      	bx	lr

00401868 <enableSourceClk>:
		base->PIO_PUDR = mask;
  401868:	4b0e      	ldr	r3, [pc, #56]	; (4018a4 <enableSourceClk+0x3c>)
  40186a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  40186e:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401870:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401874:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401876:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401878:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  40187c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40187e:	4311      	orrs	r1, r2
  401880:	6719      	str	r1, [r3, #112]	; 0x70
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  401882:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401884:	f421 3100 	bic.w	r1, r1, #131072	; 0x20000
  401888:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40188a:	605a      	str	r2, [r3, #4]
	//Sets PCK1 as clock output using Main Clocks
	//pmc_enable_periph_clk( ID_PIOA ); //Sets PIO clock
	ioport_set_pin_mode(SCK1_PIN,IOPORT_MODE_MUX_B);
	ioport_disable_pin(SCK1_PIN);//Not sure if this is necessary

	PMC->PMC_SCER = (PMC_SCER_PCK1);
  40188c:	4a06      	ldr	r2, [pc, #24]	; (4018a8 <enableSourceClk+0x40>)
  40188e:	f44f 7300 	mov.w	r3, #512	; 0x200
  401892:	6013      	str	r3, [r2, #0]
	#endif
	#ifdef EV76C454_SUBSAMP //Trying to run MCU slower
		PMC->PMC_PCK[1] = (PMC->PMC_PCK[1] & ~(uint32_t)PMC_PCK_CSS_Msk)|(PMC_PCK_CSS_PLLA_CLK)|PMC_PCK_PRES(2); //Should make output = 48MHz
	#endif
	#ifdef EV76C541 //Trying to run MCU slower
		PMC->PMC_PCK[1] = (PMC->PMC_PCK[1] & ~(uint32_t)PMC_PCK_CSS_Msk)|(PMC_PCK_CSS_PLLA_CLK)|PMC_PCK_PRES(5); //Should make output = 24MHz. Sensor divids by 4
  401894:	6c53      	ldr	r3, [r2, #68]	; 0x44
  401896:	f023 0357 	bic.w	r3, r3, #87	; 0x57
  40189a:	f043 0352 	orr.w	r3, r3, #82	; 0x52
  40189e:	6453      	str	r3, [r2, #68]	; 0x44
  4018a0:	4770      	bx	lr
  4018a2:	bf00      	nop
  4018a4:	400e0e00 	.word	0x400e0e00
  4018a8:	400e0600 	.word	0x400e0600

004018ac <imagingSensorStartDMA>:

void imagingSensorStartDMA() {
	
	uint32_t channelStatus = 0;

	XDMAC->XDMAC_GD =(XDMAC_GD_DI0 << IMAGING_SENSOR_XDMAC_CH); //disables DMA channel
  4018ac:	4b23      	ldr	r3, [pc, #140]	; (40193c <imagingSensorStartDMA+0x90>)
  4018ae:	2202      	movs	r2, #2
  4018b0:	621a      	str	r2, [r3, #32]

	channelStatus = XDMAC->XDMAC_GS; //Global status of XDMAC channels. Should make sure IMAGING_SENSOR_XDMAC_CH is available
  4018b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	XDMAC->XDMAC_CHID[IMAGING_SENSOR_XDMAC_CH].XDMAC_CIS;//clears interrupt status bit
  4018b4:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
	XDMAC->XDMAC_CHID[IMAGING_SENSOR_XDMAC_CH].XDMAC_CSA = (uint32_t)&(PIOA->PIO_PCRHR); //source address
  4018b8:	4a21      	ldr	r2, [pc, #132]	; (401940 <imagingSensorStartDMA+0x94>)
  4018ba:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
			break;
	}
	#endif

	#ifdef EV76C541
	switch(frameNumber%3){
  4018be:	4b21      	ldr	r3, [pc, #132]	; (401944 <imagingSensorStartDMA+0x98>)
  4018c0:	681a      	ldr	r2, [r3, #0]
  4018c2:	4b21      	ldr	r3, [pc, #132]	; (401948 <imagingSensorStartDMA+0x9c>)
  4018c4:	fba3 1302 	umull	r1, r3, r3, r2
  4018c8:	085b      	lsrs	r3, r3, #1
  4018ca:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  4018ce:	1ad3      	subs	r3, r2, r3
  4018d0:	2b01      	cmp	r3, #1
  4018d2:	d029      	beq.n	401928 <imagingSensorStartDMA+0x7c>
  4018d4:	b31b      	cbz	r3, 40191e <imagingSensorStartDMA+0x72>
  4018d6:	2b02      	cmp	r3, #2
  4018d8:	d02b      	beq.n	401932 <imagingSensorStartDMA+0x86>
		XDMAC->XDMAC_CHID[IMAGING_SENSOR_XDMAC_CH].XDMAC_CDA = (uint32_t)imageBuffer2;
		break;
	}
	#endif

	XDMAC->XDMAC_CHID[IMAGING_SENSOR_XDMAC_CH].XDMAC_CUBC = XDMAC_CUBC_UBLEN(NUM_PIXEL_WORDS);
  4018da:	4b18      	ldr	r3, [pc, #96]	; (40193c <imagingSensorStartDMA+0x90>)
  4018dc:	f44f 42a5 	mov.w	r2, #21120	; 0x5280
  4018e0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	XDMAC->XDMAC_CHID[IMAGING_SENSOR_XDMAC_CH].XDMAC_CC = XDMAC_CC_TYPE_PER_TRAN |
  4018e4:	4a19      	ldr	r2, [pc, #100]	; (40194c <imagingSensorStartDMA+0xa0>)
  4018e6:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	XDMAC_CC_SAM_FIXED_AM | //fixed source memory
	XDMAC_CC_DAM_INCREMENTED_AM | //increment destination memory
	XDMAC_CC_PERID(XDAMC_CHANNEL_HWID_PIOA); // Peripheral ID for Parallel Capture

	//Clearing the following registers indicates that the linked list is disabled and that there is only 1 block
	XDMAC->XDMAC_CHID[IMAGING_SENSOR_XDMAC_CH].XDMAC_CNDC = 0;
  4018ea:	2200      	movs	r2, #0
  4018ec:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	XDMAC->XDMAC_CHID[IMAGING_SENSOR_XDMAC_CH].XDMAC_CBC = 0;
  4018f0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	XDMAC->XDMAC_CHID[IMAGING_SENSOR_XDMAC_CH].XDMAC_CDS_MSP = 0;
  4018f4:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	XDMAC->XDMAC_CHID[IMAGING_SENSOR_XDMAC_CH].XDMAC_CSUS = 0;
  4018f8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	XDMAC->XDMAC_CHID[IMAGING_SENSOR_XDMAC_CH].XDMAC_CDUS = 0;
  4018fc:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4

	XDMAC->XDMAC_CHID[IMAGING_SENSOR_XDMAC_CH].XDMAC_CIE |= XDMAC_CIE_BIE; //Enables end of block interrupt
  401900:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
  401904:	f042 0201 	orr.w	r2, r2, #1
  401908:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	XDMAC->XDMAC_GIE |= (XDMAC_GIE_IE0 <<IMAGING_SENSOR_XDMAC_CH); //Enables channel interrupt
  40190c:	68da      	ldr	r2, [r3, #12]
  40190e:	f042 0202 	orr.w	r2, r2, #2
  401912:	60da      	str	r2, [r3, #12]
	XDMAC->XDMAC_GE |= (XDMAC_GE_EN0 << IMAGING_SENSOR_XDMAC_CH); //Enables DMA channel
  401914:	69da      	ldr	r2, [r3, #28]
  401916:	f042 0202 	orr.w	r2, r2, #2
  40191a:	61da      	str	r2, [r3, #28]
  40191c:	4770      	bx	lr
		XDMAC->XDMAC_CHID[IMAGING_SENSOR_XDMAC_CH].XDMAC_CDA = (uint32_t)imageBuffer0;
  40191e:	4b07      	ldr	r3, [pc, #28]	; (40193c <imagingSensorStartDMA+0x90>)
  401920:	4a0b      	ldr	r2, [pc, #44]	; (401950 <imagingSensorStartDMA+0xa4>)
  401922:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		break;
  401926:	e7d8      	b.n	4018da <imagingSensorStartDMA+0x2e>
		XDMAC->XDMAC_CHID[IMAGING_SENSOR_XDMAC_CH].XDMAC_CDA = (uint32_t)imageBuffer1;
  401928:	4b04      	ldr	r3, [pc, #16]	; (40193c <imagingSensorStartDMA+0x90>)
  40192a:	4a0a      	ldr	r2, [pc, #40]	; (401954 <imagingSensorStartDMA+0xa8>)
  40192c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		break;
  401930:	e7d3      	b.n	4018da <imagingSensorStartDMA+0x2e>
		XDMAC->XDMAC_CHID[IMAGING_SENSOR_XDMAC_CH].XDMAC_CDA = (uint32_t)imageBuffer2;
  401932:	4b02      	ldr	r3, [pc, #8]	; (40193c <imagingSensorStartDMA+0x90>)
  401934:	4a08      	ldr	r2, [pc, #32]	; (401958 <imagingSensorStartDMA+0xac>)
  401936:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		break;
  40193a:	e7ce      	b.n	4018da <imagingSensorStartDMA+0x2e>
  40193c:	40078000 	.word	0x40078000
  401940:	400e0f68 	.word	0x400e0f68
  401944:	20400a8c 	.word	0x20400a8c
  401948:	aaaaaaab 	.word	0xaaaaaaab
  40194c:	22043001 	.word	0x22043001
  401950:	20415490 	.word	0x20415490
  401954:	20429e90 	.word	0x20429e90
  401958:	2043e890 	.word	0x2043e890

0040195c <imagingSensorCaptureEnable>:
	numFramesToRecord	= header[HEADER_NUM_FRAMES_POS];


}
void imagingSensorCaptureEnable() {
	PIOA->PIO_PCMR |= PIO_PCMR_PCEN ;
  40195c:	4a03      	ldr	r2, [pc, #12]	; (40196c <imagingSensorCaptureEnable+0x10>)
  40195e:	f8d2 3154 	ldr.w	r3, [r2, #340]	; 0x154
  401962:	f043 0301 	orr.w	r3, r3, #1
  401966:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
  40196a:	4770      	bx	lr
  40196c:	400e0e00 	.word	0x400e0e00

00401970 <imagingSensorCaptureDisable>:
	
}

void imagingSensorCaptureDisable() {
	PIOA->PIO_PCMR &= (uint32_t)(~PIO_PCMR_PCEN) ;
  401970:	4a03      	ldr	r2, [pc, #12]	; (401980 <imagingSensorCaptureDisable+0x10>)
  401972:	f8d2 3154 	ldr.w	r3, [r2, #340]	; 0x154
  401976:	f023 0301 	bic.w	r3, r3, #1
  40197a:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
  40197e:	4770      	bx	lr
  401980:	400e0e00 	.word	0x400e0e00

00401984 <checkVSync>:
}

void checkVSync() {
  401984:	b508      	push	{r3, lr}
	if (pcISR & VSYNC_MASK) { //VSync signal is detected. End of frame capture
  401986:	4b3b      	ldr	r3, [pc, #236]	; (401a74 <checkVSync+0xf0>)
  401988:	681b      	ldr	r3, [r3, #0]
  40198a:	f413 4f80 	tst.w	r3, #16384	; 0x4000
  40198e:	d009      	beq.n	4019a4 <checkVSync+0x20>
		
		//frameNumber++;
		//if (frameNumber%10==1)
		//	ioport_toggle_pin_level(PIO_PD1_IDX);

		if (captureEnabled && startRecording) {
  401990:	4b39      	ldr	r3, [pc, #228]	; (401a78 <checkVSync+0xf4>)
  401992:	781b      	ldrb	r3, [r3, #0]
  401994:	b113      	cbz	r3, 40199c <checkVSync+0x18>
  401996:	4b39      	ldr	r3, [pc, #228]	; (401a7c <checkVSync+0xf8>)
  401998:	781b      	ldrb	r3, [r3, #0]
  40199a:	b923      	cbnz	r3, 4019a6 <checkVSync+0x22>

			#endif
			//testPoint = 1;
			//------------------------------------------------
		}
		else if(startRecording) { //waits for the first VSync to start capture. This makes sure we capture a full first frame
  40199c:	4b37      	ldr	r3, [pc, #220]	; (401a7c <checkVSync+0xf8>)
  40199e:	781b      	ldrb	r3, [r3, #0]
  4019a0:	2b00      	cmp	r3, #0
  4019a2:	d15a      	bne.n	401a5a <checkVSync+0xd6>
  4019a4:	bd08      	pop	{r3, pc}
			captureEnabled = 0;
  4019a6:	2300      	movs	r3, #0
  4019a8:	4a33      	ldr	r2, [pc, #204]	; (401a78 <checkVSync+0xf4>)
  4019aa:	7013      	strb	r3, [r2, #0]
			startRecording = 0;
  4019ac:	4a33      	ldr	r2, [pc, #204]	; (401a7c <checkVSync+0xf8>)
  4019ae:	7013      	strb	r3, [r2, #0]
			imagingSensorCaptureDisable();
  4019b0:	4b33      	ldr	r3, [pc, #204]	; (401a80 <checkVSync+0xfc>)
  4019b2:	4798      	blx	r3
			switch (frameNumber%3)
  4019b4:	4b33      	ldr	r3, [pc, #204]	; (401a84 <checkVSync+0x100>)
  4019b6:	681a      	ldr	r2, [r3, #0]
  4019b8:	4b33      	ldr	r3, [pc, #204]	; (401a88 <checkVSync+0x104>)
  4019ba:	fba3 1302 	umull	r1, r3, r3, r2
  4019be:	085b      	lsrs	r3, r3, #1
  4019c0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  4019c4:	1ad3      	subs	r3, r2, r3
  4019c6:	2b01      	cmp	r3, #1
  4019c8:	d02b      	beq.n	401a22 <checkVSync+0x9e>
  4019ca:	b1e3      	cbz	r3, 401a06 <checkVSync+0x82>
  4019cc:	2b02      	cmp	r3, #2
  4019ce:	d036      	beq.n	401a3e <checkVSync+0xba>
			lineCount = 0;
  4019d0:	2300      	movs	r3, #0
  4019d2:	4a2e      	ldr	r2, [pc, #184]	; (401a8c <checkVSync+0x108>)
  4019d4:	6013      	str	r3, [r2, #0]
			frameNumber++;
  4019d6:	4a2b      	ldr	r2, [pc, #172]	; (401a84 <checkVSync+0x100>)
  4019d8:	6811      	ldr	r1, [r2, #0]
  4019da:	3101      	adds	r1, #1
  4019dc:	6011      	str	r1, [r2, #0]
			overflowCount = 0;
  4019de:	492c      	ldr	r1, [pc, #176]	; (401a90 <checkVSync+0x10c>)
  4019e0:	600b      	str	r3, [r1, #0]
			xferDMAComplete = 0;
  4019e2:	492c      	ldr	r1, [pc, #176]	; (401a94 <checkVSync+0x110>)
  4019e4:	600b      	str	r3, [r1, #0]
			if (frameNumber<=sdImageWriteFrameNum +2) {
  4019e6:	4b2c      	ldr	r3, [pc, #176]	; (401a98 <checkVSync+0x114>)
  4019e8:	681b      	ldr	r3, [r3, #0]
  4019ea:	6812      	ldr	r2, [r2, #0]
  4019ec:	3302      	adds	r3, #2
  4019ee:	4293      	cmp	r3, r2
  4019f0:	d3d8      	bcc.n	4019a4 <checkVSync+0x20>
				startRecording = 1;
  4019f2:	2301      	movs	r3, #1
  4019f4:	4a21      	ldr	r2, [pc, #132]	; (401a7c <checkVSync+0xf8>)
  4019f6:	7013      	strb	r3, [r2, #0]
				captureEnabled = 1;
  4019f8:	4a1f      	ldr	r2, [pc, #124]	; (401a78 <checkVSync+0xf4>)
  4019fa:	7013      	strb	r3, [r2, #0]
				imagingSensorStartDMA();
  4019fc:	4b27      	ldr	r3, [pc, #156]	; (401a9c <checkVSync+0x118>)
  4019fe:	4798      	blx	r3
				imagingSensorCaptureEnable();
  401a00:	4b27      	ldr	r3, [pc, #156]	; (401aa0 <checkVSync+0x11c>)
  401a02:	4798      	blx	r3
  401a04:	bd08      	pop	{r3, pc}
				imageBuffer0[buffSize-1] = frameNumber;
  401a06:	4b1f      	ldr	r3, [pc, #124]	; (401a84 <checkVSync+0x100>)
  401a08:	6819      	ldr	r1, [r3, #0]
  401a0a:	4b26      	ldr	r3, [pc, #152]	; (401aa4 <checkVSync+0x120>)
  401a0c:	4a26      	ldr	r2, [pc, #152]	; (401aa8 <checkVSync+0x124>)
  401a0e:	5099      	str	r1, [r3, r2]
				imageBuffer0[buffSize-3] = lineCount;
  401a10:	4a1e      	ldr	r2, [pc, #120]	; (401a8c <checkVSync+0x108>)
  401a12:	6811      	ldr	r1, [r2, #0]
  401a14:	4a25      	ldr	r2, [pc, #148]	; (401aac <checkVSync+0x128>)
  401a16:	5099      	str	r1, [r3, r2]
				imageBuffer0[buffSize-4] = xferDMAComplete; //Overflow flag
  401a18:	4a1e      	ldr	r2, [pc, #120]	; (401a94 <checkVSync+0x110>)
  401a1a:	6811      	ldr	r1, [r2, #0]
  401a1c:	4a24      	ldr	r2, [pc, #144]	; (401ab0 <checkVSync+0x12c>)
  401a1e:	5099      	str	r1, [r3, r2]
				break;
  401a20:	e7d6      	b.n	4019d0 <checkVSync+0x4c>
				imageBuffer1[buffSize-1] = frameNumber;
  401a22:	4b18      	ldr	r3, [pc, #96]	; (401a84 <checkVSync+0x100>)
  401a24:	6819      	ldr	r1, [r3, #0]
  401a26:	4b23      	ldr	r3, [pc, #140]	; (401ab4 <checkVSync+0x130>)
  401a28:	4a1f      	ldr	r2, [pc, #124]	; (401aa8 <checkVSync+0x124>)
  401a2a:	5099      	str	r1, [r3, r2]
				imageBuffer1[buffSize-3] = lineCount;
  401a2c:	4a17      	ldr	r2, [pc, #92]	; (401a8c <checkVSync+0x108>)
  401a2e:	6811      	ldr	r1, [r2, #0]
  401a30:	4a1e      	ldr	r2, [pc, #120]	; (401aac <checkVSync+0x128>)
  401a32:	5099      	str	r1, [r3, r2]
				imageBuffer1[buffSize-4] = xferDMAComplete; //Overflow flag
  401a34:	4a17      	ldr	r2, [pc, #92]	; (401a94 <checkVSync+0x110>)
  401a36:	6811      	ldr	r1, [r2, #0]
  401a38:	4a1d      	ldr	r2, [pc, #116]	; (401ab0 <checkVSync+0x12c>)
  401a3a:	5099      	str	r1, [r3, r2]
				break;
  401a3c:	e7c8      	b.n	4019d0 <checkVSync+0x4c>
				imageBuffer2[buffSize-1] = frameNumber;
  401a3e:	4b11      	ldr	r3, [pc, #68]	; (401a84 <checkVSync+0x100>)
  401a40:	6819      	ldr	r1, [r3, #0]
  401a42:	4b1d      	ldr	r3, [pc, #116]	; (401ab8 <checkVSync+0x134>)
  401a44:	4a18      	ldr	r2, [pc, #96]	; (401aa8 <checkVSync+0x124>)
  401a46:	5099      	str	r1, [r3, r2]
				imageBuffer2[buffSize-3] = lineCount;
  401a48:	4a10      	ldr	r2, [pc, #64]	; (401a8c <checkVSync+0x108>)
  401a4a:	6811      	ldr	r1, [r2, #0]
  401a4c:	4a17      	ldr	r2, [pc, #92]	; (401aac <checkVSync+0x128>)
  401a4e:	5099      	str	r1, [r3, r2]
				imageBuffer2[buffSize-4] = xferDMAComplete; //Overflow flag
  401a50:	4a10      	ldr	r2, [pc, #64]	; (401a94 <checkVSync+0x110>)
  401a52:	6811      	ldr	r1, [r2, #0]
  401a54:	4a16      	ldr	r2, [pc, #88]	; (401ab0 <checkVSync+0x12c>)
  401a56:	5099      	str	r1, [r3, r2]
				break;
  401a58:	e7ba      	b.n	4019d0 <checkVSync+0x4c>
			captureEnabled = 1;
  401a5a:	2201      	movs	r2, #1
  401a5c:	4b06      	ldr	r3, [pc, #24]	; (401a78 <checkVSync+0xf4>)
  401a5e:	701a      	strb	r2, [r3, #0]
			
			//frameNumber = 0;
			lineCount = 0;
  401a60:	2300      	movs	r3, #0
  401a62:	4a0a      	ldr	r2, [pc, #40]	; (401a8c <checkVSync+0x108>)
  401a64:	6013      	str	r3, [r2, #0]
			overflowCount = 0;
  401a66:	4a0a      	ldr	r2, [pc, #40]	; (401a90 <checkVSync+0x10c>)
  401a68:	6013      	str	r3, [r2, #0]
			imagingSensorStartDMA();
  401a6a:	4b0c      	ldr	r3, [pc, #48]	; (401a9c <checkVSync+0x118>)
  401a6c:	4798      	blx	r3
			imagingSensorCaptureEnable();
  401a6e:	4b0c      	ldr	r3, [pc, #48]	; (401aa0 <checkVSync+0x11c>)
  401a70:	4798      	blx	r3

		//Need to add an overflow check.
		//Added a check to make sure pixelWordCount == NUM_PIXEL/4
		//Consider adding HSync to label each row in case missing pixels is an issue
	}
}
  401a72:	e797      	b.n	4019a4 <checkVSync+0x20>
  401a74:	20453298 	.word	0x20453298
  401a78:	20400a88 	.word	0x20400a88
  401a7c:	204532a0 	.word	0x204532a0
  401a80:	00401971 	.word	0x00401971
  401a84:	20400a8c 	.word	0x20400a8c
  401a88:	aaaaaaab 	.word	0xaaaaaaab
  401a8c:	20453290 	.word	0x20453290
  401a90:	20453294 	.word	0x20453294
  401a94:	204532a8 	.word	0x204532a8
  401a98:	2045329c 	.word	0x2045329c
  401a9c:	004018ad 	.word	0x004018ad
  401aa0:	0040195d 	.word	0x0040195d
  401aa4:	20415490 	.word	0x20415490
  401aa8:	000149fc 	.word	0x000149fc
  401aac:	000149f4 	.word	0x000149f4
  401ab0:	000149f0 	.word	0x000149f0
  401ab4:	20429e90 	.word	0x20429e90
  401ab8:	2043e890 	.word	0x2043e890

00401abc <PIOA_Handler>:
/************************************************************************/
/*	         Conflicts with a Same Name Func. in pio_handler.h          */
/************************************************************************/
void PIOA_Handler(void) {
  401abc:	b508      	push	{r3, lr}
	pcISR = PIOA->PIO_ISR;
  401abe:	4b0a      	ldr	r3, [pc, #40]	; (401ae8 <PIOA_Handler+0x2c>)
  401ac0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  401ac2:	4b0a      	ldr	r3, [pc, #40]	; (401aec <PIOA_Handler+0x30>)
  401ac4:	601a      	str	r2, [r3, #0]
	if (pcISR & HSYNC_MASK) {
  401ac6:	681b      	ldr	r3, [r3, #0]
  401ac8:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
  401acc:	d004      	beq.n	401ad8 <PIOA_Handler+0x1c>
		if (captureEnabled == 1)
  401ace:	4b08      	ldr	r3, [pc, #32]	; (401af0 <PIOA_Handler+0x34>)
  401ad0:	781b      	ldrb	r3, [r3, #0]
  401ad2:	b2db      	uxtb	r3, r3
  401ad4:	2b01      	cmp	r3, #1
  401ad6:	d002      	beq.n	401ade <PIOA_Handler+0x22>
			lineCount++;
	}
	checkVSync();
  401ad8:	4b06      	ldr	r3, [pc, #24]	; (401af4 <PIOA_Handler+0x38>)
  401ada:	4798      	blx	r3
  401adc:	bd08      	pop	{r3, pc}
			lineCount++;
  401ade:	4a06      	ldr	r2, [pc, #24]	; (401af8 <PIOA_Handler+0x3c>)
  401ae0:	6813      	ldr	r3, [r2, #0]
  401ae2:	3301      	adds	r3, #1
  401ae4:	6013      	str	r3, [r2, #0]
  401ae6:	e7f7      	b.n	401ad8 <PIOA_Handler+0x1c>
  401ae8:	400e0e00 	.word	0x400e0e00
  401aec:	20453298 	.word	0x20453298
  401af0:	20400a88 	.word	0x20400a88
  401af4:	00401985 	.word	0x00401985
  401af8:	20453290 	.word	0x20453290

00401afc <XDMAC_Handler>:

void XDMAC_Handler(void)
{
	uint32_t dma_status;

	dma_status = XDMAC->XDMAC_CHID[IMAGING_SENSOR_XDMAC_CH].XDMAC_CIS;
  401afc:	4b04      	ldr	r3, [pc, #16]	; (401b10 <XDMAC_Handler+0x14>)
  401afe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c

	if (dma_status & XDMAC_CIS_BIS) {
  401b02:	f013 0f01 	tst.w	r3, #1
  401b06:	d002      	beq.n	401b0e <XDMAC_Handler+0x12>
		xferDMAComplete = 1;
  401b08:	2201      	movs	r2, #1
  401b0a:	4b02      	ldr	r3, [pc, #8]	; (401b14 <XDMAC_Handler+0x18>)
  401b0c:	601a      	str	r2, [r3, #0]
  401b0e:	4770      	bx	lr
  401b10:	40078000 	.word	0x40078000
  401b14:	204532a8 	.word	0x204532a8

00401b18 <PWM_Init>:
volatile uint32_t test[128];

//Holds PWM channel information
pwm_channel_t g_pwm_channel_led;

void PWM_Init() {
  401b18:	b570      	push	{r4, r5, r6, lr}
  401b1a:	b084      	sub	sp, #16
	pmc_enable_periph_clk(ID_PWM0);
  401b1c:	201f      	movs	r0, #31
  401b1e:	4b20      	ldr	r3, [pc, #128]	; (401ba0 <PWM_Init+0x88>)
  401b20:	4798      	blx	r3

	matrix_set_system_io(matrix_get_system_io() | CCFG_SYSIO_SYSIO12);
  401b22:	4b20      	ldr	r3, [pc, #128]	; (401ba4 <PWM_Init+0x8c>)
  401b24:	4798      	blx	r3
  401b26:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
  401b2a:	4b1f      	ldr	r3, [pc, #124]	; (401ba8 <PWM_Init+0x90>)
  401b2c:	4798      	blx	r3
		base->PIO_PUDR = mask;
  401b2e:	4b1f      	ldr	r3, [pc, #124]	; (401bac <PWM_Init+0x94>)
  401b30:	2401      	movs	r4, #1
  401b32:	661c      	str	r4, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401b34:	f8c3 4090 	str.w	r4, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401b38:	655c      	str	r4, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401b3a:	625c      	str	r4, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401b3c:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401b40:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401b42:	f022 0201 	bic.w	r2, r2, #1
  401b46:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401b48:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401b4a:	f022 0201 	bic.w	r2, r2, #1
  401b4e:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401b50:	605c      	str	r4, [r3, #4]
	ioport_set_pin_mode(PWM_LED_PIN,PWM_LED_MODE); //Sets GPIO PIN to PWM Peripheral
	ioport_disable_pin(PWM_LED_PIN);

	pwm_channel_disable(PWM0, PWM_LED_CHANNEL);
  401b52:	4e17      	ldr	r6, [pc, #92]	; (401bb0 <PWM_Init+0x98>)
  401b54:	2100      	movs	r1, #0
  401b56:	4630      	mov	r0, r6
  401b58:	4b16      	ldr	r3, [pc, #88]	; (401bb4 <PWM_Init+0x9c>)
  401b5a:	4798      	blx	r3
	
	pwm_clock_t clock_setting = {
  401b5c:	4b16      	ldr	r3, [pc, #88]	; (401bb8 <PWM_Init+0xa0>)
  401b5e:	9301      	str	r3, [sp, #4]
  401b60:	2500      	movs	r5, #0
  401b62:	9502      	str	r5, [sp, #8]
  401b64:	4b15      	ldr	r3, [pc, #84]	; (401bbc <PWM_Init+0xa4>)
  401b66:	9303      	str	r3, [sp, #12]
		.ul_clka = PWM_FREQUENCY * PWM_PERIOD_VALUE,
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()/2 //Might need or not need to divide by 2 to get the correct clock
	};

	pwm_init(PWM0, &clock_setting);
  401b68:	a901      	add	r1, sp, #4
  401b6a:	4630      	mov	r0, r6
  401b6c:	4b14      	ldr	r3, [pc, #80]	; (401bc0 <PWM_Init+0xa8>)
  401b6e:	4798      	blx	r3

	/* Initialize PWM channel for LED0 */
	/* Period is left-aligned */
	g_pwm_channel_led.alignment = PWM_ALIGN_LEFT;
  401b70:	4914      	ldr	r1, [pc, #80]	; (401bc4 <PWM_Init+0xac>)
  401b72:	810d      	strh	r5, [r1, #8]
	/* Output waveform starts at a high level */
	g_pwm_channel_led.polarity = PWM_HIGH;
  401b74:	728c      	strb	r4, [r1, #10]
	/* Use PWM clock A as source clock */
	g_pwm_channel_led.ul_prescaler = PWM_CMR_CPRE_CLKA;
  401b76:	230b      	movs	r3, #11
  401b78:	604b      	str	r3, [r1, #4]
	/* Period value of output waveform */
	g_pwm_channel_led.ul_period = PWM_PERIOD_VALUE;
  401b7a:	23ff      	movs	r3, #255	; 0xff
  401b7c:	610b      	str	r3, [r1, #16]
	/* Duty cycle value of output waveform */
	g_pwm_channel_led.ul_duty = INIT_DUTY_VALUE;
  401b7e:	2305      	movs	r3, #5
  401b80:	60cb      	str	r3, [r1, #12]
	g_pwm_channel_led.channel = PWM_LED_CHANNEL;
  401b82:	600d      	str	r5, [r1, #0]
	pwm_channel_init(PWM0, &g_pwm_channel_led);
  401b84:	4630      	mov	r0, r6
  401b86:	4b10      	ldr	r3, [pc, #64]	; (401bc8 <PWM_Init+0xb0>)
  401b88:	4798      	blx	r3

	/* Disable channel counter event interrupt */
	pwm_channel_disable_interrupt(PWM0, PWM_LED_CHANNEL, 0);
  401b8a:	462a      	mov	r2, r5
  401b8c:	4629      	mov	r1, r5
  401b8e:	4630      	mov	r0, r6
  401b90:	4b0e      	ldr	r3, [pc, #56]	; (401bcc <PWM_Init+0xb4>)
  401b92:	4798      	blx	r3
	//Enable PWM output
	pwm_channel_enable(PWM0,PWM_LED_CHANNEL);
  401b94:	4629      	mov	r1, r5
  401b96:	4630      	mov	r0, r6
  401b98:	4b0d      	ldr	r3, [pc, #52]	; (401bd0 <PWM_Init+0xb8>)
  401b9a:	4798      	blx	r3
	
}
  401b9c:	b004      	add	sp, #16
  401b9e:	bd70      	pop	{r4, r5, r6, pc}
  401ba0:	00401475 	.word	0x00401475
  401ba4:	00400fd1 	.word	0x00400fd1
  401ba8:	00400fad 	.word	0x00400fad
  401bac:	400e0e00 	.word	0x400e0e00
  401bb0:	40020000 	.word	0x40020000
  401bb4:	0040126d 	.word	0x0040126d
  401bb8:	0003e418 	.word	0x0003e418
  401bbc:	044aa200 	.word	0x044aa200
  401bc0:	004010b5 	.word	0x004010b5
  401bc4:	204532ec 	.word	0x204532ec
  401bc8:	004010f9 	.word	0x004010f9
  401bcc:	00401277 	.word	0x00401277
  401bd0:	00401263 	.word	0x00401263

00401bd4 <SPI_BitBag_init>:

	twihs_master_init(TWIHS1,&twihsOpt);
	//twihs_enable_master_mode(TWIHS1);
}

void SPI_BitBag_init() {
  401bd4:	b508      	push	{r3, lr}
	pmc_enable_periph_clk(ID_PIOB);
  401bd6:	200b      	movs	r0, #11
  401bd8:	4b09      	ldr	r3, [pc, #36]	; (401c00 <SPI_BitBag_init+0x2c>)
  401bda:	4798      	blx	r3
	matrix_set_system_io(matrix_get_system_io() | CCFG_SYSIO_SYSIO4 | CCFG_SYSIO_SYSIO5);
  401bdc:	4b09      	ldr	r3, [pc, #36]	; (401c04 <SPI_BitBag_init+0x30>)
  401bde:	4798      	blx	r3
  401be0:	f040 0030 	orr.w	r0, r0, #48	; 0x30
  401be4:	4b08      	ldr	r3, [pc, #32]	; (401c08 <SPI_BitBag_init+0x34>)
  401be6:	4798      	blx	r3
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401be8:	4b08      	ldr	r3, [pc, #32]	; (401c0c <SPI_BitBag_init+0x38>)
  401bea:	2210      	movs	r2, #16
  401bec:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401bee:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401bf2:	635a      	str	r2, [r3, #52]	; 0x34
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401bf4:	2220      	movs	r2, #32
  401bf6:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401bf8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401bfc:	635a      	str	r2, [r3, #52]	; 0x34
  401bfe:	bd08      	pop	{r3, pc}
  401c00:	00401475 	.word	0x00401475
  401c04:	00400fd1 	.word	0x00400fd1
  401c08:	00400fad 	.word	0x00400fad
  401c0c:	400e1000 	.word	0x400e1000

00401c10 <main>:
#define SD_CONFIG	PIO_PA28_IDX



int main (void)
{
  401c10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	printf("Let's test if this will work.");
  401c14:	4861      	ldr	r0, [pc, #388]	; (401d9c <main+0x18c>)
  401c16:	4b62      	ldr	r3, [pc, #392]	; (401da0 <main+0x190>)
  401c18:	4798      	blx	r3
	*
	* This must be called prior to \ref irq_register_handler.
	*/
	
	irq_initialize_vectors();
	cpu_irq_enable();
  401c1a:	2201      	movs	r2, #1
  401c1c:	4b61      	ldr	r3, [pc, #388]	; (401da4 <main+0x194>)
  401c1e:	701a      	strb	r2, [r3, #0]
  401c20:	f3bf 8f5f 	dmb	sy
  401c24:	b662      	cpsie	i

	sysclk_init();
  401c26:	4b60      	ldr	r3, [pc, #384]	; (401da8 <main+0x198>)
  401c28:	4798      	blx	r3
	board_init(); //Sets up sd card slot pins
  401c2a:	4b60      	ldr	r3, [pc, #384]	; (401dac <main+0x19c>)
  401c2c:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  401c2e:	200a      	movs	r0, #10
  401c30:	4c5f      	ldr	r4, [pc, #380]	; (401db0 <main+0x1a0>)
  401c32:	47a0      	blx	r4
  401c34:	200b      	movs	r0, #11
  401c36:	47a0      	blx	r4
  401c38:	2010      	movs	r0, #16
  401c3a:	47a0      	blx	r4
	ioport_init(); //turns on all peripheral clocks. could remove this to save power

	//----- CMOS Sensor Stuff
	enableSourceClk(); //Turns on SCK1 from MCU to drive CMOS sensor
  401c3c:	4b5d      	ldr	r3, [pc, #372]	; (401db4 <main+0x1a4>)
  401c3e:	4798      	blx	r3
	//

	time_tick_init();
  401c40:	4b5d      	ldr	r3, [pc, #372]	; (401db8 <main+0x1a8>)
  401c42:	4798      	blx	r3
	PWM_Init(); // Not sure what this is for
  401c44:	4b5d      	ldr	r3, [pc, #372]	; (401dbc <main+0x1ac>)
  401c46:	4798      	blx	r3
	
	//DACC_init(); //The DAC cannot run at 1.8V. This needs to be replaced with PWM to drive the LED current source
	//DACC_updateOutput(0x0FFF,1);
	
	#ifdef EV76C541
		SPI_BitBag_init();
  401c48:	4b5d      	ldr	r3, [pc, #372]	; (401dc0 <main+0x1b0>)
  401c4a:	4798      	blx	r3
	#else
		TWIHS_init();
	#endif
	
	tick_start = time_tick_get();
  401c4c:	4d5d      	ldr	r5, [pc, #372]	; (401dc4 <main+0x1b4>)
  401c4e:	47a8      	blx	r5
  401c50:	4b5d      	ldr	r3, [pc, #372]	; (401dc8 <main+0x1b8>)
  401c52:	6018      	str	r0, [r3, #0]
	time_ms = time_tick_calc_delay(tick_start, time_tick_get());
  401c54:	681e      	ldr	r6, [r3, #0]
  401c56:	47a8      	blx	r5
  401c58:	4601      	mov	r1, r0
  401c5a:	4630      	mov	r0, r6
  401c5c:	4b5b      	ldr	r3, [pc, #364]	; (401dcc <main+0x1bc>)
  401c5e:	4798      	blx	r3
  401c60:	4b5b      	ldr	r3, [pc, #364]	; (401dd0 <main+0x1c0>)
  401c62:	6018      	str	r0, [r3, #0]

	//----- Enable control of LED
	pmc_enable_periph_clk(ID_PIOD);
  401c64:	2010      	movs	r0, #16
  401c66:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401c68:	4b5a      	ldr	r3, [pc, #360]	; (401dd4 <main+0x1c4>)
  401c6a:	2202      	movs	r2, #2
  401c6c:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401c6e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401c72:	631a      	str	r2, [r3, #48]	; 0x30
	//******************************************//

	//******************************************//
	//                 SD Card                  //
	
	sd_mmc_init(); // Initiate SD card slot
  401c74:	4b58      	ldr	r3, [pc, #352]	; (401dd8 <main+0x1c8>)
  401c76:	4798      	blx	r3
	*/
	// **** End SD Card Error Check ****
	
	// Continue with SD Card...
	// Check if connection is okay
	while (sd_mmc_check(SD_SLOT_NB) != SD_MMC_OK) {} // while the SD connection is NOT okay.. wait --> delete later when Plugin PCB
  401c78:	2500      	movs	r5, #0
  401c7a:	4c58      	ldr	r4, [pc, #352]	; (401ddc <main+0x1cc>)
  401c7c:	4628      	mov	r0, r5
  401c7e:	47a0      	blx	r4
  401c80:	2800      	cmp	r0, #0
  401c82:	d1fb      	bne.n	401c7c <main+0x6c>
	
	uint32_t PCB;
	uint32_t SD;
	// Check SD Card Type
	if (sd_mmc_get_type(SD_SLOT_NB) == (CARD_TYPE_SD|CARD_TYPE_HC)) // Bitwise OR --> 9 = 8 + 1
  401c84:	4b56      	ldr	r3, [pc, #344]	; (401de0 <main+0x1d0>)
  401c86:	4798      	blx	r3
  401c88:	2809      	cmp	r0, #9
  401c8a:	d161      	bne.n	401d50 <main+0x140>
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401c8c:	4b51      	ldr	r3, [pc, #324]	; (401dd4 <main+0x1c4>)
  401c8e:	2202      	movs	r2, #2
  401c90:	635a      	str	r2, [r3, #52]	; 0x34
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401c92:	631a      	str	r2, [r3, #48]	; 0x30
	
	// If SD card...
	if (SD == 1 && PCB == 0)
	{
		// Get SD card capacity
		uint32_t sdCapacity = sd_mmc_get_capacity(SD_SLOT_NB); //in KB
  401c94:	2000      	movs	r0, #0
  401c96:	4b53      	ldr	r3, [pc, #332]	; (401de4 <main+0x1d4>)
  401c98:	4798      	blx	r3
	
		if (sdCapacity == 0x00ed6600){ // 16GB
  401c9a:	4b53      	ldr	r3, [pc, #332]	; (401de8 <main+0x1d8>)
  401c9c:	4298      	cmp	r0, r3
  401c9e:	d103      	bne.n	401ca8 <main+0x98>
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401ca0:	4b4c      	ldr	r3, [pc, #304]	; (401dd4 <main+0x1c4>)
  401ca2:	2202      	movs	r2, #2
  401ca4:	635a      	str	r2, [r3, #52]	; 0x34
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401ca6:	631a      	str	r2, [r3, #48]	; 0x30
			ioport_set_pin_level(LED_PIN, 0);
			ioport_set_pin_level(LED_PIN, 1);
		}
	
		tick_start = time_tick_get();
  401ca8:	4b46      	ldr	r3, [pc, #280]	; (401dc4 <main+0x1b4>)
  401caa:	4798      	blx	r3
  401cac:	4b46      	ldr	r3, [pc, #280]	; (401dc8 <main+0x1b8>)
  401cae:	6018      	str	r0, [r3, #0]
		while (time_tick_calc_delay(tick_start, time_tick_get()) < 5000) {
  401cb0:	461e      	mov	r6, r3
  401cb2:	4d44      	ldr	r5, [pc, #272]	; (401dc4 <main+0x1b4>)
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  401cb4:	4c47      	ldr	r4, [pc, #284]	; (401dd4 <main+0x1c4>)
  401cb6:	6837      	ldr	r7, [r6, #0]
  401cb8:	47a8      	blx	r5
  401cba:	4601      	mov	r1, r0
  401cbc:	4638      	mov	r0, r7
  401cbe:	4b43      	ldr	r3, [pc, #268]	; (401dcc <main+0x1bc>)
  401cc0:	4798      	blx	r3
  401cc2:	f241 3387 	movw	r3, #4999	; 0x1387
  401cc6:	4298      	cmp	r0, r3
  401cc8:	d915      	bls.n	401cf6 <main+0xe6>
			ioport_toggle_pin_level(LED_PIN);
			delay_ms(100);
		}

		// Let's see if this is it
		if (sd_mmc_is_write_protected(SD_SLOT_NB) == true){
  401cca:	2000      	movs	r0, #0
  401ccc:	4b47      	ldr	r3, [pc, #284]	; (401dec <main+0x1dc>)
  401cce:	4798      	blx	r3
		/*
		@SD_Slot_NB: Slot number to use
		@Starting_Block: Start block number to be written = 1024(why??), 
		@NB_Blocks_Per_Frame: Total number of blocks to be written. = (total # pixels/subsample) / 512 (Number of bytes in a single block (sector))
		*/
		sd_mmc_init_write_blocks(SD_SLOT_NB,STARTING_BLOCK,NB_BLOCKS_PER_FRAME);
  401cd0:	22a5      	movs	r2, #165	; 0xa5
  401cd2:	f44f 6180 	mov.w	r1, #1024	; 0x400
  401cd6:	2000      	movs	r0, #0
  401cd8:	4b45      	ldr	r3, [pc, #276]	; (401df0 <main+0x1e0>)
  401cda:	4798      	blx	r3
		/*params
		@imageBuffer: pointer to write buffer 
		@NB_Blocks_..: # of blocks to be written
		*/
		static uint32_t imageBuffer[NUM_PIXEL_WORDS+FRAME_FOOTER_LENGTH];
		sd_mmc_start_write_blocks(&imageBuffer[0],NB_BLOCKS_PER_FRAME);
  401cdc:	21a5      	movs	r1, #165	; 0xa5
  401cde:	4845      	ldr	r0, [pc, #276]	; (401df4 <main+0x1e4>)
  401ce0:	4b45      	ldr	r3, [pc, #276]	; (401df8 <main+0x1e8>)
  401ce2:	4798      	blx	r3
	
		// Wait the end of write blocks of data (?)
		sd_mmc_wait_end_of_write_blocks(true);
  401ce4:	2001      	movs	r0, #1
  401ce6:	4b45      	ldr	r3, [pc, #276]	; (401dfc <main+0x1ec>)
  401ce8:	4798      	blx	r3
  401cea:	f8df 90e8 	ldr.w	r9, [pc, #232]	; 401dd4 <main+0x1c4>
		//-------------
	
		// What does this do..?
		while (1) {
			ioport_toggle_pin_level(LED_PIN);
			testPoint++;
  401cee:	f8df 8118 	ldr.w	r8, [pc, #280]	; 401e08 <main+0x1f8>
			testPoint++;
			// delay_ms(1000);
			while (time_tick_calc_delay(tick_start, time_tick_get()) < 1000) {}
  401cf2:	4f35      	ldr	r7, [pc, #212]	; (401dc8 <main+0x1b8>)
  401cf4:	e023      	b.n	401d3e <main+0x12e>
  401cf6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401cf8:	f013 0f02 	tst.w	r3, #2
  401cfc:	d005      	beq.n	401d0a <main+0xfa>
		port->PIO_CODR = mask;
  401cfe:	2302      	movs	r3, #2
  401d00:	6363      	str	r3, [r4, #52]	; 0x34
			delay_ms(100);
  401d02:	483f      	ldr	r0, [pc, #252]	; (401e00 <main+0x1f0>)
  401d04:	4b3f      	ldr	r3, [pc, #252]	; (401e04 <main+0x1f4>)
  401d06:	4798      	blx	r3
  401d08:	e7d5      	b.n	401cb6 <main+0xa6>
	} else {
		port->PIO_SODR = mask;
  401d0a:	2302      	movs	r3, #2
  401d0c:	6323      	str	r3, [r4, #48]	; 0x30
  401d0e:	e7f8      	b.n	401d02 <main+0xf2>
  401d10:	2302      	movs	r3, #2
  401d12:	f8c9 3030 	str.w	r3, [r9, #48]	; 0x30
			testPoint++;
  401d16:	f8d8 3000 	ldr.w	r3, [r8]
  401d1a:	3301      	adds	r3, #1
  401d1c:	f8c8 3000 	str.w	r3, [r8]
			testPoint++;
  401d20:	f8d8 3000 	ldr.w	r3, [r8]
  401d24:	3301      	adds	r3, #1
  401d26:	f8c8 3000 	str.w	r3, [r8]
			while (time_tick_calc_delay(tick_start, time_tick_get()) < 1000) {}
  401d2a:	4e26      	ldr	r6, [pc, #152]	; (401dc4 <main+0x1b4>)
  401d2c:	4d27      	ldr	r5, [pc, #156]	; (401dcc <main+0x1bc>)
  401d2e:	683c      	ldr	r4, [r7, #0]
  401d30:	47b0      	blx	r6
  401d32:	4601      	mov	r1, r0
  401d34:	4620      	mov	r0, r4
  401d36:	47a8      	blx	r5
  401d38:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
  401d3c:	d3f7      	bcc.n	401d2e <main+0x11e>
	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  401d3e:	f8d9 303c 	ldr.w	r3, [r9, #60]	; 0x3c
  401d42:	f013 0f02 	tst.w	r3, #2
  401d46:	d0e3      	beq.n	401d10 <main+0x100>
		port->PIO_CODR = mask;
  401d48:	2302      	movs	r3, #2
  401d4a:	f8c9 3034 	str.w	r3, [r9, #52]	; 0x34
  401d4e:	e7e2      	b.n	401d16 <main+0x106>
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401d50:	2202      	movs	r2, #2
  401d52:	4b20      	ldr	r3, [pc, #128]	; (401dd4 <main+0x1c4>)
  401d54:	635a      	str	r2, [r3, #52]	; 0x34
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401d56:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  401d5a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  401d5e:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401d60:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401d64:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  401d68:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401d6a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401d6e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401d72:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401d74:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401d78:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  401d7c:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401d7e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401d82:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401d86:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401d88:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401d8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401d90:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401d92:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		
		
	}
	
	return 0;
}
  401d96:	2000      	movs	r0, #0
  401d98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401d9c:	00404cd0 	.word	0x00404cd0
  401da0:	00401e5d 	.word	0x00401e5d
  401da4:	2040000a 	.word	0x2040000a
  401da8:	004012e1 	.word	0x004012e1
  401dac:	00401505 	.word	0x00401505
  401db0:	00401475 	.word	0x00401475
  401db4:	00401869 	.word	0x00401869
  401db8:	00401299 	.word	0x00401299
  401dbc:	00401b19 	.word	0x00401b19
  401dc0:	00401bd5 	.word	0x00401bd5
  401dc4:	004012c5 	.word	0x004012c5
  401dc8:	20453340 	.word	0x20453340
  401dcc:	004012d1 	.word	0x004012d1
  401dd0:	20453548 	.word	0x20453548
  401dd4:	400e1400 	.word	0x400e1400
  401dd8:	0040027d 	.word	0x0040027d
  401ddc:	0040029d 	.word	0x0040029d
  401de0:	004008f9 	.word	0x004008f9
  401de4:	0040091d 	.word	0x0040091d
  401de8:	00ed6600 	.word	0x00ed6600
  401dec:	00400941 	.word	0x00400941
  401df0:	00400945 	.word	0x00400945
  401df4:	20400a90 	.word	0x20400a90
  401df8:	004009d1 	.word	0x004009d1
  401dfc:	004009f9 	.word	0x004009f9
  401e00:	00250a78 	.word	0x00250a78
  401e04:	20400001 	.word	0x20400001
  401e08:	204532a4 	.word	0x204532a4

00401e0c <__libc_init_array>:
  401e0c:	b570      	push	{r4, r5, r6, lr}
  401e0e:	4e0f      	ldr	r6, [pc, #60]	; (401e4c <__libc_init_array+0x40>)
  401e10:	4d0f      	ldr	r5, [pc, #60]	; (401e50 <__libc_init_array+0x44>)
  401e12:	1b76      	subs	r6, r6, r5
  401e14:	10b6      	asrs	r6, r6, #2
  401e16:	bf18      	it	ne
  401e18:	2400      	movne	r4, #0
  401e1a:	d005      	beq.n	401e28 <__libc_init_array+0x1c>
  401e1c:	3401      	adds	r4, #1
  401e1e:	f855 3b04 	ldr.w	r3, [r5], #4
  401e22:	4798      	blx	r3
  401e24:	42a6      	cmp	r6, r4
  401e26:	d1f9      	bne.n	401e1c <__libc_init_array+0x10>
  401e28:	4e0a      	ldr	r6, [pc, #40]	; (401e54 <__libc_init_array+0x48>)
  401e2a:	4d0b      	ldr	r5, [pc, #44]	; (401e58 <__libc_init_array+0x4c>)
  401e2c:	1b76      	subs	r6, r6, r5
  401e2e:	f003 f811 	bl	404e54 <_init>
  401e32:	10b6      	asrs	r6, r6, #2
  401e34:	bf18      	it	ne
  401e36:	2400      	movne	r4, #0
  401e38:	d006      	beq.n	401e48 <__libc_init_array+0x3c>
  401e3a:	3401      	adds	r4, #1
  401e3c:	f855 3b04 	ldr.w	r3, [r5], #4
  401e40:	4798      	blx	r3
  401e42:	42a6      	cmp	r6, r4
  401e44:	d1f9      	bne.n	401e3a <__libc_init_array+0x2e>
  401e46:	bd70      	pop	{r4, r5, r6, pc}
  401e48:	bd70      	pop	{r4, r5, r6, pc}
  401e4a:	bf00      	nop
  401e4c:	00404e60 	.word	0x00404e60
  401e50:	00404e60 	.word	0x00404e60
  401e54:	00404e68 	.word	0x00404e68
  401e58:	00404e60 	.word	0x00404e60

00401e5c <iprintf>:
  401e5c:	b40f      	push	{r0, r1, r2, r3}
  401e5e:	b500      	push	{lr}
  401e60:	4907      	ldr	r1, [pc, #28]	; (401e80 <iprintf+0x24>)
  401e62:	b083      	sub	sp, #12
  401e64:	ab04      	add	r3, sp, #16
  401e66:	6808      	ldr	r0, [r1, #0]
  401e68:	f853 2b04 	ldr.w	r2, [r3], #4
  401e6c:	6881      	ldr	r1, [r0, #8]
  401e6e:	9301      	str	r3, [sp, #4]
  401e70:	f000 f930 	bl	4020d4 <_vfiprintf_r>
  401e74:	b003      	add	sp, #12
  401e76:	f85d eb04 	ldr.w	lr, [sp], #4
  401e7a:	b004      	add	sp, #16
  401e7c:	4770      	bx	lr
  401e7e:	bf00      	nop
  401e80:	20400010 	.word	0x20400010

00401e84 <memcpy>:
  401e84:	4684      	mov	ip, r0
  401e86:	ea41 0300 	orr.w	r3, r1, r0
  401e8a:	f013 0303 	ands.w	r3, r3, #3
  401e8e:	d16d      	bne.n	401f6c <memcpy+0xe8>
  401e90:	3a40      	subs	r2, #64	; 0x40
  401e92:	d341      	bcc.n	401f18 <memcpy+0x94>
  401e94:	f851 3b04 	ldr.w	r3, [r1], #4
  401e98:	f840 3b04 	str.w	r3, [r0], #4
  401e9c:	f851 3b04 	ldr.w	r3, [r1], #4
  401ea0:	f840 3b04 	str.w	r3, [r0], #4
  401ea4:	f851 3b04 	ldr.w	r3, [r1], #4
  401ea8:	f840 3b04 	str.w	r3, [r0], #4
  401eac:	f851 3b04 	ldr.w	r3, [r1], #4
  401eb0:	f840 3b04 	str.w	r3, [r0], #4
  401eb4:	f851 3b04 	ldr.w	r3, [r1], #4
  401eb8:	f840 3b04 	str.w	r3, [r0], #4
  401ebc:	f851 3b04 	ldr.w	r3, [r1], #4
  401ec0:	f840 3b04 	str.w	r3, [r0], #4
  401ec4:	f851 3b04 	ldr.w	r3, [r1], #4
  401ec8:	f840 3b04 	str.w	r3, [r0], #4
  401ecc:	f851 3b04 	ldr.w	r3, [r1], #4
  401ed0:	f840 3b04 	str.w	r3, [r0], #4
  401ed4:	f851 3b04 	ldr.w	r3, [r1], #4
  401ed8:	f840 3b04 	str.w	r3, [r0], #4
  401edc:	f851 3b04 	ldr.w	r3, [r1], #4
  401ee0:	f840 3b04 	str.w	r3, [r0], #4
  401ee4:	f851 3b04 	ldr.w	r3, [r1], #4
  401ee8:	f840 3b04 	str.w	r3, [r0], #4
  401eec:	f851 3b04 	ldr.w	r3, [r1], #4
  401ef0:	f840 3b04 	str.w	r3, [r0], #4
  401ef4:	f851 3b04 	ldr.w	r3, [r1], #4
  401ef8:	f840 3b04 	str.w	r3, [r0], #4
  401efc:	f851 3b04 	ldr.w	r3, [r1], #4
  401f00:	f840 3b04 	str.w	r3, [r0], #4
  401f04:	f851 3b04 	ldr.w	r3, [r1], #4
  401f08:	f840 3b04 	str.w	r3, [r0], #4
  401f0c:	f851 3b04 	ldr.w	r3, [r1], #4
  401f10:	f840 3b04 	str.w	r3, [r0], #4
  401f14:	3a40      	subs	r2, #64	; 0x40
  401f16:	d2bd      	bcs.n	401e94 <memcpy+0x10>
  401f18:	3230      	adds	r2, #48	; 0x30
  401f1a:	d311      	bcc.n	401f40 <memcpy+0xbc>
  401f1c:	f851 3b04 	ldr.w	r3, [r1], #4
  401f20:	f840 3b04 	str.w	r3, [r0], #4
  401f24:	f851 3b04 	ldr.w	r3, [r1], #4
  401f28:	f840 3b04 	str.w	r3, [r0], #4
  401f2c:	f851 3b04 	ldr.w	r3, [r1], #4
  401f30:	f840 3b04 	str.w	r3, [r0], #4
  401f34:	f851 3b04 	ldr.w	r3, [r1], #4
  401f38:	f840 3b04 	str.w	r3, [r0], #4
  401f3c:	3a10      	subs	r2, #16
  401f3e:	d2ed      	bcs.n	401f1c <memcpy+0x98>
  401f40:	320c      	adds	r2, #12
  401f42:	d305      	bcc.n	401f50 <memcpy+0xcc>
  401f44:	f851 3b04 	ldr.w	r3, [r1], #4
  401f48:	f840 3b04 	str.w	r3, [r0], #4
  401f4c:	3a04      	subs	r2, #4
  401f4e:	d2f9      	bcs.n	401f44 <memcpy+0xc0>
  401f50:	3204      	adds	r2, #4
  401f52:	d008      	beq.n	401f66 <memcpy+0xe2>
  401f54:	07d2      	lsls	r2, r2, #31
  401f56:	bf1c      	itt	ne
  401f58:	f811 3b01 	ldrbne.w	r3, [r1], #1
  401f5c:	f800 3b01 	strbne.w	r3, [r0], #1
  401f60:	d301      	bcc.n	401f66 <memcpy+0xe2>
  401f62:	880b      	ldrh	r3, [r1, #0]
  401f64:	8003      	strh	r3, [r0, #0]
  401f66:	4660      	mov	r0, ip
  401f68:	4770      	bx	lr
  401f6a:	bf00      	nop
  401f6c:	2a08      	cmp	r2, #8
  401f6e:	d313      	bcc.n	401f98 <memcpy+0x114>
  401f70:	078b      	lsls	r3, r1, #30
  401f72:	d08d      	beq.n	401e90 <memcpy+0xc>
  401f74:	f010 0303 	ands.w	r3, r0, #3
  401f78:	d08a      	beq.n	401e90 <memcpy+0xc>
  401f7a:	f1c3 0304 	rsb	r3, r3, #4
  401f7e:	1ad2      	subs	r2, r2, r3
  401f80:	07db      	lsls	r3, r3, #31
  401f82:	bf1c      	itt	ne
  401f84:	f811 3b01 	ldrbne.w	r3, [r1], #1
  401f88:	f800 3b01 	strbne.w	r3, [r0], #1
  401f8c:	d380      	bcc.n	401e90 <memcpy+0xc>
  401f8e:	f831 3b02 	ldrh.w	r3, [r1], #2
  401f92:	f820 3b02 	strh.w	r3, [r0], #2
  401f96:	e77b      	b.n	401e90 <memcpy+0xc>
  401f98:	3a04      	subs	r2, #4
  401f9a:	d3d9      	bcc.n	401f50 <memcpy+0xcc>
  401f9c:	3a01      	subs	r2, #1
  401f9e:	f811 3b01 	ldrb.w	r3, [r1], #1
  401fa2:	f800 3b01 	strb.w	r3, [r0], #1
  401fa6:	d2f9      	bcs.n	401f9c <memcpy+0x118>
  401fa8:	780b      	ldrb	r3, [r1, #0]
  401faa:	7003      	strb	r3, [r0, #0]
  401fac:	784b      	ldrb	r3, [r1, #1]
  401fae:	7043      	strb	r3, [r0, #1]
  401fb0:	788b      	ldrb	r3, [r1, #2]
  401fb2:	7083      	strb	r3, [r0, #2]
  401fb4:	4660      	mov	r0, ip
  401fb6:	4770      	bx	lr

00401fb8 <memset>:
  401fb8:	b470      	push	{r4, r5, r6}
  401fba:	0786      	lsls	r6, r0, #30
  401fbc:	d046      	beq.n	40204c <memset+0x94>
  401fbe:	1e54      	subs	r4, r2, #1
  401fc0:	2a00      	cmp	r2, #0
  401fc2:	d041      	beq.n	402048 <memset+0x90>
  401fc4:	b2ca      	uxtb	r2, r1
  401fc6:	4603      	mov	r3, r0
  401fc8:	e002      	b.n	401fd0 <memset+0x18>
  401fca:	f114 34ff 	adds.w	r4, r4, #4294967295
  401fce:	d33b      	bcc.n	402048 <memset+0x90>
  401fd0:	f803 2b01 	strb.w	r2, [r3], #1
  401fd4:	079d      	lsls	r5, r3, #30
  401fd6:	d1f8      	bne.n	401fca <memset+0x12>
  401fd8:	2c03      	cmp	r4, #3
  401fda:	d92e      	bls.n	40203a <memset+0x82>
  401fdc:	b2cd      	uxtb	r5, r1
  401fde:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401fe2:	2c0f      	cmp	r4, #15
  401fe4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401fe8:	d919      	bls.n	40201e <memset+0x66>
  401fea:	f103 0210 	add.w	r2, r3, #16
  401fee:	4626      	mov	r6, r4
  401ff0:	3e10      	subs	r6, #16
  401ff2:	2e0f      	cmp	r6, #15
  401ff4:	f842 5c10 	str.w	r5, [r2, #-16]
  401ff8:	f842 5c0c 	str.w	r5, [r2, #-12]
  401ffc:	f842 5c08 	str.w	r5, [r2, #-8]
  402000:	f842 5c04 	str.w	r5, [r2, #-4]
  402004:	f102 0210 	add.w	r2, r2, #16
  402008:	d8f2      	bhi.n	401ff0 <memset+0x38>
  40200a:	f1a4 0210 	sub.w	r2, r4, #16
  40200e:	f022 020f 	bic.w	r2, r2, #15
  402012:	f004 040f 	and.w	r4, r4, #15
  402016:	3210      	adds	r2, #16
  402018:	2c03      	cmp	r4, #3
  40201a:	4413      	add	r3, r2
  40201c:	d90d      	bls.n	40203a <memset+0x82>
  40201e:	461e      	mov	r6, r3
  402020:	4622      	mov	r2, r4
  402022:	3a04      	subs	r2, #4
  402024:	2a03      	cmp	r2, #3
  402026:	f846 5b04 	str.w	r5, [r6], #4
  40202a:	d8fa      	bhi.n	402022 <memset+0x6a>
  40202c:	1f22      	subs	r2, r4, #4
  40202e:	f022 0203 	bic.w	r2, r2, #3
  402032:	3204      	adds	r2, #4
  402034:	4413      	add	r3, r2
  402036:	f004 0403 	and.w	r4, r4, #3
  40203a:	b12c      	cbz	r4, 402048 <memset+0x90>
  40203c:	b2c9      	uxtb	r1, r1
  40203e:	441c      	add	r4, r3
  402040:	f803 1b01 	strb.w	r1, [r3], #1
  402044:	429c      	cmp	r4, r3
  402046:	d1fb      	bne.n	402040 <memset+0x88>
  402048:	bc70      	pop	{r4, r5, r6}
  40204a:	4770      	bx	lr
  40204c:	4614      	mov	r4, r2
  40204e:	4603      	mov	r3, r0
  402050:	e7c2      	b.n	401fd8 <memset+0x20>
  402052:	bf00      	nop

00402054 <__sprint_r.part.0>:
  402054:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402058:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40205a:	049c      	lsls	r4, r3, #18
  40205c:	4693      	mov	fp, r2
  40205e:	d52f      	bpl.n	4020c0 <__sprint_r.part.0+0x6c>
  402060:	6893      	ldr	r3, [r2, #8]
  402062:	6812      	ldr	r2, [r2, #0]
  402064:	b353      	cbz	r3, 4020bc <__sprint_r.part.0+0x68>
  402066:	460e      	mov	r6, r1
  402068:	4607      	mov	r7, r0
  40206a:	f102 0908 	add.w	r9, r2, #8
  40206e:	e919 0420 	ldmdb	r9, {r5, sl}
  402072:	ea5f 089a 	movs.w	r8, sl, lsr #2
  402076:	d017      	beq.n	4020a8 <__sprint_r.part.0+0x54>
  402078:	3d04      	subs	r5, #4
  40207a:	2400      	movs	r4, #0
  40207c:	e001      	b.n	402082 <__sprint_r.part.0+0x2e>
  40207e:	45a0      	cmp	r8, r4
  402080:	d010      	beq.n	4020a4 <__sprint_r.part.0+0x50>
  402082:	4632      	mov	r2, r6
  402084:	f855 1f04 	ldr.w	r1, [r5, #4]!
  402088:	4638      	mov	r0, r7
  40208a:	f001 f8bb 	bl	403204 <_fputwc_r>
  40208e:	1c43      	adds	r3, r0, #1
  402090:	f104 0401 	add.w	r4, r4, #1
  402094:	d1f3      	bne.n	40207e <__sprint_r.part.0+0x2a>
  402096:	2300      	movs	r3, #0
  402098:	f8cb 3008 	str.w	r3, [fp, #8]
  40209c:	f8cb 3004 	str.w	r3, [fp, #4]
  4020a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4020a4:	f8db 3008 	ldr.w	r3, [fp, #8]
  4020a8:	f02a 0a03 	bic.w	sl, sl, #3
  4020ac:	eba3 030a 	sub.w	r3, r3, sl
  4020b0:	f8cb 3008 	str.w	r3, [fp, #8]
  4020b4:	f109 0908 	add.w	r9, r9, #8
  4020b8:	2b00      	cmp	r3, #0
  4020ba:	d1d8      	bne.n	40206e <__sprint_r.part.0+0x1a>
  4020bc:	2000      	movs	r0, #0
  4020be:	e7ea      	b.n	402096 <__sprint_r.part.0+0x42>
  4020c0:	f001 fa0a 	bl	4034d8 <__sfvwrite_r>
  4020c4:	2300      	movs	r3, #0
  4020c6:	f8cb 3008 	str.w	r3, [fp, #8]
  4020ca:	f8cb 3004 	str.w	r3, [fp, #4]
  4020ce:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4020d2:	bf00      	nop

004020d4 <_vfiprintf_r>:
  4020d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4020d8:	b0ad      	sub	sp, #180	; 0xb4
  4020da:	461d      	mov	r5, r3
  4020dc:	468b      	mov	fp, r1
  4020de:	4690      	mov	r8, r2
  4020e0:	9307      	str	r3, [sp, #28]
  4020e2:	9006      	str	r0, [sp, #24]
  4020e4:	b118      	cbz	r0, 4020ee <_vfiprintf_r+0x1a>
  4020e6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4020e8:	2b00      	cmp	r3, #0
  4020ea:	f000 80f3 	beq.w	4022d4 <_vfiprintf_r+0x200>
  4020ee:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4020f2:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  4020f6:	07df      	lsls	r7, r3, #31
  4020f8:	b281      	uxth	r1, r0
  4020fa:	d402      	bmi.n	402102 <_vfiprintf_r+0x2e>
  4020fc:	058e      	lsls	r6, r1, #22
  4020fe:	f140 80fc 	bpl.w	4022fa <_vfiprintf_r+0x226>
  402102:	048c      	lsls	r4, r1, #18
  402104:	d40a      	bmi.n	40211c <_vfiprintf_r+0x48>
  402106:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40210a:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  40210e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  402112:	f8ab 100c 	strh.w	r1, [fp, #12]
  402116:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  40211a:	b289      	uxth	r1, r1
  40211c:	0708      	lsls	r0, r1, #28
  40211e:	f140 80b3 	bpl.w	402288 <_vfiprintf_r+0x1b4>
  402122:	f8db 3010 	ldr.w	r3, [fp, #16]
  402126:	2b00      	cmp	r3, #0
  402128:	f000 80ae 	beq.w	402288 <_vfiprintf_r+0x1b4>
  40212c:	f001 031a 	and.w	r3, r1, #26
  402130:	2b0a      	cmp	r3, #10
  402132:	f000 80b5 	beq.w	4022a0 <_vfiprintf_r+0x1cc>
  402136:	2300      	movs	r3, #0
  402138:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  40213c:	930b      	str	r3, [sp, #44]	; 0x2c
  40213e:	9311      	str	r3, [sp, #68]	; 0x44
  402140:	9310      	str	r3, [sp, #64]	; 0x40
  402142:	9303      	str	r3, [sp, #12]
  402144:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  402148:	46ca      	mov	sl, r9
  40214a:	f8cd b010 	str.w	fp, [sp, #16]
  40214e:	f898 3000 	ldrb.w	r3, [r8]
  402152:	4644      	mov	r4, r8
  402154:	b1fb      	cbz	r3, 402196 <_vfiprintf_r+0xc2>
  402156:	2b25      	cmp	r3, #37	; 0x25
  402158:	d102      	bne.n	402160 <_vfiprintf_r+0x8c>
  40215a:	e01c      	b.n	402196 <_vfiprintf_r+0xc2>
  40215c:	2b25      	cmp	r3, #37	; 0x25
  40215e:	d003      	beq.n	402168 <_vfiprintf_r+0x94>
  402160:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402164:	2b00      	cmp	r3, #0
  402166:	d1f9      	bne.n	40215c <_vfiprintf_r+0x88>
  402168:	eba4 0508 	sub.w	r5, r4, r8
  40216c:	b19d      	cbz	r5, 402196 <_vfiprintf_r+0xc2>
  40216e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402170:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402172:	f8ca 8000 	str.w	r8, [sl]
  402176:	3301      	adds	r3, #1
  402178:	442a      	add	r2, r5
  40217a:	2b07      	cmp	r3, #7
  40217c:	f8ca 5004 	str.w	r5, [sl, #4]
  402180:	9211      	str	r2, [sp, #68]	; 0x44
  402182:	9310      	str	r3, [sp, #64]	; 0x40
  402184:	dd7a      	ble.n	40227c <_vfiprintf_r+0x1a8>
  402186:	2a00      	cmp	r2, #0
  402188:	f040 84b0 	bne.w	402aec <_vfiprintf_r+0xa18>
  40218c:	9b03      	ldr	r3, [sp, #12]
  40218e:	9210      	str	r2, [sp, #64]	; 0x40
  402190:	442b      	add	r3, r5
  402192:	46ca      	mov	sl, r9
  402194:	9303      	str	r3, [sp, #12]
  402196:	7823      	ldrb	r3, [r4, #0]
  402198:	2b00      	cmp	r3, #0
  40219a:	f000 83e0 	beq.w	40295e <_vfiprintf_r+0x88a>
  40219e:	2000      	movs	r0, #0
  4021a0:	f04f 0300 	mov.w	r3, #0
  4021a4:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4021a8:	f104 0801 	add.w	r8, r4, #1
  4021ac:	7862      	ldrb	r2, [r4, #1]
  4021ae:	4605      	mov	r5, r0
  4021b0:	4606      	mov	r6, r0
  4021b2:	4603      	mov	r3, r0
  4021b4:	f04f 34ff 	mov.w	r4, #4294967295
  4021b8:	f108 0801 	add.w	r8, r8, #1
  4021bc:	f1a2 0120 	sub.w	r1, r2, #32
  4021c0:	2958      	cmp	r1, #88	; 0x58
  4021c2:	f200 82de 	bhi.w	402782 <_vfiprintf_r+0x6ae>
  4021c6:	e8df f011 	tbh	[pc, r1, lsl #1]
  4021ca:	0221      	.short	0x0221
  4021cc:	02dc02dc 	.word	0x02dc02dc
  4021d0:	02dc0229 	.word	0x02dc0229
  4021d4:	02dc02dc 	.word	0x02dc02dc
  4021d8:	02dc02dc 	.word	0x02dc02dc
  4021dc:	028902dc 	.word	0x028902dc
  4021e0:	02dc0295 	.word	0x02dc0295
  4021e4:	02bd00a2 	.word	0x02bd00a2
  4021e8:	019f02dc 	.word	0x019f02dc
  4021ec:	01a401a4 	.word	0x01a401a4
  4021f0:	01a401a4 	.word	0x01a401a4
  4021f4:	01a401a4 	.word	0x01a401a4
  4021f8:	01a401a4 	.word	0x01a401a4
  4021fc:	02dc01a4 	.word	0x02dc01a4
  402200:	02dc02dc 	.word	0x02dc02dc
  402204:	02dc02dc 	.word	0x02dc02dc
  402208:	02dc02dc 	.word	0x02dc02dc
  40220c:	02dc02dc 	.word	0x02dc02dc
  402210:	01b202dc 	.word	0x01b202dc
  402214:	02dc02dc 	.word	0x02dc02dc
  402218:	02dc02dc 	.word	0x02dc02dc
  40221c:	02dc02dc 	.word	0x02dc02dc
  402220:	02dc02dc 	.word	0x02dc02dc
  402224:	02dc02dc 	.word	0x02dc02dc
  402228:	02dc0197 	.word	0x02dc0197
  40222c:	02dc02dc 	.word	0x02dc02dc
  402230:	02dc02dc 	.word	0x02dc02dc
  402234:	02dc019b 	.word	0x02dc019b
  402238:	025302dc 	.word	0x025302dc
  40223c:	02dc02dc 	.word	0x02dc02dc
  402240:	02dc02dc 	.word	0x02dc02dc
  402244:	02dc02dc 	.word	0x02dc02dc
  402248:	02dc02dc 	.word	0x02dc02dc
  40224c:	02dc02dc 	.word	0x02dc02dc
  402250:	021b025a 	.word	0x021b025a
  402254:	02dc02dc 	.word	0x02dc02dc
  402258:	026e02dc 	.word	0x026e02dc
  40225c:	02dc021b 	.word	0x02dc021b
  402260:	027302dc 	.word	0x027302dc
  402264:	01f502dc 	.word	0x01f502dc
  402268:	02090182 	.word	0x02090182
  40226c:	02dc02d7 	.word	0x02dc02d7
  402270:	02dc029a 	.word	0x02dc029a
  402274:	02dc00a7 	.word	0x02dc00a7
  402278:	022e02dc 	.word	0x022e02dc
  40227c:	f10a 0a08 	add.w	sl, sl, #8
  402280:	9b03      	ldr	r3, [sp, #12]
  402282:	442b      	add	r3, r5
  402284:	9303      	str	r3, [sp, #12]
  402286:	e786      	b.n	402196 <_vfiprintf_r+0xc2>
  402288:	4659      	mov	r1, fp
  40228a:	9806      	ldr	r0, [sp, #24]
  40228c:	f000 fdac 	bl	402de8 <__swsetup_r>
  402290:	bb18      	cbnz	r0, 4022da <_vfiprintf_r+0x206>
  402292:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  402296:	f001 031a 	and.w	r3, r1, #26
  40229a:	2b0a      	cmp	r3, #10
  40229c:	f47f af4b 	bne.w	402136 <_vfiprintf_r+0x62>
  4022a0:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  4022a4:	2b00      	cmp	r3, #0
  4022a6:	f6ff af46 	blt.w	402136 <_vfiprintf_r+0x62>
  4022aa:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4022ae:	07db      	lsls	r3, r3, #31
  4022b0:	d405      	bmi.n	4022be <_vfiprintf_r+0x1ea>
  4022b2:	058f      	lsls	r7, r1, #22
  4022b4:	d403      	bmi.n	4022be <_vfiprintf_r+0x1ea>
  4022b6:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4022ba:	f001 fac3 	bl	403844 <__retarget_lock_release_recursive>
  4022be:	462b      	mov	r3, r5
  4022c0:	4642      	mov	r2, r8
  4022c2:	4659      	mov	r1, fp
  4022c4:	9806      	ldr	r0, [sp, #24]
  4022c6:	f000 fd4d 	bl	402d64 <__sbprintf>
  4022ca:	9003      	str	r0, [sp, #12]
  4022cc:	9803      	ldr	r0, [sp, #12]
  4022ce:	b02d      	add	sp, #180	; 0xb4
  4022d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4022d4:	f000 fef4 	bl	4030c0 <__sinit>
  4022d8:	e709      	b.n	4020ee <_vfiprintf_r+0x1a>
  4022da:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4022de:	07d9      	lsls	r1, r3, #31
  4022e0:	d404      	bmi.n	4022ec <_vfiprintf_r+0x218>
  4022e2:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4022e6:	059a      	lsls	r2, r3, #22
  4022e8:	f140 84aa 	bpl.w	402c40 <_vfiprintf_r+0xb6c>
  4022ec:	f04f 33ff 	mov.w	r3, #4294967295
  4022f0:	9303      	str	r3, [sp, #12]
  4022f2:	9803      	ldr	r0, [sp, #12]
  4022f4:	b02d      	add	sp, #180	; 0xb4
  4022f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4022fa:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4022fe:	f001 fa9f 	bl	403840 <__retarget_lock_acquire_recursive>
  402302:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  402306:	b281      	uxth	r1, r0
  402308:	e6fb      	b.n	402102 <_vfiprintf_r+0x2e>
  40230a:	4276      	negs	r6, r6
  40230c:	9207      	str	r2, [sp, #28]
  40230e:	f043 0304 	orr.w	r3, r3, #4
  402312:	f898 2000 	ldrb.w	r2, [r8]
  402316:	e74f      	b.n	4021b8 <_vfiprintf_r+0xe4>
  402318:	9608      	str	r6, [sp, #32]
  40231a:	069e      	lsls	r6, r3, #26
  40231c:	f100 8450 	bmi.w	402bc0 <_vfiprintf_r+0xaec>
  402320:	9907      	ldr	r1, [sp, #28]
  402322:	06dd      	lsls	r5, r3, #27
  402324:	460a      	mov	r2, r1
  402326:	f100 83ef 	bmi.w	402b08 <_vfiprintf_r+0xa34>
  40232a:	0658      	lsls	r0, r3, #25
  40232c:	f140 83ec 	bpl.w	402b08 <_vfiprintf_r+0xa34>
  402330:	880e      	ldrh	r6, [r1, #0]
  402332:	3104      	adds	r1, #4
  402334:	2700      	movs	r7, #0
  402336:	2201      	movs	r2, #1
  402338:	9107      	str	r1, [sp, #28]
  40233a:	f04f 0100 	mov.w	r1, #0
  40233e:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  402342:	2500      	movs	r5, #0
  402344:	1c61      	adds	r1, r4, #1
  402346:	f000 8116 	beq.w	402576 <_vfiprintf_r+0x4a2>
  40234a:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  40234e:	9102      	str	r1, [sp, #8]
  402350:	ea56 0107 	orrs.w	r1, r6, r7
  402354:	f040 8114 	bne.w	402580 <_vfiprintf_r+0x4ac>
  402358:	2c00      	cmp	r4, #0
  40235a:	f040 835c 	bne.w	402a16 <_vfiprintf_r+0x942>
  40235e:	2a00      	cmp	r2, #0
  402360:	f040 83b7 	bne.w	402ad2 <_vfiprintf_r+0x9fe>
  402364:	f013 0301 	ands.w	r3, r3, #1
  402368:	9305      	str	r3, [sp, #20]
  40236a:	f000 8457 	beq.w	402c1c <_vfiprintf_r+0xb48>
  40236e:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  402372:	2330      	movs	r3, #48	; 0x30
  402374:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  402378:	9b05      	ldr	r3, [sp, #20]
  40237a:	42a3      	cmp	r3, r4
  40237c:	bfb8      	it	lt
  40237e:	4623      	movlt	r3, r4
  402380:	9301      	str	r3, [sp, #4]
  402382:	b10d      	cbz	r5, 402388 <_vfiprintf_r+0x2b4>
  402384:	3301      	adds	r3, #1
  402386:	9301      	str	r3, [sp, #4]
  402388:	9b02      	ldr	r3, [sp, #8]
  40238a:	f013 0302 	ands.w	r3, r3, #2
  40238e:	9309      	str	r3, [sp, #36]	; 0x24
  402390:	d002      	beq.n	402398 <_vfiprintf_r+0x2c4>
  402392:	9b01      	ldr	r3, [sp, #4]
  402394:	3302      	adds	r3, #2
  402396:	9301      	str	r3, [sp, #4]
  402398:	9b02      	ldr	r3, [sp, #8]
  40239a:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  40239e:	930a      	str	r3, [sp, #40]	; 0x28
  4023a0:	f040 8217 	bne.w	4027d2 <_vfiprintf_r+0x6fe>
  4023a4:	9b08      	ldr	r3, [sp, #32]
  4023a6:	9a01      	ldr	r2, [sp, #4]
  4023a8:	1a9d      	subs	r5, r3, r2
  4023aa:	2d00      	cmp	r5, #0
  4023ac:	f340 8211 	ble.w	4027d2 <_vfiprintf_r+0x6fe>
  4023b0:	2d10      	cmp	r5, #16
  4023b2:	f340 8490 	ble.w	402cd6 <_vfiprintf_r+0xc02>
  4023b6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4023b8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4023ba:	4ec4      	ldr	r6, [pc, #784]	; (4026cc <_vfiprintf_r+0x5f8>)
  4023bc:	46d6      	mov	lr, sl
  4023be:	2710      	movs	r7, #16
  4023c0:	46a2      	mov	sl, r4
  4023c2:	4619      	mov	r1, r3
  4023c4:	9c06      	ldr	r4, [sp, #24]
  4023c6:	e007      	b.n	4023d8 <_vfiprintf_r+0x304>
  4023c8:	f101 0c02 	add.w	ip, r1, #2
  4023cc:	f10e 0e08 	add.w	lr, lr, #8
  4023d0:	4601      	mov	r1, r0
  4023d2:	3d10      	subs	r5, #16
  4023d4:	2d10      	cmp	r5, #16
  4023d6:	dd11      	ble.n	4023fc <_vfiprintf_r+0x328>
  4023d8:	1c48      	adds	r0, r1, #1
  4023da:	3210      	adds	r2, #16
  4023dc:	2807      	cmp	r0, #7
  4023de:	9211      	str	r2, [sp, #68]	; 0x44
  4023e0:	e88e 00c0 	stmia.w	lr, {r6, r7}
  4023e4:	9010      	str	r0, [sp, #64]	; 0x40
  4023e6:	ddef      	ble.n	4023c8 <_vfiprintf_r+0x2f4>
  4023e8:	2a00      	cmp	r2, #0
  4023ea:	f040 81e4 	bne.w	4027b6 <_vfiprintf_r+0x6e2>
  4023ee:	3d10      	subs	r5, #16
  4023f0:	2d10      	cmp	r5, #16
  4023f2:	4611      	mov	r1, r2
  4023f4:	f04f 0c01 	mov.w	ip, #1
  4023f8:	46ce      	mov	lr, r9
  4023fa:	dced      	bgt.n	4023d8 <_vfiprintf_r+0x304>
  4023fc:	4654      	mov	r4, sl
  4023fe:	4661      	mov	r1, ip
  402400:	46f2      	mov	sl, lr
  402402:	442a      	add	r2, r5
  402404:	2907      	cmp	r1, #7
  402406:	9211      	str	r2, [sp, #68]	; 0x44
  402408:	f8ca 6000 	str.w	r6, [sl]
  40240c:	f8ca 5004 	str.w	r5, [sl, #4]
  402410:	9110      	str	r1, [sp, #64]	; 0x40
  402412:	f300 82ec 	bgt.w	4029ee <_vfiprintf_r+0x91a>
  402416:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40241a:	f10a 0a08 	add.w	sl, sl, #8
  40241e:	1c48      	adds	r0, r1, #1
  402420:	2d00      	cmp	r5, #0
  402422:	f040 81de 	bne.w	4027e2 <_vfiprintf_r+0x70e>
  402426:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402428:	2b00      	cmp	r3, #0
  40242a:	f000 81f8 	beq.w	40281e <_vfiprintf_r+0x74a>
  40242e:	3202      	adds	r2, #2
  402430:	a90e      	add	r1, sp, #56	; 0x38
  402432:	2302      	movs	r3, #2
  402434:	2807      	cmp	r0, #7
  402436:	9211      	str	r2, [sp, #68]	; 0x44
  402438:	9010      	str	r0, [sp, #64]	; 0x40
  40243a:	e88a 000a 	stmia.w	sl, {r1, r3}
  40243e:	f340 81ea 	ble.w	402816 <_vfiprintf_r+0x742>
  402442:	2a00      	cmp	r2, #0
  402444:	f040 838c 	bne.w	402b60 <_vfiprintf_r+0xa8c>
  402448:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40244a:	2b80      	cmp	r3, #128	; 0x80
  40244c:	f04f 0001 	mov.w	r0, #1
  402450:	4611      	mov	r1, r2
  402452:	46ca      	mov	sl, r9
  402454:	f040 81e7 	bne.w	402826 <_vfiprintf_r+0x752>
  402458:	9b08      	ldr	r3, [sp, #32]
  40245a:	9d01      	ldr	r5, [sp, #4]
  40245c:	1b5e      	subs	r6, r3, r5
  40245e:	2e00      	cmp	r6, #0
  402460:	f340 81e1 	ble.w	402826 <_vfiprintf_r+0x752>
  402464:	2e10      	cmp	r6, #16
  402466:	4d9a      	ldr	r5, [pc, #616]	; (4026d0 <_vfiprintf_r+0x5fc>)
  402468:	f340 8450 	ble.w	402d0c <_vfiprintf_r+0xc38>
  40246c:	46d4      	mov	ip, sl
  40246e:	2710      	movs	r7, #16
  402470:	46a2      	mov	sl, r4
  402472:	9c06      	ldr	r4, [sp, #24]
  402474:	e007      	b.n	402486 <_vfiprintf_r+0x3b2>
  402476:	f101 0e02 	add.w	lr, r1, #2
  40247a:	f10c 0c08 	add.w	ip, ip, #8
  40247e:	4601      	mov	r1, r0
  402480:	3e10      	subs	r6, #16
  402482:	2e10      	cmp	r6, #16
  402484:	dd11      	ble.n	4024aa <_vfiprintf_r+0x3d6>
  402486:	1c48      	adds	r0, r1, #1
  402488:	3210      	adds	r2, #16
  40248a:	2807      	cmp	r0, #7
  40248c:	9211      	str	r2, [sp, #68]	; 0x44
  40248e:	e88c 00a0 	stmia.w	ip, {r5, r7}
  402492:	9010      	str	r0, [sp, #64]	; 0x40
  402494:	ddef      	ble.n	402476 <_vfiprintf_r+0x3a2>
  402496:	2a00      	cmp	r2, #0
  402498:	f040 829d 	bne.w	4029d6 <_vfiprintf_r+0x902>
  40249c:	3e10      	subs	r6, #16
  40249e:	2e10      	cmp	r6, #16
  4024a0:	f04f 0e01 	mov.w	lr, #1
  4024a4:	4611      	mov	r1, r2
  4024a6:	46cc      	mov	ip, r9
  4024a8:	dced      	bgt.n	402486 <_vfiprintf_r+0x3b2>
  4024aa:	4654      	mov	r4, sl
  4024ac:	46e2      	mov	sl, ip
  4024ae:	4432      	add	r2, r6
  4024b0:	f1be 0f07 	cmp.w	lr, #7
  4024b4:	9211      	str	r2, [sp, #68]	; 0x44
  4024b6:	e88a 0060 	stmia.w	sl, {r5, r6}
  4024ba:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  4024be:	f300 8369 	bgt.w	402b94 <_vfiprintf_r+0xac0>
  4024c2:	f10a 0a08 	add.w	sl, sl, #8
  4024c6:	f10e 0001 	add.w	r0, lr, #1
  4024ca:	4671      	mov	r1, lr
  4024cc:	e1ab      	b.n	402826 <_vfiprintf_r+0x752>
  4024ce:	9608      	str	r6, [sp, #32]
  4024d0:	f013 0220 	ands.w	r2, r3, #32
  4024d4:	f040 838c 	bne.w	402bf0 <_vfiprintf_r+0xb1c>
  4024d8:	f013 0110 	ands.w	r1, r3, #16
  4024dc:	f040 831a 	bne.w	402b14 <_vfiprintf_r+0xa40>
  4024e0:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  4024e4:	f000 8316 	beq.w	402b14 <_vfiprintf_r+0xa40>
  4024e8:	9807      	ldr	r0, [sp, #28]
  4024ea:	460a      	mov	r2, r1
  4024ec:	4601      	mov	r1, r0
  4024ee:	3104      	adds	r1, #4
  4024f0:	8806      	ldrh	r6, [r0, #0]
  4024f2:	9107      	str	r1, [sp, #28]
  4024f4:	2700      	movs	r7, #0
  4024f6:	e720      	b.n	40233a <_vfiprintf_r+0x266>
  4024f8:	9608      	str	r6, [sp, #32]
  4024fa:	f043 0310 	orr.w	r3, r3, #16
  4024fe:	e7e7      	b.n	4024d0 <_vfiprintf_r+0x3fc>
  402500:	9608      	str	r6, [sp, #32]
  402502:	f043 0310 	orr.w	r3, r3, #16
  402506:	e708      	b.n	40231a <_vfiprintf_r+0x246>
  402508:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40250c:	f898 2000 	ldrb.w	r2, [r8]
  402510:	e652      	b.n	4021b8 <_vfiprintf_r+0xe4>
  402512:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  402516:	2600      	movs	r6, #0
  402518:	f818 2b01 	ldrb.w	r2, [r8], #1
  40251c:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  402520:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  402524:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  402528:	2909      	cmp	r1, #9
  40252a:	d9f5      	bls.n	402518 <_vfiprintf_r+0x444>
  40252c:	e646      	b.n	4021bc <_vfiprintf_r+0xe8>
  40252e:	9608      	str	r6, [sp, #32]
  402530:	2800      	cmp	r0, #0
  402532:	f040 8408 	bne.w	402d46 <_vfiprintf_r+0xc72>
  402536:	f043 0310 	orr.w	r3, r3, #16
  40253a:	069e      	lsls	r6, r3, #26
  40253c:	f100 834c 	bmi.w	402bd8 <_vfiprintf_r+0xb04>
  402540:	06dd      	lsls	r5, r3, #27
  402542:	f100 82f3 	bmi.w	402b2c <_vfiprintf_r+0xa58>
  402546:	0658      	lsls	r0, r3, #25
  402548:	f140 82f0 	bpl.w	402b2c <_vfiprintf_r+0xa58>
  40254c:	9d07      	ldr	r5, [sp, #28]
  40254e:	f9b5 6000 	ldrsh.w	r6, [r5]
  402552:	462a      	mov	r2, r5
  402554:	17f7      	asrs	r7, r6, #31
  402556:	3204      	adds	r2, #4
  402558:	4630      	mov	r0, r6
  40255a:	4639      	mov	r1, r7
  40255c:	9207      	str	r2, [sp, #28]
  40255e:	2800      	cmp	r0, #0
  402560:	f171 0200 	sbcs.w	r2, r1, #0
  402564:	f2c0 835d 	blt.w	402c22 <_vfiprintf_r+0xb4e>
  402568:	1c61      	adds	r1, r4, #1
  40256a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40256e:	f04f 0201 	mov.w	r2, #1
  402572:	f47f aeea 	bne.w	40234a <_vfiprintf_r+0x276>
  402576:	ea56 0107 	orrs.w	r1, r6, r7
  40257a:	f000 824d 	beq.w	402a18 <_vfiprintf_r+0x944>
  40257e:	9302      	str	r3, [sp, #8]
  402580:	2a01      	cmp	r2, #1
  402582:	f000 828c 	beq.w	402a9e <_vfiprintf_r+0x9ca>
  402586:	2a02      	cmp	r2, #2
  402588:	f040 825c 	bne.w	402a44 <_vfiprintf_r+0x970>
  40258c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40258e:	46cb      	mov	fp, r9
  402590:	0933      	lsrs	r3, r6, #4
  402592:	f006 010f 	and.w	r1, r6, #15
  402596:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  40259a:	093a      	lsrs	r2, r7, #4
  40259c:	461e      	mov	r6, r3
  40259e:	4617      	mov	r7, r2
  4025a0:	5c43      	ldrb	r3, [r0, r1]
  4025a2:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  4025a6:	ea56 0307 	orrs.w	r3, r6, r7
  4025aa:	d1f1      	bne.n	402590 <_vfiprintf_r+0x4bc>
  4025ac:	eba9 030b 	sub.w	r3, r9, fp
  4025b0:	9305      	str	r3, [sp, #20]
  4025b2:	e6e1      	b.n	402378 <_vfiprintf_r+0x2a4>
  4025b4:	2800      	cmp	r0, #0
  4025b6:	f040 83c0 	bne.w	402d3a <_vfiprintf_r+0xc66>
  4025ba:	0699      	lsls	r1, r3, #26
  4025bc:	f100 8367 	bmi.w	402c8e <_vfiprintf_r+0xbba>
  4025c0:	06da      	lsls	r2, r3, #27
  4025c2:	f100 80f1 	bmi.w	4027a8 <_vfiprintf_r+0x6d4>
  4025c6:	065b      	lsls	r3, r3, #25
  4025c8:	f140 80ee 	bpl.w	4027a8 <_vfiprintf_r+0x6d4>
  4025cc:	9a07      	ldr	r2, [sp, #28]
  4025ce:	6813      	ldr	r3, [r2, #0]
  4025d0:	3204      	adds	r2, #4
  4025d2:	9207      	str	r2, [sp, #28]
  4025d4:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  4025d8:	801a      	strh	r2, [r3, #0]
  4025da:	e5b8      	b.n	40214e <_vfiprintf_r+0x7a>
  4025dc:	9807      	ldr	r0, [sp, #28]
  4025de:	4a3d      	ldr	r2, [pc, #244]	; (4026d4 <_vfiprintf_r+0x600>)
  4025e0:	9608      	str	r6, [sp, #32]
  4025e2:	920b      	str	r2, [sp, #44]	; 0x2c
  4025e4:	6806      	ldr	r6, [r0, #0]
  4025e6:	2278      	movs	r2, #120	; 0x78
  4025e8:	2130      	movs	r1, #48	; 0x30
  4025ea:	3004      	adds	r0, #4
  4025ec:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4025f0:	f043 0302 	orr.w	r3, r3, #2
  4025f4:	9007      	str	r0, [sp, #28]
  4025f6:	2700      	movs	r7, #0
  4025f8:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4025fc:	2202      	movs	r2, #2
  4025fe:	e69c      	b.n	40233a <_vfiprintf_r+0x266>
  402600:	9608      	str	r6, [sp, #32]
  402602:	2800      	cmp	r0, #0
  402604:	d099      	beq.n	40253a <_vfiprintf_r+0x466>
  402606:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40260a:	e796      	b.n	40253a <_vfiprintf_r+0x466>
  40260c:	f898 2000 	ldrb.w	r2, [r8]
  402610:	2d00      	cmp	r5, #0
  402612:	f47f add1 	bne.w	4021b8 <_vfiprintf_r+0xe4>
  402616:	2001      	movs	r0, #1
  402618:	2520      	movs	r5, #32
  40261a:	e5cd      	b.n	4021b8 <_vfiprintf_r+0xe4>
  40261c:	f043 0301 	orr.w	r3, r3, #1
  402620:	f898 2000 	ldrb.w	r2, [r8]
  402624:	e5c8      	b.n	4021b8 <_vfiprintf_r+0xe4>
  402626:	9608      	str	r6, [sp, #32]
  402628:	2800      	cmp	r0, #0
  40262a:	f040 8393 	bne.w	402d54 <_vfiprintf_r+0xc80>
  40262e:	4929      	ldr	r1, [pc, #164]	; (4026d4 <_vfiprintf_r+0x600>)
  402630:	910b      	str	r1, [sp, #44]	; 0x2c
  402632:	069f      	lsls	r7, r3, #26
  402634:	f100 82e8 	bmi.w	402c08 <_vfiprintf_r+0xb34>
  402638:	9807      	ldr	r0, [sp, #28]
  40263a:	06de      	lsls	r6, r3, #27
  40263c:	4601      	mov	r1, r0
  40263e:	f100 8270 	bmi.w	402b22 <_vfiprintf_r+0xa4e>
  402642:	065d      	lsls	r5, r3, #25
  402644:	f140 826d 	bpl.w	402b22 <_vfiprintf_r+0xa4e>
  402648:	3104      	adds	r1, #4
  40264a:	8806      	ldrh	r6, [r0, #0]
  40264c:	9107      	str	r1, [sp, #28]
  40264e:	2700      	movs	r7, #0
  402650:	07d8      	lsls	r0, r3, #31
  402652:	f140 8222 	bpl.w	402a9a <_vfiprintf_r+0x9c6>
  402656:	ea56 0107 	orrs.w	r1, r6, r7
  40265a:	f000 821e 	beq.w	402a9a <_vfiprintf_r+0x9c6>
  40265e:	2130      	movs	r1, #48	; 0x30
  402660:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  402664:	f043 0302 	orr.w	r3, r3, #2
  402668:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  40266c:	2202      	movs	r2, #2
  40266e:	e664      	b.n	40233a <_vfiprintf_r+0x266>
  402670:	9608      	str	r6, [sp, #32]
  402672:	2800      	cmp	r0, #0
  402674:	f040 836b 	bne.w	402d4e <_vfiprintf_r+0xc7a>
  402678:	4917      	ldr	r1, [pc, #92]	; (4026d8 <_vfiprintf_r+0x604>)
  40267a:	910b      	str	r1, [sp, #44]	; 0x2c
  40267c:	e7d9      	b.n	402632 <_vfiprintf_r+0x55e>
  40267e:	9907      	ldr	r1, [sp, #28]
  402680:	9608      	str	r6, [sp, #32]
  402682:	680a      	ldr	r2, [r1, #0]
  402684:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  402688:	f04f 0000 	mov.w	r0, #0
  40268c:	460a      	mov	r2, r1
  40268e:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  402692:	3204      	adds	r2, #4
  402694:	2001      	movs	r0, #1
  402696:	9001      	str	r0, [sp, #4]
  402698:	9207      	str	r2, [sp, #28]
  40269a:	9005      	str	r0, [sp, #20]
  40269c:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4026a0:	9302      	str	r3, [sp, #8]
  4026a2:	2400      	movs	r4, #0
  4026a4:	e670      	b.n	402388 <_vfiprintf_r+0x2b4>
  4026a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4026aa:	f898 2000 	ldrb.w	r2, [r8]
  4026ae:	e583      	b.n	4021b8 <_vfiprintf_r+0xe4>
  4026b0:	f898 2000 	ldrb.w	r2, [r8]
  4026b4:	2a6c      	cmp	r2, #108	; 0x6c
  4026b6:	bf03      	ittte	eq
  4026b8:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  4026bc:	f043 0320 	orreq.w	r3, r3, #32
  4026c0:	f108 0801 	addeq.w	r8, r8, #1
  4026c4:	f043 0310 	orrne.w	r3, r3, #16
  4026c8:	e576      	b.n	4021b8 <_vfiprintf_r+0xe4>
  4026ca:	bf00      	nop
  4026cc:	00404d24 	.word	0x00404d24
  4026d0:	00404d34 	.word	0x00404d34
  4026d4:	00404d08 	.word	0x00404d08
  4026d8:	00404cf4 	.word	0x00404cf4
  4026dc:	9907      	ldr	r1, [sp, #28]
  4026de:	680e      	ldr	r6, [r1, #0]
  4026e0:	460a      	mov	r2, r1
  4026e2:	2e00      	cmp	r6, #0
  4026e4:	f102 0204 	add.w	r2, r2, #4
  4026e8:	f6ff ae0f 	blt.w	40230a <_vfiprintf_r+0x236>
  4026ec:	9207      	str	r2, [sp, #28]
  4026ee:	f898 2000 	ldrb.w	r2, [r8]
  4026f2:	e561      	b.n	4021b8 <_vfiprintf_r+0xe4>
  4026f4:	f898 2000 	ldrb.w	r2, [r8]
  4026f8:	2001      	movs	r0, #1
  4026fa:	252b      	movs	r5, #43	; 0x2b
  4026fc:	e55c      	b.n	4021b8 <_vfiprintf_r+0xe4>
  4026fe:	9907      	ldr	r1, [sp, #28]
  402700:	9608      	str	r6, [sp, #32]
  402702:	f8d1 b000 	ldr.w	fp, [r1]
  402706:	f04f 0200 	mov.w	r2, #0
  40270a:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40270e:	1d0e      	adds	r6, r1, #4
  402710:	f1bb 0f00 	cmp.w	fp, #0
  402714:	f000 82e5 	beq.w	402ce2 <_vfiprintf_r+0xc0e>
  402718:	1c67      	adds	r7, r4, #1
  40271a:	f000 82c4 	beq.w	402ca6 <_vfiprintf_r+0xbd2>
  40271e:	4622      	mov	r2, r4
  402720:	2100      	movs	r1, #0
  402722:	4658      	mov	r0, fp
  402724:	9301      	str	r3, [sp, #4]
  402726:	f001 fbd3 	bl	403ed0 <memchr>
  40272a:	9b01      	ldr	r3, [sp, #4]
  40272c:	2800      	cmp	r0, #0
  40272e:	f000 82e5 	beq.w	402cfc <_vfiprintf_r+0xc28>
  402732:	eba0 020b 	sub.w	r2, r0, fp
  402736:	9205      	str	r2, [sp, #20]
  402738:	9607      	str	r6, [sp, #28]
  40273a:	9302      	str	r3, [sp, #8]
  40273c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  402740:	2400      	movs	r4, #0
  402742:	e619      	b.n	402378 <_vfiprintf_r+0x2a4>
  402744:	f898 2000 	ldrb.w	r2, [r8]
  402748:	2a2a      	cmp	r2, #42	; 0x2a
  40274a:	f108 0701 	add.w	r7, r8, #1
  40274e:	f000 82e9 	beq.w	402d24 <_vfiprintf_r+0xc50>
  402752:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  402756:	2909      	cmp	r1, #9
  402758:	46b8      	mov	r8, r7
  40275a:	f04f 0400 	mov.w	r4, #0
  40275e:	f63f ad2d 	bhi.w	4021bc <_vfiprintf_r+0xe8>
  402762:	f818 2b01 	ldrb.w	r2, [r8], #1
  402766:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40276a:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  40276e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  402772:	2909      	cmp	r1, #9
  402774:	d9f5      	bls.n	402762 <_vfiprintf_r+0x68e>
  402776:	e521      	b.n	4021bc <_vfiprintf_r+0xe8>
  402778:	f043 0320 	orr.w	r3, r3, #32
  40277c:	f898 2000 	ldrb.w	r2, [r8]
  402780:	e51a      	b.n	4021b8 <_vfiprintf_r+0xe4>
  402782:	9608      	str	r6, [sp, #32]
  402784:	2800      	cmp	r0, #0
  402786:	f040 82db 	bne.w	402d40 <_vfiprintf_r+0xc6c>
  40278a:	2a00      	cmp	r2, #0
  40278c:	f000 80e7 	beq.w	40295e <_vfiprintf_r+0x88a>
  402790:	2101      	movs	r1, #1
  402792:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  402796:	f04f 0200 	mov.w	r2, #0
  40279a:	9101      	str	r1, [sp, #4]
  40279c:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4027a0:	9105      	str	r1, [sp, #20]
  4027a2:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4027a6:	e77b      	b.n	4026a0 <_vfiprintf_r+0x5cc>
  4027a8:	9a07      	ldr	r2, [sp, #28]
  4027aa:	6813      	ldr	r3, [r2, #0]
  4027ac:	3204      	adds	r2, #4
  4027ae:	9207      	str	r2, [sp, #28]
  4027b0:	9a03      	ldr	r2, [sp, #12]
  4027b2:	601a      	str	r2, [r3, #0]
  4027b4:	e4cb      	b.n	40214e <_vfiprintf_r+0x7a>
  4027b6:	aa0f      	add	r2, sp, #60	; 0x3c
  4027b8:	9904      	ldr	r1, [sp, #16]
  4027ba:	4620      	mov	r0, r4
  4027bc:	f7ff fc4a 	bl	402054 <__sprint_r.part.0>
  4027c0:	2800      	cmp	r0, #0
  4027c2:	f040 8139 	bne.w	402a38 <_vfiprintf_r+0x964>
  4027c6:	9910      	ldr	r1, [sp, #64]	; 0x40
  4027c8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4027ca:	f101 0c01 	add.w	ip, r1, #1
  4027ce:	46ce      	mov	lr, r9
  4027d0:	e5ff      	b.n	4023d2 <_vfiprintf_r+0x2fe>
  4027d2:	9910      	ldr	r1, [sp, #64]	; 0x40
  4027d4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4027d6:	1c48      	adds	r0, r1, #1
  4027d8:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4027dc:	2d00      	cmp	r5, #0
  4027de:	f43f ae22 	beq.w	402426 <_vfiprintf_r+0x352>
  4027e2:	3201      	adds	r2, #1
  4027e4:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  4027e8:	2101      	movs	r1, #1
  4027ea:	2807      	cmp	r0, #7
  4027ec:	9211      	str	r2, [sp, #68]	; 0x44
  4027ee:	9010      	str	r0, [sp, #64]	; 0x40
  4027f0:	f8ca 5000 	str.w	r5, [sl]
  4027f4:	f8ca 1004 	str.w	r1, [sl, #4]
  4027f8:	f340 8108 	ble.w	402a0c <_vfiprintf_r+0x938>
  4027fc:	2a00      	cmp	r2, #0
  4027fe:	f040 81bc 	bne.w	402b7a <_vfiprintf_r+0xaa6>
  402802:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402804:	2b00      	cmp	r3, #0
  402806:	f43f ae1f 	beq.w	402448 <_vfiprintf_r+0x374>
  40280a:	ab0e      	add	r3, sp, #56	; 0x38
  40280c:	2202      	movs	r2, #2
  40280e:	4608      	mov	r0, r1
  402810:	931c      	str	r3, [sp, #112]	; 0x70
  402812:	921d      	str	r2, [sp, #116]	; 0x74
  402814:	46ca      	mov	sl, r9
  402816:	4601      	mov	r1, r0
  402818:	f10a 0a08 	add.w	sl, sl, #8
  40281c:	3001      	adds	r0, #1
  40281e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402820:	2b80      	cmp	r3, #128	; 0x80
  402822:	f43f ae19 	beq.w	402458 <_vfiprintf_r+0x384>
  402826:	9b05      	ldr	r3, [sp, #20]
  402828:	1ae4      	subs	r4, r4, r3
  40282a:	2c00      	cmp	r4, #0
  40282c:	dd2e      	ble.n	40288c <_vfiprintf_r+0x7b8>
  40282e:	2c10      	cmp	r4, #16
  402830:	4db3      	ldr	r5, [pc, #716]	; (402b00 <_vfiprintf_r+0xa2c>)
  402832:	dd1e      	ble.n	402872 <_vfiprintf_r+0x79e>
  402834:	46d6      	mov	lr, sl
  402836:	2610      	movs	r6, #16
  402838:	9f06      	ldr	r7, [sp, #24]
  40283a:	f8dd a010 	ldr.w	sl, [sp, #16]
  40283e:	e006      	b.n	40284e <_vfiprintf_r+0x77a>
  402840:	1c88      	adds	r0, r1, #2
  402842:	f10e 0e08 	add.w	lr, lr, #8
  402846:	4619      	mov	r1, r3
  402848:	3c10      	subs	r4, #16
  40284a:	2c10      	cmp	r4, #16
  40284c:	dd10      	ble.n	402870 <_vfiprintf_r+0x79c>
  40284e:	1c4b      	adds	r3, r1, #1
  402850:	3210      	adds	r2, #16
  402852:	2b07      	cmp	r3, #7
  402854:	9211      	str	r2, [sp, #68]	; 0x44
  402856:	e88e 0060 	stmia.w	lr, {r5, r6}
  40285a:	9310      	str	r3, [sp, #64]	; 0x40
  40285c:	ddf0      	ble.n	402840 <_vfiprintf_r+0x76c>
  40285e:	2a00      	cmp	r2, #0
  402860:	d165      	bne.n	40292e <_vfiprintf_r+0x85a>
  402862:	3c10      	subs	r4, #16
  402864:	2c10      	cmp	r4, #16
  402866:	f04f 0001 	mov.w	r0, #1
  40286a:	4611      	mov	r1, r2
  40286c:	46ce      	mov	lr, r9
  40286e:	dcee      	bgt.n	40284e <_vfiprintf_r+0x77a>
  402870:	46f2      	mov	sl, lr
  402872:	4422      	add	r2, r4
  402874:	2807      	cmp	r0, #7
  402876:	9211      	str	r2, [sp, #68]	; 0x44
  402878:	f8ca 5000 	str.w	r5, [sl]
  40287c:	f8ca 4004 	str.w	r4, [sl, #4]
  402880:	9010      	str	r0, [sp, #64]	; 0x40
  402882:	f300 8085 	bgt.w	402990 <_vfiprintf_r+0x8bc>
  402886:	f10a 0a08 	add.w	sl, sl, #8
  40288a:	3001      	adds	r0, #1
  40288c:	9905      	ldr	r1, [sp, #20]
  40288e:	f8ca b000 	str.w	fp, [sl]
  402892:	440a      	add	r2, r1
  402894:	2807      	cmp	r0, #7
  402896:	9211      	str	r2, [sp, #68]	; 0x44
  402898:	f8ca 1004 	str.w	r1, [sl, #4]
  40289c:	9010      	str	r0, [sp, #64]	; 0x40
  40289e:	f340 8082 	ble.w	4029a6 <_vfiprintf_r+0x8d2>
  4028a2:	2a00      	cmp	r2, #0
  4028a4:	f040 8118 	bne.w	402ad8 <_vfiprintf_r+0xa04>
  4028a8:	9b02      	ldr	r3, [sp, #8]
  4028aa:	9210      	str	r2, [sp, #64]	; 0x40
  4028ac:	0758      	lsls	r0, r3, #29
  4028ae:	d535      	bpl.n	40291c <_vfiprintf_r+0x848>
  4028b0:	9b08      	ldr	r3, [sp, #32]
  4028b2:	9901      	ldr	r1, [sp, #4]
  4028b4:	1a5c      	subs	r4, r3, r1
  4028b6:	2c00      	cmp	r4, #0
  4028b8:	f340 80e7 	ble.w	402a8a <_vfiprintf_r+0x9b6>
  4028bc:	46ca      	mov	sl, r9
  4028be:	2c10      	cmp	r4, #16
  4028c0:	f340 8218 	ble.w	402cf4 <_vfiprintf_r+0xc20>
  4028c4:	9910      	ldr	r1, [sp, #64]	; 0x40
  4028c6:	4e8f      	ldr	r6, [pc, #572]	; (402b04 <_vfiprintf_r+0xa30>)
  4028c8:	9f06      	ldr	r7, [sp, #24]
  4028ca:	f8dd b010 	ldr.w	fp, [sp, #16]
  4028ce:	2510      	movs	r5, #16
  4028d0:	e006      	b.n	4028e0 <_vfiprintf_r+0x80c>
  4028d2:	1c88      	adds	r0, r1, #2
  4028d4:	f10a 0a08 	add.w	sl, sl, #8
  4028d8:	4619      	mov	r1, r3
  4028da:	3c10      	subs	r4, #16
  4028dc:	2c10      	cmp	r4, #16
  4028de:	dd11      	ble.n	402904 <_vfiprintf_r+0x830>
  4028e0:	1c4b      	adds	r3, r1, #1
  4028e2:	3210      	adds	r2, #16
  4028e4:	2b07      	cmp	r3, #7
  4028e6:	9211      	str	r2, [sp, #68]	; 0x44
  4028e8:	f8ca 6000 	str.w	r6, [sl]
  4028ec:	f8ca 5004 	str.w	r5, [sl, #4]
  4028f0:	9310      	str	r3, [sp, #64]	; 0x40
  4028f2:	ddee      	ble.n	4028d2 <_vfiprintf_r+0x7fe>
  4028f4:	bb42      	cbnz	r2, 402948 <_vfiprintf_r+0x874>
  4028f6:	3c10      	subs	r4, #16
  4028f8:	2c10      	cmp	r4, #16
  4028fa:	f04f 0001 	mov.w	r0, #1
  4028fe:	4611      	mov	r1, r2
  402900:	46ca      	mov	sl, r9
  402902:	dced      	bgt.n	4028e0 <_vfiprintf_r+0x80c>
  402904:	4422      	add	r2, r4
  402906:	2807      	cmp	r0, #7
  402908:	9211      	str	r2, [sp, #68]	; 0x44
  40290a:	f8ca 6000 	str.w	r6, [sl]
  40290e:	f8ca 4004 	str.w	r4, [sl, #4]
  402912:	9010      	str	r0, [sp, #64]	; 0x40
  402914:	dd51      	ble.n	4029ba <_vfiprintf_r+0x8e6>
  402916:	2a00      	cmp	r2, #0
  402918:	f040 819b 	bne.w	402c52 <_vfiprintf_r+0xb7e>
  40291c:	9b03      	ldr	r3, [sp, #12]
  40291e:	9a08      	ldr	r2, [sp, #32]
  402920:	9901      	ldr	r1, [sp, #4]
  402922:	428a      	cmp	r2, r1
  402924:	bfac      	ite	ge
  402926:	189b      	addge	r3, r3, r2
  402928:	185b      	addlt	r3, r3, r1
  40292a:	9303      	str	r3, [sp, #12]
  40292c:	e04e      	b.n	4029cc <_vfiprintf_r+0x8f8>
  40292e:	aa0f      	add	r2, sp, #60	; 0x3c
  402930:	4651      	mov	r1, sl
  402932:	4638      	mov	r0, r7
  402934:	f7ff fb8e 	bl	402054 <__sprint_r.part.0>
  402938:	2800      	cmp	r0, #0
  40293a:	f040 813f 	bne.w	402bbc <_vfiprintf_r+0xae8>
  40293e:	9910      	ldr	r1, [sp, #64]	; 0x40
  402940:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402942:	1c48      	adds	r0, r1, #1
  402944:	46ce      	mov	lr, r9
  402946:	e77f      	b.n	402848 <_vfiprintf_r+0x774>
  402948:	aa0f      	add	r2, sp, #60	; 0x3c
  40294a:	4659      	mov	r1, fp
  40294c:	4638      	mov	r0, r7
  40294e:	f7ff fb81 	bl	402054 <__sprint_r.part.0>
  402952:	b960      	cbnz	r0, 40296e <_vfiprintf_r+0x89a>
  402954:	9910      	ldr	r1, [sp, #64]	; 0x40
  402956:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402958:	1c48      	adds	r0, r1, #1
  40295a:	46ca      	mov	sl, r9
  40295c:	e7bd      	b.n	4028da <_vfiprintf_r+0x806>
  40295e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402960:	f8dd b010 	ldr.w	fp, [sp, #16]
  402964:	2b00      	cmp	r3, #0
  402966:	f040 81d4 	bne.w	402d12 <_vfiprintf_r+0xc3e>
  40296a:	2300      	movs	r3, #0
  40296c:	9310      	str	r3, [sp, #64]	; 0x40
  40296e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  402972:	f013 0f01 	tst.w	r3, #1
  402976:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40297a:	d102      	bne.n	402982 <_vfiprintf_r+0x8ae>
  40297c:	059a      	lsls	r2, r3, #22
  40297e:	f140 80de 	bpl.w	402b3e <_vfiprintf_r+0xa6a>
  402982:	065b      	lsls	r3, r3, #25
  402984:	f53f acb2 	bmi.w	4022ec <_vfiprintf_r+0x218>
  402988:	9803      	ldr	r0, [sp, #12]
  40298a:	b02d      	add	sp, #180	; 0xb4
  40298c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402990:	2a00      	cmp	r2, #0
  402992:	f040 8106 	bne.w	402ba2 <_vfiprintf_r+0xace>
  402996:	9a05      	ldr	r2, [sp, #20]
  402998:	921d      	str	r2, [sp, #116]	; 0x74
  40299a:	2301      	movs	r3, #1
  40299c:	9211      	str	r2, [sp, #68]	; 0x44
  40299e:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  4029a2:	9310      	str	r3, [sp, #64]	; 0x40
  4029a4:	46ca      	mov	sl, r9
  4029a6:	f10a 0a08 	add.w	sl, sl, #8
  4029aa:	9b02      	ldr	r3, [sp, #8]
  4029ac:	0759      	lsls	r1, r3, #29
  4029ae:	d504      	bpl.n	4029ba <_vfiprintf_r+0x8e6>
  4029b0:	9b08      	ldr	r3, [sp, #32]
  4029b2:	9901      	ldr	r1, [sp, #4]
  4029b4:	1a5c      	subs	r4, r3, r1
  4029b6:	2c00      	cmp	r4, #0
  4029b8:	dc81      	bgt.n	4028be <_vfiprintf_r+0x7ea>
  4029ba:	9b03      	ldr	r3, [sp, #12]
  4029bc:	9908      	ldr	r1, [sp, #32]
  4029be:	9801      	ldr	r0, [sp, #4]
  4029c0:	4281      	cmp	r1, r0
  4029c2:	bfac      	ite	ge
  4029c4:	185b      	addge	r3, r3, r1
  4029c6:	181b      	addlt	r3, r3, r0
  4029c8:	9303      	str	r3, [sp, #12]
  4029ca:	bb72      	cbnz	r2, 402a2a <_vfiprintf_r+0x956>
  4029cc:	2300      	movs	r3, #0
  4029ce:	9310      	str	r3, [sp, #64]	; 0x40
  4029d0:	46ca      	mov	sl, r9
  4029d2:	f7ff bbbc 	b.w	40214e <_vfiprintf_r+0x7a>
  4029d6:	aa0f      	add	r2, sp, #60	; 0x3c
  4029d8:	9904      	ldr	r1, [sp, #16]
  4029da:	4620      	mov	r0, r4
  4029dc:	f7ff fb3a 	bl	402054 <__sprint_r.part.0>
  4029e0:	bb50      	cbnz	r0, 402a38 <_vfiprintf_r+0x964>
  4029e2:	9910      	ldr	r1, [sp, #64]	; 0x40
  4029e4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4029e6:	f101 0e01 	add.w	lr, r1, #1
  4029ea:	46cc      	mov	ip, r9
  4029ec:	e548      	b.n	402480 <_vfiprintf_r+0x3ac>
  4029ee:	2a00      	cmp	r2, #0
  4029f0:	f040 8140 	bne.w	402c74 <_vfiprintf_r+0xba0>
  4029f4:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  4029f8:	2900      	cmp	r1, #0
  4029fa:	f000 811b 	beq.w	402c34 <_vfiprintf_r+0xb60>
  4029fe:	2201      	movs	r2, #1
  402a00:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  402a04:	4610      	mov	r0, r2
  402a06:	921d      	str	r2, [sp, #116]	; 0x74
  402a08:	911c      	str	r1, [sp, #112]	; 0x70
  402a0a:	46ca      	mov	sl, r9
  402a0c:	4601      	mov	r1, r0
  402a0e:	f10a 0a08 	add.w	sl, sl, #8
  402a12:	3001      	adds	r0, #1
  402a14:	e507      	b.n	402426 <_vfiprintf_r+0x352>
  402a16:	9b02      	ldr	r3, [sp, #8]
  402a18:	2a01      	cmp	r2, #1
  402a1a:	f000 8098 	beq.w	402b4e <_vfiprintf_r+0xa7a>
  402a1e:	2a02      	cmp	r2, #2
  402a20:	d10d      	bne.n	402a3e <_vfiprintf_r+0x96a>
  402a22:	9302      	str	r3, [sp, #8]
  402a24:	2600      	movs	r6, #0
  402a26:	2700      	movs	r7, #0
  402a28:	e5b0      	b.n	40258c <_vfiprintf_r+0x4b8>
  402a2a:	aa0f      	add	r2, sp, #60	; 0x3c
  402a2c:	9904      	ldr	r1, [sp, #16]
  402a2e:	9806      	ldr	r0, [sp, #24]
  402a30:	f7ff fb10 	bl	402054 <__sprint_r.part.0>
  402a34:	2800      	cmp	r0, #0
  402a36:	d0c9      	beq.n	4029cc <_vfiprintf_r+0x8f8>
  402a38:	f8dd b010 	ldr.w	fp, [sp, #16]
  402a3c:	e797      	b.n	40296e <_vfiprintf_r+0x89a>
  402a3e:	9302      	str	r3, [sp, #8]
  402a40:	2600      	movs	r6, #0
  402a42:	2700      	movs	r7, #0
  402a44:	4649      	mov	r1, r9
  402a46:	e000      	b.n	402a4a <_vfiprintf_r+0x976>
  402a48:	4659      	mov	r1, fp
  402a4a:	08f2      	lsrs	r2, r6, #3
  402a4c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  402a50:	08f8      	lsrs	r0, r7, #3
  402a52:	f006 0307 	and.w	r3, r6, #7
  402a56:	4607      	mov	r7, r0
  402a58:	4616      	mov	r6, r2
  402a5a:	3330      	adds	r3, #48	; 0x30
  402a5c:	ea56 0207 	orrs.w	r2, r6, r7
  402a60:	f801 3c01 	strb.w	r3, [r1, #-1]
  402a64:	f101 3bff 	add.w	fp, r1, #4294967295
  402a68:	d1ee      	bne.n	402a48 <_vfiprintf_r+0x974>
  402a6a:	9a02      	ldr	r2, [sp, #8]
  402a6c:	07d6      	lsls	r6, r2, #31
  402a6e:	f57f ad9d 	bpl.w	4025ac <_vfiprintf_r+0x4d8>
  402a72:	2b30      	cmp	r3, #48	; 0x30
  402a74:	f43f ad9a 	beq.w	4025ac <_vfiprintf_r+0x4d8>
  402a78:	3902      	subs	r1, #2
  402a7a:	2330      	movs	r3, #48	; 0x30
  402a7c:	f80b 3c01 	strb.w	r3, [fp, #-1]
  402a80:	eba9 0301 	sub.w	r3, r9, r1
  402a84:	9305      	str	r3, [sp, #20]
  402a86:	468b      	mov	fp, r1
  402a88:	e476      	b.n	402378 <_vfiprintf_r+0x2a4>
  402a8a:	9b03      	ldr	r3, [sp, #12]
  402a8c:	9a08      	ldr	r2, [sp, #32]
  402a8e:	428a      	cmp	r2, r1
  402a90:	bfac      	ite	ge
  402a92:	189b      	addge	r3, r3, r2
  402a94:	185b      	addlt	r3, r3, r1
  402a96:	9303      	str	r3, [sp, #12]
  402a98:	e798      	b.n	4029cc <_vfiprintf_r+0x8f8>
  402a9a:	2202      	movs	r2, #2
  402a9c:	e44d      	b.n	40233a <_vfiprintf_r+0x266>
  402a9e:	2f00      	cmp	r7, #0
  402aa0:	bf08      	it	eq
  402aa2:	2e0a      	cmpeq	r6, #10
  402aa4:	d352      	bcc.n	402b4c <_vfiprintf_r+0xa78>
  402aa6:	46cb      	mov	fp, r9
  402aa8:	4630      	mov	r0, r6
  402aaa:	4639      	mov	r1, r7
  402aac:	220a      	movs	r2, #10
  402aae:	2300      	movs	r3, #0
  402ab0:	f001 ff22 	bl	4048f8 <__aeabi_uldivmod>
  402ab4:	3230      	adds	r2, #48	; 0x30
  402ab6:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  402aba:	4630      	mov	r0, r6
  402abc:	4639      	mov	r1, r7
  402abe:	2300      	movs	r3, #0
  402ac0:	220a      	movs	r2, #10
  402ac2:	f001 ff19 	bl	4048f8 <__aeabi_uldivmod>
  402ac6:	4606      	mov	r6, r0
  402ac8:	460f      	mov	r7, r1
  402aca:	ea56 0307 	orrs.w	r3, r6, r7
  402ace:	d1eb      	bne.n	402aa8 <_vfiprintf_r+0x9d4>
  402ad0:	e56c      	b.n	4025ac <_vfiprintf_r+0x4d8>
  402ad2:	9405      	str	r4, [sp, #20]
  402ad4:	46cb      	mov	fp, r9
  402ad6:	e44f      	b.n	402378 <_vfiprintf_r+0x2a4>
  402ad8:	aa0f      	add	r2, sp, #60	; 0x3c
  402ada:	9904      	ldr	r1, [sp, #16]
  402adc:	9806      	ldr	r0, [sp, #24]
  402ade:	f7ff fab9 	bl	402054 <__sprint_r.part.0>
  402ae2:	2800      	cmp	r0, #0
  402ae4:	d1a8      	bne.n	402a38 <_vfiprintf_r+0x964>
  402ae6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402ae8:	46ca      	mov	sl, r9
  402aea:	e75e      	b.n	4029aa <_vfiprintf_r+0x8d6>
  402aec:	aa0f      	add	r2, sp, #60	; 0x3c
  402aee:	9904      	ldr	r1, [sp, #16]
  402af0:	9806      	ldr	r0, [sp, #24]
  402af2:	f7ff faaf 	bl	402054 <__sprint_r.part.0>
  402af6:	2800      	cmp	r0, #0
  402af8:	d19e      	bne.n	402a38 <_vfiprintf_r+0x964>
  402afa:	46ca      	mov	sl, r9
  402afc:	f7ff bbc0 	b.w	402280 <_vfiprintf_r+0x1ac>
  402b00:	00404d34 	.word	0x00404d34
  402b04:	00404d24 	.word	0x00404d24
  402b08:	3104      	adds	r1, #4
  402b0a:	6816      	ldr	r6, [r2, #0]
  402b0c:	9107      	str	r1, [sp, #28]
  402b0e:	2201      	movs	r2, #1
  402b10:	2700      	movs	r7, #0
  402b12:	e412      	b.n	40233a <_vfiprintf_r+0x266>
  402b14:	9807      	ldr	r0, [sp, #28]
  402b16:	4601      	mov	r1, r0
  402b18:	3104      	adds	r1, #4
  402b1a:	6806      	ldr	r6, [r0, #0]
  402b1c:	9107      	str	r1, [sp, #28]
  402b1e:	2700      	movs	r7, #0
  402b20:	e40b      	b.n	40233a <_vfiprintf_r+0x266>
  402b22:	680e      	ldr	r6, [r1, #0]
  402b24:	3104      	adds	r1, #4
  402b26:	9107      	str	r1, [sp, #28]
  402b28:	2700      	movs	r7, #0
  402b2a:	e591      	b.n	402650 <_vfiprintf_r+0x57c>
  402b2c:	9907      	ldr	r1, [sp, #28]
  402b2e:	680e      	ldr	r6, [r1, #0]
  402b30:	460a      	mov	r2, r1
  402b32:	17f7      	asrs	r7, r6, #31
  402b34:	3204      	adds	r2, #4
  402b36:	9207      	str	r2, [sp, #28]
  402b38:	4630      	mov	r0, r6
  402b3a:	4639      	mov	r1, r7
  402b3c:	e50f      	b.n	40255e <_vfiprintf_r+0x48a>
  402b3e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  402b42:	f000 fe7f 	bl	403844 <__retarget_lock_release_recursive>
  402b46:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  402b4a:	e71a      	b.n	402982 <_vfiprintf_r+0x8ae>
  402b4c:	9b02      	ldr	r3, [sp, #8]
  402b4e:	9302      	str	r3, [sp, #8]
  402b50:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  402b54:	3630      	adds	r6, #48	; 0x30
  402b56:	2301      	movs	r3, #1
  402b58:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  402b5c:	9305      	str	r3, [sp, #20]
  402b5e:	e40b      	b.n	402378 <_vfiprintf_r+0x2a4>
  402b60:	aa0f      	add	r2, sp, #60	; 0x3c
  402b62:	9904      	ldr	r1, [sp, #16]
  402b64:	9806      	ldr	r0, [sp, #24]
  402b66:	f7ff fa75 	bl	402054 <__sprint_r.part.0>
  402b6a:	2800      	cmp	r0, #0
  402b6c:	f47f af64 	bne.w	402a38 <_vfiprintf_r+0x964>
  402b70:	9910      	ldr	r1, [sp, #64]	; 0x40
  402b72:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402b74:	1c48      	adds	r0, r1, #1
  402b76:	46ca      	mov	sl, r9
  402b78:	e651      	b.n	40281e <_vfiprintf_r+0x74a>
  402b7a:	aa0f      	add	r2, sp, #60	; 0x3c
  402b7c:	9904      	ldr	r1, [sp, #16]
  402b7e:	9806      	ldr	r0, [sp, #24]
  402b80:	f7ff fa68 	bl	402054 <__sprint_r.part.0>
  402b84:	2800      	cmp	r0, #0
  402b86:	f47f af57 	bne.w	402a38 <_vfiprintf_r+0x964>
  402b8a:	9910      	ldr	r1, [sp, #64]	; 0x40
  402b8c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402b8e:	1c48      	adds	r0, r1, #1
  402b90:	46ca      	mov	sl, r9
  402b92:	e448      	b.n	402426 <_vfiprintf_r+0x352>
  402b94:	2a00      	cmp	r2, #0
  402b96:	f040 8091 	bne.w	402cbc <_vfiprintf_r+0xbe8>
  402b9a:	2001      	movs	r0, #1
  402b9c:	4611      	mov	r1, r2
  402b9e:	46ca      	mov	sl, r9
  402ba0:	e641      	b.n	402826 <_vfiprintf_r+0x752>
  402ba2:	aa0f      	add	r2, sp, #60	; 0x3c
  402ba4:	9904      	ldr	r1, [sp, #16]
  402ba6:	9806      	ldr	r0, [sp, #24]
  402ba8:	f7ff fa54 	bl	402054 <__sprint_r.part.0>
  402bac:	2800      	cmp	r0, #0
  402bae:	f47f af43 	bne.w	402a38 <_vfiprintf_r+0x964>
  402bb2:	9810      	ldr	r0, [sp, #64]	; 0x40
  402bb4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402bb6:	3001      	adds	r0, #1
  402bb8:	46ca      	mov	sl, r9
  402bba:	e667      	b.n	40288c <_vfiprintf_r+0x7b8>
  402bbc:	46d3      	mov	fp, sl
  402bbe:	e6d6      	b.n	40296e <_vfiprintf_r+0x89a>
  402bc0:	9e07      	ldr	r6, [sp, #28]
  402bc2:	3607      	adds	r6, #7
  402bc4:	f026 0207 	bic.w	r2, r6, #7
  402bc8:	f102 0108 	add.w	r1, r2, #8
  402bcc:	e9d2 6700 	ldrd	r6, r7, [r2]
  402bd0:	9107      	str	r1, [sp, #28]
  402bd2:	2201      	movs	r2, #1
  402bd4:	f7ff bbb1 	b.w	40233a <_vfiprintf_r+0x266>
  402bd8:	9e07      	ldr	r6, [sp, #28]
  402bda:	3607      	adds	r6, #7
  402bdc:	f026 0607 	bic.w	r6, r6, #7
  402be0:	e9d6 0100 	ldrd	r0, r1, [r6]
  402be4:	f106 0208 	add.w	r2, r6, #8
  402be8:	9207      	str	r2, [sp, #28]
  402bea:	4606      	mov	r6, r0
  402bec:	460f      	mov	r7, r1
  402bee:	e4b6      	b.n	40255e <_vfiprintf_r+0x48a>
  402bf0:	9e07      	ldr	r6, [sp, #28]
  402bf2:	3607      	adds	r6, #7
  402bf4:	f026 0207 	bic.w	r2, r6, #7
  402bf8:	f102 0108 	add.w	r1, r2, #8
  402bfc:	e9d2 6700 	ldrd	r6, r7, [r2]
  402c00:	9107      	str	r1, [sp, #28]
  402c02:	2200      	movs	r2, #0
  402c04:	f7ff bb99 	b.w	40233a <_vfiprintf_r+0x266>
  402c08:	9e07      	ldr	r6, [sp, #28]
  402c0a:	3607      	adds	r6, #7
  402c0c:	f026 0107 	bic.w	r1, r6, #7
  402c10:	f101 0008 	add.w	r0, r1, #8
  402c14:	9007      	str	r0, [sp, #28]
  402c16:	e9d1 6700 	ldrd	r6, r7, [r1]
  402c1a:	e519      	b.n	402650 <_vfiprintf_r+0x57c>
  402c1c:	46cb      	mov	fp, r9
  402c1e:	f7ff bbab 	b.w	402378 <_vfiprintf_r+0x2a4>
  402c22:	252d      	movs	r5, #45	; 0x2d
  402c24:	4276      	negs	r6, r6
  402c26:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  402c2a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402c2e:	2201      	movs	r2, #1
  402c30:	f7ff bb88 	b.w	402344 <_vfiprintf_r+0x270>
  402c34:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402c36:	b9b3      	cbnz	r3, 402c66 <_vfiprintf_r+0xb92>
  402c38:	4611      	mov	r1, r2
  402c3a:	2001      	movs	r0, #1
  402c3c:	46ca      	mov	sl, r9
  402c3e:	e5f2      	b.n	402826 <_vfiprintf_r+0x752>
  402c40:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  402c44:	f000 fdfe 	bl	403844 <__retarget_lock_release_recursive>
  402c48:	f04f 33ff 	mov.w	r3, #4294967295
  402c4c:	9303      	str	r3, [sp, #12]
  402c4e:	f7ff bb50 	b.w	4022f2 <_vfiprintf_r+0x21e>
  402c52:	aa0f      	add	r2, sp, #60	; 0x3c
  402c54:	9904      	ldr	r1, [sp, #16]
  402c56:	9806      	ldr	r0, [sp, #24]
  402c58:	f7ff f9fc 	bl	402054 <__sprint_r.part.0>
  402c5c:	2800      	cmp	r0, #0
  402c5e:	f47f aeeb 	bne.w	402a38 <_vfiprintf_r+0x964>
  402c62:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402c64:	e6a9      	b.n	4029ba <_vfiprintf_r+0x8e6>
  402c66:	ab0e      	add	r3, sp, #56	; 0x38
  402c68:	2202      	movs	r2, #2
  402c6a:	931c      	str	r3, [sp, #112]	; 0x70
  402c6c:	921d      	str	r2, [sp, #116]	; 0x74
  402c6e:	2001      	movs	r0, #1
  402c70:	46ca      	mov	sl, r9
  402c72:	e5d0      	b.n	402816 <_vfiprintf_r+0x742>
  402c74:	aa0f      	add	r2, sp, #60	; 0x3c
  402c76:	9904      	ldr	r1, [sp, #16]
  402c78:	9806      	ldr	r0, [sp, #24]
  402c7a:	f7ff f9eb 	bl	402054 <__sprint_r.part.0>
  402c7e:	2800      	cmp	r0, #0
  402c80:	f47f aeda 	bne.w	402a38 <_vfiprintf_r+0x964>
  402c84:	9910      	ldr	r1, [sp, #64]	; 0x40
  402c86:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402c88:	1c48      	adds	r0, r1, #1
  402c8a:	46ca      	mov	sl, r9
  402c8c:	e5a4      	b.n	4027d8 <_vfiprintf_r+0x704>
  402c8e:	9a07      	ldr	r2, [sp, #28]
  402c90:	9903      	ldr	r1, [sp, #12]
  402c92:	6813      	ldr	r3, [r2, #0]
  402c94:	17cd      	asrs	r5, r1, #31
  402c96:	4608      	mov	r0, r1
  402c98:	3204      	adds	r2, #4
  402c9a:	4629      	mov	r1, r5
  402c9c:	9207      	str	r2, [sp, #28]
  402c9e:	e9c3 0100 	strd	r0, r1, [r3]
  402ca2:	f7ff ba54 	b.w	40214e <_vfiprintf_r+0x7a>
  402ca6:	4658      	mov	r0, fp
  402ca8:	9607      	str	r6, [sp, #28]
  402caa:	9302      	str	r3, [sp, #8]
  402cac:	f001 fbe8 	bl	404480 <strlen>
  402cb0:	2400      	movs	r4, #0
  402cb2:	9005      	str	r0, [sp, #20]
  402cb4:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  402cb8:	f7ff bb5e 	b.w	402378 <_vfiprintf_r+0x2a4>
  402cbc:	aa0f      	add	r2, sp, #60	; 0x3c
  402cbe:	9904      	ldr	r1, [sp, #16]
  402cc0:	9806      	ldr	r0, [sp, #24]
  402cc2:	f7ff f9c7 	bl	402054 <__sprint_r.part.0>
  402cc6:	2800      	cmp	r0, #0
  402cc8:	f47f aeb6 	bne.w	402a38 <_vfiprintf_r+0x964>
  402ccc:	9910      	ldr	r1, [sp, #64]	; 0x40
  402cce:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402cd0:	1c48      	adds	r0, r1, #1
  402cd2:	46ca      	mov	sl, r9
  402cd4:	e5a7      	b.n	402826 <_vfiprintf_r+0x752>
  402cd6:	9910      	ldr	r1, [sp, #64]	; 0x40
  402cd8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402cda:	4e20      	ldr	r6, [pc, #128]	; (402d5c <_vfiprintf_r+0xc88>)
  402cdc:	3101      	adds	r1, #1
  402cde:	f7ff bb90 	b.w	402402 <_vfiprintf_r+0x32e>
  402ce2:	2c06      	cmp	r4, #6
  402ce4:	bf28      	it	cs
  402ce6:	2406      	movcs	r4, #6
  402ce8:	9405      	str	r4, [sp, #20]
  402cea:	9607      	str	r6, [sp, #28]
  402cec:	9401      	str	r4, [sp, #4]
  402cee:	f8df b070 	ldr.w	fp, [pc, #112]	; 402d60 <_vfiprintf_r+0xc8c>
  402cf2:	e4d5      	b.n	4026a0 <_vfiprintf_r+0x5cc>
  402cf4:	9810      	ldr	r0, [sp, #64]	; 0x40
  402cf6:	4e19      	ldr	r6, [pc, #100]	; (402d5c <_vfiprintf_r+0xc88>)
  402cf8:	3001      	adds	r0, #1
  402cfa:	e603      	b.n	402904 <_vfiprintf_r+0x830>
  402cfc:	9405      	str	r4, [sp, #20]
  402cfe:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  402d02:	9607      	str	r6, [sp, #28]
  402d04:	9302      	str	r3, [sp, #8]
  402d06:	4604      	mov	r4, r0
  402d08:	f7ff bb36 	b.w	402378 <_vfiprintf_r+0x2a4>
  402d0c:	4686      	mov	lr, r0
  402d0e:	f7ff bbce 	b.w	4024ae <_vfiprintf_r+0x3da>
  402d12:	9806      	ldr	r0, [sp, #24]
  402d14:	aa0f      	add	r2, sp, #60	; 0x3c
  402d16:	4659      	mov	r1, fp
  402d18:	f7ff f99c 	bl	402054 <__sprint_r.part.0>
  402d1c:	2800      	cmp	r0, #0
  402d1e:	f43f ae24 	beq.w	40296a <_vfiprintf_r+0x896>
  402d22:	e624      	b.n	40296e <_vfiprintf_r+0x89a>
  402d24:	9907      	ldr	r1, [sp, #28]
  402d26:	f898 2001 	ldrb.w	r2, [r8, #1]
  402d2a:	680c      	ldr	r4, [r1, #0]
  402d2c:	3104      	adds	r1, #4
  402d2e:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  402d32:	46b8      	mov	r8, r7
  402d34:	9107      	str	r1, [sp, #28]
  402d36:	f7ff ba3f 	b.w	4021b8 <_vfiprintf_r+0xe4>
  402d3a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402d3e:	e43c      	b.n	4025ba <_vfiprintf_r+0x4e6>
  402d40:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402d44:	e521      	b.n	40278a <_vfiprintf_r+0x6b6>
  402d46:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402d4a:	f7ff bbf4 	b.w	402536 <_vfiprintf_r+0x462>
  402d4e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402d52:	e491      	b.n	402678 <_vfiprintf_r+0x5a4>
  402d54:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402d58:	e469      	b.n	40262e <_vfiprintf_r+0x55a>
  402d5a:	bf00      	nop
  402d5c:	00404d24 	.word	0x00404d24
  402d60:	00404d1c 	.word	0x00404d1c

00402d64 <__sbprintf>:
  402d64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402d68:	460c      	mov	r4, r1
  402d6a:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  402d6e:	8989      	ldrh	r1, [r1, #12]
  402d70:	6e66      	ldr	r6, [r4, #100]	; 0x64
  402d72:	89e5      	ldrh	r5, [r4, #14]
  402d74:	9619      	str	r6, [sp, #100]	; 0x64
  402d76:	f021 0102 	bic.w	r1, r1, #2
  402d7a:	4606      	mov	r6, r0
  402d7c:	69e0      	ldr	r0, [r4, #28]
  402d7e:	f8ad 100c 	strh.w	r1, [sp, #12]
  402d82:	4617      	mov	r7, r2
  402d84:	f44f 6180 	mov.w	r1, #1024	; 0x400
  402d88:	6a62      	ldr	r2, [r4, #36]	; 0x24
  402d8a:	f8ad 500e 	strh.w	r5, [sp, #14]
  402d8e:	4698      	mov	r8, r3
  402d90:	ad1a      	add	r5, sp, #104	; 0x68
  402d92:	2300      	movs	r3, #0
  402d94:	9007      	str	r0, [sp, #28]
  402d96:	a816      	add	r0, sp, #88	; 0x58
  402d98:	9209      	str	r2, [sp, #36]	; 0x24
  402d9a:	9306      	str	r3, [sp, #24]
  402d9c:	9500      	str	r5, [sp, #0]
  402d9e:	9504      	str	r5, [sp, #16]
  402da0:	9102      	str	r1, [sp, #8]
  402da2:	9105      	str	r1, [sp, #20]
  402da4:	f000 fd48 	bl	403838 <__retarget_lock_init_recursive>
  402da8:	4643      	mov	r3, r8
  402daa:	463a      	mov	r2, r7
  402dac:	4669      	mov	r1, sp
  402dae:	4630      	mov	r0, r6
  402db0:	f7ff f990 	bl	4020d4 <_vfiprintf_r>
  402db4:	1e05      	subs	r5, r0, #0
  402db6:	db07      	blt.n	402dc8 <__sbprintf+0x64>
  402db8:	4630      	mov	r0, r6
  402dba:	4669      	mov	r1, sp
  402dbc:	f000 f928 	bl	403010 <_fflush_r>
  402dc0:	2800      	cmp	r0, #0
  402dc2:	bf18      	it	ne
  402dc4:	f04f 35ff 	movne.w	r5, #4294967295
  402dc8:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  402dcc:	065b      	lsls	r3, r3, #25
  402dce:	d503      	bpl.n	402dd8 <__sbprintf+0x74>
  402dd0:	89a3      	ldrh	r3, [r4, #12]
  402dd2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402dd6:	81a3      	strh	r3, [r4, #12]
  402dd8:	9816      	ldr	r0, [sp, #88]	; 0x58
  402dda:	f000 fd2f 	bl	40383c <__retarget_lock_close_recursive>
  402dde:	4628      	mov	r0, r5
  402de0:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  402de4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00402de8 <__swsetup_r>:
  402de8:	b538      	push	{r3, r4, r5, lr}
  402dea:	4b30      	ldr	r3, [pc, #192]	; (402eac <__swsetup_r+0xc4>)
  402dec:	681b      	ldr	r3, [r3, #0]
  402dee:	4605      	mov	r5, r0
  402df0:	460c      	mov	r4, r1
  402df2:	b113      	cbz	r3, 402dfa <__swsetup_r+0x12>
  402df4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  402df6:	2a00      	cmp	r2, #0
  402df8:	d038      	beq.n	402e6c <__swsetup_r+0x84>
  402dfa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402dfe:	b293      	uxth	r3, r2
  402e00:	0718      	lsls	r0, r3, #28
  402e02:	d50c      	bpl.n	402e1e <__swsetup_r+0x36>
  402e04:	6920      	ldr	r0, [r4, #16]
  402e06:	b1a8      	cbz	r0, 402e34 <__swsetup_r+0x4c>
  402e08:	f013 0201 	ands.w	r2, r3, #1
  402e0c:	d01e      	beq.n	402e4c <__swsetup_r+0x64>
  402e0e:	6963      	ldr	r3, [r4, #20]
  402e10:	2200      	movs	r2, #0
  402e12:	425b      	negs	r3, r3
  402e14:	61a3      	str	r3, [r4, #24]
  402e16:	60a2      	str	r2, [r4, #8]
  402e18:	b1f0      	cbz	r0, 402e58 <__swsetup_r+0x70>
  402e1a:	2000      	movs	r0, #0
  402e1c:	bd38      	pop	{r3, r4, r5, pc}
  402e1e:	06d9      	lsls	r1, r3, #27
  402e20:	d53c      	bpl.n	402e9c <__swsetup_r+0xb4>
  402e22:	0758      	lsls	r0, r3, #29
  402e24:	d426      	bmi.n	402e74 <__swsetup_r+0x8c>
  402e26:	6920      	ldr	r0, [r4, #16]
  402e28:	f042 0308 	orr.w	r3, r2, #8
  402e2c:	81a3      	strh	r3, [r4, #12]
  402e2e:	b29b      	uxth	r3, r3
  402e30:	2800      	cmp	r0, #0
  402e32:	d1e9      	bne.n	402e08 <__swsetup_r+0x20>
  402e34:	f403 7220 	and.w	r2, r3, #640	; 0x280
  402e38:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402e3c:	d0e4      	beq.n	402e08 <__swsetup_r+0x20>
  402e3e:	4628      	mov	r0, r5
  402e40:	4621      	mov	r1, r4
  402e42:	f000 fd2f 	bl	4038a4 <__smakebuf_r>
  402e46:	89a3      	ldrh	r3, [r4, #12]
  402e48:	6920      	ldr	r0, [r4, #16]
  402e4a:	e7dd      	b.n	402e08 <__swsetup_r+0x20>
  402e4c:	0799      	lsls	r1, r3, #30
  402e4e:	bf58      	it	pl
  402e50:	6962      	ldrpl	r2, [r4, #20]
  402e52:	60a2      	str	r2, [r4, #8]
  402e54:	2800      	cmp	r0, #0
  402e56:	d1e0      	bne.n	402e1a <__swsetup_r+0x32>
  402e58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402e5c:	061a      	lsls	r2, r3, #24
  402e5e:	d5dd      	bpl.n	402e1c <__swsetup_r+0x34>
  402e60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402e64:	81a3      	strh	r3, [r4, #12]
  402e66:	f04f 30ff 	mov.w	r0, #4294967295
  402e6a:	bd38      	pop	{r3, r4, r5, pc}
  402e6c:	4618      	mov	r0, r3
  402e6e:	f000 f927 	bl	4030c0 <__sinit>
  402e72:	e7c2      	b.n	402dfa <__swsetup_r+0x12>
  402e74:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402e76:	b151      	cbz	r1, 402e8e <__swsetup_r+0xa6>
  402e78:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402e7c:	4299      	cmp	r1, r3
  402e7e:	d004      	beq.n	402e8a <__swsetup_r+0xa2>
  402e80:	4628      	mov	r0, r5
  402e82:	f000 fa43 	bl	40330c <_free_r>
  402e86:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402e8a:	2300      	movs	r3, #0
  402e8c:	6323      	str	r3, [r4, #48]	; 0x30
  402e8e:	2300      	movs	r3, #0
  402e90:	6920      	ldr	r0, [r4, #16]
  402e92:	6063      	str	r3, [r4, #4]
  402e94:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  402e98:	6020      	str	r0, [r4, #0]
  402e9a:	e7c5      	b.n	402e28 <__swsetup_r+0x40>
  402e9c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  402ea0:	2309      	movs	r3, #9
  402ea2:	602b      	str	r3, [r5, #0]
  402ea4:	f04f 30ff 	mov.w	r0, #4294967295
  402ea8:	81a2      	strh	r2, [r4, #12]
  402eaa:	bd38      	pop	{r3, r4, r5, pc}
  402eac:	20400010 	.word	0x20400010

00402eb0 <register_fini>:
  402eb0:	4b02      	ldr	r3, [pc, #8]	; (402ebc <register_fini+0xc>)
  402eb2:	b113      	cbz	r3, 402eba <register_fini+0xa>
  402eb4:	4802      	ldr	r0, [pc, #8]	; (402ec0 <register_fini+0x10>)
  402eb6:	f000 b805 	b.w	402ec4 <atexit>
  402eba:	4770      	bx	lr
  402ebc:	00000000 	.word	0x00000000
  402ec0:	00403131 	.word	0x00403131

00402ec4 <atexit>:
  402ec4:	2300      	movs	r3, #0
  402ec6:	4601      	mov	r1, r0
  402ec8:	461a      	mov	r2, r3
  402eca:	4618      	mov	r0, r3
  402ecc:	f001 bbec 	b.w	4046a8 <__register_exitproc>

00402ed0 <__sflush_r>:
  402ed0:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  402ed4:	b29a      	uxth	r2, r3
  402ed6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402eda:	460d      	mov	r5, r1
  402edc:	0711      	lsls	r1, r2, #28
  402ede:	4680      	mov	r8, r0
  402ee0:	d43a      	bmi.n	402f58 <__sflush_r+0x88>
  402ee2:	686a      	ldr	r2, [r5, #4]
  402ee4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402ee8:	2a00      	cmp	r2, #0
  402eea:	81ab      	strh	r3, [r5, #12]
  402eec:	dd6f      	ble.n	402fce <__sflush_r+0xfe>
  402eee:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402ef0:	2c00      	cmp	r4, #0
  402ef2:	d049      	beq.n	402f88 <__sflush_r+0xb8>
  402ef4:	2200      	movs	r2, #0
  402ef6:	b29b      	uxth	r3, r3
  402ef8:	f8d8 6000 	ldr.w	r6, [r8]
  402efc:	f8c8 2000 	str.w	r2, [r8]
  402f00:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  402f04:	d067      	beq.n	402fd6 <__sflush_r+0x106>
  402f06:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  402f08:	075f      	lsls	r7, r3, #29
  402f0a:	d505      	bpl.n	402f18 <__sflush_r+0x48>
  402f0c:	6869      	ldr	r1, [r5, #4]
  402f0e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  402f10:	1a52      	subs	r2, r2, r1
  402f12:	b10b      	cbz	r3, 402f18 <__sflush_r+0x48>
  402f14:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  402f16:	1ad2      	subs	r2, r2, r3
  402f18:	2300      	movs	r3, #0
  402f1a:	69e9      	ldr	r1, [r5, #28]
  402f1c:	4640      	mov	r0, r8
  402f1e:	47a0      	blx	r4
  402f20:	1c44      	adds	r4, r0, #1
  402f22:	d03c      	beq.n	402f9e <__sflush_r+0xce>
  402f24:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402f28:	692a      	ldr	r2, [r5, #16]
  402f2a:	602a      	str	r2, [r5, #0]
  402f2c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402f30:	2200      	movs	r2, #0
  402f32:	81ab      	strh	r3, [r5, #12]
  402f34:	04db      	lsls	r3, r3, #19
  402f36:	606a      	str	r2, [r5, #4]
  402f38:	d447      	bmi.n	402fca <__sflush_r+0xfa>
  402f3a:	6b29      	ldr	r1, [r5, #48]	; 0x30
  402f3c:	f8c8 6000 	str.w	r6, [r8]
  402f40:	b311      	cbz	r1, 402f88 <__sflush_r+0xb8>
  402f42:	f105 0340 	add.w	r3, r5, #64	; 0x40
  402f46:	4299      	cmp	r1, r3
  402f48:	d002      	beq.n	402f50 <__sflush_r+0x80>
  402f4a:	4640      	mov	r0, r8
  402f4c:	f000 f9de 	bl	40330c <_free_r>
  402f50:	2000      	movs	r0, #0
  402f52:	6328      	str	r0, [r5, #48]	; 0x30
  402f54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402f58:	692e      	ldr	r6, [r5, #16]
  402f5a:	b1ae      	cbz	r6, 402f88 <__sflush_r+0xb8>
  402f5c:	682c      	ldr	r4, [r5, #0]
  402f5e:	602e      	str	r6, [r5, #0]
  402f60:	0791      	lsls	r1, r2, #30
  402f62:	bf0c      	ite	eq
  402f64:	696b      	ldreq	r3, [r5, #20]
  402f66:	2300      	movne	r3, #0
  402f68:	1ba4      	subs	r4, r4, r6
  402f6a:	60ab      	str	r3, [r5, #8]
  402f6c:	e00a      	b.n	402f84 <__sflush_r+0xb4>
  402f6e:	4623      	mov	r3, r4
  402f70:	4632      	mov	r2, r6
  402f72:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  402f74:	69e9      	ldr	r1, [r5, #28]
  402f76:	4640      	mov	r0, r8
  402f78:	47b8      	blx	r7
  402f7a:	2800      	cmp	r0, #0
  402f7c:	eba4 0400 	sub.w	r4, r4, r0
  402f80:	4406      	add	r6, r0
  402f82:	dd04      	ble.n	402f8e <__sflush_r+0xbe>
  402f84:	2c00      	cmp	r4, #0
  402f86:	dcf2      	bgt.n	402f6e <__sflush_r+0x9e>
  402f88:	2000      	movs	r0, #0
  402f8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402f8e:	89ab      	ldrh	r3, [r5, #12]
  402f90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402f94:	81ab      	strh	r3, [r5, #12]
  402f96:	f04f 30ff 	mov.w	r0, #4294967295
  402f9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402f9e:	f8d8 4000 	ldr.w	r4, [r8]
  402fa2:	2c1d      	cmp	r4, #29
  402fa4:	d8f3      	bhi.n	402f8e <__sflush_r+0xbe>
  402fa6:	4b19      	ldr	r3, [pc, #100]	; (40300c <__sflush_r+0x13c>)
  402fa8:	40e3      	lsrs	r3, r4
  402faa:	43db      	mvns	r3, r3
  402fac:	f013 0301 	ands.w	r3, r3, #1
  402fb0:	d1ed      	bne.n	402f8e <__sflush_r+0xbe>
  402fb2:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  402fb6:	606b      	str	r3, [r5, #4]
  402fb8:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  402fbc:	6929      	ldr	r1, [r5, #16]
  402fbe:	81ab      	strh	r3, [r5, #12]
  402fc0:	04da      	lsls	r2, r3, #19
  402fc2:	6029      	str	r1, [r5, #0]
  402fc4:	d5b9      	bpl.n	402f3a <__sflush_r+0x6a>
  402fc6:	2c00      	cmp	r4, #0
  402fc8:	d1b7      	bne.n	402f3a <__sflush_r+0x6a>
  402fca:	6528      	str	r0, [r5, #80]	; 0x50
  402fcc:	e7b5      	b.n	402f3a <__sflush_r+0x6a>
  402fce:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  402fd0:	2a00      	cmp	r2, #0
  402fd2:	dc8c      	bgt.n	402eee <__sflush_r+0x1e>
  402fd4:	e7d8      	b.n	402f88 <__sflush_r+0xb8>
  402fd6:	2301      	movs	r3, #1
  402fd8:	69e9      	ldr	r1, [r5, #28]
  402fda:	4640      	mov	r0, r8
  402fdc:	47a0      	blx	r4
  402fde:	1c43      	adds	r3, r0, #1
  402fe0:	4602      	mov	r2, r0
  402fe2:	d002      	beq.n	402fea <__sflush_r+0x11a>
  402fe4:	89ab      	ldrh	r3, [r5, #12]
  402fe6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402fe8:	e78e      	b.n	402f08 <__sflush_r+0x38>
  402fea:	f8d8 3000 	ldr.w	r3, [r8]
  402fee:	2b00      	cmp	r3, #0
  402ff0:	d0f8      	beq.n	402fe4 <__sflush_r+0x114>
  402ff2:	2b1d      	cmp	r3, #29
  402ff4:	d001      	beq.n	402ffa <__sflush_r+0x12a>
  402ff6:	2b16      	cmp	r3, #22
  402ff8:	d102      	bne.n	403000 <__sflush_r+0x130>
  402ffa:	f8c8 6000 	str.w	r6, [r8]
  402ffe:	e7c3      	b.n	402f88 <__sflush_r+0xb8>
  403000:	89ab      	ldrh	r3, [r5, #12]
  403002:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403006:	81ab      	strh	r3, [r5, #12]
  403008:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40300c:	20400001 	.word	0x20400001

00403010 <_fflush_r>:
  403010:	b538      	push	{r3, r4, r5, lr}
  403012:	460d      	mov	r5, r1
  403014:	4604      	mov	r4, r0
  403016:	b108      	cbz	r0, 40301c <_fflush_r+0xc>
  403018:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40301a:	b1bb      	cbz	r3, 40304c <_fflush_r+0x3c>
  40301c:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  403020:	b188      	cbz	r0, 403046 <_fflush_r+0x36>
  403022:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  403024:	07db      	lsls	r3, r3, #31
  403026:	d401      	bmi.n	40302c <_fflush_r+0x1c>
  403028:	0581      	lsls	r1, r0, #22
  40302a:	d517      	bpl.n	40305c <_fflush_r+0x4c>
  40302c:	4620      	mov	r0, r4
  40302e:	4629      	mov	r1, r5
  403030:	f7ff ff4e 	bl	402ed0 <__sflush_r>
  403034:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  403036:	07da      	lsls	r2, r3, #31
  403038:	4604      	mov	r4, r0
  40303a:	d402      	bmi.n	403042 <_fflush_r+0x32>
  40303c:	89ab      	ldrh	r3, [r5, #12]
  40303e:	059b      	lsls	r3, r3, #22
  403040:	d507      	bpl.n	403052 <_fflush_r+0x42>
  403042:	4620      	mov	r0, r4
  403044:	bd38      	pop	{r3, r4, r5, pc}
  403046:	4604      	mov	r4, r0
  403048:	4620      	mov	r0, r4
  40304a:	bd38      	pop	{r3, r4, r5, pc}
  40304c:	f000 f838 	bl	4030c0 <__sinit>
  403050:	e7e4      	b.n	40301c <_fflush_r+0xc>
  403052:	6da8      	ldr	r0, [r5, #88]	; 0x58
  403054:	f000 fbf6 	bl	403844 <__retarget_lock_release_recursive>
  403058:	4620      	mov	r0, r4
  40305a:	bd38      	pop	{r3, r4, r5, pc}
  40305c:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40305e:	f000 fbef 	bl	403840 <__retarget_lock_acquire_recursive>
  403062:	e7e3      	b.n	40302c <_fflush_r+0x1c>

00403064 <_cleanup_r>:
  403064:	4901      	ldr	r1, [pc, #4]	; (40306c <_cleanup_r+0x8>)
  403066:	f000 bbaf 	b.w	4037c8 <_fwalk_reent>
  40306a:	bf00      	nop
  40306c:	00404791 	.word	0x00404791

00403070 <std.isra.0>:
  403070:	b510      	push	{r4, lr}
  403072:	2300      	movs	r3, #0
  403074:	4604      	mov	r4, r0
  403076:	8181      	strh	r1, [r0, #12]
  403078:	81c2      	strh	r2, [r0, #14]
  40307a:	6003      	str	r3, [r0, #0]
  40307c:	6043      	str	r3, [r0, #4]
  40307e:	6083      	str	r3, [r0, #8]
  403080:	6643      	str	r3, [r0, #100]	; 0x64
  403082:	6103      	str	r3, [r0, #16]
  403084:	6143      	str	r3, [r0, #20]
  403086:	6183      	str	r3, [r0, #24]
  403088:	4619      	mov	r1, r3
  40308a:	2208      	movs	r2, #8
  40308c:	305c      	adds	r0, #92	; 0x5c
  40308e:	f7fe ff93 	bl	401fb8 <memset>
  403092:	4807      	ldr	r0, [pc, #28]	; (4030b0 <std.isra.0+0x40>)
  403094:	4907      	ldr	r1, [pc, #28]	; (4030b4 <std.isra.0+0x44>)
  403096:	4a08      	ldr	r2, [pc, #32]	; (4030b8 <std.isra.0+0x48>)
  403098:	4b08      	ldr	r3, [pc, #32]	; (4030bc <std.isra.0+0x4c>)
  40309a:	6220      	str	r0, [r4, #32]
  40309c:	61e4      	str	r4, [r4, #28]
  40309e:	6261      	str	r1, [r4, #36]	; 0x24
  4030a0:	62a2      	str	r2, [r4, #40]	; 0x28
  4030a2:	62e3      	str	r3, [r4, #44]	; 0x2c
  4030a4:	f104 0058 	add.w	r0, r4, #88	; 0x58
  4030a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4030ac:	f000 bbc4 	b.w	403838 <__retarget_lock_init_recursive>
  4030b0:	004043c1 	.word	0x004043c1
  4030b4:	004043e5 	.word	0x004043e5
  4030b8:	00404421 	.word	0x00404421
  4030bc:	00404441 	.word	0x00404441

004030c0 <__sinit>:
  4030c0:	b510      	push	{r4, lr}
  4030c2:	4604      	mov	r4, r0
  4030c4:	4812      	ldr	r0, [pc, #72]	; (403110 <__sinit+0x50>)
  4030c6:	f000 fbbb 	bl	403840 <__retarget_lock_acquire_recursive>
  4030ca:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4030cc:	b9d2      	cbnz	r2, 403104 <__sinit+0x44>
  4030ce:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  4030d2:	4810      	ldr	r0, [pc, #64]	; (403114 <__sinit+0x54>)
  4030d4:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  4030d8:	2103      	movs	r1, #3
  4030da:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  4030de:	63e0      	str	r0, [r4, #60]	; 0x3c
  4030e0:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  4030e4:	6860      	ldr	r0, [r4, #4]
  4030e6:	2104      	movs	r1, #4
  4030e8:	f7ff ffc2 	bl	403070 <std.isra.0>
  4030ec:	2201      	movs	r2, #1
  4030ee:	2109      	movs	r1, #9
  4030f0:	68a0      	ldr	r0, [r4, #8]
  4030f2:	f7ff ffbd 	bl	403070 <std.isra.0>
  4030f6:	2202      	movs	r2, #2
  4030f8:	2112      	movs	r1, #18
  4030fa:	68e0      	ldr	r0, [r4, #12]
  4030fc:	f7ff ffb8 	bl	403070 <std.isra.0>
  403100:	2301      	movs	r3, #1
  403102:	63a3      	str	r3, [r4, #56]	; 0x38
  403104:	4802      	ldr	r0, [pc, #8]	; (403110 <__sinit+0x50>)
  403106:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40310a:	f000 bb9b 	b.w	403844 <__retarget_lock_release_recursive>
  40310e:	bf00      	nop
  403110:	20453558 	.word	0x20453558
  403114:	00403065 	.word	0x00403065

00403118 <__sfp_lock_acquire>:
  403118:	4801      	ldr	r0, [pc, #4]	; (403120 <__sfp_lock_acquire+0x8>)
  40311a:	f000 bb91 	b.w	403840 <__retarget_lock_acquire_recursive>
  40311e:	bf00      	nop
  403120:	2045356c 	.word	0x2045356c

00403124 <__sfp_lock_release>:
  403124:	4801      	ldr	r0, [pc, #4]	; (40312c <__sfp_lock_release+0x8>)
  403126:	f000 bb8d 	b.w	403844 <__retarget_lock_release_recursive>
  40312a:	bf00      	nop
  40312c:	2045356c 	.word	0x2045356c

00403130 <__libc_fini_array>:
  403130:	b538      	push	{r3, r4, r5, lr}
  403132:	4c0a      	ldr	r4, [pc, #40]	; (40315c <__libc_fini_array+0x2c>)
  403134:	4d0a      	ldr	r5, [pc, #40]	; (403160 <__libc_fini_array+0x30>)
  403136:	1b64      	subs	r4, r4, r5
  403138:	10a4      	asrs	r4, r4, #2
  40313a:	d00a      	beq.n	403152 <__libc_fini_array+0x22>
  40313c:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  403140:	3b01      	subs	r3, #1
  403142:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  403146:	3c01      	subs	r4, #1
  403148:	f855 3904 	ldr.w	r3, [r5], #-4
  40314c:	4798      	blx	r3
  40314e:	2c00      	cmp	r4, #0
  403150:	d1f9      	bne.n	403146 <__libc_fini_array+0x16>
  403152:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403156:	f001 be87 	b.w	404e68 <_fini>
  40315a:	bf00      	nop
  40315c:	00404e78 	.word	0x00404e78
  403160:	00404e74 	.word	0x00404e74

00403164 <__fputwc>:
  403164:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403168:	b082      	sub	sp, #8
  40316a:	4680      	mov	r8, r0
  40316c:	4689      	mov	r9, r1
  40316e:	4614      	mov	r4, r2
  403170:	f000 fb54 	bl	40381c <__locale_mb_cur_max>
  403174:	2801      	cmp	r0, #1
  403176:	d036      	beq.n	4031e6 <__fputwc+0x82>
  403178:	464a      	mov	r2, r9
  40317a:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40317e:	a901      	add	r1, sp, #4
  403180:	4640      	mov	r0, r8
  403182:	f001 fa43 	bl	40460c <_wcrtomb_r>
  403186:	1c42      	adds	r2, r0, #1
  403188:	4606      	mov	r6, r0
  40318a:	d025      	beq.n	4031d8 <__fputwc+0x74>
  40318c:	b3a8      	cbz	r0, 4031fa <__fputwc+0x96>
  40318e:	f89d e004 	ldrb.w	lr, [sp, #4]
  403192:	2500      	movs	r5, #0
  403194:	f10d 0a04 	add.w	sl, sp, #4
  403198:	e009      	b.n	4031ae <__fputwc+0x4a>
  40319a:	6823      	ldr	r3, [r4, #0]
  40319c:	1c5a      	adds	r2, r3, #1
  40319e:	6022      	str	r2, [r4, #0]
  4031a0:	f883 e000 	strb.w	lr, [r3]
  4031a4:	3501      	adds	r5, #1
  4031a6:	42b5      	cmp	r5, r6
  4031a8:	d227      	bcs.n	4031fa <__fputwc+0x96>
  4031aa:	f815 e00a 	ldrb.w	lr, [r5, sl]
  4031ae:	68a3      	ldr	r3, [r4, #8]
  4031b0:	3b01      	subs	r3, #1
  4031b2:	2b00      	cmp	r3, #0
  4031b4:	60a3      	str	r3, [r4, #8]
  4031b6:	daf0      	bge.n	40319a <__fputwc+0x36>
  4031b8:	69a7      	ldr	r7, [r4, #24]
  4031ba:	42bb      	cmp	r3, r7
  4031bc:	4671      	mov	r1, lr
  4031be:	4622      	mov	r2, r4
  4031c0:	4640      	mov	r0, r8
  4031c2:	db02      	blt.n	4031ca <__fputwc+0x66>
  4031c4:	f1be 0f0a 	cmp.w	lr, #10
  4031c8:	d1e7      	bne.n	40319a <__fputwc+0x36>
  4031ca:	f001 f9c7 	bl	40455c <__swbuf_r>
  4031ce:	1c43      	adds	r3, r0, #1
  4031d0:	d1e8      	bne.n	4031a4 <__fputwc+0x40>
  4031d2:	b002      	add	sp, #8
  4031d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4031d8:	89a3      	ldrh	r3, [r4, #12]
  4031da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4031de:	81a3      	strh	r3, [r4, #12]
  4031e0:	b002      	add	sp, #8
  4031e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4031e6:	f109 33ff 	add.w	r3, r9, #4294967295
  4031ea:	2bfe      	cmp	r3, #254	; 0xfe
  4031ec:	d8c4      	bhi.n	403178 <__fputwc+0x14>
  4031ee:	fa5f fe89 	uxtb.w	lr, r9
  4031f2:	4606      	mov	r6, r0
  4031f4:	f88d e004 	strb.w	lr, [sp, #4]
  4031f8:	e7cb      	b.n	403192 <__fputwc+0x2e>
  4031fa:	4648      	mov	r0, r9
  4031fc:	b002      	add	sp, #8
  4031fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403202:	bf00      	nop

00403204 <_fputwc_r>:
  403204:	b530      	push	{r4, r5, lr}
  403206:	6e53      	ldr	r3, [r2, #100]	; 0x64
  403208:	f013 0f01 	tst.w	r3, #1
  40320c:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  403210:	4614      	mov	r4, r2
  403212:	b083      	sub	sp, #12
  403214:	4605      	mov	r5, r0
  403216:	b29a      	uxth	r2, r3
  403218:	d101      	bne.n	40321e <_fputwc_r+0x1a>
  40321a:	0590      	lsls	r0, r2, #22
  40321c:	d51c      	bpl.n	403258 <_fputwc_r+0x54>
  40321e:	0490      	lsls	r0, r2, #18
  403220:	d406      	bmi.n	403230 <_fputwc_r+0x2c>
  403222:	6e62      	ldr	r2, [r4, #100]	; 0x64
  403224:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  403228:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40322c:	81a3      	strh	r3, [r4, #12]
  40322e:	6662      	str	r2, [r4, #100]	; 0x64
  403230:	4628      	mov	r0, r5
  403232:	4622      	mov	r2, r4
  403234:	f7ff ff96 	bl	403164 <__fputwc>
  403238:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40323a:	07da      	lsls	r2, r3, #31
  40323c:	4605      	mov	r5, r0
  40323e:	d402      	bmi.n	403246 <_fputwc_r+0x42>
  403240:	89a3      	ldrh	r3, [r4, #12]
  403242:	059b      	lsls	r3, r3, #22
  403244:	d502      	bpl.n	40324c <_fputwc_r+0x48>
  403246:	4628      	mov	r0, r5
  403248:	b003      	add	sp, #12
  40324a:	bd30      	pop	{r4, r5, pc}
  40324c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40324e:	f000 faf9 	bl	403844 <__retarget_lock_release_recursive>
  403252:	4628      	mov	r0, r5
  403254:	b003      	add	sp, #12
  403256:	bd30      	pop	{r4, r5, pc}
  403258:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40325a:	9101      	str	r1, [sp, #4]
  40325c:	f000 faf0 	bl	403840 <__retarget_lock_acquire_recursive>
  403260:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403264:	9901      	ldr	r1, [sp, #4]
  403266:	b29a      	uxth	r2, r3
  403268:	e7d9      	b.n	40321e <_fputwc_r+0x1a>
  40326a:	bf00      	nop

0040326c <_malloc_trim_r>:
  40326c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40326e:	4f24      	ldr	r7, [pc, #144]	; (403300 <_malloc_trim_r+0x94>)
  403270:	460c      	mov	r4, r1
  403272:	4606      	mov	r6, r0
  403274:	f000 fee0 	bl	404038 <__malloc_lock>
  403278:	68bb      	ldr	r3, [r7, #8]
  40327a:	685d      	ldr	r5, [r3, #4]
  40327c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  403280:	310f      	adds	r1, #15
  403282:	f025 0503 	bic.w	r5, r5, #3
  403286:	4429      	add	r1, r5
  403288:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40328c:	f021 010f 	bic.w	r1, r1, #15
  403290:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  403294:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  403298:	db07      	blt.n	4032aa <_malloc_trim_r+0x3e>
  40329a:	2100      	movs	r1, #0
  40329c:	4630      	mov	r0, r6
  40329e:	f001 f87d 	bl	40439c <_sbrk_r>
  4032a2:	68bb      	ldr	r3, [r7, #8]
  4032a4:	442b      	add	r3, r5
  4032a6:	4298      	cmp	r0, r3
  4032a8:	d004      	beq.n	4032b4 <_malloc_trim_r+0x48>
  4032aa:	4630      	mov	r0, r6
  4032ac:	f000 feca 	bl	404044 <__malloc_unlock>
  4032b0:	2000      	movs	r0, #0
  4032b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4032b4:	4261      	negs	r1, r4
  4032b6:	4630      	mov	r0, r6
  4032b8:	f001 f870 	bl	40439c <_sbrk_r>
  4032bc:	3001      	adds	r0, #1
  4032be:	d00d      	beq.n	4032dc <_malloc_trim_r+0x70>
  4032c0:	4b10      	ldr	r3, [pc, #64]	; (403304 <_malloc_trim_r+0x98>)
  4032c2:	68ba      	ldr	r2, [r7, #8]
  4032c4:	6819      	ldr	r1, [r3, #0]
  4032c6:	1b2d      	subs	r5, r5, r4
  4032c8:	f045 0501 	orr.w	r5, r5, #1
  4032cc:	4630      	mov	r0, r6
  4032ce:	1b09      	subs	r1, r1, r4
  4032d0:	6055      	str	r5, [r2, #4]
  4032d2:	6019      	str	r1, [r3, #0]
  4032d4:	f000 feb6 	bl	404044 <__malloc_unlock>
  4032d8:	2001      	movs	r0, #1
  4032da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4032dc:	2100      	movs	r1, #0
  4032de:	4630      	mov	r0, r6
  4032e0:	f001 f85c 	bl	40439c <_sbrk_r>
  4032e4:	68ba      	ldr	r2, [r7, #8]
  4032e6:	1a83      	subs	r3, r0, r2
  4032e8:	2b0f      	cmp	r3, #15
  4032ea:	ddde      	ble.n	4032aa <_malloc_trim_r+0x3e>
  4032ec:	4c06      	ldr	r4, [pc, #24]	; (403308 <_malloc_trim_r+0x9c>)
  4032ee:	4905      	ldr	r1, [pc, #20]	; (403304 <_malloc_trim_r+0x98>)
  4032f0:	6824      	ldr	r4, [r4, #0]
  4032f2:	f043 0301 	orr.w	r3, r3, #1
  4032f6:	1b00      	subs	r0, r0, r4
  4032f8:	6053      	str	r3, [r2, #4]
  4032fa:	6008      	str	r0, [r1, #0]
  4032fc:	e7d5      	b.n	4032aa <_malloc_trim_r+0x3e>
  4032fe:	bf00      	nop
  403300:	204005b0 	.word	0x204005b0
  403304:	204532ac 	.word	0x204532ac
  403308:	204009b8 	.word	0x204009b8

0040330c <_free_r>:
  40330c:	2900      	cmp	r1, #0
  40330e:	d044      	beq.n	40339a <_free_r+0x8e>
  403310:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403314:	460d      	mov	r5, r1
  403316:	4680      	mov	r8, r0
  403318:	f000 fe8e 	bl	404038 <__malloc_lock>
  40331c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  403320:	4969      	ldr	r1, [pc, #420]	; (4034c8 <_free_r+0x1bc>)
  403322:	f027 0301 	bic.w	r3, r7, #1
  403326:	f1a5 0408 	sub.w	r4, r5, #8
  40332a:	18e2      	adds	r2, r4, r3
  40332c:	688e      	ldr	r6, [r1, #8]
  40332e:	6850      	ldr	r0, [r2, #4]
  403330:	42b2      	cmp	r2, r6
  403332:	f020 0003 	bic.w	r0, r0, #3
  403336:	d05e      	beq.n	4033f6 <_free_r+0xea>
  403338:	07fe      	lsls	r6, r7, #31
  40333a:	6050      	str	r0, [r2, #4]
  40333c:	d40b      	bmi.n	403356 <_free_r+0x4a>
  40333e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  403342:	1be4      	subs	r4, r4, r7
  403344:	f101 0e08 	add.w	lr, r1, #8
  403348:	68a5      	ldr	r5, [r4, #8]
  40334a:	4575      	cmp	r5, lr
  40334c:	443b      	add	r3, r7
  40334e:	d06d      	beq.n	40342c <_free_r+0x120>
  403350:	68e7      	ldr	r7, [r4, #12]
  403352:	60ef      	str	r7, [r5, #12]
  403354:	60bd      	str	r5, [r7, #8]
  403356:	1815      	adds	r5, r2, r0
  403358:	686d      	ldr	r5, [r5, #4]
  40335a:	07ed      	lsls	r5, r5, #31
  40335c:	d53e      	bpl.n	4033dc <_free_r+0xd0>
  40335e:	f043 0201 	orr.w	r2, r3, #1
  403362:	6062      	str	r2, [r4, #4]
  403364:	50e3      	str	r3, [r4, r3]
  403366:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40336a:	d217      	bcs.n	40339c <_free_r+0x90>
  40336c:	08db      	lsrs	r3, r3, #3
  40336e:	1c58      	adds	r0, r3, #1
  403370:	109a      	asrs	r2, r3, #2
  403372:	684d      	ldr	r5, [r1, #4]
  403374:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  403378:	60a7      	str	r7, [r4, #8]
  40337a:	2301      	movs	r3, #1
  40337c:	4093      	lsls	r3, r2
  40337e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  403382:	432b      	orrs	r3, r5
  403384:	3a08      	subs	r2, #8
  403386:	60e2      	str	r2, [r4, #12]
  403388:	604b      	str	r3, [r1, #4]
  40338a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40338e:	60fc      	str	r4, [r7, #12]
  403390:	4640      	mov	r0, r8
  403392:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403396:	f000 be55 	b.w	404044 <__malloc_unlock>
  40339a:	4770      	bx	lr
  40339c:	0a5a      	lsrs	r2, r3, #9
  40339e:	2a04      	cmp	r2, #4
  4033a0:	d852      	bhi.n	403448 <_free_r+0x13c>
  4033a2:	099a      	lsrs	r2, r3, #6
  4033a4:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4033a8:	00ff      	lsls	r7, r7, #3
  4033aa:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4033ae:	19c8      	adds	r0, r1, r7
  4033b0:	59ca      	ldr	r2, [r1, r7]
  4033b2:	3808      	subs	r0, #8
  4033b4:	4290      	cmp	r0, r2
  4033b6:	d04f      	beq.n	403458 <_free_r+0x14c>
  4033b8:	6851      	ldr	r1, [r2, #4]
  4033ba:	f021 0103 	bic.w	r1, r1, #3
  4033be:	428b      	cmp	r3, r1
  4033c0:	d232      	bcs.n	403428 <_free_r+0x11c>
  4033c2:	6892      	ldr	r2, [r2, #8]
  4033c4:	4290      	cmp	r0, r2
  4033c6:	d1f7      	bne.n	4033b8 <_free_r+0xac>
  4033c8:	68c3      	ldr	r3, [r0, #12]
  4033ca:	60a0      	str	r0, [r4, #8]
  4033cc:	60e3      	str	r3, [r4, #12]
  4033ce:	609c      	str	r4, [r3, #8]
  4033d0:	60c4      	str	r4, [r0, #12]
  4033d2:	4640      	mov	r0, r8
  4033d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4033d8:	f000 be34 	b.w	404044 <__malloc_unlock>
  4033dc:	6895      	ldr	r5, [r2, #8]
  4033de:	4f3b      	ldr	r7, [pc, #236]	; (4034cc <_free_r+0x1c0>)
  4033e0:	42bd      	cmp	r5, r7
  4033e2:	4403      	add	r3, r0
  4033e4:	d040      	beq.n	403468 <_free_r+0x15c>
  4033e6:	68d0      	ldr	r0, [r2, #12]
  4033e8:	60e8      	str	r0, [r5, #12]
  4033ea:	f043 0201 	orr.w	r2, r3, #1
  4033ee:	6085      	str	r5, [r0, #8]
  4033f0:	6062      	str	r2, [r4, #4]
  4033f2:	50e3      	str	r3, [r4, r3]
  4033f4:	e7b7      	b.n	403366 <_free_r+0x5a>
  4033f6:	07ff      	lsls	r7, r7, #31
  4033f8:	4403      	add	r3, r0
  4033fa:	d407      	bmi.n	40340c <_free_r+0x100>
  4033fc:	f855 2c08 	ldr.w	r2, [r5, #-8]
  403400:	1aa4      	subs	r4, r4, r2
  403402:	4413      	add	r3, r2
  403404:	68a0      	ldr	r0, [r4, #8]
  403406:	68e2      	ldr	r2, [r4, #12]
  403408:	60c2      	str	r2, [r0, #12]
  40340a:	6090      	str	r0, [r2, #8]
  40340c:	4a30      	ldr	r2, [pc, #192]	; (4034d0 <_free_r+0x1c4>)
  40340e:	6812      	ldr	r2, [r2, #0]
  403410:	f043 0001 	orr.w	r0, r3, #1
  403414:	4293      	cmp	r3, r2
  403416:	6060      	str	r0, [r4, #4]
  403418:	608c      	str	r4, [r1, #8]
  40341a:	d3b9      	bcc.n	403390 <_free_r+0x84>
  40341c:	4b2d      	ldr	r3, [pc, #180]	; (4034d4 <_free_r+0x1c8>)
  40341e:	4640      	mov	r0, r8
  403420:	6819      	ldr	r1, [r3, #0]
  403422:	f7ff ff23 	bl	40326c <_malloc_trim_r>
  403426:	e7b3      	b.n	403390 <_free_r+0x84>
  403428:	4610      	mov	r0, r2
  40342a:	e7cd      	b.n	4033c8 <_free_r+0xbc>
  40342c:	1811      	adds	r1, r2, r0
  40342e:	6849      	ldr	r1, [r1, #4]
  403430:	07c9      	lsls	r1, r1, #31
  403432:	d444      	bmi.n	4034be <_free_r+0x1b2>
  403434:	6891      	ldr	r1, [r2, #8]
  403436:	68d2      	ldr	r2, [r2, #12]
  403438:	60ca      	str	r2, [r1, #12]
  40343a:	4403      	add	r3, r0
  40343c:	f043 0001 	orr.w	r0, r3, #1
  403440:	6091      	str	r1, [r2, #8]
  403442:	6060      	str	r0, [r4, #4]
  403444:	50e3      	str	r3, [r4, r3]
  403446:	e7a3      	b.n	403390 <_free_r+0x84>
  403448:	2a14      	cmp	r2, #20
  40344a:	d816      	bhi.n	40347a <_free_r+0x16e>
  40344c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  403450:	00ff      	lsls	r7, r7, #3
  403452:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  403456:	e7aa      	b.n	4033ae <_free_r+0xa2>
  403458:	10aa      	asrs	r2, r5, #2
  40345a:	2301      	movs	r3, #1
  40345c:	684d      	ldr	r5, [r1, #4]
  40345e:	4093      	lsls	r3, r2
  403460:	432b      	orrs	r3, r5
  403462:	604b      	str	r3, [r1, #4]
  403464:	4603      	mov	r3, r0
  403466:	e7b0      	b.n	4033ca <_free_r+0xbe>
  403468:	f043 0201 	orr.w	r2, r3, #1
  40346c:	614c      	str	r4, [r1, #20]
  40346e:	610c      	str	r4, [r1, #16]
  403470:	60e5      	str	r5, [r4, #12]
  403472:	60a5      	str	r5, [r4, #8]
  403474:	6062      	str	r2, [r4, #4]
  403476:	50e3      	str	r3, [r4, r3]
  403478:	e78a      	b.n	403390 <_free_r+0x84>
  40347a:	2a54      	cmp	r2, #84	; 0x54
  40347c:	d806      	bhi.n	40348c <_free_r+0x180>
  40347e:	0b1a      	lsrs	r2, r3, #12
  403480:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  403484:	00ff      	lsls	r7, r7, #3
  403486:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40348a:	e790      	b.n	4033ae <_free_r+0xa2>
  40348c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403490:	d806      	bhi.n	4034a0 <_free_r+0x194>
  403492:	0bda      	lsrs	r2, r3, #15
  403494:	f102 0778 	add.w	r7, r2, #120	; 0x78
  403498:	00ff      	lsls	r7, r7, #3
  40349a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40349e:	e786      	b.n	4033ae <_free_r+0xa2>
  4034a0:	f240 5054 	movw	r0, #1364	; 0x554
  4034a4:	4282      	cmp	r2, r0
  4034a6:	d806      	bhi.n	4034b6 <_free_r+0x1aa>
  4034a8:	0c9a      	lsrs	r2, r3, #18
  4034aa:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4034ae:	00ff      	lsls	r7, r7, #3
  4034b0:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4034b4:	e77b      	b.n	4033ae <_free_r+0xa2>
  4034b6:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4034ba:	257e      	movs	r5, #126	; 0x7e
  4034bc:	e777      	b.n	4033ae <_free_r+0xa2>
  4034be:	f043 0101 	orr.w	r1, r3, #1
  4034c2:	6061      	str	r1, [r4, #4]
  4034c4:	6013      	str	r3, [r2, #0]
  4034c6:	e763      	b.n	403390 <_free_r+0x84>
  4034c8:	204005b0 	.word	0x204005b0
  4034cc:	204005b8 	.word	0x204005b8
  4034d0:	204009bc 	.word	0x204009bc
  4034d4:	204532dc 	.word	0x204532dc

004034d8 <__sfvwrite_r>:
  4034d8:	6893      	ldr	r3, [r2, #8]
  4034da:	2b00      	cmp	r3, #0
  4034dc:	d073      	beq.n	4035c6 <__sfvwrite_r+0xee>
  4034de:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4034e2:	898b      	ldrh	r3, [r1, #12]
  4034e4:	b083      	sub	sp, #12
  4034e6:	460c      	mov	r4, r1
  4034e8:	0719      	lsls	r1, r3, #28
  4034ea:	9000      	str	r0, [sp, #0]
  4034ec:	4616      	mov	r6, r2
  4034ee:	d526      	bpl.n	40353e <__sfvwrite_r+0x66>
  4034f0:	6922      	ldr	r2, [r4, #16]
  4034f2:	b322      	cbz	r2, 40353e <__sfvwrite_r+0x66>
  4034f4:	f013 0002 	ands.w	r0, r3, #2
  4034f8:	6835      	ldr	r5, [r6, #0]
  4034fa:	d02c      	beq.n	403556 <__sfvwrite_r+0x7e>
  4034fc:	f04f 0900 	mov.w	r9, #0
  403500:	4fb0      	ldr	r7, [pc, #704]	; (4037c4 <__sfvwrite_r+0x2ec>)
  403502:	46c8      	mov	r8, r9
  403504:	46b2      	mov	sl, r6
  403506:	45b8      	cmp	r8, r7
  403508:	4643      	mov	r3, r8
  40350a:	464a      	mov	r2, r9
  40350c:	bf28      	it	cs
  40350e:	463b      	movcs	r3, r7
  403510:	9800      	ldr	r0, [sp, #0]
  403512:	f1b8 0f00 	cmp.w	r8, #0
  403516:	d050      	beq.n	4035ba <__sfvwrite_r+0xe2>
  403518:	69e1      	ldr	r1, [r4, #28]
  40351a:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40351c:	47b0      	blx	r6
  40351e:	2800      	cmp	r0, #0
  403520:	dd58      	ble.n	4035d4 <__sfvwrite_r+0xfc>
  403522:	f8da 3008 	ldr.w	r3, [sl, #8]
  403526:	1a1b      	subs	r3, r3, r0
  403528:	4481      	add	r9, r0
  40352a:	eba8 0800 	sub.w	r8, r8, r0
  40352e:	f8ca 3008 	str.w	r3, [sl, #8]
  403532:	2b00      	cmp	r3, #0
  403534:	d1e7      	bne.n	403506 <__sfvwrite_r+0x2e>
  403536:	2000      	movs	r0, #0
  403538:	b003      	add	sp, #12
  40353a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40353e:	4621      	mov	r1, r4
  403540:	9800      	ldr	r0, [sp, #0]
  403542:	f7ff fc51 	bl	402de8 <__swsetup_r>
  403546:	2800      	cmp	r0, #0
  403548:	f040 8133 	bne.w	4037b2 <__sfvwrite_r+0x2da>
  40354c:	89a3      	ldrh	r3, [r4, #12]
  40354e:	6835      	ldr	r5, [r6, #0]
  403550:	f013 0002 	ands.w	r0, r3, #2
  403554:	d1d2      	bne.n	4034fc <__sfvwrite_r+0x24>
  403556:	f013 0901 	ands.w	r9, r3, #1
  40355a:	d145      	bne.n	4035e8 <__sfvwrite_r+0x110>
  40355c:	464f      	mov	r7, r9
  40355e:	9601      	str	r6, [sp, #4]
  403560:	b337      	cbz	r7, 4035b0 <__sfvwrite_r+0xd8>
  403562:	059a      	lsls	r2, r3, #22
  403564:	f8d4 8008 	ldr.w	r8, [r4, #8]
  403568:	f140 8083 	bpl.w	403672 <__sfvwrite_r+0x19a>
  40356c:	4547      	cmp	r7, r8
  40356e:	46c3      	mov	fp, r8
  403570:	f0c0 80ab 	bcc.w	4036ca <__sfvwrite_r+0x1f2>
  403574:	f413 6f90 	tst.w	r3, #1152	; 0x480
  403578:	f040 80ac 	bne.w	4036d4 <__sfvwrite_r+0x1fc>
  40357c:	6820      	ldr	r0, [r4, #0]
  40357e:	46ba      	mov	sl, r7
  403580:	465a      	mov	r2, fp
  403582:	4649      	mov	r1, r9
  403584:	f000 fcf4 	bl	403f70 <memmove>
  403588:	68a2      	ldr	r2, [r4, #8]
  40358a:	6823      	ldr	r3, [r4, #0]
  40358c:	eba2 0208 	sub.w	r2, r2, r8
  403590:	445b      	add	r3, fp
  403592:	60a2      	str	r2, [r4, #8]
  403594:	6023      	str	r3, [r4, #0]
  403596:	9a01      	ldr	r2, [sp, #4]
  403598:	6893      	ldr	r3, [r2, #8]
  40359a:	eba3 030a 	sub.w	r3, r3, sl
  40359e:	44d1      	add	r9, sl
  4035a0:	eba7 070a 	sub.w	r7, r7, sl
  4035a4:	6093      	str	r3, [r2, #8]
  4035a6:	2b00      	cmp	r3, #0
  4035a8:	d0c5      	beq.n	403536 <__sfvwrite_r+0x5e>
  4035aa:	89a3      	ldrh	r3, [r4, #12]
  4035ac:	2f00      	cmp	r7, #0
  4035ae:	d1d8      	bne.n	403562 <__sfvwrite_r+0x8a>
  4035b0:	f8d5 9000 	ldr.w	r9, [r5]
  4035b4:	686f      	ldr	r7, [r5, #4]
  4035b6:	3508      	adds	r5, #8
  4035b8:	e7d2      	b.n	403560 <__sfvwrite_r+0x88>
  4035ba:	f8d5 9000 	ldr.w	r9, [r5]
  4035be:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4035c2:	3508      	adds	r5, #8
  4035c4:	e79f      	b.n	403506 <__sfvwrite_r+0x2e>
  4035c6:	2000      	movs	r0, #0
  4035c8:	4770      	bx	lr
  4035ca:	4621      	mov	r1, r4
  4035cc:	9800      	ldr	r0, [sp, #0]
  4035ce:	f7ff fd1f 	bl	403010 <_fflush_r>
  4035d2:	b370      	cbz	r0, 403632 <__sfvwrite_r+0x15a>
  4035d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4035d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4035dc:	f04f 30ff 	mov.w	r0, #4294967295
  4035e0:	81a3      	strh	r3, [r4, #12]
  4035e2:	b003      	add	sp, #12
  4035e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4035e8:	4681      	mov	r9, r0
  4035ea:	4633      	mov	r3, r6
  4035ec:	464e      	mov	r6, r9
  4035ee:	46a8      	mov	r8, r5
  4035f0:	469a      	mov	sl, r3
  4035f2:	464d      	mov	r5, r9
  4035f4:	b34e      	cbz	r6, 40364a <__sfvwrite_r+0x172>
  4035f6:	b380      	cbz	r0, 40365a <__sfvwrite_r+0x182>
  4035f8:	6820      	ldr	r0, [r4, #0]
  4035fa:	6923      	ldr	r3, [r4, #16]
  4035fc:	6962      	ldr	r2, [r4, #20]
  4035fe:	45b1      	cmp	r9, r6
  403600:	46cb      	mov	fp, r9
  403602:	bf28      	it	cs
  403604:	46b3      	movcs	fp, r6
  403606:	4298      	cmp	r0, r3
  403608:	465f      	mov	r7, fp
  40360a:	d904      	bls.n	403616 <__sfvwrite_r+0x13e>
  40360c:	68a3      	ldr	r3, [r4, #8]
  40360e:	4413      	add	r3, r2
  403610:	459b      	cmp	fp, r3
  403612:	f300 80a6 	bgt.w	403762 <__sfvwrite_r+0x28a>
  403616:	4593      	cmp	fp, r2
  403618:	db4b      	blt.n	4036b2 <__sfvwrite_r+0x1da>
  40361a:	4613      	mov	r3, r2
  40361c:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40361e:	69e1      	ldr	r1, [r4, #28]
  403620:	9800      	ldr	r0, [sp, #0]
  403622:	462a      	mov	r2, r5
  403624:	47b8      	blx	r7
  403626:	1e07      	subs	r7, r0, #0
  403628:	ddd4      	ble.n	4035d4 <__sfvwrite_r+0xfc>
  40362a:	ebb9 0907 	subs.w	r9, r9, r7
  40362e:	d0cc      	beq.n	4035ca <__sfvwrite_r+0xf2>
  403630:	2001      	movs	r0, #1
  403632:	f8da 3008 	ldr.w	r3, [sl, #8]
  403636:	1bdb      	subs	r3, r3, r7
  403638:	443d      	add	r5, r7
  40363a:	1bf6      	subs	r6, r6, r7
  40363c:	f8ca 3008 	str.w	r3, [sl, #8]
  403640:	2b00      	cmp	r3, #0
  403642:	f43f af78 	beq.w	403536 <__sfvwrite_r+0x5e>
  403646:	2e00      	cmp	r6, #0
  403648:	d1d5      	bne.n	4035f6 <__sfvwrite_r+0x11e>
  40364a:	f108 0308 	add.w	r3, r8, #8
  40364e:	e913 0060 	ldmdb	r3, {r5, r6}
  403652:	4698      	mov	r8, r3
  403654:	3308      	adds	r3, #8
  403656:	2e00      	cmp	r6, #0
  403658:	d0f9      	beq.n	40364e <__sfvwrite_r+0x176>
  40365a:	4632      	mov	r2, r6
  40365c:	210a      	movs	r1, #10
  40365e:	4628      	mov	r0, r5
  403660:	f000 fc36 	bl	403ed0 <memchr>
  403664:	2800      	cmp	r0, #0
  403666:	f000 80a1 	beq.w	4037ac <__sfvwrite_r+0x2d4>
  40366a:	3001      	adds	r0, #1
  40366c:	eba0 0905 	sub.w	r9, r0, r5
  403670:	e7c2      	b.n	4035f8 <__sfvwrite_r+0x120>
  403672:	6820      	ldr	r0, [r4, #0]
  403674:	6923      	ldr	r3, [r4, #16]
  403676:	4298      	cmp	r0, r3
  403678:	d802      	bhi.n	403680 <__sfvwrite_r+0x1a8>
  40367a:	6963      	ldr	r3, [r4, #20]
  40367c:	429f      	cmp	r7, r3
  40367e:	d25d      	bcs.n	40373c <__sfvwrite_r+0x264>
  403680:	45b8      	cmp	r8, r7
  403682:	bf28      	it	cs
  403684:	46b8      	movcs	r8, r7
  403686:	4642      	mov	r2, r8
  403688:	4649      	mov	r1, r9
  40368a:	f000 fc71 	bl	403f70 <memmove>
  40368e:	68a3      	ldr	r3, [r4, #8]
  403690:	6822      	ldr	r2, [r4, #0]
  403692:	eba3 0308 	sub.w	r3, r3, r8
  403696:	4442      	add	r2, r8
  403698:	60a3      	str	r3, [r4, #8]
  40369a:	6022      	str	r2, [r4, #0]
  40369c:	b10b      	cbz	r3, 4036a2 <__sfvwrite_r+0x1ca>
  40369e:	46c2      	mov	sl, r8
  4036a0:	e779      	b.n	403596 <__sfvwrite_r+0xbe>
  4036a2:	4621      	mov	r1, r4
  4036a4:	9800      	ldr	r0, [sp, #0]
  4036a6:	f7ff fcb3 	bl	403010 <_fflush_r>
  4036aa:	2800      	cmp	r0, #0
  4036ac:	d192      	bne.n	4035d4 <__sfvwrite_r+0xfc>
  4036ae:	46c2      	mov	sl, r8
  4036b0:	e771      	b.n	403596 <__sfvwrite_r+0xbe>
  4036b2:	465a      	mov	r2, fp
  4036b4:	4629      	mov	r1, r5
  4036b6:	f000 fc5b 	bl	403f70 <memmove>
  4036ba:	68a2      	ldr	r2, [r4, #8]
  4036bc:	6823      	ldr	r3, [r4, #0]
  4036be:	eba2 020b 	sub.w	r2, r2, fp
  4036c2:	445b      	add	r3, fp
  4036c4:	60a2      	str	r2, [r4, #8]
  4036c6:	6023      	str	r3, [r4, #0]
  4036c8:	e7af      	b.n	40362a <__sfvwrite_r+0x152>
  4036ca:	6820      	ldr	r0, [r4, #0]
  4036cc:	46b8      	mov	r8, r7
  4036ce:	46ba      	mov	sl, r7
  4036d0:	46bb      	mov	fp, r7
  4036d2:	e755      	b.n	403580 <__sfvwrite_r+0xa8>
  4036d4:	6962      	ldr	r2, [r4, #20]
  4036d6:	6820      	ldr	r0, [r4, #0]
  4036d8:	6921      	ldr	r1, [r4, #16]
  4036da:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4036de:	eba0 0a01 	sub.w	sl, r0, r1
  4036e2:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4036e6:	f10a 0001 	add.w	r0, sl, #1
  4036ea:	ea4f 0868 	mov.w	r8, r8, asr #1
  4036ee:	4438      	add	r0, r7
  4036f0:	4540      	cmp	r0, r8
  4036f2:	4642      	mov	r2, r8
  4036f4:	bf84      	itt	hi
  4036f6:	4680      	movhi	r8, r0
  4036f8:	4642      	movhi	r2, r8
  4036fa:	055b      	lsls	r3, r3, #21
  4036fc:	d544      	bpl.n	403788 <__sfvwrite_r+0x2b0>
  4036fe:	4611      	mov	r1, r2
  403700:	9800      	ldr	r0, [sp, #0]
  403702:	f000 f919 	bl	403938 <_malloc_r>
  403706:	4683      	mov	fp, r0
  403708:	2800      	cmp	r0, #0
  40370a:	d055      	beq.n	4037b8 <__sfvwrite_r+0x2e0>
  40370c:	4652      	mov	r2, sl
  40370e:	6921      	ldr	r1, [r4, #16]
  403710:	f7fe fbb8 	bl	401e84 <memcpy>
  403714:	89a3      	ldrh	r3, [r4, #12]
  403716:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40371a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40371e:	81a3      	strh	r3, [r4, #12]
  403720:	eb0b 000a 	add.w	r0, fp, sl
  403724:	eba8 030a 	sub.w	r3, r8, sl
  403728:	f8c4 b010 	str.w	fp, [r4, #16]
  40372c:	f8c4 8014 	str.w	r8, [r4, #20]
  403730:	6020      	str	r0, [r4, #0]
  403732:	60a3      	str	r3, [r4, #8]
  403734:	46b8      	mov	r8, r7
  403736:	46ba      	mov	sl, r7
  403738:	46bb      	mov	fp, r7
  40373a:	e721      	b.n	403580 <__sfvwrite_r+0xa8>
  40373c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  403740:	42b9      	cmp	r1, r7
  403742:	bf28      	it	cs
  403744:	4639      	movcs	r1, r7
  403746:	464a      	mov	r2, r9
  403748:	fb91 f1f3 	sdiv	r1, r1, r3
  40374c:	9800      	ldr	r0, [sp, #0]
  40374e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403750:	fb03 f301 	mul.w	r3, r3, r1
  403754:	69e1      	ldr	r1, [r4, #28]
  403756:	47b0      	blx	r6
  403758:	f1b0 0a00 	subs.w	sl, r0, #0
  40375c:	f73f af1b 	bgt.w	403596 <__sfvwrite_r+0xbe>
  403760:	e738      	b.n	4035d4 <__sfvwrite_r+0xfc>
  403762:	461a      	mov	r2, r3
  403764:	4629      	mov	r1, r5
  403766:	9301      	str	r3, [sp, #4]
  403768:	f000 fc02 	bl	403f70 <memmove>
  40376c:	6822      	ldr	r2, [r4, #0]
  40376e:	9b01      	ldr	r3, [sp, #4]
  403770:	9800      	ldr	r0, [sp, #0]
  403772:	441a      	add	r2, r3
  403774:	6022      	str	r2, [r4, #0]
  403776:	4621      	mov	r1, r4
  403778:	f7ff fc4a 	bl	403010 <_fflush_r>
  40377c:	9b01      	ldr	r3, [sp, #4]
  40377e:	2800      	cmp	r0, #0
  403780:	f47f af28 	bne.w	4035d4 <__sfvwrite_r+0xfc>
  403784:	461f      	mov	r7, r3
  403786:	e750      	b.n	40362a <__sfvwrite_r+0x152>
  403788:	9800      	ldr	r0, [sp, #0]
  40378a:	f000 fc61 	bl	404050 <_realloc_r>
  40378e:	4683      	mov	fp, r0
  403790:	2800      	cmp	r0, #0
  403792:	d1c5      	bne.n	403720 <__sfvwrite_r+0x248>
  403794:	9d00      	ldr	r5, [sp, #0]
  403796:	6921      	ldr	r1, [r4, #16]
  403798:	4628      	mov	r0, r5
  40379a:	f7ff fdb7 	bl	40330c <_free_r>
  40379e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4037a2:	220c      	movs	r2, #12
  4037a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4037a8:	602a      	str	r2, [r5, #0]
  4037aa:	e715      	b.n	4035d8 <__sfvwrite_r+0x100>
  4037ac:	f106 0901 	add.w	r9, r6, #1
  4037b0:	e722      	b.n	4035f8 <__sfvwrite_r+0x120>
  4037b2:	f04f 30ff 	mov.w	r0, #4294967295
  4037b6:	e6bf      	b.n	403538 <__sfvwrite_r+0x60>
  4037b8:	9a00      	ldr	r2, [sp, #0]
  4037ba:	230c      	movs	r3, #12
  4037bc:	6013      	str	r3, [r2, #0]
  4037be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4037c2:	e709      	b.n	4035d8 <__sfvwrite_r+0x100>
  4037c4:	7ffffc00 	.word	0x7ffffc00

004037c8 <_fwalk_reent>:
  4037c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4037cc:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4037d0:	d01f      	beq.n	403812 <_fwalk_reent+0x4a>
  4037d2:	4688      	mov	r8, r1
  4037d4:	4606      	mov	r6, r0
  4037d6:	f04f 0900 	mov.w	r9, #0
  4037da:	687d      	ldr	r5, [r7, #4]
  4037dc:	68bc      	ldr	r4, [r7, #8]
  4037de:	3d01      	subs	r5, #1
  4037e0:	d411      	bmi.n	403806 <_fwalk_reent+0x3e>
  4037e2:	89a3      	ldrh	r3, [r4, #12]
  4037e4:	2b01      	cmp	r3, #1
  4037e6:	f105 35ff 	add.w	r5, r5, #4294967295
  4037ea:	d908      	bls.n	4037fe <_fwalk_reent+0x36>
  4037ec:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4037f0:	3301      	adds	r3, #1
  4037f2:	4621      	mov	r1, r4
  4037f4:	4630      	mov	r0, r6
  4037f6:	d002      	beq.n	4037fe <_fwalk_reent+0x36>
  4037f8:	47c0      	blx	r8
  4037fa:	ea49 0900 	orr.w	r9, r9, r0
  4037fe:	1c6b      	adds	r3, r5, #1
  403800:	f104 0468 	add.w	r4, r4, #104	; 0x68
  403804:	d1ed      	bne.n	4037e2 <_fwalk_reent+0x1a>
  403806:	683f      	ldr	r7, [r7, #0]
  403808:	2f00      	cmp	r7, #0
  40380a:	d1e6      	bne.n	4037da <_fwalk_reent+0x12>
  40380c:	4648      	mov	r0, r9
  40380e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403812:	46b9      	mov	r9, r7
  403814:	4648      	mov	r0, r9
  403816:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40381a:	bf00      	nop

0040381c <__locale_mb_cur_max>:
  40381c:	4b04      	ldr	r3, [pc, #16]	; (403830 <__locale_mb_cur_max+0x14>)
  40381e:	4a05      	ldr	r2, [pc, #20]	; (403834 <__locale_mb_cur_max+0x18>)
  403820:	681b      	ldr	r3, [r3, #0]
  403822:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  403824:	2b00      	cmp	r3, #0
  403826:	bf08      	it	eq
  403828:	4613      	moveq	r3, r2
  40382a:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  40382e:	4770      	bx	lr
  403830:	20400010 	.word	0x20400010
  403834:	20400444 	.word	0x20400444

00403838 <__retarget_lock_init_recursive>:
  403838:	4770      	bx	lr
  40383a:	bf00      	nop

0040383c <__retarget_lock_close_recursive>:
  40383c:	4770      	bx	lr
  40383e:	bf00      	nop

00403840 <__retarget_lock_acquire_recursive>:
  403840:	4770      	bx	lr
  403842:	bf00      	nop

00403844 <__retarget_lock_release_recursive>:
  403844:	4770      	bx	lr
  403846:	bf00      	nop

00403848 <__swhatbuf_r>:
  403848:	b570      	push	{r4, r5, r6, lr}
  40384a:	460c      	mov	r4, r1
  40384c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403850:	2900      	cmp	r1, #0
  403852:	b090      	sub	sp, #64	; 0x40
  403854:	4615      	mov	r5, r2
  403856:	461e      	mov	r6, r3
  403858:	db14      	blt.n	403884 <__swhatbuf_r+0x3c>
  40385a:	aa01      	add	r2, sp, #4
  40385c:	f000 fffa 	bl	404854 <_fstat_r>
  403860:	2800      	cmp	r0, #0
  403862:	db0f      	blt.n	403884 <__swhatbuf_r+0x3c>
  403864:	9a02      	ldr	r2, [sp, #8]
  403866:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40386a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40386e:	fab2 f282 	clz	r2, r2
  403872:	0952      	lsrs	r2, r2, #5
  403874:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403878:	f44f 6000 	mov.w	r0, #2048	; 0x800
  40387c:	6032      	str	r2, [r6, #0]
  40387e:	602b      	str	r3, [r5, #0]
  403880:	b010      	add	sp, #64	; 0x40
  403882:	bd70      	pop	{r4, r5, r6, pc}
  403884:	89a2      	ldrh	r2, [r4, #12]
  403886:	2300      	movs	r3, #0
  403888:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  40388c:	6033      	str	r3, [r6, #0]
  40388e:	d004      	beq.n	40389a <__swhatbuf_r+0x52>
  403890:	2240      	movs	r2, #64	; 0x40
  403892:	4618      	mov	r0, r3
  403894:	602a      	str	r2, [r5, #0]
  403896:	b010      	add	sp, #64	; 0x40
  403898:	bd70      	pop	{r4, r5, r6, pc}
  40389a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40389e:	602b      	str	r3, [r5, #0]
  4038a0:	b010      	add	sp, #64	; 0x40
  4038a2:	bd70      	pop	{r4, r5, r6, pc}

004038a4 <__smakebuf_r>:
  4038a4:	898a      	ldrh	r2, [r1, #12]
  4038a6:	0792      	lsls	r2, r2, #30
  4038a8:	460b      	mov	r3, r1
  4038aa:	d506      	bpl.n	4038ba <__smakebuf_r+0x16>
  4038ac:	f101 0243 	add.w	r2, r1, #67	; 0x43
  4038b0:	2101      	movs	r1, #1
  4038b2:	601a      	str	r2, [r3, #0]
  4038b4:	611a      	str	r2, [r3, #16]
  4038b6:	6159      	str	r1, [r3, #20]
  4038b8:	4770      	bx	lr
  4038ba:	b5f0      	push	{r4, r5, r6, r7, lr}
  4038bc:	b083      	sub	sp, #12
  4038be:	ab01      	add	r3, sp, #4
  4038c0:	466a      	mov	r2, sp
  4038c2:	460c      	mov	r4, r1
  4038c4:	4606      	mov	r6, r0
  4038c6:	f7ff ffbf 	bl	403848 <__swhatbuf_r>
  4038ca:	9900      	ldr	r1, [sp, #0]
  4038cc:	4605      	mov	r5, r0
  4038ce:	4630      	mov	r0, r6
  4038d0:	f000 f832 	bl	403938 <_malloc_r>
  4038d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4038d8:	b1d8      	cbz	r0, 403912 <__smakebuf_r+0x6e>
  4038da:	9a01      	ldr	r2, [sp, #4]
  4038dc:	4f15      	ldr	r7, [pc, #84]	; (403934 <__smakebuf_r+0x90>)
  4038de:	9900      	ldr	r1, [sp, #0]
  4038e0:	63f7      	str	r7, [r6, #60]	; 0x3c
  4038e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4038e6:	81a3      	strh	r3, [r4, #12]
  4038e8:	6020      	str	r0, [r4, #0]
  4038ea:	6120      	str	r0, [r4, #16]
  4038ec:	6161      	str	r1, [r4, #20]
  4038ee:	b91a      	cbnz	r2, 4038f8 <__smakebuf_r+0x54>
  4038f0:	432b      	orrs	r3, r5
  4038f2:	81a3      	strh	r3, [r4, #12]
  4038f4:	b003      	add	sp, #12
  4038f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4038f8:	4630      	mov	r0, r6
  4038fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4038fe:	f000 ffbd 	bl	40487c <_isatty_r>
  403902:	b1a0      	cbz	r0, 40392e <__smakebuf_r+0x8a>
  403904:	89a3      	ldrh	r3, [r4, #12]
  403906:	f023 0303 	bic.w	r3, r3, #3
  40390a:	f043 0301 	orr.w	r3, r3, #1
  40390e:	b21b      	sxth	r3, r3
  403910:	e7ee      	b.n	4038f0 <__smakebuf_r+0x4c>
  403912:	059a      	lsls	r2, r3, #22
  403914:	d4ee      	bmi.n	4038f4 <__smakebuf_r+0x50>
  403916:	f023 0303 	bic.w	r3, r3, #3
  40391a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40391e:	f043 0302 	orr.w	r3, r3, #2
  403922:	2101      	movs	r1, #1
  403924:	81a3      	strh	r3, [r4, #12]
  403926:	6022      	str	r2, [r4, #0]
  403928:	6122      	str	r2, [r4, #16]
  40392a:	6161      	str	r1, [r4, #20]
  40392c:	e7e2      	b.n	4038f4 <__smakebuf_r+0x50>
  40392e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403932:	e7dd      	b.n	4038f0 <__smakebuf_r+0x4c>
  403934:	00403065 	.word	0x00403065

00403938 <_malloc_r>:
  403938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40393c:	f101 060b 	add.w	r6, r1, #11
  403940:	2e16      	cmp	r6, #22
  403942:	b083      	sub	sp, #12
  403944:	4605      	mov	r5, r0
  403946:	f240 809e 	bls.w	403a86 <_malloc_r+0x14e>
  40394a:	f036 0607 	bics.w	r6, r6, #7
  40394e:	f100 80bd 	bmi.w	403acc <_malloc_r+0x194>
  403952:	42b1      	cmp	r1, r6
  403954:	f200 80ba 	bhi.w	403acc <_malloc_r+0x194>
  403958:	f000 fb6e 	bl	404038 <__malloc_lock>
  40395c:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  403960:	f0c0 8293 	bcc.w	403e8a <_malloc_r+0x552>
  403964:	0a73      	lsrs	r3, r6, #9
  403966:	f000 80b8 	beq.w	403ada <_malloc_r+0x1a2>
  40396a:	2b04      	cmp	r3, #4
  40396c:	f200 8179 	bhi.w	403c62 <_malloc_r+0x32a>
  403970:	09b3      	lsrs	r3, r6, #6
  403972:	f103 0039 	add.w	r0, r3, #57	; 0x39
  403976:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40397a:	00c3      	lsls	r3, r0, #3
  40397c:	4fbf      	ldr	r7, [pc, #764]	; (403c7c <_malloc_r+0x344>)
  40397e:	443b      	add	r3, r7
  403980:	f1a3 0108 	sub.w	r1, r3, #8
  403984:	685c      	ldr	r4, [r3, #4]
  403986:	42a1      	cmp	r1, r4
  403988:	d106      	bne.n	403998 <_malloc_r+0x60>
  40398a:	e00c      	b.n	4039a6 <_malloc_r+0x6e>
  40398c:	2a00      	cmp	r2, #0
  40398e:	f280 80aa 	bge.w	403ae6 <_malloc_r+0x1ae>
  403992:	68e4      	ldr	r4, [r4, #12]
  403994:	42a1      	cmp	r1, r4
  403996:	d006      	beq.n	4039a6 <_malloc_r+0x6e>
  403998:	6863      	ldr	r3, [r4, #4]
  40399a:	f023 0303 	bic.w	r3, r3, #3
  40399e:	1b9a      	subs	r2, r3, r6
  4039a0:	2a0f      	cmp	r2, #15
  4039a2:	ddf3      	ble.n	40398c <_malloc_r+0x54>
  4039a4:	4670      	mov	r0, lr
  4039a6:	693c      	ldr	r4, [r7, #16]
  4039a8:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 403c90 <_malloc_r+0x358>
  4039ac:	4574      	cmp	r4, lr
  4039ae:	f000 81ab 	beq.w	403d08 <_malloc_r+0x3d0>
  4039b2:	6863      	ldr	r3, [r4, #4]
  4039b4:	f023 0303 	bic.w	r3, r3, #3
  4039b8:	1b9a      	subs	r2, r3, r6
  4039ba:	2a0f      	cmp	r2, #15
  4039bc:	f300 8190 	bgt.w	403ce0 <_malloc_r+0x3a8>
  4039c0:	2a00      	cmp	r2, #0
  4039c2:	f8c7 e014 	str.w	lr, [r7, #20]
  4039c6:	f8c7 e010 	str.w	lr, [r7, #16]
  4039ca:	f280 809d 	bge.w	403b08 <_malloc_r+0x1d0>
  4039ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4039d2:	f080 8161 	bcs.w	403c98 <_malloc_r+0x360>
  4039d6:	08db      	lsrs	r3, r3, #3
  4039d8:	f103 0c01 	add.w	ip, r3, #1
  4039dc:	1099      	asrs	r1, r3, #2
  4039de:	687a      	ldr	r2, [r7, #4]
  4039e0:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4039e4:	f8c4 8008 	str.w	r8, [r4, #8]
  4039e8:	2301      	movs	r3, #1
  4039ea:	408b      	lsls	r3, r1
  4039ec:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4039f0:	4313      	orrs	r3, r2
  4039f2:	3908      	subs	r1, #8
  4039f4:	60e1      	str	r1, [r4, #12]
  4039f6:	607b      	str	r3, [r7, #4]
  4039f8:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4039fc:	f8c8 400c 	str.w	r4, [r8, #12]
  403a00:	1082      	asrs	r2, r0, #2
  403a02:	2401      	movs	r4, #1
  403a04:	4094      	lsls	r4, r2
  403a06:	429c      	cmp	r4, r3
  403a08:	f200 808b 	bhi.w	403b22 <_malloc_r+0x1ea>
  403a0c:	421c      	tst	r4, r3
  403a0e:	d106      	bne.n	403a1e <_malloc_r+0xe6>
  403a10:	f020 0003 	bic.w	r0, r0, #3
  403a14:	0064      	lsls	r4, r4, #1
  403a16:	421c      	tst	r4, r3
  403a18:	f100 0004 	add.w	r0, r0, #4
  403a1c:	d0fa      	beq.n	403a14 <_malloc_r+0xdc>
  403a1e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  403a22:	46cc      	mov	ip, r9
  403a24:	4680      	mov	r8, r0
  403a26:	f8dc 300c 	ldr.w	r3, [ip, #12]
  403a2a:	459c      	cmp	ip, r3
  403a2c:	d107      	bne.n	403a3e <_malloc_r+0x106>
  403a2e:	e16d      	b.n	403d0c <_malloc_r+0x3d4>
  403a30:	2a00      	cmp	r2, #0
  403a32:	f280 817b 	bge.w	403d2c <_malloc_r+0x3f4>
  403a36:	68db      	ldr	r3, [r3, #12]
  403a38:	459c      	cmp	ip, r3
  403a3a:	f000 8167 	beq.w	403d0c <_malloc_r+0x3d4>
  403a3e:	6859      	ldr	r1, [r3, #4]
  403a40:	f021 0103 	bic.w	r1, r1, #3
  403a44:	1b8a      	subs	r2, r1, r6
  403a46:	2a0f      	cmp	r2, #15
  403a48:	ddf2      	ble.n	403a30 <_malloc_r+0xf8>
  403a4a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  403a4e:	f8d3 8008 	ldr.w	r8, [r3, #8]
  403a52:	9300      	str	r3, [sp, #0]
  403a54:	199c      	adds	r4, r3, r6
  403a56:	4628      	mov	r0, r5
  403a58:	f046 0601 	orr.w	r6, r6, #1
  403a5c:	f042 0501 	orr.w	r5, r2, #1
  403a60:	605e      	str	r6, [r3, #4]
  403a62:	f8c8 c00c 	str.w	ip, [r8, #12]
  403a66:	f8cc 8008 	str.w	r8, [ip, #8]
  403a6a:	617c      	str	r4, [r7, #20]
  403a6c:	613c      	str	r4, [r7, #16]
  403a6e:	f8c4 e00c 	str.w	lr, [r4, #12]
  403a72:	f8c4 e008 	str.w	lr, [r4, #8]
  403a76:	6065      	str	r5, [r4, #4]
  403a78:	505a      	str	r2, [r3, r1]
  403a7a:	f000 fae3 	bl	404044 <__malloc_unlock>
  403a7e:	9b00      	ldr	r3, [sp, #0]
  403a80:	f103 0408 	add.w	r4, r3, #8
  403a84:	e01e      	b.n	403ac4 <_malloc_r+0x18c>
  403a86:	2910      	cmp	r1, #16
  403a88:	d820      	bhi.n	403acc <_malloc_r+0x194>
  403a8a:	f000 fad5 	bl	404038 <__malloc_lock>
  403a8e:	2610      	movs	r6, #16
  403a90:	2318      	movs	r3, #24
  403a92:	2002      	movs	r0, #2
  403a94:	4f79      	ldr	r7, [pc, #484]	; (403c7c <_malloc_r+0x344>)
  403a96:	443b      	add	r3, r7
  403a98:	f1a3 0208 	sub.w	r2, r3, #8
  403a9c:	685c      	ldr	r4, [r3, #4]
  403a9e:	4294      	cmp	r4, r2
  403aa0:	f000 813d 	beq.w	403d1e <_malloc_r+0x3e6>
  403aa4:	6863      	ldr	r3, [r4, #4]
  403aa6:	68e1      	ldr	r1, [r4, #12]
  403aa8:	68a6      	ldr	r6, [r4, #8]
  403aaa:	f023 0303 	bic.w	r3, r3, #3
  403aae:	4423      	add	r3, r4
  403ab0:	4628      	mov	r0, r5
  403ab2:	685a      	ldr	r2, [r3, #4]
  403ab4:	60f1      	str	r1, [r6, #12]
  403ab6:	f042 0201 	orr.w	r2, r2, #1
  403aba:	608e      	str	r6, [r1, #8]
  403abc:	605a      	str	r2, [r3, #4]
  403abe:	f000 fac1 	bl	404044 <__malloc_unlock>
  403ac2:	3408      	adds	r4, #8
  403ac4:	4620      	mov	r0, r4
  403ac6:	b003      	add	sp, #12
  403ac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403acc:	2400      	movs	r4, #0
  403ace:	230c      	movs	r3, #12
  403ad0:	4620      	mov	r0, r4
  403ad2:	602b      	str	r3, [r5, #0]
  403ad4:	b003      	add	sp, #12
  403ad6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ada:	2040      	movs	r0, #64	; 0x40
  403adc:	f44f 7300 	mov.w	r3, #512	; 0x200
  403ae0:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  403ae4:	e74a      	b.n	40397c <_malloc_r+0x44>
  403ae6:	4423      	add	r3, r4
  403ae8:	68e1      	ldr	r1, [r4, #12]
  403aea:	685a      	ldr	r2, [r3, #4]
  403aec:	68a6      	ldr	r6, [r4, #8]
  403aee:	f042 0201 	orr.w	r2, r2, #1
  403af2:	60f1      	str	r1, [r6, #12]
  403af4:	4628      	mov	r0, r5
  403af6:	608e      	str	r6, [r1, #8]
  403af8:	605a      	str	r2, [r3, #4]
  403afa:	f000 faa3 	bl	404044 <__malloc_unlock>
  403afe:	3408      	adds	r4, #8
  403b00:	4620      	mov	r0, r4
  403b02:	b003      	add	sp, #12
  403b04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b08:	4423      	add	r3, r4
  403b0a:	4628      	mov	r0, r5
  403b0c:	685a      	ldr	r2, [r3, #4]
  403b0e:	f042 0201 	orr.w	r2, r2, #1
  403b12:	605a      	str	r2, [r3, #4]
  403b14:	f000 fa96 	bl	404044 <__malloc_unlock>
  403b18:	3408      	adds	r4, #8
  403b1a:	4620      	mov	r0, r4
  403b1c:	b003      	add	sp, #12
  403b1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b22:	68bc      	ldr	r4, [r7, #8]
  403b24:	6863      	ldr	r3, [r4, #4]
  403b26:	f023 0803 	bic.w	r8, r3, #3
  403b2a:	45b0      	cmp	r8, r6
  403b2c:	d304      	bcc.n	403b38 <_malloc_r+0x200>
  403b2e:	eba8 0306 	sub.w	r3, r8, r6
  403b32:	2b0f      	cmp	r3, #15
  403b34:	f300 8085 	bgt.w	403c42 <_malloc_r+0x30a>
  403b38:	f8df 9158 	ldr.w	r9, [pc, #344]	; 403c94 <_malloc_r+0x35c>
  403b3c:	4b50      	ldr	r3, [pc, #320]	; (403c80 <_malloc_r+0x348>)
  403b3e:	f8d9 2000 	ldr.w	r2, [r9]
  403b42:	681b      	ldr	r3, [r3, #0]
  403b44:	3201      	adds	r2, #1
  403b46:	4433      	add	r3, r6
  403b48:	eb04 0a08 	add.w	sl, r4, r8
  403b4c:	f000 8155 	beq.w	403dfa <_malloc_r+0x4c2>
  403b50:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  403b54:	330f      	adds	r3, #15
  403b56:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  403b5a:	f02b 0b0f 	bic.w	fp, fp, #15
  403b5e:	4659      	mov	r1, fp
  403b60:	4628      	mov	r0, r5
  403b62:	f000 fc1b 	bl	40439c <_sbrk_r>
  403b66:	1c41      	adds	r1, r0, #1
  403b68:	4602      	mov	r2, r0
  403b6a:	f000 80fc 	beq.w	403d66 <_malloc_r+0x42e>
  403b6e:	4582      	cmp	sl, r0
  403b70:	f200 80f7 	bhi.w	403d62 <_malloc_r+0x42a>
  403b74:	4b43      	ldr	r3, [pc, #268]	; (403c84 <_malloc_r+0x34c>)
  403b76:	6819      	ldr	r1, [r3, #0]
  403b78:	4459      	add	r1, fp
  403b7a:	6019      	str	r1, [r3, #0]
  403b7c:	f000 814d 	beq.w	403e1a <_malloc_r+0x4e2>
  403b80:	f8d9 0000 	ldr.w	r0, [r9]
  403b84:	3001      	adds	r0, #1
  403b86:	bf1b      	ittet	ne
  403b88:	eba2 0a0a 	subne.w	sl, r2, sl
  403b8c:	4451      	addne	r1, sl
  403b8e:	f8c9 2000 	streq.w	r2, [r9]
  403b92:	6019      	strne	r1, [r3, #0]
  403b94:	f012 0107 	ands.w	r1, r2, #7
  403b98:	f000 8115 	beq.w	403dc6 <_malloc_r+0x48e>
  403b9c:	f1c1 0008 	rsb	r0, r1, #8
  403ba0:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403ba4:	4402      	add	r2, r0
  403ba6:	3108      	adds	r1, #8
  403ba8:	eb02 090b 	add.w	r9, r2, fp
  403bac:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403bb0:	eba1 0909 	sub.w	r9, r1, r9
  403bb4:	4649      	mov	r1, r9
  403bb6:	4628      	mov	r0, r5
  403bb8:	9301      	str	r3, [sp, #4]
  403bba:	9200      	str	r2, [sp, #0]
  403bbc:	f000 fbee 	bl	40439c <_sbrk_r>
  403bc0:	1c43      	adds	r3, r0, #1
  403bc2:	e89d 000c 	ldmia.w	sp, {r2, r3}
  403bc6:	f000 8143 	beq.w	403e50 <_malloc_r+0x518>
  403bca:	1a80      	subs	r0, r0, r2
  403bcc:	4448      	add	r0, r9
  403bce:	f040 0001 	orr.w	r0, r0, #1
  403bd2:	6819      	ldr	r1, [r3, #0]
  403bd4:	60ba      	str	r2, [r7, #8]
  403bd6:	4449      	add	r1, r9
  403bd8:	42bc      	cmp	r4, r7
  403bda:	6050      	str	r0, [r2, #4]
  403bdc:	6019      	str	r1, [r3, #0]
  403bde:	d017      	beq.n	403c10 <_malloc_r+0x2d8>
  403be0:	f1b8 0f0f 	cmp.w	r8, #15
  403be4:	f240 80fb 	bls.w	403dde <_malloc_r+0x4a6>
  403be8:	6860      	ldr	r0, [r4, #4]
  403bea:	f1a8 020c 	sub.w	r2, r8, #12
  403bee:	f022 0207 	bic.w	r2, r2, #7
  403bf2:	eb04 0e02 	add.w	lr, r4, r2
  403bf6:	f000 0001 	and.w	r0, r0, #1
  403bfa:	f04f 0c05 	mov.w	ip, #5
  403bfe:	4310      	orrs	r0, r2
  403c00:	2a0f      	cmp	r2, #15
  403c02:	6060      	str	r0, [r4, #4]
  403c04:	f8ce c004 	str.w	ip, [lr, #4]
  403c08:	f8ce c008 	str.w	ip, [lr, #8]
  403c0c:	f200 8117 	bhi.w	403e3e <_malloc_r+0x506>
  403c10:	4b1d      	ldr	r3, [pc, #116]	; (403c88 <_malloc_r+0x350>)
  403c12:	68bc      	ldr	r4, [r7, #8]
  403c14:	681a      	ldr	r2, [r3, #0]
  403c16:	4291      	cmp	r1, r2
  403c18:	bf88      	it	hi
  403c1a:	6019      	strhi	r1, [r3, #0]
  403c1c:	4b1b      	ldr	r3, [pc, #108]	; (403c8c <_malloc_r+0x354>)
  403c1e:	681a      	ldr	r2, [r3, #0]
  403c20:	4291      	cmp	r1, r2
  403c22:	6862      	ldr	r2, [r4, #4]
  403c24:	bf88      	it	hi
  403c26:	6019      	strhi	r1, [r3, #0]
  403c28:	f022 0203 	bic.w	r2, r2, #3
  403c2c:	4296      	cmp	r6, r2
  403c2e:	eba2 0306 	sub.w	r3, r2, r6
  403c32:	d801      	bhi.n	403c38 <_malloc_r+0x300>
  403c34:	2b0f      	cmp	r3, #15
  403c36:	dc04      	bgt.n	403c42 <_malloc_r+0x30a>
  403c38:	4628      	mov	r0, r5
  403c3a:	f000 fa03 	bl	404044 <__malloc_unlock>
  403c3e:	2400      	movs	r4, #0
  403c40:	e740      	b.n	403ac4 <_malloc_r+0x18c>
  403c42:	19a2      	adds	r2, r4, r6
  403c44:	f043 0301 	orr.w	r3, r3, #1
  403c48:	f046 0601 	orr.w	r6, r6, #1
  403c4c:	6066      	str	r6, [r4, #4]
  403c4e:	4628      	mov	r0, r5
  403c50:	60ba      	str	r2, [r7, #8]
  403c52:	6053      	str	r3, [r2, #4]
  403c54:	f000 f9f6 	bl	404044 <__malloc_unlock>
  403c58:	3408      	adds	r4, #8
  403c5a:	4620      	mov	r0, r4
  403c5c:	b003      	add	sp, #12
  403c5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c62:	2b14      	cmp	r3, #20
  403c64:	d971      	bls.n	403d4a <_malloc_r+0x412>
  403c66:	2b54      	cmp	r3, #84	; 0x54
  403c68:	f200 80a3 	bhi.w	403db2 <_malloc_r+0x47a>
  403c6c:	0b33      	lsrs	r3, r6, #12
  403c6e:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  403c72:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  403c76:	00c3      	lsls	r3, r0, #3
  403c78:	e680      	b.n	40397c <_malloc_r+0x44>
  403c7a:	bf00      	nop
  403c7c:	204005b0 	.word	0x204005b0
  403c80:	204532dc 	.word	0x204532dc
  403c84:	204532ac 	.word	0x204532ac
  403c88:	204532d4 	.word	0x204532d4
  403c8c:	204532d8 	.word	0x204532d8
  403c90:	204005b8 	.word	0x204005b8
  403c94:	204009b8 	.word	0x204009b8
  403c98:	0a5a      	lsrs	r2, r3, #9
  403c9a:	2a04      	cmp	r2, #4
  403c9c:	d95b      	bls.n	403d56 <_malloc_r+0x41e>
  403c9e:	2a14      	cmp	r2, #20
  403ca0:	f200 80ae 	bhi.w	403e00 <_malloc_r+0x4c8>
  403ca4:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403ca8:	00c9      	lsls	r1, r1, #3
  403caa:	325b      	adds	r2, #91	; 0x5b
  403cac:	eb07 0c01 	add.w	ip, r7, r1
  403cb0:	5879      	ldr	r1, [r7, r1]
  403cb2:	f1ac 0c08 	sub.w	ip, ip, #8
  403cb6:	458c      	cmp	ip, r1
  403cb8:	f000 8088 	beq.w	403dcc <_malloc_r+0x494>
  403cbc:	684a      	ldr	r2, [r1, #4]
  403cbe:	f022 0203 	bic.w	r2, r2, #3
  403cc2:	4293      	cmp	r3, r2
  403cc4:	d273      	bcs.n	403dae <_malloc_r+0x476>
  403cc6:	6889      	ldr	r1, [r1, #8]
  403cc8:	458c      	cmp	ip, r1
  403cca:	d1f7      	bne.n	403cbc <_malloc_r+0x384>
  403ccc:	f8dc 200c 	ldr.w	r2, [ip, #12]
  403cd0:	687b      	ldr	r3, [r7, #4]
  403cd2:	60e2      	str	r2, [r4, #12]
  403cd4:	f8c4 c008 	str.w	ip, [r4, #8]
  403cd8:	6094      	str	r4, [r2, #8]
  403cda:	f8cc 400c 	str.w	r4, [ip, #12]
  403cde:	e68f      	b.n	403a00 <_malloc_r+0xc8>
  403ce0:	19a1      	adds	r1, r4, r6
  403ce2:	f046 0c01 	orr.w	ip, r6, #1
  403ce6:	f042 0601 	orr.w	r6, r2, #1
  403cea:	f8c4 c004 	str.w	ip, [r4, #4]
  403cee:	4628      	mov	r0, r5
  403cf0:	6179      	str	r1, [r7, #20]
  403cf2:	6139      	str	r1, [r7, #16]
  403cf4:	f8c1 e00c 	str.w	lr, [r1, #12]
  403cf8:	f8c1 e008 	str.w	lr, [r1, #8]
  403cfc:	604e      	str	r6, [r1, #4]
  403cfe:	50e2      	str	r2, [r4, r3]
  403d00:	f000 f9a0 	bl	404044 <__malloc_unlock>
  403d04:	3408      	adds	r4, #8
  403d06:	e6dd      	b.n	403ac4 <_malloc_r+0x18c>
  403d08:	687b      	ldr	r3, [r7, #4]
  403d0a:	e679      	b.n	403a00 <_malloc_r+0xc8>
  403d0c:	f108 0801 	add.w	r8, r8, #1
  403d10:	f018 0f03 	tst.w	r8, #3
  403d14:	f10c 0c08 	add.w	ip, ip, #8
  403d18:	f47f ae85 	bne.w	403a26 <_malloc_r+0xee>
  403d1c:	e02d      	b.n	403d7a <_malloc_r+0x442>
  403d1e:	68dc      	ldr	r4, [r3, #12]
  403d20:	42a3      	cmp	r3, r4
  403d22:	bf08      	it	eq
  403d24:	3002      	addeq	r0, #2
  403d26:	f43f ae3e 	beq.w	4039a6 <_malloc_r+0x6e>
  403d2a:	e6bb      	b.n	403aa4 <_malloc_r+0x16c>
  403d2c:	4419      	add	r1, r3
  403d2e:	461c      	mov	r4, r3
  403d30:	684a      	ldr	r2, [r1, #4]
  403d32:	68db      	ldr	r3, [r3, #12]
  403d34:	f854 6f08 	ldr.w	r6, [r4, #8]!
  403d38:	f042 0201 	orr.w	r2, r2, #1
  403d3c:	604a      	str	r2, [r1, #4]
  403d3e:	4628      	mov	r0, r5
  403d40:	60f3      	str	r3, [r6, #12]
  403d42:	609e      	str	r6, [r3, #8]
  403d44:	f000 f97e 	bl	404044 <__malloc_unlock>
  403d48:	e6bc      	b.n	403ac4 <_malloc_r+0x18c>
  403d4a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  403d4e:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  403d52:	00c3      	lsls	r3, r0, #3
  403d54:	e612      	b.n	40397c <_malloc_r+0x44>
  403d56:	099a      	lsrs	r2, r3, #6
  403d58:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403d5c:	00c9      	lsls	r1, r1, #3
  403d5e:	3238      	adds	r2, #56	; 0x38
  403d60:	e7a4      	b.n	403cac <_malloc_r+0x374>
  403d62:	42bc      	cmp	r4, r7
  403d64:	d054      	beq.n	403e10 <_malloc_r+0x4d8>
  403d66:	68bc      	ldr	r4, [r7, #8]
  403d68:	6862      	ldr	r2, [r4, #4]
  403d6a:	f022 0203 	bic.w	r2, r2, #3
  403d6e:	e75d      	b.n	403c2c <_malloc_r+0x2f4>
  403d70:	f859 3908 	ldr.w	r3, [r9], #-8
  403d74:	4599      	cmp	r9, r3
  403d76:	f040 8086 	bne.w	403e86 <_malloc_r+0x54e>
  403d7a:	f010 0f03 	tst.w	r0, #3
  403d7e:	f100 30ff 	add.w	r0, r0, #4294967295
  403d82:	d1f5      	bne.n	403d70 <_malloc_r+0x438>
  403d84:	687b      	ldr	r3, [r7, #4]
  403d86:	ea23 0304 	bic.w	r3, r3, r4
  403d8a:	607b      	str	r3, [r7, #4]
  403d8c:	0064      	lsls	r4, r4, #1
  403d8e:	429c      	cmp	r4, r3
  403d90:	f63f aec7 	bhi.w	403b22 <_malloc_r+0x1ea>
  403d94:	2c00      	cmp	r4, #0
  403d96:	f43f aec4 	beq.w	403b22 <_malloc_r+0x1ea>
  403d9a:	421c      	tst	r4, r3
  403d9c:	4640      	mov	r0, r8
  403d9e:	f47f ae3e 	bne.w	403a1e <_malloc_r+0xe6>
  403da2:	0064      	lsls	r4, r4, #1
  403da4:	421c      	tst	r4, r3
  403da6:	f100 0004 	add.w	r0, r0, #4
  403daa:	d0fa      	beq.n	403da2 <_malloc_r+0x46a>
  403dac:	e637      	b.n	403a1e <_malloc_r+0xe6>
  403dae:	468c      	mov	ip, r1
  403db0:	e78c      	b.n	403ccc <_malloc_r+0x394>
  403db2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  403db6:	d815      	bhi.n	403de4 <_malloc_r+0x4ac>
  403db8:	0bf3      	lsrs	r3, r6, #15
  403dba:	f103 0078 	add.w	r0, r3, #120	; 0x78
  403dbe:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  403dc2:	00c3      	lsls	r3, r0, #3
  403dc4:	e5da      	b.n	40397c <_malloc_r+0x44>
  403dc6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403dca:	e6ed      	b.n	403ba8 <_malloc_r+0x270>
  403dcc:	687b      	ldr	r3, [r7, #4]
  403dce:	1092      	asrs	r2, r2, #2
  403dd0:	2101      	movs	r1, #1
  403dd2:	fa01 f202 	lsl.w	r2, r1, r2
  403dd6:	4313      	orrs	r3, r2
  403dd8:	607b      	str	r3, [r7, #4]
  403dda:	4662      	mov	r2, ip
  403ddc:	e779      	b.n	403cd2 <_malloc_r+0x39a>
  403dde:	2301      	movs	r3, #1
  403de0:	6053      	str	r3, [r2, #4]
  403de2:	e729      	b.n	403c38 <_malloc_r+0x300>
  403de4:	f240 5254 	movw	r2, #1364	; 0x554
  403de8:	4293      	cmp	r3, r2
  403dea:	d822      	bhi.n	403e32 <_malloc_r+0x4fa>
  403dec:	0cb3      	lsrs	r3, r6, #18
  403dee:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  403df2:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  403df6:	00c3      	lsls	r3, r0, #3
  403df8:	e5c0      	b.n	40397c <_malloc_r+0x44>
  403dfa:	f103 0b10 	add.w	fp, r3, #16
  403dfe:	e6ae      	b.n	403b5e <_malloc_r+0x226>
  403e00:	2a54      	cmp	r2, #84	; 0x54
  403e02:	d829      	bhi.n	403e58 <_malloc_r+0x520>
  403e04:	0b1a      	lsrs	r2, r3, #12
  403e06:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  403e0a:	00c9      	lsls	r1, r1, #3
  403e0c:	326e      	adds	r2, #110	; 0x6e
  403e0e:	e74d      	b.n	403cac <_malloc_r+0x374>
  403e10:	4b20      	ldr	r3, [pc, #128]	; (403e94 <_malloc_r+0x55c>)
  403e12:	6819      	ldr	r1, [r3, #0]
  403e14:	4459      	add	r1, fp
  403e16:	6019      	str	r1, [r3, #0]
  403e18:	e6b2      	b.n	403b80 <_malloc_r+0x248>
  403e1a:	f3ca 000b 	ubfx	r0, sl, #0, #12
  403e1e:	2800      	cmp	r0, #0
  403e20:	f47f aeae 	bne.w	403b80 <_malloc_r+0x248>
  403e24:	eb08 030b 	add.w	r3, r8, fp
  403e28:	68ba      	ldr	r2, [r7, #8]
  403e2a:	f043 0301 	orr.w	r3, r3, #1
  403e2e:	6053      	str	r3, [r2, #4]
  403e30:	e6ee      	b.n	403c10 <_malloc_r+0x2d8>
  403e32:	207f      	movs	r0, #127	; 0x7f
  403e34:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  403e38:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  403e3c:	e59e      	b.n	40397c <_malloc_r+0x44>
  403e3e:	f104 0108 	add.w	r1, r4, #8
  403e42:	4628      	mov	r0, r5
  403e44:	9300      	str	r3, [sp, #0]
  403e46:	f7ff fa61 	bl	40330c <_free_r>
  403e4a:	9b00      	ldr	r3, [sp, #0]
  403e4c:	6819      	ldr	r1, [r3, #0]
  403e4e:	e6df      	b.n	403c10 <_malloc_r+0x2d8>
  403e50:	2001      	movs	r0, #1
  403e52:	f04f 0900 	mov.w	r9, #0
  403e56:	e6bc      	b.n	403bd2 <_malloc_r+0x29a>
  403e58:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403e5c:	d805      	bhi.n	403e6a <_malloc_r+0x532>
  403e5e:	0bda      	lsrs	r2, r3, #15
  403e60:	f102 0178 	add.w	r1, r2, #120	; 0x78
  403e64:	00c9      	lsls	r1, r1, #3
  403e66:	3277      	adds	r2, #119	; 0x77
  403e68:	e720      	b.n	403cac <_malloc_r+0x374>
  403e6a:	f240 5154 	movw	r1, #1364	; 0x554
  403e6e:	428a      	cmp	r2, r1
  403e70:	d805      	bhi.n	403e7e <_malloc_r+0x546>
  403e72:	0c9a      	lsrs	r2, r3, #18
  403e74:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403e78:	00c9      	lsls	r1, r1, #3
  403e7a:	327c      	adds	r2, #124	; 0x7c
  403e7c:	e716      	b.n	403cac <_malloc_r+0x374>
  403e7e:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  403e82:	227e      	movs	r2, #126	; 0x7e
  403e84:	e712      	b.n	403cac <_malloc_r+0x374>
  403e86:	687b      	ldr	r3, [r7, #4]
  403e88:	e780      	b.n	403d8c <_malloc_r+0x454>
  403e8a:	08f0      	lsrs	r0, r6, #3
  403e8c:	f106 0308 	add.w	r3, r6, #8
  403e90:	e600      	b.n	403a94 <_malloc_r+0x15c>
  403e92:	bf00      	nop
  403e94:	204532ac 	.word	0x204532ac

00403e98 <__ascii_mbtowc>:
  403e98:	b082      	sub	sp, #8
  403e9a:	b149      	cbz	r1, 403eb0 <__ascii_mbtowc+0x18>
  403e9c:	b15a      	cbz	r2, 403eb6 <__ascii_mbtowc+0x1e>
  403e9e:	b16b      	cbz	r3, 403ebc <__ascii_mbtowc+0x24>
  403ea0:	7813      	ldrb	r3, [r2, #0]
  403ea2:	600b      	str	r3, [r1, #0]
  403ea4:	7812      	ldrb	r2, [r2, #0]
  403ea6:	1c10      	adds	r0, r2, #0
  403ea8:	bf18      	it	ne
  403eaa:	2001      	movne	r0, #1
  403eac:	b002      	add	sp, #8
  403eae:	4770      	bx	lr
  403eb0:	a901      	add	r1, sp, #4
  403eb2:	2a00      	cmp	r2, #0
  403eb4:	d1f3      	bne.n	403e9e <__ascii_mbtowc+0x6>
  403eb6:	4610      	mov	r0, r2
  403eb8:	b002      	add	sp, #8
  403eba:	4770      	bx	lr
  403ebc:	f06f 0001 	mvn.w	r0, #1
  403ec0:	e7f4      	b.n	403eac <__ascii_mbtowc+0x14>
  403ec2:	bf00      	nop
	...

00403ed0 <memchr>:
  403ed0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403ed4:	2a10      	cmp	r2, #16
  403ed6:	db2b      	blt.n	403f30 <memchr+0x60>
  403ed8:	f010 0f07 	tst.w	r0, #7
  403edc:	d008      	beq.n	403ef0 <memchr+0x20>
  403ede:	f810 3b01 	ldrb.w	r3, [r0], #1
  403ee2:	3a01      	subs	r2, #1
  403ee4:	428b      	cmp	r3, r1
  403ee6:	d02d      	beq.n	403f44 <memchr+0x74>
  403ee8:	f010 0f07 	tst.w	r0, #7
  403eec:	b342      	cbz	r2, 403f40 <memchr+0x70>
  403eee:	d1f6      	bne.n	403ede <memchr+0xe>
  403ef0:	b4f0      	push	{r4, r5, r6, r7}
  403ef2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  403ef6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  403efa:	f022 0407 	bic.w	r4, r2, #7
  403efe:	f07f 0700 	mvns.w	r7, #0
  403f02:	2300      	movs	r3, #0
  403f04:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  403f08:	3c08      	subs	r4, #8
  403f0a:	ea85 0501 	eor.w	r5, r5, r1
  403f0e:	ea86 0601 	eor.w	r6, r6, r1
  403f12:	fa85 f547 	uadd8	r5, r5, r7
  403f16:	faa3 f587 	sel	r5, r3, r7
  403f1a:	fa86 f647 	uadd8	r6, r6, r7
  403f1e:	faa5 f687 	sel	r6, r5, r7
  403f22:	b98e      	cbnz	r6, 403f48 <memchr+0x78>
  403f24:	d1ee      	bne.n	403f04 <memchr+0x34>
  403f26:	bcf0      	pop	{r4, r5, r6, r7}
  403f28:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403f2c:	f002 0207 	and.w	r2, r2, #7
  403f30:	b132      	cbz	r2, 403f40 <memchr+0x70>
  403f32:	f810 3b01 	ldrb.w	r3, [r0], #1
  403f36:	3a01      	subs	r2, #1
  403f38:	ea83 0301 	eor.w	r3, r3, r1
  403f3c:	b113      	cbz	r3, 403f44 <memchr+0x74>
  403f3e:	d1f8      	bne.n	403f32 <memchr+0x62>
  403f40:	2000      	movs	r0, #0
  403f42:	4770      	bx	lr
  403f44:	3801      	subs	r0, #1
  403f46:	4770      	bx	lr
  403f48:	2d00      	cmp	r5, #0
  403f4a:	bf06      	itte	eq
  403f4c:	4635      	moveq	r5, r6
  403f4e:	3803      	subeq	r0, #3
  403f50:	3807      	subne	r0, #7
  403f52:	f015 0f01 	tst.w	r5, #1
  403f56:	d107      	bne.n	403f68 <memchr+0x98>
  403f58:	3001      	adds	r0, #1
  403f5a:	f415 7f80 	tst.w	r5, #256	; 0x100
  403f5e:	bf02      	ittt	eq
  403f60:	3001      	addeq	r0, #1
  403f62:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  403f66:	3001      	addeq	r0, #1
  403f68:	bcf0      	pop	{r4, r5, r6, r7}
  403f6a:	3801      	subs	r0, #1
  403f6c:	4770      	bx	lr
  403f6e:	bf00      	nop

00403f70 <memmove>:
  403f70:	4288      	cmp	r0, r1
  403f72:	b5f0      	push	{r4, r5, r6, r7, lr}
  403f74:	d90d      	bls.n	403f92 <memmove+0x22>
  403f76:	188b      	adds	r3, r1, r2
  403f78:	4298      	cmp	r0, r3
  403f7a:	d20a      	bcs.n	403f92 <memmove+0x22>
  403f7c:	1884      	adds	r4, r0, r2
  403f7e:	2a00      	cmp	r2, #0
  403f80:	d051      	beq.n	404026 <memmove+0xb6>
  403f82:	4622      	mov	r2, r4
  403f84:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  403f88:	f802 4d01 	strb.w	r4, [r2, #-1]!
  403f8c:	4299      	cmp	r1, r3
  403f8e:	d1f9      	bne.n	403f84 <memmove+0x14>
  403f90:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403f92:	2a0f      	cmp	r2, #15
  403f94:	d948      	bls.n	404028 <memmove+0xb8>
  403f96:	ea41 0300 	orr.w	r3, r1, r0
  403f9a:	079b      	lsls	r3, r3, #30
  403f9c:	d146      	bne.n	40402c <memmove+0xbc>
  403f9e:	f100 0410 	add.w	r4, r0, #16
  403fa2:	f101 0310 	add.w	r3, r1, #16
  403fa6:	4615      	mov	r5, r2
  403fa8:	f853 6c10 	ldr.w	r6, [r3, #-16]
  403fac:	f844 6c10 	str.w	r6, [r4, #-16]
  403fb0:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  403fb4:	f844 6c0c 	str.w	r6, [r4, #-12]
  403fb8:	f853 6c08 	ldr.w	r6, [r3, #-8]
  403fbc:	f844 6c08 	str.w	r6, [r4, #-8]
  403fc0:	3d10      	subs	r5, #16
  403fc2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  403fc6:	f844 6c04 	str.w	r6, [r4, #-4]
  403fca:	2d0f      	cmp	r5, #15
  403fcc:	f103 0310 	add.w	r3, r3, #16
  403fd0:	f104 0410 	add.w	r4, r4, #16
  403fd4:	d8e8      	bhi.n	403fa8 <memmove+0x38>
  403fd6:	f1a2 0310 	sub.w	r3, r2, #16
  403fda:	f023 030f 	bic.w	r3, r3, #15
  403fde:	f002 0e0f 	and.w	lr, r2, #15
  403fe2:	3310      	adds	r3, #16
  403fe4:	f1be 0f03 	cmp.w	lr, #3
  403fe8:	4419      	add	r1, r3
  403fea:	4403      	add	r3, r0
  403fec:	d921      	bls.n	404032 <memmove+0xc2>
  403fee:	1f1e      	subs	r6, r3, #4
  403ff0:	460d      	mov	r5, r1
  403ff2:	4674      	mov	r4, lr
  403ff4:	3c04      	subs	r4, #4
  403ff6:	f855 7b04 	ldr.w	r7, [r5], #4
  403ffa:	f846 7f04 	str.w	r7, [r6, #4]!
  403ffe:	2c03      	cmp	r4, #3
  404000:	d8f8      	bhi.n	403ff4 <memmove+0x84>
  404002:	f1ae 0404 	sub.w	r4, lr, #4
  404006:	f024 0403 	bic.w	r4, r4, #3
  40400a:	3404      	adds	r4, #4
  40400c:	4421      	add	r1, r4
  40400e:	4423      	add	r3, r4
  404010:	f002 0203 	and.w	r2, r2, #3
  404014:	b162      	cbz	r2, 404030 <memmove+0xc0>
  404016:	3b01      	subs	r3, #1
  404018:	440a      	add	r2, r1
  40401a:	f811 4b01 	ldrb.w	r4, [r1], #1
  40401e:	f803 4f01 	strb.w	r4, [r3, #1]!
  404022:	428a      	cmp	r2, r1
  404024:	d1f9      	bne.n	40401a <memmove+0xaa>
  404026:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404028:	4603      	mov	r3, r0
  40402a:	e7f3      	b.n	404014 <memmove+0xa4>
  40402c:	4603      	mov	r3, r0
  40402e:	e7f2      	b.n	404016 <memmove+0xa6>
  404030:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404032:	4672      	mov	r2, lr
  404034:	e7ee      	b.n	404014 <memmove+0xa4>
  404036:	bf00      	nop

00404038 <__malloc_lock>:
  404038:	4801      	ldr	r0, [pc, #4]	; (404040 <__malloc_lock+0x8>)
  40403a:	f7ff bc01 	b.w	403840 <__retarget_lock_acquire_recursive>
  40403e:	bf00      	nop
  404040:	2045355c 	.word	0x2045355c

00404044 <__malloc_unlock>:
  404044:	4801      	ldr	r0, [pc, #4]	; (40404c <__malloc_unlock+0x8>)
  404046:	f7ff bbfd 	b.w	403844 <__retarget_lock_release_recursive>
  40404a:	bf00      	nop
  40404c:	2045355c 	.word	0x2045355c

00404050 <_realloc_r>:
  404050:	2900      	cmp	r1, #0
  404052:	f000 8095 	beq.w	404180 <_realloc_r+0x130>
  404056:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40405a:	460d      	mov	r5, r1
  40405c:	4616      	mov	r6, r2
  40405e:	b083      	sub	sp, #12
  404060:	4680      	mov	r8, r0
  404062:	f106 070b 	add.w	r7, r6, #11
  404066:	f7ff ffe7 	bl	404038 <__malloc_lock>
  40406a:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40406e:	2f16      	cmp	r7, #22
  404070:	f02e 0403 	bic.w	r4, lr, #3
  404074:	f1a5 0908 	sub.w	r9, r5, #8
  404078:	d83c      	bhi.n	4040f4 <_realloc_r+0xa4>
  40407a:	2210      	movs	r2, #16
  40407c:	4617      	mov	r7, r2
  40407e:	42be      	cmp	r6, r7
  404080:	d83d      	bhi.n	4040fe <_realloc_r+0xae>
  404082:	4294      	cmp	r4, r2
  404084:	da43      	bge.n	40410e <_realloc_r+0xbe>
  404086:	4bc4      	ldr	r3, [pc, #784]	; (404398 <_realloc_r+0x348>)
  404088:	6899      	ldr	r1, [r3, #8]
  40408a:	eb09 0004 	add.w	r0, r9, r4
  40408e:	4288      	cmp	r0, r1
  404090:	f000 80b4 	beq.w	4041fc <_realloc_r+0x1ac>
  404094:	6843      	ldr	r3, [r0, #4]
  404096:	f023 0101 	bic.w	r1, r3, #1
  40409a:	4401      	add	r1, r0
  40409c:	6849      	ldr	r1, [r1, #4]
  40409e:	07c9      	lsls	r1, r1, #31
  4040a0:	d54c      	bpl.n	40413c <_realloc_r+0xec>
  4040a2:	f01e 0f01 	tst.w	lr, #1
  4040a6:	f000 809b 	beq.w	4041e0 <_realloc_r+0x190>
  4040aa:	4631      	mov	r1, r6
  4040ac:	4640      	mov	r0, r8
  4040ae:	f7ff fc43 	bl	403938 <_malloc_r>
  4040b2:	4606      	mov	r6, r0
  4040b4:	2800      	cmp	r0, #0
  4040b6:	d03a      	beq.n	40412e <_realloc_r+0xde>
  4040b8:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4040bc:	f023 0301 	bic.w	r3, r3, #1
  4040c0:	444b      	add	r3, r9
  4040c2:	f1a0 0208 	sub.w	r2, r0, #8
  4040c6:	429a      	cmp	r2, r3
  4040c8:	f000 8121 	beq.w	40430e <_realloc_r+0x2be>
  4040cc:	1f22      	subs	r2, r4, #4
  4040ce:	2a24      	cmp	r2, #36	; 0x24
  4040d0:	f200 8107 	bhi.w	4042e2 <_realloc_r+0x292>
  4040d4:	2a13      	cmp	r2, #19
  4040d6:	f200 80db 	bhi.w	404290 <_realloc_r+0x240>
  4040da:	4603      	mov	r3, r0
  4040dc:	462a      	mov	r2, r5
  4040de:	6811      	ldr	r1, [r2, #0]
  4040e0:	6019      	str	r1, [r3, #0]
  4040e2:	6851      	ldr	r1, [r2, #4]
  4040e4:	6059      	str	r1, [r3, #4]
  4040e6:	6892      	ldr	r2, [r2, #8]
  4040e8:	609a      	str	r2, [r3, #8]
  4040ea:	4629      	mov	r1, r5
  4040ec:	4640      	mov	r0, r8
  4040ee:	f7ff f90d 	bl	40330c <_free_r>
  4040f2:	e01c      	b.n	40412e <_realloc_r+0xde>
  4040f4:	f027 0707 	bic.w	r7, r7, #7
  4040f8:	2f00      	cmp	r7, #0
  4040fa:	463a      	mov	r2, r7
  4040fc:	dabf      	bge.n	40407e <_realloc_r+0x2e>
  4040fe:	2600      	movs	r6, #0
  404100:	230c      	movs	r3, #12
  404102:	4630      	mov	r0, r6
  404104:	f8c8 3000 	str.w	r3, [r8]
  404108:	b003      	add	sp, #12
  40410a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40410e:	462e      	mov	r6, r5
  404110:	1be3      	subs	r3, r4, r7
  404112:	2b0f      	cmp	r3, #15
  404114:	d81e      	bhi.n	404154 <_realloc_r+0x104>
  404116:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40411a:	f003 0301 	and.w	r3, r3, #1
  40411e:	4323      	orrs	r3, r4
  404120:	444c      	add	r4, r9
  404122:	f8c9 3004 	str.w	r3, [r9, #4]
  404126:	6863      	ldr	r3, [r4, #4]
  404128:	f043 0301 	orr.w	r3, r3, #1
  40412c:	6063      	str	r3, [r4, #4]
  40412e:	4640      	mov	r0, r8
  404130:	f7ff ff88 	bl	404044 <__malloc_unlock>
  404134:	4630      	mov	r0, r6
  404136:	b003      	add	sp, #12
  404138:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40413c:	f023 0303 	bic.w	r3, r3, #3
  404140:	18e1      	adds	r1, r4, r3
  404142:	4291      	cmp	r1, r2
  404144:	db1f      	blt.n	404186 <_realloc_r+0x136>
  404146:	68c3      	ldr	r3, [r0, #12]
  404148:	6882      	ldr	r2, [r0, #8]
  40414a:	462e      	mov	r6, r5
  40414c:	60d3      	str	r3, [r2, #12]
  40414e:	460c      	mov	r4, r1
  404150:	609a      	str	r2, [r3, #8]
  404152:	e7dd      	b.n	404110 <_realloc_r+0xc0>
  404154:	f8d9 2004 	ldr.w	r2, [r9, #4]
  404158:	eb09 0107 	add.w	r1, r9, r7
  40415c:	f002 0201 	and.w	r2, r2, #1
  404160:	444c      	add	r4, r9
  404162:	f043 0301 	orr.w	r3, r3, #1
  404166:	4317      	orrs	r7, r2
  404168:	f8c9 7004 	str.w	r7, [r9, #4]
  40416c:	604b      	str	r3, [r1, #4]
  40416e:	6863      	ldr	r3, [r4, #4]
  404170:	f043 0301 	orr.w	r3, r3, #1
  404174:	3108      	adds	r1, #8
  404176:	6063      	str	r3, [r4, #4]
  404178:	4640      	mov	r0, r8
  40417a:	f7ff f8c7 	bl	40330c <_free_r>
  40417e:	e7d6      	b.n	40412e <_realloc_r+0xde>
  404180:	4611      	mov	r1, r2
  404182:	f7ff bbd9 	b.w	403938 <_malloc_r>
  404186:	f01e 0f01 	tst.w	lr, #1
  40418a:	d18e      	bne.n	4040aa <_realloc_r+0x5a>
  40418c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  404190:	eba9 0a01 	sub.w	sl, r9, r1
  404194:	f8da 1004 	ldr.w	r1, [sl, #4]
  404198:	f021 0103 	bic.w	r1, r1, #3
  40419c:	440b      	add	r3, r1
  40419e:	4423      	add	r3, r4
  4041a0:	4293      	cmp	r3, r2
  4041a2:	db25      	blt.n	4041f0 <_realloc_r+0x1a0>
  4041a4:	68c2      	ldr	r2, [r0, #12]
  4041a6:	6881      	ldr	r1, [r0, #8]
  4041a8:	4656      	mov	r6, sl
  4041aa:	60ca      	str	r2, [r1, #12]
  4041ac:	6091      	str	r1, [r2, #8]
  4041ae:	f8da 100c 	ldr.w	r1, [sl, #12]
  4041b2:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4041b6:	1f22      	subs	r2, r4, #4
  4041b8:	2a24      	cmp	r2, #36	; 0x24
  4041ba:	60c1      	str	r1, [r0, #12]
  4041bc:	6088      	str	r0, [r1, #8]
  4041be:	f200 8094 	bhi.w	4042ea <_realloc_r+0x29a>
  4041c2:	2a13      	cmp	r2, #19
  4041c4:	d96f      	bls.n	4042a6 <_realloc_r+0x256>
  4041c6:	6829      	ldr	r1, [r5, #0]
  4041c8:	f8ca 1008 	str.w	r1, [sl, #8]
  4041cc:	6869      	ldr	r1, [r5, #4]
  4041ce:	f8ca 100c 	str.w	r1, [sl, #12]
  4041d2:	2a1b      	cmp	r2, #27
  4041d4:	f200 80a2 	bhi.w	40431c <_realloc_r+0x2cc>
  4041d8:	3508      	adds	r5, #8
  4041da:	f10a 0210 	add.w	r2, sl, #16
  4041de:	e063      	b.n	4042a8 <_realloc_r+0x258>
  4041e0:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4041e4:	eba9 0a03 	sub.w	sl, r9, r3
  4041e8:	f8da 1004 	ldr.w	r1, [sl, #4]
  4041ec:	f021 0103 	bic.w	r1, r1, #3
  4041f0:	1863      	adds	r3, r4, r1
  4041f2:	4293      	cmp	r3, r2
  4041f4:	f6ff af59 	blt.w	4040aa <_realloc_r+0x5a>
  4041f8:	4656      	mov	r6, sl
  4041fa:	e7d8      	b.n	4041ae <_realloc_r+0x15e>
  4041fc:	6841      	ldr	r1, [r0, #4]
  4041fe:	f021 0b03 	bic.w	fp, r1, #3
  404202:	44a3      	add	fp, r4
  404204:	f107 0010 	add.w	r0, r7, #16
  404208:	4583      	cmp	fp, r0
  40420a:	da56      	bge.n	4042ba <_realloc_r+0x26a>
  40420c:	f01e 0f01 	tst.w	lr, #1
  404210:	f47f af4b 	bne.w	4040aa <_realloc_r+0x5a>
  404214:	f855 1c08 	ldr.w	r1, [r5, #-8]
  404218:	eba9 0a01 	sub.w	sl, r9, r1
  40421c:	f8da 1004 	ldr.w	r1, [sl, #4]
  404220:	f021 0103 	bic.w	r1, r1, #3
  404224:	448b      	add	fp, r1
  404226:	4558      	cmp	r0, fp
  404228:	dce2      	bgt.n	4041f0 <_realloc_r+0x1a0>
  40422a:	4656      	mov	r6, sl
  40422c:	f8da 100c 	ldr.w	r1, [sl, #12]
  404230:	f856 0f08 	ldr.w	r0, [r6, #8]!
  404234:	1f22      	subs	r2, r4, #4
  404236:	2a24      	cmp	r2, #36	; 0x24
  404238:	60c1      	str	r1, [r0, #12]
  40423a:	6088      	str	r0, [r1, #8]
  40423c:	f200 808f 	bhi.w	40435e <_realloc_r+0x30e>
  404240:	2a13      	cmp	r2, #19
  404242:	f240 808a 	bls.w	40435a <_realloc_r+0x30a>
  404246:	6829      	ldr	r1, [r5, #0]
  404248:	f8ca 1008 	str.w	r1, [sl, #8]
  40424c:	6869      	ldr	r1, [r5, #4]
  40424e:	f8ca 100c 	str.w	r1, [sl, #12]
  404252:	2a1b      	cmp	r2, #27
  404254:	f200 808a 	bhi.w	40436c <_realloc_r+0x31c>
  404258:	3508      	adds	r5, #8
  40425a:	f10a 0210 	add.w	r2, sl, #16
  40425e:	6829      	ldr	r1, [r5, #0]
  404260:	6011      	str	r1, [r2, #0]
  404262:	6869      	ldr	r1, [r5, #4]
  404264:	6051      	str	r1, [r2, #4]
  404266:	68a9      	ldr	r1, [r5, #8]
  404268:	6091      	str	r1, [r2, #8]
  40426a:	eb0a 0107 	add.w	r1, sl, r7
  40426e:	ebab 0207 	sub.w	r2, fp, r7
  404272:	f042 0201 	orr.w	r2, r2, #1
  404276:	6099      	str	r1, [r3, #8]
  404278:	604a      	str	r2, [r1, #4]
  40427a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40427e:	f003 0301 	and.w	r3, r3, #1
  404282:	431f      	orrs	r7, r3
  404284:	4640      	mov	r0, r8
  404286:	f8ca 7004 	str.w	r7, [sl, #4]
  40428a:	f7ff fedb 	bl	404044 <__malloc_unlock>
  40428e:	e751      	b.n	404134 <_realloc_r+0xe4>
  404290:	682b      	ldr	r3, [r5, #0]
  404292:	6003      	str	r3, [r0, #0]
  404294:	686b      	ldr	r3, [r5, #4]
  404296:	6043      	str	r3, [r0, #4]
  404298:	2a1b      	cmp	r2, #27
  40429a:	d82d      	bhi.n	4042f8 <_realloc_r+0x2a8>
  40429c:	f100 0308 	add.w	r3, r0, #8
  4042a0:	f105 0208 	add.w	r2, r5, #8
  4042a4:	e71b      	b.n	4040de <_realloc_r+0x8e>
  4042a6:	4632      	mov	r2, r6
  4042a8:	6829      	ldr	r1, [r5, #0]
  4042aa:	6011      	str	r1, [r2, #0]
  4042ac:	6869      	ldr	r1, [r5, #4]
  4042ae:	6051      	str	r1, [r2, #4]
  4042b0:	68a9      	ldr	r1, [r5, #8]
  4042b2:	6091      	str	r1, [r2, #8]
  4042b4:	461c      	mov	r4, r3
  4042b6:	46d1      	mov	r9, sl
  4042b8:	e72a      	b.n	404110 <_realloc_r+0xc0>
  4042ba:	eb09 0107 	add.w	r1, r9, r7
  4042be:	ebab 0b07 	sub.w	fp, fp, r7
  4042c2:	f04b 0201 	orr.w	r2, fp, #1
  4042c6:	6099      	str	r1, [r3, #8]
  4042c8:	604a      	str	r2, [r1, #4]
  4042ca:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4042ce:	f003 0301 	and.w	r3, r3, #1
  4042d2:	431f      	orrs	r7, r3
  4042d4:	4640      	mov	r0, r8
  4042d6:	f845 7c04 	str.w	r7, [r5, #-4]
  4042da:	f7ff feb3 	bl	404044 <__malloc_unlock>
  4042de:	462e      	mov	r6, r5
  4042e0:	e728      	b.n	404134 <_realloc_r+0xe4>
  4042e2:	4629      	mov	r1, r5
  4042e4:	f7ff fe44 	bl	403f70 <memmove>
  4042e8:	e6ff      	b.n	4040ea <_realloc_r+0x9a>
  4042ea:	4629      	mov	r1, r5
  4042ec:	4630      	mov	r0, r6
  4042ee:	461c      	mov	r4, r3
  4042f0:	46d1      	mov	r9, sl
  4042f2:	f7ff fe3d 	bl	403f70 <memmove>
  4042f6:	e70b      	b.n	404110 <_realloc_r+0xc0>
  4042f8:	68ab      	ldr	r3, [r5, #8]
  4042fa:	6083      	str	r3, [r0, #8]
  4042fc:	68eb      	ldr	r3, [r5, #12]
  4042fe:	60c3      	str	r3, [r0, #12]
  404300:	2a24      	cmp	r2, #36	; 0x24
  404302:	d017      	beq.n	404334 <_realloc_r+0x2e4>
  404304:	f100 0310 	add.w	r3, r0, #16
  404308:	f105 0210 	add.w	r2, r5, #16
  40430c:	e6e7      	b.n	4040de <_realloc_r+0x8e>
  40430e:	f850 3c04 	ldr.w	r3, [r0, #-4]
  404312:	f023 0303 	bic.w	r3, r3, #3
  404316:	441c      	add	r4, r3
  404318:	462e      	mov	r6, r5
  40431a:	e6f9      	b.n	404110 <_realloc_r+0xc0>
  40431c:	68a9      	ldr	r1, [r5, #8]
  40431e:	f8ca 1010 	str.w	r1, [sl, #16]
  404322:	68e9      	ldr	r1, [r5, #12]
  404324:	f8ca 1014 	str.w	r1, [sl, #20]
  404328:	2a24      	cmp	r2, #36	; 0x24
  40432a:	d00c      	beq.n	404346 <_realloc_r+0x2f6>
  40432c:	3510      	adds	r5, #16
  40432e:	f10a 0218 	add.w	r2, sl, #24
  404332:	e7b9      	b.n	4042a8 <_realloc_r+0x258>
  404334:	692b      	ldr	r3, [r5, #16]
  404336:	6103      	str	r3, [r0, #16]
  404338:	696b      	ldr	r3, [r5, #20]
  40433a:	6143      	str	r3, [r0, #20]
  40433c:	f105 0218 	add.w	r2, r5, #24
  404340:	f100 0318 	add.w	r3, r0, #24
  404344:	e6cb      	b.n	4040de <_realloc_r+0x8e>
  404346:	692a      	ldr	r2, [r5, #16]
  404348:	f8ca 2018 	str.w	r2, [sl, #24]
  40434c:	696a      	ldr	r2, [r5, #20]
  40434e:	f8ca 201c 	str.w	r2, [sl, #28]
  404352:	3518      	adds	r5, #24
  404354:	f10a 0220 	add.w	r2, sl, #32
  404358:	e7a6      	b.n	4042a8 <_realloc_r+0x258>
  40435a:	4632      	mov	r2, r6
  40435c:	e77f      	b.n	40425e <_realloc_r+0x20e>
  40435e:	4629      	mov	r1, r5
  404360:	4630      	mov	r0, r6
  404362:	9301      	str	r3, [sp, #4]
  404364:	f7ff fe04 	bl	403f70 <memmove>
  404368:	9b01      	ldr	r3, [sp, #4]
  40436a:	e77e      	b.n	40426a <_realloc_r+0x21a>
  40436c:	68a9      	ldr	r1, [r5, #8]
  40436e:	f8ca 1010 	str.w	r1, [sl, #16]
  404372:	68e9      	ldr	r1, [r5, #12]
  404374:	f8ca 1014 	str.w	r1, [sl, #20]
  404378:	2a24      	cmp	r2, #36	; 0x24
  40437a:	d003      	beq.n	404384 <_realloc_r+0x334>
  40437c:	3510      	adds	r5, #16
  40437e:	f10a 0218 	add.w	r2, sl, #24
  404382:	e76c      	b.n	40425e <_realloc_r+0x20e>
  404384:	692a      	ldr	r2, [r5, #16]
  404386:	f8ca 2018 	str.w	r2, [sl, #24]
  40438a:	696a      	ldr	r2, [r5, #20]
  40438c:	f8ca 201c 	str.w	r2, [sl, #28]
  404390:	3518      	adds	r5, #24
  404392:	f10a 0220 	add.w	r2, sl, #32
  404396:	e762      	b.n	40425e <_realloc_r+0x20e>
  404398:	204005b0 	.word	0x204005b0

0040439c <_sbrk_r>:
  40439c:	b538      	push	{r3, r4, r5, lr}
  40439e:	4c07      	ldr	r4, [pc, #28]	; (4043bc <_sbrk_r+0x20>)
  4043a0:	2300      	movs	r3, #0
  4043a2:	4605      	mov	r5, r0
  4043a4:	4608      	mov	r0, r1
  4043a6:	6023      	str	r3, [r4, #0]
  4043a8:	f7fd fa36 	bl	401818 <_sbrk>
  4043ac:	1c43      	adds	r3, r0, #1
  4043ae:	d000      	beq.n	4043b2 <_sbrk_r+0x16>
  4043b0:	bd38      	pop	{r3, r4, r5, pc}
  4043b2:	6823      	ldr	r3, [r4, #0]
  4043b4:	2b00      	cmp	r3, #0
  4043b6:	d0fb      	beq.n	4043b0 <_sbrk_r+0x14>
  4043b8:	602b      	str	r3, [r5, #0]
  4043ba:	bd38      	pop	{r3, r4, r5, pc}
  4043bc:	20453570 	.word	0x20453570

004043c0 <__sread>:
  4043c0:	b510      	push	{r4, lr}
  4043c2:	460c      	mov	r4, r1
  4043c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4043c8:	f000 fa80 	bl	4048cc <_read_r>
  4043cc:	2800      	cmp	r0, #0
  4043ce:	db03      	blt.n	4043d8 <__sread+0x18>
  4043d0:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4043d2:	4403      	add	r3, r0
  4043d4:	6523      	str	r3, [r4, #80]	; 0x50
  4043d6:	bd10      	pop	{r4, pc}
  4043d8:	89a3      	ldrh	r3, [r4, #12]
  4043da:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4043de:	81a3      	strh	r3, [r4, #12]
  4043e0:	bd10      	pop	{r4, pc}
  4043e2:	bf00      	nop

004043e4 <__swrite>:
  4043e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4043e8:	4616      	mov	r6, r2
  4043ea:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  4043ee:	461f      	mov	r7, r3
  4043f0:	05d3      	lsls	r3, r2, #23
  4043f2:	460c      	mov	r4, r1
  4043f4:	4605      	mov	r5, r0
  4043f6:	d507      	bpl.n	404408 <__swrite+0x24>
  4043f8:	2200      	movs	r2, #0
  4043fa:	2302      	movs	r3, #2
  4043fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404400:	f000 fa4e 	bl	4048a0 <_lseek_r>
  404404:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404408:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40440c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  404410:	81a2      	strh	r2, [r4, #12]
  404412:	463b      	mov	r3, r7
  404414:	4632      	mov	r2, r6
  404416:	4628      	mov	r0, r5
  404418:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40441c:	f000 b92e 	b.w	40467c <_write_r>

00404420 <__sseek>:
  404420:	b510      	push	{r4, lr}
  404422:	460c      	mov	r4, r1
  404424:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404428:	f000 fa3a 	bl	4048a0 <_lseek_r>
  40442c:	89a3      	ldrh	r3, [r4, #12]
  40442e:	1c42      	adds	r2, r0, #1
  404430:	bf0e      	itee	eq
  404432:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  404436:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40443a:	6520      	strne	r0, [r4, #80]	; 0x50
  40443c:	81a3      	strh	r3, [r4, #12]
  40443e:	bd10      	pop	{r4, pc}

00404440 <__sclose>:
  404440:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404444:	f000 b992 	b.w	40476c <_close_r>
	...

00404480 <strlen>:
  404480:	f890 f000 	pld	[r0]
  404484:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  404488:	f020 0107 	bic.w	r1, r0, #7
  40448c:	f06f 0c00 	mvn.w	ip, #0
  404490:	f010 0407 	ands.w	r4, r0, #7
  404494:	f891 f020 	pld	[r1, #32]
  404498:	f040 8049 	bne.w	40452e <strlen+0xae>
  40449c:	f04f 0400 	mov.w	r4, #0
  4044a0:	f06f 0007 	mvn.w	r0, #7
  4044a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4044a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4044ac:	f100 0008 	add.w	r0, r0, #8
  4044b0:	fa82 f24c 	uadd8	r2, r2, ip
  4044b4:	faa4 f28c 	sel	r2, r4, ip
  4044b8:	fa83 f34c 	uadd8	r3, r3, ip
  4044bc:	faa2 f38c 	sel	r3, r2, ip
  4044c0:	bb4b      	cbnz	r3, 404516 <strlen+0x96>
  4044c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4044c6:	fa82 f24c 	uadd8	r2, r2, ip
  4044ca:	f100 0008 	add.w	r0, r0, #8
  4044ce:	faa4 f28c 	sel	r2, r4, ip
  4044d2:	fa83 f34c 	uadd8	r3, r3, ip
  4044d6:	faa2 f38c 	sel	r3, r2, ip
  4044da:	b9e3      	cbnz	r3, 404516 <strlen+0x96>
  4044dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4044e0:	fa82 f24c 	uadd8	r2, r2, ip
  4044e4:	f100 0008 	add.w	r0, r0, #8
  4044e8:	faa4 f28c 	sel	r2, r4, ip
  4044ec:	fa83 f34c 	uadd8	r3, r3, ip
  4044f0:	faa2 f38c 	sel	r3, r2, ip
  4044f4:	b97b      	cbnz	r3, 404516 <strlen+0x96>
  4044f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4044fa:	f101 0120 	add.w	r1, r1, #32
  4044fe:	fa82 f24c 	uadd8	r2, r2, ip
  404502:	f100 0008 	add.w	r0, r0, #8
  404506:	faa4 f28c 	sel	r2, r4, ip
  40450a:	fa83 f34c 	uadd8	r3, r3, ip
  40450e:	faa2 f38c 	sel	r3, r2, ip
  404512:	2b00      	cmp	r3, #0
  404514:	d0c6      	beq.n	4044a4 <strlen+0x24>
  404516:	2a00      	cmp	r2, #0
  404518:	bf04      	itt	eq
  40451a:	3004      	addeq	r0, #4
  40451c:	461a      	moveq	r2, r3
  40451e:	ba12      	rev	r2, r2
  404520:	fab2 f282 	clz	r2, r2
  404524:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  404528:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40452c:	4770      	bx	lr
  40452e:	e9d1 2300 	ldrd	r2, r3, [r1]
  404532:	f004 0503 	and.w	r5, r4, #3
  404536:	f1c4 0000 	rsb	r0, r4, #0
  40453a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40453e:	f014 0f04 	tst.w	r4, #4
  404542:	f891 f040 	pld	[r1, #64]	; 0x40
  404546:	fa0c f505 	lsl.w	r5, ip, r5
  40454a:	ea62 0205 	orn	r2, r2, r5
  40454e:	bf1c      	itt	ne
  404550:	ea63 0305 	ornne	r3, r3, r5
  404554:	4662      	movne	r2, ip
  404556:	f04f 0400 	mov.w	r4, #0
  40455a:	e7a9      	b.n	4044b0 <strlen+0x30>

0040455c <__swbuf_r>:
  40455c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40455e:	460d      	mov	r5, r1
  404560:	4614      	mov	r4, r2
  404562:	4606      	mov	r6, r0
  404564:	b110      	cbz	r0, 40456c <__swbuf_r+0x10>
  404566:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404568:	2b00      	cmp	r3, #0
  40456a:	d04b      	beq.n	404604 <__swbuf_r+0xa8>
  40456c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404570:	69a3      	ldr	r3, [r4, #24]
  404572:	60a3      	str	r3, [r4, #8]
  404574:	b291      	uxth	r1, r2
  404576:	0708      	lsls	r0, r1, #28
  404578:	d539      	bpl.n	4045ee <__swbuf_r+0x92>
  40457a:	6923      	ldr	r3, [r4, #16]
  40457c:	2b00      	cmp	r3, #0
  40457e:	d036      	beq.n	4045ee <__swbuf_r+0x92>
  404580:	b2ed      	uxtb	r5, r5
  404582:	0489      	lsls	r1, r1, #18
  404584:	462f      	mov	r7, r5
  404586:	d515      	bpl.n	4045b4 <__swbuf_r+0x58>
  404588:	6822      	ldr	r2, [r4, #0]
  40458a:	6961      	ldr	r1, [r4, #20]
  40458c:	1ad3      	subs	r3, r2, r3
  40458e:	428b      	cmp	r3, r1
  404590:	da1c      	bge.n	4045cc <__swbuf_r+0x70>
  404592:	3301      	adds	r3, #1
  404594:	68a1      	ldr	r1, [r4, #8]
  404596:	1c50      	adds	r0, r2, #1
  404598:	3901      	subs	r1, #1
  40459a:	60a1      	str	r1, [r4, #8]
  40459c:	6020      	str	r0, [r4, #0]
  40459e:	7015      	strb	r5, [r2, #0]
  4045a0:	6962      	ldr	r2, [r4, #20]
  4045a2:	429a      	cmp	r2, r3
  4045a4:	d01a      	beq.n	4045dc <__swbuf_r+0x80>
  4045a6:	89a3      	ldrh	r3, [r4, #12]
  4045a8:	07db      	lsls	r3, r3, #31
  4045aa:	d501      	bpl.n	4045b0 <__swbuf_r+0x54>
  4045ac:	2d0a      	cmp	r5, #10
  4045ae:	d015      	beq.n	4045dc <__swbuf_r+0x80>
  4045b0:	4638      	mov	r0, r7
  4045b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4045b4:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4045b6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4045ba:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4045be:	81a2      	strh	r2, [r4, #12]
  4045c0:	6822      	ldr	r2, [r4, #0]
  4045c2:	6661      	str	r1, [r4, #100]	; 0x64
  4045c4:	6961      	ldr	r1, [r4, #20]
  4045c6:	1ad3      	subs	r3, r2, r3
  4045c8:	428b      	cmp	r3, r1
  4045ca:	dbe2      	blt.n	404592 <__swbuf_r+0x36>
  4045cc:	4621      	mov	r1, r4
  4045ce:	4630      	mov	r0, r6
  4045d0:	f7fe fd1e 	bl	403010 <_fflush_r>
  4045d4:	b940      	cbnz	r0, 4045e8 <__swbuf_r+0x8c>
  4045d6:	6822      	ldr	r2, [r4, #0]
  4045d8:	2301      	movs	r3, #1
  4045da:	e7db      	b.n	404594 <__swbuf_r+0x38>
  4045dc:	4621      	mov	r1, r4
  4045de:	4630      	mov	r0, r6
  4045e0:	f7fe fd16 	bl	403010 <_fflush_r>
  4045e4:	2800      	cmp	r0, #0
  4045e6:	d0e3      	beq.n	4045b0 <__swbuf_r+0x54>
  4045e8:	f04f 37ff 	mov.w	r7, #4294967295
  4045ec:	e7e0      	b.n	4045b0 <__swbuf_r+0x54>
  4045ee:	4621      	mov	r1, r4
  4045f0:	4630      	mov	r0, r6
  4045f2:	f7fe fbf9 	bl	402de8 <__swsetup_r>
  4045f6:	2800      	cmp	r0, #0
  4045f8:	d1f6      	bne.n	4045e8 <__swbuf_r+0x8c>
  4045fa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4045fe:	6923      	ldr	r3, [r4, #16]
  404600:	b291      	uxth	r1, r2
  404602:	e7bd      	b.n	404580 <__swbuf_r+0x24>
  404604:	f7fe fd5c 	bl	4030c0 <__sinit>
  404608:	e7b0      	b.n	40456c <__swbuf_r+0x10>
  40460a:	bf00      	nop

0040460c <_wcrtomb_r>:
  40460c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40460e:	4606      	mov	r6, r0
  404610:	b085      	sub	sp, #20
  404612:	461f      	mov	r7, r3
  404614:	b189      	cbz	r1, 40463a <_wcrtomb_r+0x2e>
  404616:	4c10      	ldr	r4, [pc, #64]	; (404658 <_wcrtomb_r+0x4c>)
  404618:	4d10      	ldr	r5, [pc, #64]	; (40465c <_wcrtomb_r+0x50>)
  40461a:	6824      	ldr	r4, [r4, #0]
  40461c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40461e:	2c00      	cmp	r4, #0
  404620:	bf08      	it	eq
  404622:	462c      	moveq	r4, r5
  404624:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  404628:	47a0      	blx	r4
  40462a:	1c43      	adds	r3, r0, #1
  40462c:	d103      	bne.n	404636 <_wcrtomb_r+0x2a>
  40462e:	2200      	movs	r2, #0
  404630:	238a      	movs	r3, #138	; 0x8a
  404632:	603a      	str	r2, [r7, #0]
  404634:	6033      	str	r3, [r6, #0]
  404636:	b005      	add	sp, #20
  404638:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40463a:	460c      	mov	r4, r1
  40463c:	4906      	ldr	r1, [pc, #24]	; (404658 <_wcrtomb_r+0x4c>)
  40463e:	4a07      	ldr	r2, [pc, #28]	; (40465c <_wcrtomb_r+0x50>)
  404640:	6809      	ldr	r1, [r1, #0]
  404642:	6b49      	ldr	r1, [r1, #52]	; 0x34
  404644:	2900      	cmp	r1, #0
  404646:	bf08      	it	eq
  404648:	4611      	moveq	r1, r2
  40464a:	4622      	mov	r2, r4
  40464c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  404650:	a901      	add	r1, sp, #4
  404652:	47a0      	blx	r4
  404654:	e7e9      	b.n	40462a <_wcrtomb_r+0x1e>
  404656:	bf00      	nop
  404658:	20400010 	.word	0x20400010
  40465c:	20400444 	.word	0x20400444

00404660 <__ascii_wctomb>:
  404660:	b121      	cbz	r1, 40466c <__ascii_wctomb+0xc>
  404662:	2aff      	cmp	r2, #255	; 0xff
  404664:	d804      	bhi.n	404670 <__ascii_wctomb+0x10>
  404666:	700a      	strb	r2, [r1, #0]
  404668:	2001      	movs	r0, #1
  40466a:	4770      	bx	lr
  40466c:	4608      	mov	r0, r1
  40466e:	4770      	bx	lr
  404670:	238a      	movs	r3, #138	; 0x8a
  404672:	6003      	str	r3, [r0, #0]
  404674:	f04f 30ff 	mov.w	r0, #4294967295
  404678:	4770      	bx	lr
  40467a:	bf00      	nop

0040467c <_write_r>:
  40467c:	b570      	push	{r4, r5, r6, lr}
  40467e:	460d      	mov	r5, r1
  404680:	4c08      	ldr	r4, [pc, #32]	; (4046a4 <_write_r+0x28>)
  404682:	4611      	mov	r1, r2
  404684:	4606      	mov	r6, r0
  404686:	461a      	mov	r2, r3
  404688:	4628      	mov	r0, r5
  40468a:	2300      	movs	r3, #0
  40468c:	6023      	str	r3, [r4, #0]
  40468e:	f7fc fa03 	bl	400a98 <_write>
  404692:	1c43      	adds	r3, r0, #1
  404694:	d000      	beq.n	404698 <_write_r+0x1c>
  404696:	bd70      	pop	{r4, r5, r6, pc}
  404698:	6823      	ldr	r3, [r4, #0]
  40469a:	2b00      	cmp	r3, #0
  40469c:	d0fb      	beq.n	404696 <_write_r+0x1a>
  40469e:	6033      	str	r3, [r6, #0]
  4046a0:	bd70      	pop	{r4, r5, r6, pc}
  4046a2:	bf00      	nop
  4046a4:	20453570 	.word	0x20453570

004046a8 <__register_exitproc>:
  4046a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4046ac:	4d2c      	ldr	r5, [pc, #176]	; (404760 <__register_exitproc+0xb8>)
  4046ae:	4606      	mov	r6, r0
  4046b0:	6828      	ldr	r0, [r5, #0]
  4046b2:	4698      	mov	r8, r3
  4046b4:	460f      	mov	r7, r1
  4046b6:	4691      	mov	r9, r2
  4046b8:	f7ff f8c2 	bl	403840 <__retarget_lock_acquire_recursive>
  4046bc:	4b29      	ldr	r3, [pc, #164]	; (404764 <__register_exitproc+0xbc>)
  4046be:	681c      	ldr	r4, [r3, #0]
  4046c0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4046c4:	2b00      	cmp	r3, #0
  4046c6:	d03e      	beq.n	404746 <__register_exitproc+0x9e>
  4046c8:	685a      	ldr	r2, [r3, #4]
  4046ca:	2a1f      	cmp	r2, #31
  4046cc:	dc1c      	bgt.n	404708 <__register_exitproc+0x60>
  4046ce:	f102 0e01 	add.w	lr, r2, #1
  4046d2:	b176      	cbz	r6, 4046f2 <__register_exitproc+0x4a>
  4046d4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4046d8:	2401      	movs	r4, #1
  4046da:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4046de:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4046e2:	4094      	lsls	r4, r2
  4046e4:	4320      	orrs	r0, r4
  4046e6:	2e02      	cmp	r6, #2
  4046e8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4046ec:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4046f0:	d023      	beq.n	40473a <__register_exitproc+0x92>
  4046f2:	3202      	adds	r2, #2
  4046f4:	f8c3 e004 	str.w	lr, [r3, #4]
  4046f8:	6828      	ldr	r0, [r5, #0]
  4046fa:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4046fe:	f7ff f8a1 	bl	403844 <__retarget_lock_release_recursive>
  404702:	2000      	movs	r0, #0
  404704:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404708:	4b17      	ldr	r3, [pc, #92]	; (404768 <__register_exitproc+0xc0>)
  40470a:	b30b      	cbz	r3, 404750 <__register_exitproc+0xa8>
  40470c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  404710:	f3af 8000 	nop.w
  404714:	4603      	mov	r3, r0
  404716:	b1d8      	cbz	r0, 404750 <__register_exitproc+0xa8>
  404718:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40471c:	6002      	str	r2, [r0, #0]
  40471e:	2100      	movs	r1, #0
  404720:	6041      	str	r1, [r0, #4]
  404722:	460a      	mov	r2, r1
  404724:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  404728:	f04f 0e01 	mov.w	lr, #1
  40472c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  404730:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  404734:	2e00      	cmp	r6, #0
  404736:	d0dc      	beq.n	4046f2 <__register_exitproc+0x4a>
  404738:	e7cc      	b.n	4046d4 <__register_exitproc+0x2c>
  40473a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40473e:	430c      	orrs	r4, r1
  404740:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  404744:	e7d5      	b.n	4046f2 <__register_exitproc+0x4a>
  404746:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40474a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40474e:	e7bb      	b.n	4046c8 <__register_exitproc+0x20>
  404750:	6828      	ldr	r0, [r5, #0]
  404752:	f7ff f877 	bl	403844 <__retarget_lock_release_recursive>
  404756:	f04f 30ff 	mov.w	r0, #4294967295
  40475a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40475e:	bf00      	nop
  404760:	20400440 	.word	0x20400440
  404764:	00404cf0 	.word	0x00404cf0
  404768:	00000000 	.word	0x00000000

0040476c <_close_r>:
  40476c:	b538      	push	{r3, r4, r5, lr}
  40476e:	4c07      	ldr	r4, [pc, #28]	; (40478c <_close_r+0x20>)
  404770:	2300      	movs	r3, #0
  404772:	4605      	mov	r5, r0
  404774:	4608      	mov	r0, r1
  404776:	6023      	str	r3, [r4, #0]
  404778:	f7fd f86a 	bl	401850 <_close>
  40477c:	1c43      	adds	r3, r0, #1
  40477e:	d000      	beq.n	404782 <_close_r+0x16>
  404780:	bd38      	pop	{r3, r4, r5, pc}
  404782:	6823      	ldr	r3, [r4, #0]
  404784:	2b00      	cmp	r3, #0
  404786:	d0fb      	beq.n	404780 <_close_r+0x14>
  404788:	602b      	str	r3, [r5, #0]
  40478a:	bd38      	pop	{r3, r4, r5, pc}
  40478c:	20453570 	.word	0x20453570

00404790 <_fclose_r>:
  404790:	b570      	push	{r4, r5, r6, lr}
  404792:	b159      	cbz	r1, 4047ac <_fclose_r+0x1c>
  404794:	4605      	mov	r5, r0
  404796:	460c      	mov	r4, r1
  404798:	b110      	cbz	r0, 4047a0 <_fclose_r+0x10>
  40479a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40479c:	2b00      	cmp	r3, #0
  40479e:	d03c      	beq.n	40481a <_fclose_r+0x8a>
  4047a0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4047a2:	07d8      	lsls	r0, r3, #31
  4047a4:	d505      	bpl.n	4047b2 <_fclose_r+0x22>
  4047a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4047aa:	b92b      	cbnz	r3, 4047b8 <_fclose_r+0x28>
  4047ac:	2600      	movs	r6, #0
  4047ae:	4630      	mov	r0, r6
  4047b0:	bd70      	pop	{r4, r5, r6, pc}
  4047b2:	89a3      	ldrh	r3, [r4, #12]
  4047b4:	0599      	lsls	r1, r3, #22
  4047b6:	d53c      	bpl.n	404832 <_fclose_r+0xa2>
  4047b8:	4621      	mov	r1, r4
  4047ba:	4628      	mov	r0, r5
  4047bc:	f7fe fb88 	bl	402ed0 <__sflush_r>
  4047c0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4047c2:	4606      	mov	r6, r0
  4047c4:	b133      	cbz	r3, 4047d4 <_fclose_r+0x44>
  4047c6:	69e1      	ldr	r1, [r4, #28]
  4047c8:	4628      	mov	r0, r5
  4047ca:	4798      	blx	r3
  4047cc:	2800      	cmp	r0, #0
  4047ce:	bfb8      	it	lt
  4047d0:	f04f 36ff 	movlt.w	r6, #4294967295
  4047d4:	89a3      	ldrh	r3, [r4, #12]
  4047d6:	061a      	lsls	r2, r3, #24
  4047d8:	d422      	bmi.n	404820 <_fclose_r+0x90>
  4047da:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4047dc:	b141      	cbz	r1, 4047f0 <_fclose_r+0x60>
  4047de:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4047e2:	4299      	cmp	r1, r3
  4047e4:	d002      	beq.n	4047ec <_fclose_r+0x5c>
  4047e6:	4628      	mov	r0, r5
  4047e8:	f7fe fd90 	bl	40330c <_free_r>
  4047ec:	2300      	movs	r3, #0
  4047ee:	6323      	str	r3, [r4, #48]	; 0x30
  4047f0:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4047f2:	b121      	cbz	r1, 4047fe <_fclose_r+0x6e>
  4047f4:	4628      	mov	r0, r5
  4047f6:	f7fe fd89 	bl	40330c <_free_r>
  4047fa:	2300      	movs	r3, #0
  4047fc:	6463      	str	r3, [r4, #68]	; 0x44
  4047fe:	f7fe fc8b 	bl	403118 <__sfp_lock_acquire>
  404802:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404804:	2200      	movs	r2, #0
  404806:	07db      	lsls	r3, r3, #31
  404808:	81a2      	strh	r2, [r4, #12]
  40480a:	d50e      	bpl.n	40482a <_fclose_r+0x9a>
  40480c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40480e:	f7ff f815 	bl	40383c <__retarget_lock_close_recursive>
  404812:	f7fe fc87 	bl	403124 <__sfp_lock_release>
  404816:	4630      	mov	r0, r6
  404818:	bd70      	pop	{r4, r5, r6, pc}
  40481a:	f7fe fc51 	bl	4030c0 <__sinit>
  40481e:	e7bf      	b.n	4047a0 <_fclose_r+0x10>
  404820:	6921      	ldr	r1, [r4, #16]
  404822:	4628      	mov	r0, r5
  404824:	f7fe fd72 	bl	40330c <_free_r>
  404828:	e7d7      	b.n	4047da <_fclose_r+0x4a>
  40482a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40482c:	f7ff f80a 	bl	403844 <__retarget_lock_release_recursive>
  404830:	e7ec      	b.n	40480c <_fclose_r+0x7c>
  404832:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404834:	f7ff f804 	bl	403840 <__retarget_lock_acquire_recursive>
  404838:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40483c:	2b00      	cmp	r3, #0
  40483e:	d1bb      	bne.n	4047b8 <_fclose_r+0x28>
  404840:	6e66      	ldr	r6, [r4, #100]	; 0x64
  404842:	f016 0601 	ands.w	r6, r6, #1
  404846:	d1b1      	bne.n	4047ac <_fclose_r+0x1c>
  404848:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40484a:	f7fe fffb 	bl	403844 <__retarget_lock_release_recursive>
  40484e:	4630      	mov	r0, r6
  404850:	bd70      	pop	{r4, r5, r6, pc}
  404852:	bf00      	nop

00404854 <_fstat_r>:
  404854:	b538      	push	{r3, r4, r5, lr}
  404856:	460b      	mov	r3, r1
  404858:	4c07      	ldr	r4, [pc, #28]	; (404878 <_fstat_r+0x24>)
  40485a:	4605      	mov	r5, r0
  40485c:	4611      	mov	r1, r2
  40485e:	4618      	mov	r0, r3
  404860:	2300      	movs	r3, #0
  404862:	6023      	str	r3, [r4, #0]
  404864:	f7fc fff7 	bl	401856 <_fstat>
  404868:	1c43      	adds	r3, r0, #1
  40486a:	d000      	beq.n	40486e <_fstat_r+0x1a>
  40486c:	bd38      	pop	{r3, r4, r5, pc}
  40486e:	6823      	ldr	r3, [r4, #0]
  404870:	2b00      	cmp	r3, #0
  404872:	d0fb      	beq.n	40486c <_fstat_r+0x18>
  404874:	602b      	str	r3, [r5, #0]
  404876:	bd38      	pop	{r3, r4, r5, pc}
  404878:	20453570 	.word	0x20453570

0040487c <_isatty_r>:
  40487c:	b538      	push	{r3, r4, r5, lr}
  40487e:	4c07      	ldr	r4, [pc, #28]	; (40489c <_isatty_r+0x20>)
  404880:	2300      	movs	r3, #0
  404882:	4605      	mov	r5, r0
  404884:	4608      	mov	r0, r1
  404886:	6023      	str	r3, [r4, #0]
  404888:	f7fc ffea 	bl	401860 <_isatty>
  40488c:	1c43      	adds	r3, r0, #1
  40488e:	d000      	beq.n	404892 <_isatty_r+0x16>
  404890:	bd38      	pop	{r3, r4, r5, pc}
  404892:	6823      	ldr	r3, [r4, #0]
  404894:	2b00      	cmp	r3, #0
  404896:	d0fb      	beq.n	404890 <_isatty_r+0x14>
  404898:	602b      	str	r3, [r5, #0]
  40489a:	bd38      	pop	{r3, r4, r5, pc}
  40489c:	20453570 	.word	0x20453570

004048a0 <_lseek_r>:
  4048a0:	b570      	push	{r4, r5, r6, lr}
  4048a2:	460d      	mov	r5, r1
  4048a4:	4c08      	ldr	r4, [pc, #32]	; (4048c8 <_lseek_r+0x28>)
  4048a6:	4611      	mov	r1, r2
  4048a8:	4606      	mov	r6, r0
  4048aa:	461a      	mov	r2, r3
  4048ac:	4628      	mov	r0, r5
  4048ae:	2300      	movs	r3, #0
  4048b0:	6023      	str	r3, [r4, #0]
  4048b2:	f7fc ffd7 	bl	401864 <_lseek>
  4048b6:	1c43      	adds	r3, r0, #1
  4048b8:	d000      	beq.n	4048bc <_lseek_r+0x1c>
  4048ba:	bd70      	pop	{r4, r5, r6, pc}
  4048bc:	6823      	ldr	r3, [r4, #0]
  4048be:	2b00      	cmp	r3, #0
  4048c0:	d0fb      	beq.n	4048ba <_lseek_r+0x1a>
  4048c2:	6033      	str	r3, [r6, #0]
  4048c4:	bd70      	pop	{r4, r5, r6, pc}
  4048c6:	bf00      	nop
  4048c8:	20453570 	.word	0x20453570

004048cc <_read_r>:
  4048cc:	b570      	push	{r4, r5, r6, lr}
  4048ce:	460d      	mov	r5, r1
  4048d0:	4c08      	ldr	r4, [pc, #32]	; (4048f4 <_read_r+0x28>)
  4048d2:	4611      	mov	r1, r2
  4048d4:	4606      	mov	r6, r0
  4048d6:	461a      	mov	r2, r3
  4048d8:	4628      	mov	r0, r5
  4048da:	2300      	movs	r3, #0
  4048dc:	6023      	str	r3, [r4, #0]
  4048de:	f7fc f8bd 	bl	400a5c <_read>
  4048e2:	1c43      	adds	r3, r0, #1
  4048e4:	d000      	beq.n	4048e8 <_read_r+0x1c>
  4048e6:	bd70      	pop	{r4, r5, r6, pc}
  4048e8:	6823      	ldr	r3, [r4, #0]
  4048ea:	2b00      	cmp	r3, #0
  4048ec:	d0fb      	beq.n	4048e6 <_read_r+0x1a>
  4048ee:	6033      	str	r3, [r6, #0]
  4048f0:	bd70      	pop	{r4, r5, r6, pc}
  4048f2:	bf00      	nop
  4048f4:	20453570 	.word	0x20453570

004048f8 <__aeabi_uldivmod>:
  4048f8:	b953      	cbnz	r3, 404910 <__aeabi_uldivmod+0x18>
  4048fa:	b94a      	cbnz	r2, 404910 <__aeabi_uldivmod+0x18>
  4048fc:	2900      	cmp	r1, #0
  4048fe:	bf08      	it	eq
  404900:	2800      	cmpeq	r0, #0
  404902:	bf1c      	itt	ne
  404904:	f04f 31ff 	movne.w	r1, #4294967295
  404908:	f04f 30ff 	movne.w	r0, #4294967295
  40490c:	f000 b97a 	b.w	404c04 <__aeabi_idiv0>
  404910:	f1ad 0c08 	sub.w	ip, sp, #8
  404914:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  404918:	f000 f806 	bl	404928 <__udivmoddi4>
  40491c:	f8dd e004 	ldr.w	lr, [sp, #4]
  404920:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404924:	b004      	add	sp, #16
  404926:	4770      	bx	lr

00404928 <__udivmoddi4>:
  404928:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40492c:	468c      	mov	ip, r1
  40492e:	460d      	mov	r5, r1
  404930:	4604      	mov	r4, r0
  404932:	9e08      	ldr	r6, [sp, #32]
  404934:	2b00      	cmp	r3, #0
  404936:	d151      	bne.n	4049dc <__udivmoddi4+0xb4>
  404938:	428a      	cmp	r2, r1
  40493a:	4617      	mov	r7, r2
  40493c:	d96d      	bls.n	404a1a <__udivmoddi4+0xf2>
  40493e:	fab2 fe82 	clz	lr, r2
  404942:	f1be 0f00 	cmp.w	lr, #0
  404946:	d00b      	beq.n	404960 <__udivmoddi4+0x38>
  404948:	f1ce 0c20 	rsb	ip, lr, #32
  40494c:	fa01 f50e 	lsl.w	r5, r1, lr
  404950:	fa20 fc0c 	lsr.w	ip, r0, ip
  404954:	fa02 f70e 	lsl.w	r7, r2, lr
  404958:	ea4c 0c05 	orr.w	ip, ip, r5
  40495c:	fa00 f40e 	lsl.w	r4, r0, lr
  404960:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  404964:	0c25      	lsrs	r5, r4, #16
  404966:	fbbc f8fa 	udiv	r8, ip, sl
  40496a:	fa1f f987 	uxth.w	r9, r7
  40496e:	fb0a cc18 	mls	ip, sl, r8, ip
  404972:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  404976:	fb08 f309 	mul.w	r3, r8, r9
  40497a:	42ab      	cmp	r3, r5
  40497c:	d90a      	bls.n	404994 <__udivmoddi4+0x6c>
  40497e:	19ed      	adds	r5, r5, r7
  404980:	f108 32ff 	add.w	r2, r8, #4294967295
  404984:	f080 8123 	bcs.w	404bce <__udivmoddi4+0x2a6>
  404988:	42ab      	cmp	r3, r5
  40498a:	f240 8120 	bls.w	404bce <__udivmoddi4+0x2a6>
  40498e:	f1a8 0802 	sub.w	r8, r8, #2
  404992:	443d      	add	r5, r7
  404994:	1aed      	subs	r5, r5, r3
  404996:	b2a4      	uxth	r4, r4
  404998:	fbb5 f0fa 	udiv	r0, r5, sl
  40499c:	fb0a 5510 	mls	r5, sl, r0, r5
  4049a0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4049a4:	fb00 f909 	mul.w	r9, r0, r9
  4049a8:	45a1      	cmp	r9, r4
  4049aa:	d909      	bls.n	4049c0 <__udivmoddi4+0x98>
  4049ac:	19e4      	adds	r4, r4, r7
  4049ae:	f100 33ff 	add.w	r3, r0, #4294967295
  4049b2:	f080 810a 	bcs.w	404bca <__udivmoddi4+0x2a2>
  4049b6:	45a1      	cmp	r9, r4
  4049b8:	f240 8107 	bls.w	404bca <__udivmoddi4+0x2a2>
  4049bc:	3802      	subs	r0, #2
  4049be:	443c      	add	r4, r7
  4049c0:	eba4 0409 	sub.w	r4, r4, r9
  4049c4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4049c8:	2100      	movs	r1, #0
  4049ca:	2e00      	cmp	r6, #0
  4049cc:	d061      	beq.n	404a92 <__udivmoddi4+0x16a>
  4049ce:	fa24 f40e 	lsr.w	r4, r4, lr
  4049d2:	2300      	movs	r3, #0
  4049d4:	6034      	str	r4, [r6, #0]
  4049d6:	6073      	str	r3, [r6, #4]
  4049d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4049dc:	428b      	cmp	r3, r1
  4049de:	d907      	bls.n	4049f0 <__udivmoddi4+0xc8>
  4049e0:	2e00      	cmp	r6, #0
  4049e2:	d054      	beq.n	404a8e <__udivmoddi4+0x166>
  4049e4:	2100      	movs	r1, #0
  4049e6:	e886 0021 	stmia.w	r6, {r0, r5}
  4049ea:	4608      	mov	r0, r1
  4049ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4049f0:	fab3 f183 	clz	r1, r3
  4049f4:	2900      	cmp	r1, #0
  4049f6:	f040 808e 	bne.w	404b16 <__udivmoddi4+0x1ee>
  4049fa:	42ab      	cmp	r3, r5
  4049fc:	d302      	bcc.n	404a04 <__udivmoddi4+0xdc>
  4049fe:	4282      	cmp	r2, r0
  404a00:	f200 80fa 	bhi.w	404bf8 <__udivmoddi4+0x2d0>
  404a04:	1a84      	subs	r4, r0, r2
  404a06:	eb65 0503 	sbc.w	r5, r5, r3
  404a0a:	2001      	movs	r0, #1
  404a0c:	46ac      	mov	ip, r5
  404a0e:	2e00      	cmp	r6, #0
  404a10:	d03f      	beq.n	404a92 <__udivmoddi4+0x16a>
  404a12:	e886 1010 	stmia.w	r6, {r4, ip}
  404a16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404a1a:	b912      	cbnz	r2, 404a22 <__udivmoddi4+0xfa>
  404a1c:	2701      	movs	r7, #1
  404a1e:	fbb7 f7f2 	udiv	r7, r7, r2
  404a22:	fab7 fe87 	clz	lr, r7
  404a26:	f1be 0f00 	cmp.w	lr, #0
  404a2a:	d134      	bne.n	404a96 <__udivmoddi4+0x16e>
  404a2c:	1beb      	subs	r3, r5, r7
  404a2e:	0c3a      	lsrs	r2, r7, #16
  404a30:	fa1f fc87 	uxth.w	ip, r7
  404a34:	2101      	movs	r1, #1
  404a36:	fbb3 f8f2 	udiv	r8, r3, r2
  404a3a:	0c25      	lsrs	r5, r4, #16
  404a3c:	fb02 3318 	mls	r3, r2, r8, r3
  404a40:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  404a44:	fb0c f308 	mul.w	r3, ip, r8
  404a48:	42ab      	cmp	r3, r5
  404a4a:	d907      	bls.n	404a5c <__udivmoddi4+0x134>
  404a4c:	19ed      	adds	r5, r5, r7
  404a4e:	f108 30ff 	add.w	r0, r8, #4294967295
  404a52:	d202      	bcs.n	404a5a <__udivmoddi4+0x132>
  404a54:	42ab      	cmp	r3, r5
  404a56:	f200 80d1 	bhi.w	404bfc <__udivmoddi4+0x2d4>
  404a5a:	4680      	mov	r8, r0
  404a5c:	1aed      	subs	r5, r5, r3
  404a5e:	b2a3      	uxth	r3, r4
  404a60:	fbb5 f0f2 	udiv	r0, r5, r2
  404a64:	fb02 5510 	mls	r5, r2, r0, r5
  404a68:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  404a6c:	fb0c fc00 	mul.w	ip, ip, r0
  404a70:	45a4      	cmp	ip, r4
  404a72:	d907      	bls.n	404a84 <__udivmoddi4+0x15c>
  404a74:	19e4      	adds	r4, r4, r7
  404a76:	f100 33ff 	add.w	r3, r0, #4294967295
  404a7a:	d202      	bcs.n	404a82 <__udivmoddi4+0x15a>
  404a7c:	45a4      	cmp	ip, r4
  404a7e:	f200 80b8 	bhi.w	404bf2 <__udivmoddi4+0x2ca>
  404a82:	4618      	mov	r0, r3
  404a84:	eba4 040c 	sub.w	r4, r4, ip
  404a88:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  404a8c:	e79d      	b.n	4049ca <__udivmoddi4+0xa2>
  404a8e:	4631      	mov	r1, r6
  404a90:	4630      	mov	r0, r6
  404a92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404a96:	f1ce 0420 	rsb	r4, lr, #32
  404a9a:	fa05 f30e 	lsl.w	r3, r5, lr
  404a9e:	fa07 f70e 	lsl.w	r7, r7, lr
  404aa2:	fa20 f804 	lsr.w	r8, r0, r4
  404aa6:	0c3a      	lsrs	r2, r7, #16
  404aa8:	fa25 f404 	lsr.w	r4, r5, r4
  404aac:	ea48 0803 	orr.w	r8, r8, r3
  404ab0:	fbb4 f1f2 	udiv	r1, r4, r2
  404ab4:	ea4f 4518 	mov.w	r5, r8, lsr #16
  404ab8:	fb02 4411 	mls	r4, r2, r1, r4
  404abc:	fa1f fc87 	uxth.w	ip, r7
  404ac0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  404ac4:	fb01 f30c 	mul.w	r3, r1, ip
  404ac8:	42ab      	cmp	r3, r5
  404aca:	fa00 f40e 	lsl.w	r4, r0, lr
  404ace:	d909      	bls.n	404ae4 <__udivmoddi4+0x1bc>
  404ad0:	19ed      	adds	r5, r5, r7
  404ad2:	f101 30ff 	add.w	r0, r1, #4294967295
  404ad6:	f080 808a 	bcs.w	404bee <__udivmoddi4+0x2c6>
  404ada:	42ab      	cmp	r3, r5
  404adc:	f240 8087 	bls.w	404bee <__udivmoddi4+0x2c6>
  404ae0:	3902      	subs	r1, #2
  404ae2:	443d      	add	r5, r7
  404ae4:	1aeb      	subs	r3, r5, r3
  404ae6:	fa1f f588 	uxth.w	r5, r8
  404aea:	fbb3 f0f2 	udiv	r0, r3, r2
  404aee:	fb02 3310 	mls	r3, r2, r0, r3
  404af2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  404af6:	fb00 f30c 	mul.w	r3, r0, ip
  404afa:	42ab      	cmp	r3, r5
  404afc:	d907      	bls.n	404b0e <__udivmoddi4+0x1e6>
  404afe:	19ed      	adds	r5, r5, r7
  404b00:	f100 38ff 	add.w	r8, r0, #4294967295
  404b04:	d26f      	bcs.n	404be6 <__udivmoddi4+0x2be>
  404b06:	42ab      	cmp	r3, r5
  404b08:	d96d      	bls.n	404be6 <__udivmoddi4+0x2be>
  404b0a:	3802      	subs	r0, #2
  404b0c:	443d      	add	r5, r7
  404b0e:	1aeb      	subs	r3, r5, r3
  404b10:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  404b14:	e78f      	b.n	404a36 <__udivmoddi4+0x10e>
  404b16:	f1c1 0720 	rsb	r7, r1, #32
  404b1a:	fa22 f807 	lsr.w	r8, r2, r7
  404b1e:	408b      	lsls	r3, r1
  404b20:	fa05 f401 	lsl.w	r4, r5, r1
  404b24:	ea48 0303 	orr.w	r3, r8, r3
  404b28:	fa20 fe07 	lsr.w	lr, r0, r7
  404b2c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  404b30:	40fd      	lsrs	r5, r7
  404b32:	ea4e 0e04 	orr.w	lr, lr, r4
  404b36:	fbb5 f9fc 	udiv	r9, r5, ip
  404b3a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  404b3e:	fb0c 5519 	mls	r5, ip, r9, r5
  404b42:	fa1f f883 	uxth.w	r8, r3
  404b46:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  404b4a:	fb09 f408 	mul.w	r4, r9, r8
  404b4e:	42ac      	cmp	r4, r5
  404b50:	fa02 f201 	lsl.w	r2, r2, r1
  404b54:	fa00 fa01 	lsl.w	sl, r0, r1
  404b58:	d908      	bls.n	404b6c <__udivmoddi4+0x244>
  404b5a:	18ed      	adds	r5, r5, r3
  404b5c:	f109 30ff 	add.w	r0, r9, #4294967295
  404b60:	d243      	bcs.n	404bea <__udivmoddi4+0x2c2>
  404b62:	42ac      	cmp	r4, r5
  404b64:	d941      	bls.n	404bea <__udivmoddi4+0x2c2>
  404b66:	f1a9 0902 	sub.w	r9, r9, #2
  404b6a:	441d      	add	r5, r3
  404b6c:	1b2d      	subs	r5, r5, r4
  404b6e:	fa1f fe8e 	uxth.w	lr, lr
  404b72:	fbb5 f0fc 	udiv	r0, r5, ip
  404b76:	fb0c 5510 	mls	r5, ip, r0, r5
  404b7a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  404b7e:	fb00 f808 	mul.w	r8, r0, r8
  404b82:	45a0      	cmp	r8, r4
  404b84:	d907      	bls.n	404b96 <__udivmoddi4+0x26e>
  404b86:	18e4      	adds	r4, r4, r3
  404b88:	f100 35ff 	add.w	r5, r0, #4294967295
  404b8c:	d229      	bcs.n	404be2 <__udivmoddi4+0x2ba>
  404b8e:	45a0      	cmp	r8, r4
  404b90:	d927      	bls.n	404be2 <__udivmoddi4+0x2ba>
  404b92:	3802      	subs	r0, #2
  404b94:	441c      	add	r4, r3
  404b96:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  404b9a:	eba4 0408 	sub.w	r4, r4, r8
  404b9e:	fba0 8902 	umull	r8, r9, r0, r2
  404ba2:	454c      	cmp	r4, r9
  404ba4:	46c6      	mov	lr, r8
  404ba6:	464d      	mov	r5, r9
  404ba8:	d315      	bcc.n	404bd6 <__udivmoddi4+0x2ae>
  404baa:	d012      	beq.n	404bd2 <__udivmoddi4+0x2aa>
  404bac:	b156      	cbz	r6, 404bc4 <__udivmoddi4+0x29c>
  404bae:	ebba 030e 	subs.w	r3, sl, lr
  404bb2:	eb64 0405 	sbc.w	r4, r4, r5
  404bb6:	fa04 f707 	lsl.w	r7, r4, r7
  404bba:	40cb      	lsrs	r3, r1
  404bbc:	431f      	orrs	r7, r3
  404bbe:	40cc      	lsrs	r4, r1
  404bc0:	6037      	str	r7, [r6, #0]
  404bc2:	6074      	str	r4, [r6, #4]
  404bc4:	2100      	movs	r1, #0
  404bc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404bca:	4618      	mov	r0, r3
  404bcc:	e6f8      	b.n	4049c0 <__udivmoddi4+0x98>
  404bce:	4690      	mov	r8, r2
  404bd0:	e6e0      	b.n	404994 <__udivmoddi4+0x6c>
  404bd2:	45c2      	cmp	sl, r8
  404bd4:	d2ea      	bcs.n	404bac <__udivmoddi4+0x284>
  404bd6:	ebb8 0e02 	subs.w	lr, r8, r2
  404bda:	eb69 0503 	sbc.w	r5, r9, r3
  404bde:	3801      	subs	r0, #1
  404be0:	e7e4      	b.n	404bac <__udivmoddi4+0x284>
  404be2:	4628      	mov	r0, r5
  404be4:	e7d7      	b.n	404b96 <__udivmoddi4+0x26e>
  404be6:	4640      	mov	r0, r8
  404be8:	e791      	b.n	404b0e <__udivmoddi4+0x1e6>
  404bea:	4681      	mov	r9, r0
  404bec:	e7be      	b.n	404b6c <__udivmoddi4+0x244>
  404bee:	4601      	mov	r1, r0
  404bf0:	e778      	b.n	404ae4 <__udivmoddi4+0x1bc>
  404bf2:	3802      	subs	r0, #2
  404bf4:	443c      	add	r4, r7
  404bf6:	e745      	b.n	404a84 <__udivmoddi4+0x15c>
  404bf8:	4608      	mov	r0, r1
  404bfa:	e708      	b.n	404a0e <__udivmoddi4+0xe6>
  404bfc:	f1a8 0802 	sub.w	r8, r8, #2
  404c00:	443d      	add	r5, r7
  404c02:	e72b      	b.n	404a5c <__udivmoddi4+0x134>

00404c04 <__aeabi_idiv0>:
  404c04:	4770      	bx	lr
  404c06:	bf00      	nop

00404c08 <mmc_trans_multipliers>:
  404c08:	0000 0000 000a 0000 000c 0000 000d 0000     ................
  404c18:	000f 0000 0014 0000 001a 0000 001e 0000     ................
  404c28:	0023 0000 0028 0000 002d 0000 0034 0000     #...(...-...4...
  404c38:	0037 0000 003c 0000 0046 0000 0050 0000     7...<...F...P...

00404c48 <sd_mmc_trans_units>:
  404c48:	000a 0000 0064 0000 03e8 0000 2710 0000     ....d........'..
	...

00404c64 <sd_trans_multipliers>:
  404c64:	0000 0000 000a 0000 000c 0000 000d 0000     ................
  404c74:	000f 0000 0014 0000 0019 0000 001e 0000     ................
  404c84:	0023 0000 0028 0000 002d 0000 0032 0000     #...(...-...2...
  404c94:	0037 0000 003c 0000 0046 0000 0050 0000     7...<...F...P...
  404ca4:	0001 0000 0002 0000 0004 0000 0008 0000     ................
  404cb4:	0010 0000 0020 0000 0040 0000 0080 0000     .... ...@.......
  404cc4:	0100 0000 0200 0000 0400 0000 654c 2774     ............Let'
  404cd4:	2073 6574 7473 6920 2066 6874 7369 7720     s test if this w
  404ce4:	6c69 206c 6f77 6b72 002e 0000               ill work....

00404cf0 <_global_impure_ptr>:
  404cf0:	0018 2040 3130 3332 3534 3736 3938 4241     ..@ 0123456789AB
  404d00:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  404d10:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  404d20:	296c 0000                                   l)..

00404d24 <blanks.7217>:
  404d24:	2020 2020 2020 2020 2020 2020 2020 2020                     

00404d34 <zeroes.7218>:
  404d34:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  404d44:	0043 0000 4f50 4953 0058 0000               C...POSIX...

00404d50 <_ctype_>:
  404d50:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  404d60:	2020 2020 2020 2020 2020 2020 2020 2020                     
  404d70:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  404d80:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  404d90:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  404da0:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  404db0:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  404dc0:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  404dd0:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00404e54 <_init>:
  404e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404e56:	bf00      	nop
  404e58:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404e5a:	bc08      	pop	{r3}
  404e5c:	469e      	mov	lr, r3
  404e5e:	4770      	bx	lr

00404e60 <__init_array_start>:
  404e60:	00402eb1 	.word	0x00402eb1

00404e64 <__frame_dummy_init_array_entry>:
  404e64:	00400165                                e.@.

00404e68 <_fini>:
  404e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404e6a:	bf00      	nop
  404e6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404e6e:	bc08      	pop	{r3}
  404e70:	469e      	mov	lr, r3
  404e72:	4770      	bx	lr

00404e74 <__fini_array_start>:
  404e74:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <_impure_ptr>:
20400010:	0018 2040 0000 0000                         ..@ ....

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__atexit_recursive_mutex>:
20400440:	354c 2045                                   L5E 

20400444 <__global_locale>:
20400444:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400464:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400484:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400504:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400524:	4661 0040 3e99 0040 0000 0000 4d50 0040     aF@..>@.....PM@.
20400534:	4cec 0040 4d04 0040 4d04 0040 4d04 0040     .L@..M@..M@..M@.
20400544:	4d04 0040 4d04 0040 4d04 0040 4d04 0040     .M@..M@..M@..M@.
20400554:	4d04 0040 4d04 0040 ffff ffff ffff ffff     .M@..M@.........
20400564:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2040058c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

204005b0 <__malloc_av_>:
	...
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 
20400858:	0850 2040 0850 2040 0858 2040 0858 2040     P.@ P.@ X.@ X.@ 
20400868:	0860 2040 0860 2040 0868 2040 0868 2040     `.@ `.@ h.@ h.@ 
20400878:	0870 2040 0870 2040 0878 2040 0878 2040     p.@ p.@ x.@ x.@ 
20400888:	0880 2040 0880 2040 0888 2040 0888 2040     ..@ ..@ ..@ ..@ 
20400898:	0890 2040 0890 2040 0898 2040 0898 2040     ..@ ..@ ..@ ..@ 
204008a8:	08a0 2040 08a0 2040 08a8 2040 08a8 2040     ..@ ..@ ..@ ..@ 
204008b8:	08b0 2040 08b0 2040 08b8 2040 08b8 2040     ..@ ..@ ..@ ..@ 
204008c8:	08c0 2040 08c0 2040 08c8 2040 08c8 2040     ..@ ..@ ..@ ..@ 
204008d8:	08d0 2040 08d0 2040 08d8 2040 08d8 2040     ..@ ..@ ..@ ..@ 
204008e8:	08e0 2040 08e0 2040 08e8 2040 08e8 2040     ..@ ..@ ..@ ..@ 
204008f8:	08f0 2040 08f0 2040 08f8 2040 08f8 2040     ..@ ..@ ..@ ..@ 
20400908:	0900 2040 0900 2040 0908 2040 0908 2040     ..@ ..@ ..@ ..@ 
20400918:	0910 2040 0910 2040 0918 2040 0918 2040     ..@ ..@ ..@ ..@ 
20400928:	0920 2040 0920 2040 0928 2040 0928 2040      .@  .@ (.@ (.@ 
20400938:	0930 2040 0930 2040 0938 2040 0938 2040     0.@ 0.@ 8.@ 8.@ 
20400948:	0940 2040 0940 2040 0948 2040 0948 2040     @.@ @.@ H.@ H.@ 
20400958:	0950 2040 0950 2040 0958 2040 0958 2040     P.@ P.@ X.@ X.@ 
20400968:	0960 2040 0960 2040 0968 2040 0968 2040     `.@ `.@ h.@ h.@ 
20400978:	0970 2040 0970 2040 0978 2040 0978 2040     p.@ p.@ x.@ x.@ 
20400988:	0980 2040 0980 2040 0988 2040 0988 2040     ..@ ..@ ..@ ..@ 
20400998:	0990 2040 0990 2040 0998 2040 0998 2040     ..@ ..@ ..@ ..@ 
204009a8:	09a0 2040 09a0 2040 09a8 2040 09a8 2040     ..@ ..@ ..@ ..@ 

204009b8 <__malloc_sbrk_base>:
204009b8:	ffff ffff                                   ....

204009bc <__malloc_trim_threshold>:
204009bc:	0000 0002                                   ....
