/*
 * 86Box    A hypervisor and IBM PC system emulator that specializes in
 *          running old operating systems and software designed for IBM
 *          PC systems and compatibles from 1981 through fairly recent
 *          system designs based on the PCI bus.
 *
 *          This file is part of the 86Box distribution.
 *
 *          Machines with both PCI and EISA.
 *
 *          The combination was never common and did not last: EISA was
 *          the server bus of the early nineties and PCI replaced it from
 *          underneath, so the boards that carried both were built in the
 *          few years when a buyer might already own EISA cards worth
 *          keeping. The AIR 54TDP is one of them -- a 430HX Socket 7
 *          board, dual capable, with four EISA slots, four PCI slots, no
 *          ISA at all, and an Adaptec AIC-7880 soldered on.
 *
 *          What makes it unusual to emulate is that it has no PIIX. The
 *          430HX's normal partner is the 82371SB, but this board pairs
 *          the 82439HX with Intel's PCI-EISA bridge instead, and so the
 *          ESC is the south bridge outright: the interrupt controllers,
 *          the DMA controllers, the timers and the PCI interrupt routing
 *          are all in it.
 *
 * Authors: Michael Pratte, <mpratte@makefox.group>
 *
 *          Copyright 2026 Michael Pratte.
 */
#include <stdarg.h>
#include <stdint.h>
#include <stdio.h>
#include <string.h>
#include <wchar.h>
#define HAVE_STDARG_H
#include <86box/86box.h>
#include <86box/device.h>
#include <86box/io.h>
#include <86box/mem.h>
#include <86box/flash.h>
#include <86box/pci.h>
#include <86box/timer.h>
#include <86box/fdd.h>
#include <86box/fdc.h>
#include <86box/fdc_ext.h>
#include <86box/hdc.h>
#include <86box/sio.h>
#include <86box/chipset.h>
#include <86box/ioapic_routes.h>
#include <86box/eisa.h>
#include <86box/esc.h>
#include <86box/scsi_aic7xxx.h>
#include <86box/machine.h>
#include <86box/cpu_mp.h>
#include <86box/rom.h>
#include <86box/keyboard.h>
#include <86box/thread.h>
#include <86box/network.h>
#include "cpu.h"

static const device_config_t at_54tdp_config[] = {
    // clang-format off
    /* Two builds of the same AMI BIOS: 1.03 for one processor and 1.51,
       "1MW_15_AIR54TDP", for two. Their boot blocks differ only in that
       string and a checksum; what differs is in the compressed modules.
       Each keeps its own CMOS and flash images, named after the entry,
       and 1.03 keeps the machine's own name so a board that has been
       running it finds its settings where they were. */
    {
        .name           = "bios",
        .description    = "BIOS Version",
        .type           = CONFIG_BIOS,
        .default_string = "54tdp",
        .default_int    = 0,
        .file_filter    = NULL,
        .spinner        = { 0 },
        .selection      = { { 0 } },
        .bios           = {
            {
                .name          = "AMIBIOS (07/15/95) - Revision 1.03, one processor",
                .internal_name = "54tdp",
                .bios_type     = BIOS_NORMAL,
                .files_no      = 1,
                .local         = 0,
                .size          = 131072,
                .files         = { "roms/machines/54tdp/54tdp103.rom", "" }
            },
            {
                .name          = "AMIBIOS (07/15/95) - Revision 1.51, two processors",
                .internal_name = "54tdp_151",
                .bios_type     = BIOS_NORMAL,
                .files_no      = 1,
                .local         = 0,
                .size          = 131072,
                .files         = { "roms/machines/54tdp/54tdp151.rom", "" }
            },
            { .files_no = 0 }
        },
    },
    /* Whether a machine that has never had the configuration utility run
       on it starts with an empty but well formed EISA store, the way one
       off a factory line does, or with nothing at all, the way one whose
       battery has been out does. Either way what the utility writes is
       kept: this decides the starting point and nothing else. */
    {
        .name           = "auto_eisa_config",
        .description    = "Initialize EISA configuration store",
        .type           = CONFIG_BINARY,
        .default_string = NULL,
        .default_int    = 1,
        .file_filter    = NULL,
        .spinner        = { 0 },
        .selection      = { { 0 } },
        .bios           = { { 0 } }
    },
    /* The processor's local APIC and the ESC's I/O APIC. The board always
       has both; turning this off makes the machine what it was before
       either was modelled: 8259 only, MP table hidden. */
    {
        .name           = "disable_apic",
        .description    = "Disable APIC",
        .type           = CONFIG_BINARY,
        .default_string = NULL,
        .default_int    = 0,
        .file_filter    = NULL,
        .spinner        = { 0 },
        .selection      = { { 0 } },
        .bios           = { { 0 } }
    },
    { .name = "", .description = "", .type = CONFIG_END }
    // clang-format on
};

const device_t at_54tdp_device = {
    .name          = "AIR 54TDP",
    .internal_name = "54tdp_device",
    .flags         = 0,
    .local         = 0,
    .init          = NULL,
    .close         = NULL,
    .reset         = NULL,
    .available     = NULL,
    .speed_changed = NULL,
    .force_redraw  = NULL,
    .config        = at_54tdp_config
};

int
machine_at_54tdp_init(const machine_t *model)
{
    int         ret;
    const char *fn;

    if (!device_available(model->device))
        return 0;

    /* Which build: see at_54tdp_config. 1.03 knows one processor: a second
       one waits for a STARTUP it never sends, as on the board. */
    device_context(model->device);
    fn  = device_get_bios_file(machine_get_device(machine), device_get_config_bios("bios"), 0);
    ret = bios_load_linear(fn, 0x000e0000, 131072, 0);
    device_context_restore();

    if (bios_only || !ret)
        return ret;

    machine_at_common_init(model);

    machine_pci_init();
    machine_pci_register_slots();

    /* Four EISA slots. */
    eisa_init(4);

    device_add_params(machine_get_kbc_device(machine), (void *) model->kbc_params);

    device_add(&i430hx_device);
    device_add(&pceb_device);
    device_add(&esc_device);
    device_add(&fdc37c669_device);

    /* The board identifier the BIOS reads out of the ESC. */
    esc_set_board_id("AIR", 0x0901, 0);
    /* The Adaptec soldered to the board, as the firmware records it. */
    esc_set_embedded_id("ADP", 0x7880, 0);

    /* The Adaptec is not optional on this board: it is soldered to it,
       and the system BIOS carries its option ROM. */
    device_add(machine_get_scsi_device(machine));

    /* The ESC's I/O APIC, delivering to the processors' local APICs. The
       BIOS enables the local APIC at every reset (virtual wire: the 8259
       through LINT0) and builds an MP 1.1 table, which is left for the
       operating system to find. With the APIC disabled the table is hidden
       at AMI's last POST code, 00h, and the ESC's own register file answers
       at APICBASE. */
    {
        static const ioapic_legacy_irq_routing_t esc_irq_routing = {
            .irq_to_intin = IOAPIC_LEGACY_IRQ_ROUTE_ESC
        };
        uintptr_t topo = IOAPIC_TOPOLOGY_UP_APIC_DEFAULT | IOAPIC_POST_TRIGGER_AMI;
        void     *ioapic;

        /* The board has two sockets (MACHINE_DUAL_CPU): the Processor
           settings say how many are fitted. The second processor, the
           Dual, needs the APIC to start (its first instruction comes from
           a STARTUP); without it the setting falls back to one, and so it
           does with a processor that does not pair (cpu_mp_pairable). */
        if ((cpu_count >= 2) && !machine_get_config_int("disable_apic") && cpu_mp_pairable(cpu_f, cpu_s)) {
            cpu_mp_configure(2);
            topo |= IOAPIC_TOPOLOGY_LAPIC_SLOTS(2) | IOAPIC_TOPOLOGY_SMP;
        } else {
            if (cpu_count >= 2)
                pclog("54TDP: %i processors configured, one runs: %s\n", cpu_count,
                      machine_get_config_int("disable_apic") ? "the APIC is disabled" :
                                                               "this processor does not pair");
            topo |= IOAPIC_TOPOLOGY_LAPIC_SLOTS(1);
        }

        ioapic = device_add_params(&ioapic_esc_device, (void *) topo);
        ioapic_set_legacy_irq_routing(ioapic, &esc_irq_routing);
        esc_set_ioapic(ioapic);
    }

    /* The firmware lives in a Winbond W29C011A, and some of what setup
       stores goes back into it rather than into CMOS. Without a flash part
       here those writes land on read-only memory and are lost. */
    device_add(&winbond_flash_w29c011a_device);

    return ret;
}

static const device_config_t d823_config[] = {
    // clang-format off
    {
        .name           = "bios",
        .description    = "BIOS Version",
        .type           = CONFIG_BIOS,
        .default_string = "d823_112",
        .default_int    = 0,
        .file_filter    = NULL,
        .spinner        = { 0 },
        .selection      = { { 0 } },
        .bios           = {
            {
                .name          = "PhoenixBIOS 4.0 - Revision 1.12.823",
                .internal_name = "d823_112",
                .bios_type     = BIOS_NORMAL,
                .files_no      = 1,
                .local         = 0,
                .size          = 131072,
                .files         = { "roms/machines/d823/d823_112.bin", "" }
            },
            { .files_no = 0 }
        }
    },
    /* The processors' local APICs and the ESC's I/O APIC, as on the 54TDP:
       turning this off leaves the 8259 alone, and one processor. */
    {
        .name           = "disable_apic",
        .description    = "Disable APIC",
        .type           = CONFIG_BINARY,
        .default_string = NULL,
        .default_int    = 0,
        .file_filter    = NULL,
        .spinner        = { 0 },
        .selection      = { { 0 } },
        .bios           = { { 0 } }
    },
    { .name = "", .description = "", .type = CONFIG_END }
    // clang-format on
};

const device_t d823_device = {
    .name          = "Siemens-Nixdorf D823",
    .internal_name = "d823_device",
    .flags         = 0,
    .local         = 0,
    .init          = NULL,
    .close         = NULL,
    .reset         = NULL,
    .available     = NULL,
    .speed_changed = NULL,
    .force_redraw  = NULL,
    .config        = d823_config
};

/* The Siemens-Nixdorf D823: a 430NX board with the PCEB and ESC, two
   Socket 5s, four EISA slots, three PCI and one ISA, and a PC Technology
   RZ1000 for its IDE. Everything below is what the technical manual
   (A26361-D823-Z120-1-7619) and the v1.12 firmware say:

   - The firmware reaches PCI configuration space by mechanism #2 (ports
     C000h up) and names three on-board functions there: the PCMC at 0,
     the PCEB at 1 and the IDE chip at 2, whose table (F000:24F9) sets its
     BARs to the compatibility addresses, 1F0h, 3F4h, 170h and 374h, and its
     timing registers at 40h-4Fh -- the RZ1000's layout.
   - It runs empty initialisation tables against devices 0Dh, 0Eh and 0Fh,
     the three slots, with INTA, INTB and INTC the primary pin of slots 1,
     2 and 3 (manual, PCI Device Configuration).
   - It writes the ESC's EISA identifier itself (table at F000:2445,
     50h-53h = 4D C9 EE 11, "SNI" EE1 revision 1), and points general
     purpose chip select 0 at 0C90h, where the board's switch block S500
     answers: bit 0 of 0C91h is switch 1, recovery mode, and an open
     switch reads as one. */
int
machine_at_d823_init(const machine_t *model)
{
    int         ret = 0;
    const char *fn;

    if (!device_available(model->device))
        return ret;

    device_context(model->device);
    fn  = device_get_bios_file(machine_get_device(machine), device_get_config_bios("bios"), 0);
    ret = bios_load_linear(fn, 0x000e0000, 131072, 0);
    device_context_restore();

    if (bios_only || !ret)
        return ret;

    machine_at_common_init(model);

    machine_pci_init();
    machine_pci_register_slots();

    /* Four EISA slots, and the one ISA slot beside them. */
    eisa_init(4);

    device_add_params(machine_get_kbc_device(machine), (void *) model->kbc_params);

    device_add(&i430nx_device);
    device_add(&pceb_device);
    device_add(&esc_device);
    device_add_params(&fdc37c6xx_device, (void *) FDC37C665);
    device_add(machine_get_ide_device(machine));

    /* The D823 has two Pentium sockets (MACHINE_DUAL_CPU), and the ESC
       supplies the I/O APIC. Each processor fitted needs its local APIC for
       the BIOS to start it with INIT and STARTUP; without the APIC, or with
       a processor that does not pair (cpu_mp_pairable), one runs. */
    {
        static const ioapic_legacy_irq_routing_t esc_irq_routing = {
            .irq_to_intin = IOAPIC_LEGACY_IRQ_ROUTE_ESC
        };
        uintptr_t topo = IOAPIC_TOPOLOGY_UP_APIC_DEFAULT;
        void     *ioapic;

        if ((cpu_count >= 2) && !machine_get_config_int("disable_apic") && cpu_mp_pairable(cpu_f, cpu_s)) {
            cpu_mp_configure(2);
            topo |= IOAPIC_TOPOLOGY_LAPIC_SLOTS(2) | IOAPIC_TOPOLOGY_SMP;
        } else {
            if (cpu_count >= 2)
                pclog("D823: %i processors configured, one runs: %s\n", cpu_count,
                      machine_get_config_int("disable_apic") ? "the APIC is disabled" :
                                                               "this processor does not pair");
            topo |= IOAPIC_TOPOLOGY_LAPIC_SLOTS(1);
        }

        ioapic = device_add_params(&ioapic_esc_device, (void *) topo);
        ioapic_set_legacy_irq_routing(ioapic, &esc_irq_routing);
        esc_set_ioapic(ioapic);
    }

    /* What the firmware writes into the ESC's identifier registers anyway,
       so that anything reading the slots before it has run sees the board. */
    esc_set_board_id("SNI", 0xee11, 0);

    /* 128 KB of flash with a boot block at the top: switch 1 of S500 runs
       a "second, non-erasable rudimentary BIOS" from it. The part is the
       28F001BX-T, the first of the devices Siemens's FLASHBIO knows. It is
       also where the EISA configuration lives: the firmware keeps it in the
       second 4 KB parameter block, at FFFFD000h, erasing and programming it
       itself with the BIOS write enable in ESC register 43h bit 3. It never
       touches the ESC's configuration RAM (no access to 0C00h), so this
       board has no EISA configuration store option; the CMOS is the plain
       128-byte AT one, with the EISA status in byte 33h. */
    device_add(&intel_flash_bxt_device);

    return ret;
}

static const device_config_t td3_config[] = {
    // clang-format off
    {
        .name           = "bios",
        .description    = "BIOS Version",
        .type           = CONFIG_BIOS,
        .default_string = "td3",
        .default_int    = 0,
        .file_filter    = NULL,
        .spinner        = { 0 },
        .selection      = { { 0 } },
        .bios           = {
            {
                .name          = "AMI WinBIOS (081594) - Revision 5890G",
                .internal_name = "td3_g",
                .bios_type     = BIOS_NORMAL,
                .files_no      = 1,
                .local         = 0,
                .size          = 262144,
                .files         = { "roms/machines/td3/5890G.ROM", "" }
            },
            {
                .name          = "AMI WinBIOS (081594) - Revision 5890H",
                .internal_name = "td3",
                .bios_type     = BIOS_NORMAL,
                .files_no      = 1,
                .local         = 0,
                .size          = 262144,
                .files         = { "roms/machines/td3/5890H.ROM", "" }
            },
            { .files_no = 0 }
        }
    },
    { .name = "", .description = "", .type = CONFIG_END }
    // clang-format on
};

const device_t td3_device = {
    .name          = "Intergraph TD-3",
    .internal_name = "td3_device",
    .flags         = 0,
    .local         = 0,
    .init          = NULL,
    .close         = NULL,
    .reset         = NULL,
    .available     = NULL,
    .speed_changed = NULL,
    .force_redraw  = NULL,
    .config        = td3_config
};

int
machine_at_td3_init(const machine_t *model)
{
    int         ret = 0;
    const char *fn;

    if (!device_available(model->device))
        return ret;

    device_context(model->device);
    fn  = device_get_bios_file(machine_get_device(machine), device_get_config_bios("bios"), 0);
    ret = bios_load_linear(fn, 0x000c0000, 262144, 0);
    device_context_restore();

    if (bios_only || !ret)
        return ret;

    machine_at_common_init(model);

    machine_pci_init();
    machine_pci_register_slots();

    eisa_init(1);

    device_add_params(machine_get_kbc_device(machine), (void *) model->kbc_params);

    device_add(&i430nx_device);
    device_add(&pceb_device);
    device_add(&esc_device);
    device_add_params(&fdc37c6xx_device, (void *) FDC37C665);
    device_add(&intel_flash_bxt_device);

    /* For some odd reason, the 90 and 100 MHz CPU board variants use different identifiers. 
       Perhaps they use different variants of the same board with different supported bus
       speeds. Although, for the sake of simplicity, it is probably a better idea to support
       both variants under a single TD-3 entry, with the statement below to ensure the
       identifiers are accurate for the selected CPU. */
    if (cpu_busspeed <= 60000000) /* for 60 MHz and lower bus speeds (90 MHz CPU) */
        esc_set_board_id("ING", 0x2850, 0);
    else /* for 66 MHz and all other bus speeds (100 MHz CPU) */
        esc_set_board_id("ING", 0x2920, 0);   

    device_add(machine_get_scsi_device(machine));

    if ((net_cards_conf[0].device_num == NET_INTERNAL) && machine_get_net_device(machine))
        device_add(machine_get_net_device(machine));

    return ret;
}
