#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1863320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18774b0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x186a4c0 .functor NOT 1, L_0x18c2c90, C4<0>, C4<0>, C4<0>;
L_0x18c2a70 .functor XOR 2, L_0x18c2910, L_0x18c29d0, C4<00>, C4<00>;
L_0x18c2b80 .functor XOR 2, L_0x18c2a70, L_0x18c2ae0, C4<00>, C4<00>;
v0x18bebb0_0 .net *"_ivl_10", 1 0, L_0x18c2ae0;  1 drivers
v0x18becb0_0 .net *"_ivl_12", 1 0, L_0x18c2b80;  1 drivers
v0x18bed90_0 .net *"_ivl_2", 1 0, L_0x18c2030;  1 drivers
v0x18bee50_0 .net *"_ivl_4", 1 0, L_0x18c2910;  1 drivers
v0x18bef30_0 .net *"_ivl_6", 1 0, L_0x18c29d0;  1 drivers
v0x18bf060_0 .net *"_ivl_8", 1 0, L_0x18c2a70;  1 drivers
v0x18bf140_0 .net "a", 0 0, v0x18bc450_0;  1 drivers
v0x18bf1e0_0 .net "b", 0 0, v0x18bc4f0_0;  1 drivers
v0x18bf280_0 .net "c", 0 0, v0x18bc590_0;  1 drivers
v0x18bf320_0 .var "clk", 0 0;
v0x18bf3c0_0 .net "d", 0 0, v0x18bc6d0_0;  1 drivers
v0x18bf460_0 .net "out_pos_dut", 0 0, L_0x18c27e0;  1 drivers
v0x18bf500_0 .net "out_pos_ref", 0 0, L_0x18c0b40;  1 drivers
v0x18bf5a0_0 .net "out_sop_dut", 0 0, L_0x18c2410;  1 drivers
v0x18bf640_0 .net "out_sop_ref", 0 0, L_0x1896e80;  1 drivers
v0x18bf6e0_0 .var/2u "stats1", 223 0;
v0x18bf780_0 .var/2u "strobe", 0 0;
v0x18bf930_0 .net "tb_match", 0 0, L_0x18c2c90;  1 drivers
v0x18bfa00_0 .net "tb_mismatch", 0 0, L_0x186a4c0;  1 drivers
v0x18bfaa0_0 .net "wavedrom_enable", 0 0, v0x18bc9a0_0;  1 drivers
v0x18bfb70_0 .net "wavedrom_title", 511 0, v0x18bca40_0;  1 drivers
L_0x18c2030 .concat [ 1 1 0 0], L_0x18c0b40, L_0x1896e80;
L_0x18c2910 .concat [ 1 1 0 0], L_0x18c0b40, L_0x1896e80;
L_0x18c29d0 .concat [ 1 1 0 0], L_0x18c27e0, L_0x18c2410;
L_0x18c2ae0 .concat [ 1 1 0 0], L_0x18c0b40, L_0x1896e80;
L_0x18c2c90 .cmp/eeq 2, L_0x18c2030, L_0x18c2b80;
S_0x1877640 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x18774b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x186a8a0 .functor AND 1, v0x18bc590_0, v0x18bc6d0_0, C4<1>, C4<1>;
L_0x186ac80 .functor NOT 1, v0x18bc450_0, C4<0>, C4<0>, C4<0>;
L_0x186b060 .functor NOT 1, v0x18bc4f0_0, C4<0>, C4<0>, C4<0>;
L_0x186b2e0 .functor AND 1, L_0x186ac80, L_0x186b060, C4<1>, C4<1>;
L_0x1882140 .functor AND 1, L_0x186b2e0, v0x18bc590_0, C4<1>, C4<1>;
L_0x1896e80 .functor OR 1, L_0x186a8a0, L_0x1882140, C4<0>, C4<0>;
L_0x18bffc0 .functor NOT 1, v0x18bc4f0_0, C4<0>, C4<0>, C4<0>;
L_0x18c0030 .functor OR 1, L_0x18bffc0, v0x18bc6d0_0, C4<0>, C4<0>;
L_0x18c0140 .functor AND 1, v0x18bc590_0, L_0x18c0030, C4<1>, C4<1>;
L_0x18c0200 .functor NOT 1, v0x18bc450_0, C4<0>, C4<0>, C4<0>;
L_0x18c02d0 .functor OR 1, L_0x18c0200, v0x18bc4f0_0, C4<0>, C4<0>;
L_0x18c0340 .functor AND 1, L_0x18c0140, L_0x18c02d0, C4<1>, C4<1>;
L_0x18c04c0 .functor NOT 1, v0x18bc4f0_0, C4<0>, C4<0>, C4<0>;
L_0x18c0530 .functor OR 1, L_0x18c04c0, v0x18bc6d0_0, C4<0>, C4<0>;
L_0x18c0450 .functor AND 1, v0x18bc590_0, L_0x18c0530, C4<1>, C4<1>;
L_0x18c06c0 .functor NOT 1, v0x18bc450_0, C4<0>, C4<0>, C4<0>;
L_0x18c07c0 .functor OR 1, L_0x18c06c0, v0x18bc6d0_0, C4<0>, C4<0>;
L_0x18c0880 .functor AND 1, L_0x18c0450, L_0x18c07c0, C4<1>, C4<1>;
L_0x18c0a30 .functor XNOR 1, L_0x18c0340, L_0x18c0880, C4<0>, C4<0>;
v0x1869df0_0 .net *"_ivl_0", 0 0, L_0x186a8a0;  1 drivers
v0x186a1f0_0 .net *"_ivl_12", 0 0, L_0x18bffc0;  1 drivers
v0x186a5d0_0 .net *"_ivl_14", 0 0, L_0x18c0030;  1 drivers
v0x186a9b0_0 .net *"_ivl_16", 0 0, L_0x18c0140;  1 drivers
v0x186ad90_0 .net *"_ivl_18", 0 0, L_0x18c0200;  1 drivers
v0x186b170_0 .net *"_ivl_2", 0 0, L_0x186ac80;  1 drivers
v0x186b3f0_0 .net *"_ivl_20", 0 0, L_0x18c02d0;  1 drivers
v0x18ba9c0_0 .net *"_ivl_24", 0 0, L_0x18c04c0;  1 drivers
v0x18baaa0_0 .net *"_ivl_26", 0 0, L_0x18c0530;  1 drivers
v0x18bab80_0 .net *"_ivl_28", 0 0, L_0x18c0450;  1 drivers
v0x18bac60_0 .net *"_ivl_30", 0 0, L_0x18c06c0;  1 drivers
v0x18bad40_0 .net *"_ivl_32", 0 0, L_0x18c07c0;  1 drivers
v0x18bae20_0 .net *"_ivl_36", 0 0, L_0x18c0a30;  1 drivers
L_0x7f6e01104018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x18baee0_0 .net *"_ivl_38", 0 0, L_0x7f6e01104018;  1 drivers
v0x18bafc0_0 .net *"_ivl_4", 0 0, L_0x186b060;  1 drivers
v0x18bb0a0_0 .net *"_ivl_6", 0 0, L_0x186b2e0;  1 drivers
v0x18bb180_0 .net *"_ivl_8", 0 0, L_0x1882140;  1 drivers
v0x18bb260_0 .net "a", 0 0, v0x18bc450_0;  alias, 1 drivers
v0x18bb320_0 .net "b", 0 0, v0x18bc4f0_0;  alias, 1 drivers
v0x18bb3e0_0 .net "c", 0 0, v0x18bc590_0;  alias, 1 drivers
v0x18bb4a0_0 .net "d", 0 0, v0x18bc6d0_0;  alias, 1 drivers
v0x18bb560_0 .net "out_pos", 0 0, L_0x18c0b40;  alias, 1 drivers
v0x18bb620_0 .net "out_sop", 0 0, L_0x1896e80;  alias, 1 drivers
v0x18bb6e0_0 .net "pos0", 0 0, L_0x18c0340;  1 drivers
v0x18bb7a0_0 .net "pos1", 0 0, L_0x18c0880;  1 drivers
L_0x18c0b40 .functor MUXZ 1, L_0x7f6e01104018, L_0x18c0340, L_0x18c0a30, C4<>;
S_0x18bb920 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x18774b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x18bc450_0 .var "a", 0 0;
v0x18bc4f0_0 .var "b", 0 0;
v0x18bc590_0 .var "c", 0 0;
v0x18bc630_0 .net "clk", 0 0, v0x18bf320_0;  1 drivers
v0x18bc6d0_0 .var "d", 0 0;
v0x18bc7c0_0 .var/2u "fail", 0 0;
v0x18bc860_0 .var/2u "fail1", 0 0;
v0x18bc900_0 .net "tb_match", 0 0, L_0x18c2c90;  alias, 1 drivers
v0x18bc9a0_0 .var "wavedrom_enable", 0 0;
v0x18bca40_0 .var "wavedrom_title", 511 0;
E_0x1875d70/0 .event negedge, v0x18bc630_0;
E_0x1875d70/1 .event posedge, v0x18bc630_0;
E_0x1875d70 .event/or E_0x1875d70/0, E_0x1875d70/1;
S_0x18bbc50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x18bb920;
 .timescale -12 -12;
v0x18bbe90_0 .var/2s "i", 31 0;
E_0x1875c10 .event posedge, v0x18bc630_0;
S_0x18bbf90 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x18bb920;
 .timescale -12 -12;
v0x18bc190_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18bc270 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x18bb920;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18bcc20 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x18774b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18c0cf0 .functor NOT 1, v0x18bc450_0, C4<0>, C4<0>, C4<0>;
L_0x18c0d80 .functor NOT 1, v0x18bc4f0_0, C4<0>, C4<0>, C4<0>;
L_0x18c0f20 .functor AND 1, L_0x18c0cf0, L_0x18c0d80, C4<1>, C4<1>;
L_0x18c1030 .functor NOT 1, v0x18bc590_0, C4<0>, C4<0>, C4<0>;
L_0x18c11e0 .functor AND 1, L_0x18c0f20, L_0x18c1030, C4<1>, C4<1>;
L_0x18c12f0 .functor NOT 1, v0x18bc6d0_0, C4<0>, C4<0>, C4<0>;
L_0x18c14b0 .functor AND 1, L_0x18c11e0, L_0x18c12f0, C4<1>, C4<1>;
L_0x18c15c0 .functor NOT 1, v0x18bc450_0, C4<0>, C4<0>, C4<0>;
L_0x18c1790 .functor NOT 1, v0x18bc4f0_0, C4<0>, C4<0>, C4<0>;
L_0x18c1800 .functor AND 1, L_0x18c15c0, L_0x18c1790, C4<1>, C4<1>;
L_0x18c1970 .functor NOT 1, v0x18bc590_0, C4<0>, C4<0>, C4<0>;
L_0x18c19e0 .functor AND 1, L_0x18c1800, L_0x18c1970, C4<1>, C4<1>;
L_0x18c1b10 .functor AND 1, L_0x18c19e0, v0x18bc6d0_0, C4<1>, C4<1>;
L_0x18c1bd0 .functor OR 1, L_0x18c14b0, L_0x18c1b10, C4<0>, C4<0>;
L_0x18c1aa0 .functor NOT 1, v0x18bc450_0, C4<0>, C4<0>, C4<0>;
L_0x18c1d60 .functor AND 1, L_0x18c1aa0, v0x18bc4f0_0, C4<1>, C4<1>;
L_0x18c1eb0 .functor NOT 1, v0x18bc590_0, C4<0>, C4<0>, C4<0>;
L_0x18c1f20 .functor AND 1, L_0x18c1d60, L_0x18c1eb0, C4<1>, C4<1>;
L_0x18c20d0 .functor NOT 1, v0x18bc6d0_0, C4<0>, C4<0>, C4<0>;
L_0x18c2140 .functor AND 1, L_0x18c1f20, L_0x18c20d0, C4<1>, C4<1>;
L_0x18c2300 .functor OR 1, L_0x18c1bd0, L_0x18c2140, C4<0>, C4<0>;
L_0x18c2410 .functor NOT 1, L_0x18c2300, C4<0>, C4<0>, C4<0>;
L_0x18c25e0 .functor OR 1, v0x18bc450_0, v0x18bc4f0_0, C4<0>, C4<0>;
L_0x18c2650 .functor OR 1, L_0x18c25e0, v0x18bc590_0, C4<0>, C4<0>;
L_0x18c27e0 .functor OR 1, L_0x18c2650, v0x18bc6d0_0, C4<0>, C4<0>;
v0x18bcde0_0 .net *"_ivl_0", 0 0, L_0x18c0cf0;  1 drivers
v0x18bcec0_0 .net *"_ivl_10", 0 0, L_0x18c12f0;  1 drivers
v0x18bcfa0_0 .net *"_ivl_12", 0 0, L_0x18c14b0;  1 drivers
v0x18bd090_0 .net *"_ivl_14", 0 0, L_0x18c15c0;  1 drivers
v0x18bd170_0 .net *"_ivl_16", 0 0, L_0x18c1790;  1 drivers
v0x18bd2a0_0 .net *"_ivl_18", 0 0, L_0x18c1800;  1 drivers
v0x18bd380_0 .net *"_ivl_2", 0 0, L_0x18c0d80;  1 drivers
v0x18bd460_0 .net *"_ivl_20", 0 0, L_0x18c1970;  1 drivers
v0x18bd540_0 .net *"_ivl_22", 0 0, L_0x18c19e0;  1 drivers
v0x18bd6b0_0 .net *"_ivl_24", 0 0, L_0x18c1b10;  1 drivers
v0x18bd790_0 .net *"_ivl_26", 0 0, L_0x18c1bd0;  1 drivers
v0x18bd870_0 .net *"_ivl_28", 0 0, L_0x18c1aa0;  1 drivers
v0x18bd950_0 .net *"_ivl_30", 0 0, L_0x18c1d60;  1 drivers
v0x18bda30_0 .net *"_ivl_32", 0 0, L_0x18c1eb0;  1 drivers
v0x18bdb10_0 .net *"_ivl_34", 0 0, L_0x18c1f20;  1 drivers
v0x18bdbf0_0 .net *"_ivl_36", 0 0, L_0x18c20d0;  1 drivers
v0x18bdcd0_0 .net *"_ivl_38", 0 0, L_0x18c2140;  1 drivers
v0x18bdec0_0 .net *"_ivl_4", 0 0, L_0x18c0f20;  1 drivers
v0x18bdfa0_0 .net *"_ivl_44", 0 0, L_0x18c25e0;  1 drivers
v0x18be080_0 .net *"_ivl_46", 0 0, L_0x18c2650;  1 drivers
v0x18be160_0 .net *"_ivl_6", 0 0, L_0x18c1030;  1 drivers
v0x18be240_0 .net *"_ivl_8", 0 0, L_0x18c11e0;  1 drivers
v0x18be320_0 .net "a", 0 0, v0x18bc450_0;  alias, 1 drivers
v0x18be3c0_0 .net "b", 0 0, v0x18bc4f0_0;  alias, 1 drivers
v0x18be4b0_0 .net "c", 0 0, v0x18bc590_0;  alias, 1 drivers
v0x18be5a0_0 .net "d", 0 0, v0x18bc6d0_0;  alias, 1 drivers
v0x18be690_0 .net "out_pos", 0 0, L_0x18c27e0;  alias, 1 drivers
v0x18be750_0 .net "out_sop", 0 0, L_0x18c2410;  alias, 1 drivers
v0x18be810_0 .net "temp", 0 0, L_0x18c2300;  1 drivers
S_0x18be990 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x18774b0;
 .timescale -12 -12;
E_0x185f9f0 .event anyedge, v0x18bf780_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18bf780_0;
    %nor/r;
    %assign/vec4 v0x18bf780_0, 0;
    %wait E_0x185f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18bb920;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18bc7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18bc860_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x18bb920;
T_4 ;
    %wait E_0x1875d70;
    %load/vec4 v0x18bc900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18bc7c0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x18bb920;
T_5 ;
    %wait E_0x1875c10;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18bc6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18bc590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18bc4f0_0, 0;
    %assign/vec4 v0x18bc450_0, 0;
    %wait E_0x1875c10;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18bc6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18bc590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18bc4f0_0, 0;
    %assign/vec4 v0x18bc450_0, 0;
    %wait E_0x1875c10;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18bc6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18bc590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18bc4f0_0, 0;
    %assign/vec4 v0x18bc450_0, 0;
    %wait E_0x1875c10;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18bc6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18bc590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18bc4f0_0, 0;
    %assign/vec4 v0x18bc450_0, 0;
    %wait E_0x1875c10;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18bc6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18bc590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18bc4f0_0, 0;
    %assign/vec4 v0x18bc450_0, 0;
    %wait E_0x1875c10;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18bc6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18bc590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18bc4f0_0, 0;
    %assign/vec4 v0x18bc450_0, 0;
    %wait E_0x1875c10;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18bc6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18bc590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18bc4f0_0, 0;
    %assign/vec4 v0x18bc450_0, 0;
    %wait E_0x1875c10;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18bc6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18bc590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18bc4f0_0, 0;
    %assign/vec4 v0x18bc450_0, 0;
    %wait E_0x1875c10;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18bc6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18bc590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18bc4f0_0, 0;
    %assign/vec4 v0x18bc450_0, 0;
    %wait E_0x1875c10;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18bc6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18bc590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18bc4f0_0, 0;
    %assign/vec4 v0x18bc450_0, 0;
    %wait E_0x1875c10;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18bc6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18bc590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18bc4f0_0, 0;
    %assign/vec4 v0x18bc450_0, 0;
    %wait E_0x1875c10;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18bc6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18bc590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18bc4f0_0, 0;
    %assign/vec4 v0x18bc450_0, 0;
    %wait E_0x1875c10;
    %load/vec4 v0x18bc7c0_0;
    %store/vec4 v0x18bc860_0, 0, 1;
    %fork t_1, S_0x18bbc50;
    %jmp t_0;
    .scope S_0x18bbc50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18bbe90_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x18bbe90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1875c10;
    %load/vec4 v0x18bbe90_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18bc6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18bc590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18bc4f0_0, 0;
    %assign/vec4 v0x18bc450_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18bbe90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18bbe90_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x18bb920;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1875d70;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18bc6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18bc590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18bc4f0_0, 0;
    %assign/vec4 v0x18bc450_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x18bc7c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x18bc860_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x18774b0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18bf320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18bf780_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x18774b0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x18bf320_0;
    %inv;
    %store/vec4 v0x18bf320_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x18774b0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18bc630_0, v0x18bfa00_0, v0x18bf140_0, v0x18bf1e0_0, v0x18bf280_0, v0x18bf3c0_0, v0x18bf640_0, v0x18bf5a0_0, v0x18bf500_0, v0x18bf460_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x18774b0;
T_9 ;
    %load/vec4 v0x18bf6e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x18bf6e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18bf6e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x18bf6e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x18bf6e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18bf6e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x18bf6e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18bf6e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18bf6e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18bf6e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x18774b0;
T_10 ;
    %wait E_0x1875d70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18bf6e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bf6e0_0, 4, 32;
    %load/vec4 v0x18bf930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x18bf6e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bf6e0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18bf6e0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bf6e0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x18bf640_0;
    %load/vec4 v0x18bf640_0;
    %load/vec4 v0x18bf5a0_0;
    %xor;
    %load/vec4 v0x18bf640_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x18bf6e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bf6e0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x18bf6e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bf6e0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x18bf500_0;
    %load/vec4 v0x18bf500_0;
    %load/vec4 v0x18bf460_0;
    %xor;
    %load/vec4 v0x18bf500_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x18bf6e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bf6e0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x18bf6e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18bf6e0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2013_q2/iter0/response48/top_module.sv";
