// Seed: 1300790773
module module_0 ();
  assign id_1 = id_1;
  for (id_2 = id_2; (id_2); id_2 = id_1[1]) wire id_3;
  wire id_4;
endmodule
module module_1;
  assign id_1 = id_1 - 1;
  wire id_2;
  module_0 modCall_1 ();
  assign id_1 = 1'b0;
  wire id_4;
  wire id_5, id_6;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1.id_3;
  assign id_3 = id_3;
  assign id_3 = +1;
  wire id_4;
  reg  id_5;
  reg id_6, id_7;
  assign id_5 = id_7;
  module_0 modCall_1 ();
  always_latch id_6 <= 1;
endmodule
