ODIN_design_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/ODIN_design/ip/ODIN_design_processing_system7_0_0/sim/ODIN_design_processing_system7_0_0.v,incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"
ODIN_design_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/ODIN_design/ip/ODIN_design_rst_ps7_0_100M_0/sim/ODIN_design_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"
ODIN_design_axi_dma_0_0.vhd,vhdl,xil_defaultlib,../../../bd/ODIN_design/ip/ODIN_design_axi_dma_0_0/sim/ODIN_design_axi_dma_0_0.vhd,incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"
ODIN_design_ODIN_0_0.v,verilog,xil_defaultlib,../../../bd/ODIN_design/ip/ODIN_design_ODIN_0_0/sim/ODIN_design_ODIN_0_0.v,incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"
AER_bus_v1_0_M00_AXIS.v,verilog,xil_defaultlib,../../../bd/ODIN_design/ipshared/beb6/hdl/AER_bus_v1_0_M00_AXIS.v,incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"
AER_bus_v1_0_S00_AXIS.v,verilog,xil_defaultlib,../../../bd/ODIN_design/ipshared/beb6/hdl/AER_bus_v1_0_S00_AXIS.v,incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"
AER_bus_v1_0.v,verilog,xil_defaultlib,../../../bd/ODIN_design/ipshared/beb6/hdl/AER_bus_v1_0.v,incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"
ODIN_design_AER_bus_0_0.v,verilog,xil_defaultlib,../../../bd/ODIN_design/ip/ODIN_design_AER_bus_0_0/sim/ODIN_design_AER_bus_0_0.v,incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"
ODIN_design_xbar_1.v,verilog,xil_defaultlib,../../../bd/ODIN_design/ip/ODIN_design_xbar_1/sim/ODIN_design_xbar_1.v,incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"
ODIN_design_xbar_2.v,verilog,xil_defaultlib,../../../bd/ODIN_design/ip/ODIN_design_xbar_2/sim/ODIN_design_xbar_2.v,incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"
AXI_SPI_LOADER_v1_0.v,verilog,xil_defaultlib,../../../bd/ODIN_design/ipshared/fbad/src/AXI_SPI_LOADER_v1_0.v,incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"
AXI_SPI_LOADER_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/ODIN_design/ipshared/fbad/src/AXI_SPI_LOADER_v1_0_S00_AXI.v,incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"
ODIN_design_AXI_SPI_LOADER_0_0.v,verilog,xil_defaultlib,../../../bd/ODIN_design/ip/ODIN_design_AXI_SPI_LOADER_0_0/sim/ODIN_design_AXI_SPI_LOADER_0_0.v,incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"
ODIN_design_SPI_Master_0_0.v,verilog,xil_defaultlib,../../../bd/ODIN_design/ip/ODIN_design_SPI_Master_0_0/sim/ODIN_design_SPI_Master_0_0.v,incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"
ODIN_design_auto_us_0.v,verilog,xil_defaultlib,../../../bd/ODIN_design/ip/ODIN_design_auto_us_0/sim/ODIN_design_auto_us_0.v,incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"
ODIN_design_auto_us_1.v,verilog,xil_defaultlib,../../../bd/ODIN_design/ip/ODIN_design_auto_us_1/sim/ODIN_design_auto_us_1.v,incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"
ODIN_design_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/ODIN_design/ip/ODIN_design_auto_pc_0/sim/ODIN_design_auto_pc_0.v,incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"
ODIN_design_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/ODIN_design/ip/ODIN_design_auto_pc_1/sim/ODIN_design_auto_pc_1.v,incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"
ODIN_design.v,verilog,xil_defaultlib,../../../bd/ODIN_design/sim/ODIN_design.v,incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/ec67/hdl"incdir="../../../../ODIN_272.gen/sources_1/bd/ODIN_design/ipshared/aed8/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
