Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap audio_tpg_v1_0_0 /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/audio_tpg_v1_0_0 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 10:55:24 on Jun 21,2019
vlog -64 -L audio_tpg_v1_0_0 "+incdir+/home/dmonk/.cxl.ip/incl" -work audio_tpg_v1_0_0 -f /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/audio_tpg_v1_0_0/.cxl.verilog.audio_tpg_v1_0_0.audio_tpg_v1_0_0.lin64.cmf 
-- Compiling module apg_async_fifo
-- Compiling module audio_incremental_checker
-- Compiling module axi_interface
-- Compiling module axi_registers
-- Compiling module audio_tpg_v1_0_0

Top level modules:
	apg_async_fifo
	audio_tpg_v1_0_0
End time: 10:55:24 on Jun 21,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 10:55:24 on Jun 21,2019
vlog -64 -L audio_tpg_v1_0_0 "+incdir+/home/dmonk/.cxl.ip/incl" -sv -work audio_tpg_v1_0_0 -f /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/audio_tpg_v1_0_0/.cxl.systemverilog.audio_tpg_v1_0_0.audio_tpg_v1_0_0.lin64.cmf 
-- Compiling module pat_gen_engine

Top level modules:
	pat_gen_engine
End time: 10:55:24 on Jun 21,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
