// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module compute_layer_0_0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_11_V_read,
        data_12_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        data_16_V_read,
        data_17_V_read,
        data_18_V_read,
        data_19_V_read,
        data_20_V_read,
        data_21_V_read,
        data_22_V_read,
        data_23_V_read,
        data_24_V_read,
        data_25_V_read,
        data_26_V_read,
        data_27_V_read,
        data_28_V_read,
        data_29_V_read,
        data_30_V_read,
        data_31_V_read,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 2'b1;
parameter    ap_ST_fsm_pp0_stage1 = 2'b10;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv28_FFFFED4 = 28'b1111111111111111111011010100;
parameter    ap_const_lv27_7FFFF71 = 27'b111111111111111111101110001;
parameter    ap_const_lv26_5C = 26'b1011100;
parameter    ap_const_lv26_3FFFF97 = 26'b11111111111111111110010111;
parameter    ap_const_lv27_7FFFF52 = 27'b111111111111111111101010010;
parameter    ap_const_lv28_FFFFEB3 = 28'b1111111111111111111010110011;
parameter    ap_const_lv27_7FFFF4B = 27'b111111111111111111101001011;
parameter    ap_const_lv28_FFFFE87 = 28'b1111111111111111111010000111;
parameter    ap_const_lv27_F2 = 27'b11110010;
parameter    ap_const_lv27_7FFFF46 = 27'b111111111111111111101000110;
parameter    ap_const_lv28_FFFFE4A = 28'b1111111111111111111001001010;
parameter    ap_const_lv28_FFFFEB6 = 28'b1111111111111111111010110110;
parameter    ap_const_lv28_FFFFE92 = 28'b1111111111111111111010010010;
parameter    ap_const_lv27_7FFFF5C = 27'b111111111111111111101011100;
parameter    ap_const_lv24_19 = 24'b11001;
parameter    ap_const_lv24_1D = 24'b11101;
parameter    ap_const_lv25_32 = 25'b110010;
parameter    ap_const_lv27_9F = 27'b10011111;
parameter    ap_const_lv28_FFFFE73 = 28'b1111111111111111111001110011;
parameter    ap_const_lv26_3FFFF9F = 26'b11111111111111111110011111;
parameter    ap_const_lv26_4A = 26'b1001010;
parameter    ap_const_lv27_7FFFF0B = 27'b111111111111111111100001011;
parameter    ap_const_lv27_BF = 27'b10111111;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv21_0 = 21'b000000000000000000000;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv22_0 = 22'b0000000000000000000000;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv16_FF86 = 16'b1111111110000110;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [17:0] data_0_V_read;
input  [17:0] data_1_V_read;
input  [17:0] data_2_V_read;
input  [17:0] data_3_V_read;
input  [17:0] data_4_V_read;
input  [17:0] data_5_V_read;
input  [17:0] data_6_V_read;
input  [17:0] data_7_V_read;
input  [17:0] data_8_V_read;
input  [17:0] data_9_V_read;
input  [17:0] data_10_V_read;
input  [17:0] data_11_V_read;
input  [17:0] data_12_V_read;
input  [17:0] data_13_V_read;
input  [17:0] data_14_V_read;
input  [17:0] data_15_V_read;
input  [17:0] data_16_V_read;
input  [17:0] data_17_V_read;
input  [17:0] data_18_V_read;
input  [17:0] data_19_V_read;
input  [17:0] data_20_V_read;
input  [17:0] data_21_V_read;
input  [17:0] data_22_V_read;
input  [17:0] data_23_V_read;
input  [17:0] data_24_V_read;
input  [17:0] data_25_V_read;
input  [17:0] data_26_V_read;
input  [17:0] data_27_V_read;
input  [17:0] data_28_V_read;
input  [17:0] data_29_V_read;
input  [17:0] data_30_V_read;
input  [17:0] data_31_V_read;
output  [17:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
wire   [0:0] ap_CS_fsm_pp0_stage1;
reg   [16:0] reg_1745;
reg   [15:0] reg_1749;
reg   [17:0] reg_1753;
wire  signed [26:0] OP1_V_3_cast_fu_1762_p1;
wire  signed [26:0] OP1_V_cast_fu_1787_p1;
wire  signed [25:0] OP1_V_14_cast_fu_1802_p1;
wire  signed [23:0] OP1_V_16_cast_fu_1807_p1;
wire  signed [27:0] OP1_V_17_cast_fu_1812_p1;
wire  signed [24:0] OP1_V_19_cast_fu_1817_p1;
wire  signed [25:0] OP1_V_20_cast_fu_1822_p1;
reg   [17:0] data_2_V_read_3_reg_2653;
reg   [14:0] tmp_5_reg_2659;
reg   [14:0] tmp_14_reg_2664;
reg   [15:0] tmp_20_reg_2669;
reg   [14:0] tmp_29_reg_2674;
reg   [10:0] tmp_32_reg_2679;
reg   [14:0] tmp_41_reg_2684;
reg   [11:0] tmp_124_reg_2689;
wire  signed [27:0] OP1_V_23_cast_fu_2065_p1;
wire  signed [27:0] OP1_V_24_cast_fu_2070_p1;
wire  signed [25:0] OP1_V_25_cast_fu_2075_p1;
wire  signed [26:0] OP1_V_26_cast_fu_2080_p1;
reg   [15:0] tmp_64_reg_2714;
reg   [15:0] ap_pipeline_reg_pp0_iter1_tmp_64_reg_2714;
wire  signed [25:0] OP1_V_28_cast_fu_2125_p1;
wire  signed [26:0] OP1_V_29_cast_fu_2130_p1;
wire  signed [23:0] OP1_V_30_cast_fu_2135_p1;
reg   [16:0] tmp_8_reg_2734;
reg   [17:0] tmp_10_2_reg_2739;
reg   [16:0] tmp_11_reg_2744;
reg   [16:0] tmp_17_reg_2749;
reg   [17:0] tmp_10_7_reg_2754;
reg   [16:0] tmp_23_reg_2759;
reg   [17:0] tmp_10_9_reg_2764;
reg   [17:0] tmp_10_s_reg_2769;
reg   [16:0] tmp_35_reg_2774;
wire   [13:0] grp_fu_1715_p4;
reg   [13:0] tmp_43_reg_2779;
reg   [15:0] tmp_52_reg_2784;
reg   [16:0] tmp_55_reg_2789;
reg   [17:0] tmp_10_3_reg_2794;
wire   [15:0] tmp34_fu_2295_p2;
reg   [15:0] tmp34_reg_2799;
reg   [17:0] tmp_10_5_reg_2804;
reg   [15:0] tmp_58_reg_2809;
reg   [16:0] tmp_61_reg_2814;
wire   [17:0] tmp16_fu_2403_p2;
reg   [17:0] tmp16_reg_2819;
wire   [17:0] tmp23_fu_2443_p2;
reg   [17:0] tmp23_reg_2824;
wire   [17:0] tmp32_fu_2458_p2;
reg   [17:0] tmp32_reg_2829;
wire   [15:0] tmp44_fu_2470_p2;
reg   [15:0] tmp44_reg_2834;
wire   [17:0] tmp35_fu_2510_p2;
reg   [17:0] tmp35_reg_2839;
wire   [17:0] tmp38_fu_2548_p2;
reg   [17:0] tmp38_reg_2844;
reg    ap_enable_reg_pp0_iter0_preg;
reg   [17:0] ap_port_reg_data_0_V_read;
reg   [17:0] ap_port_reg_data_2_V_read;
reg   [17:0] ap_port_reg_data_4_V_read;
reg   [17:0] ap_port_reg_data_6_V_read;
reg   [17:0] ap_port_reg_data_11_V_read;
reg   [17:0] ap_port_reg_data_13_V_read;
reg   [17:0] ap_port_reg_data_16_V_read;
reg   [17:0] ap_port_reg_data_19_V_read;
reg   [17:0] ap_port_reg_data_24_V_read;
reg   [17:0] ap_port_reg_data_25_V_read;
reg   [17:0] ap_port_reg_data_26_V_read;
reg   [17:0] ap_port_reg_data_27_V_read;
reg   [17:0] ap_port_reg_data_28_V_read;
reg   [17:0] ap_port_reg_data_29_V_read;
reg   [17:0] ap_port_reg_data_30_V_read;
reg   [17:0] ap_port_reg_data_31_V_read;
wire  signed [9:0] grp_fu_402_p1;
wire  signed [8:0] grp_fu_403_p1;
reg  signed [17:0] grp_fu_404_p0;
reg  signed [8:0] grp_fu_404_p1;
wire  signed [8:0] grp_fu_405_p1;
wire  signed [9:0] grp_fu_406_p1;
reg  signed [17:0] grp_fu_407_p0;
reg  signed [9:0] grp_fu_407_p1;
reg  signed [17:0] grp_fu_408_p0;
reg  signed [9:0] grp_fu_408_p1;
reg  signed [17:0] grp_fu_409_p0;
reg  signed [9:0] grp_fu_409_p1;
wire  signed [9:0] grp_fu_410_p1;
wire  signed [8:0] grp_fu_411_p1;
reg  signed [17:0] grp_fu_412_p0;
reg   [5:0] grp_fu_412_p1;
reg  signed [17:0] grp_fu_413_p0;
reg   [8:0] grp_fu_413_p1;
wire  signed [9:0] grp_fu_414_p1;
reg  signed [17:0] grp_fu_415_p0;
reg  signed [8:0] grp_fu_415_p1;
wire  signed [8:0] grp_fu_416_p1;
wire   [8:0] grp_fu_417_p1;
wire   [26:0] grp_fu_408_p2;
wire   [25:0] grp_fu_404_p2;
wire   [23:0] grp_fu_412_p2;
wire   [27:0] grp_fu_409_p2;
wire   [25:0] grp_fu_415_p2;
wire   [23:0] p_shl10_fu_1837_p3;
wire   [19:0] p_shl12_fu_1849_p3;
wire  signed [24:0] p_shl14_cast_fu_1857_p1;
wire  signed [24:0] p_shl12_cast_fu_1845_p1;
wire   [24:0] p_Val2_1_fu_1861_p2;
wire   [23:0] p_shl7_fu_1877_p3;
wire   [18:0] p_shl8_fu_1889_p3;
wire  signed [24:0] p_shl7_cast_fu_1885_p1;
wire  signed [24:0] p_shl8_cast_fu_1897_p1;
wire   [24:0] p_Val2_1_4_fu_1901_p2;
wire   [24:0] p_shl5_fu_1917_p3;
wire   [22:0] p_shl6_fu_1929_p3;
wire  signed [25:0] p_shl5_cast_fu_1925_p1;
wire  signed [25:0] p_shl6_cast_fu_1937_p1;
wire   [25:0] p_Val2_1_6_fu_1941_p2;
wire   [23:0] p_shl4_fu_1961_p3;
wire  signed [24:0] p_shl4_cast_fu_1969_p1;
wire  signed [24:0] OP1_V_10_cast_fu_1957_p1;
wire   [24:0] p_Val2_1_10_fu_1973_p2;
wire   [19:0] p_shl3_fu_1993_p3;
wire  signed [20:0] p_shl3_cast_fu_2001_p1;
wire   [20:0] p_neg_fu_2005_p2;
wire  signed [20:0] OP1_V_12_cast_fu_1989_p1;
wire   [20:0] p_Val2_1_12_fu_2011_p2;
wire   [20:0] p_shl2_fu_2037_p3;
wire  signed [21:0] p_shl2_cast_fu_2045_p1;
wire   [21:0] p_Val2_1_17_fu_2049_p2;
wire   [24:0] p_shl_fu_2085_p3;
wire   [20:0] p_shl1_fu_2097_p3;
wire  signed [25:0] p_shl_cast_fu_2093_p1;
wire  signed [25:0] p_shl1_cast_fu_2105_p1;
wire   [25:0] p_Val2_1_26_fu_2109_p2;
wire   [26:0] grp_fu_403_p2;
wire   [26:0] p_shl9_fu_2150_p3;
wire   [23:0] p_shl11_fu_2161_p3;
wire  signed [27:0] p_shl11_cast_fu_2168_p1;
wire  signed [27:0] p_shl9_cast_fu_2157_p1;
wire   [27:0] p_Val2_1_2_fu_2172_p2;
wire   [26:0] tmp_11_fu_2188_p1;
wire   [27:0] grp_fu_407_p2;
wire   [26:0] grp_fu_417_p2;
wire   [27:0] grp_fu_410_p2;
wire   [26:0] grp_fu_405_p2;
wire   [27:0] grp_fu_406_p2;
wire   [27:0] grp_fu_414_p2;
wire   [26:0] grp_fu_411_p2;
wire   [24:0] tmp_125_fu_2261_p1;
wire   [26:0] grp_fu_413_p2;
wire   [14:0] tmp_125_fu_2261_p4;
wire   [26:0] grp_fu_416_p2;
wire   [27:0] grp_fu_402_p2;
wire  signed [15:0] tmp_47_cast_fu_2258_p1;
wire  signed [15:0] tmp_50_cast_fu_2271_p1;
wire  signed [17:0] tmp_6_fu_2301_p1;
wire  signed [17:0] tmp_9_fu_2304_p1;
wire  signed [17:0] tmp_12_fu_2307_p1;
wire   [17:0] tmp19_fu_2375_p2;
wire   [17:0] tmp18_fu_2369_p2;
wire  signed [17:0] tmp_15_fu_2310_p1;
wire  signed [17:0] tmp_18_fu_2313_p1;
wire  signed [17:0] tmp_21_fu_2316_p1;
wire   [17:0] tmp22_fu_2392_p2;
wire   [17:0] tmp21_fu_2386_p2;
wire   [17:0] tmp20_fu_2397_p2;
wire   [17:0] tmp17_fu_2380_p2;
wire  signed [17:0] tmp_24_fu_2319_p1;
wire  signed [17:0] tmp_27_fu_2322_p1;
wire  signed [17:0] tmp_30_fu_2326_p1;
wire   [17:0] tmp26_fu_2414_p2;
wire   [17:0] tmp25_fu_2409_p2;
wire  signed [17:0] tmp_33_fu_2329_p1;
wire  signed [17:0] tmp_36_fu_2332_p1;
wire  signed [17:0] tmp_39_fu_2335_p1;
wire   [17:0] tmp29_fu_2431_p2;
wire   [17:0] tmp28_fu_2426_p2;
wire   [17:0] tmp27_fu_2437_p2;
wire   [17:0] tmp24_fu_2420_p2;
wire  signed [17:0] tmp_44_fu_2342_p1;
wire  signed [17:0] tmp34_cast_fu_2455_p1;
wire   [17:0] tmp33_fu_2449_p2;
wire  signed [15:0] tmp_10_15_cast_fu_2339_p1;
wire   [15:0] tmp45_fu_2464_p2;
wire  signed [15:0] tmp_cast_fu_2365_p1;
wire  signed [17:0] tmp_53_fu_2476_p1;
wire  signed [17:0] tmp_56_fu_2479_p1;
wire   [17:0] tmp37_fu_2505_p2;
wire   [17:0] tmp36_fu_2499_p2;
wire  signed [17:0] tmp_59_fu_2482_p1;
wire  signed [17:0] tmp_62_fu_2485_p1;
wire  signed [17:0] tmp_65_fu_2488_p1;
wire   [17:0] tmp41_fu_2521_p2;
wire   [17:0] tmp40_fu_2516_p2;
wire  signed [17:0] tmp_66_fu_2491_p1;
wire  signed [17:0] tmp_68_fu_2495_p1;
wire  signed [17:0] tmp44_cast_fu_2539_p1;
wire   [17:0] tmp43_fu_2533_p2;
wire   [17:0] tmp42_fu_2542_p2;
wire   [17:0] tmp39_fu_2527_p2;
wire   [17:0] tmp31_fu_2558_p2;
wire   [17:0] tmp30_fu_2562_p2;
wire   [17:0] tmp15_fu_2554_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_pipeline_idle_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'b1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_preg = 1'b0;
end

myproject_mul_18shbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 28 ))
myproject_mul_18shbi_x_U121(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_23_V_read),
    .din1(grp_fu_402_p1),
    .ce(1'b1),
    .dout(grp_fu_402_p2)
);

myproject_mul_18smb6 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 27 ))
myproject_mul_18smb6_x_U122(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_1_V_read),
    .din1(grp_fu_403_p1),
    .ce(1'b1),
    .dout(grp_fu_403_p2)
);

myproject_mul_18sfYi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 26 ))
myproject_mul_18sfYi_x_U123(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_404_p0),
    .din1(grp_fu_404_p1),
    .ce(1'b1),
    .dout(grp_fu_404_p2)
);

myproject_mul_18smb6 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 27 ))
myproject_mul_18smb6_x_U124(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_8_V_read),
    .din1(grp_fu_405_p1),
    .ce(1'b1),
    .dout(grp_fu_405_p2)
);

myproject_mul_18shbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 28 ))
myproject_mul_18shbi_x_U125(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_9_V_read),
    .din1(grp_fu_406_p1),
    .ce(1'b1),
    .dout(grp_fu_406_p2)
);

myproject_mul_18shbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 28 ))
myproject_mul_18shbi_x_U126(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_407_p0),
    .din1(grp_fu_407_p1),
    .ce(1'b1),
    .dout(grp_fu_407_p2)
);

myproject_mul_18slbW #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 27 ))
myproject_mul_18slbW_x_U127(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_408_p0),
    .din1(grp_fu_408_p1),
    .ce(1'b1),
    .dout(grp_fu_408_p2)
);

myproject_mul_18shbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 28 ))
myproject_mul_18shbi_x_U128(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_409_p0),
    .din1(grp_fu_409_p1),
    .ce(1'b1),
    .dout(grp_fu_409_p2)
);

myproject_mul_18shbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 28 ))
myproject_mul_18shbi_x_U129(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_7_V_read),
    .din1(grp_fu_410_p1),
    .ce(1'b1),
    .dout(grp_fu_410_p2)
);

myproject_mul_18smb6 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 27 ))
myproject_mul_18smb6_x_U130(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_14_V_read),
    .din1(grp_fu_411_p1),
    .ce(1'b1),
    .dout(grp_fu_411_p2)
);

myproject_mul_18socq #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
myproject_mul_18socq_U131(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_412_p0),
    .din1(grp_fu_412_p1),
    .ce(1'b1),
    .dout(grp_fu_412_p2)
);

myproject_mul_18skbM #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 27 ))
myproject_mul_18skbM_x_U132(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_413_p0),
    .din1(grp_fu_413_p1),
    .ce(1'b1),
    .dout(grp_fu_413_p2)
);

myproject_mul_18shbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 28 ))
myproject_mul_18shbi_x_U133(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_12_V_read),
    .din1(grp_fu_414_p1),
    .ce(1'b1),
    .dout(grp_fu_414_p2)
);

myproject_mul_18sfYi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 26 ))
myproject_mul_18sfYi_x_U134(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_415_p0),
    .din1(grp_fu_415_p1),
    .ce(1'b1),
    .dout(grp_fu_415_p2)
);

myproject_mul_18smb6 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 27 ))
myproject_mul_18smb6_x_U135(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_22_V_read),
    .din1(grp_fu_416_p1),
    .ce(1'b1),
    .dout(grp_fu_416_p2)
);

myproject_mul_18skbM #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 27 ))
myproject_mul_18skbM_x_U136(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_5_V_read),
    .din1(grp_fu_417_p1),
    .ce(1'b1),
    .dout(grp_fu_417_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_preg <= 1'b0;
    end else begin
        if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
            ap_enable_reg_pp0_iter0_preg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
        ap_pipeline_reg_pp0_iter1_tmp_64_reg_2714 <= tmp_64_reg_2714;
        data_2_V_read_3_reg_2653 <= ap_port_reg_data_2_V_read;
        tmp16_reg_2819 <= tmp16_fu_2403_p2;
        tmp23_reg_2824 <= tmp23_fu_2443_p2;
        tmp32_reg_2829 <= tmp32_fu_2458_p2;
        tmp44_reg_2834 <= tmp44_fu_2470_p2;
        tmp_10_5_reg_2804 <= {{grp_fu_407_p2[ap_const_lv32_1B : ap_const_lv32_A]}};
        tmp_124_reg_2689 <= {{p_Val2_1_17_fu_2049_p2[ap_const_lv32_15 : ap_const_lv32_A]}};
        tmp_14_reg_2664 <= {{p_Val2_1_4_fu_1901_p2[ap_const_lv32_18 : ap_const_lv32_A]}};
        tmp_20_reg_2669 <= {{p_Val2_1_6_fu_1941_p2[ap_const_lv32_19 : ap_const_lv32_A]}};
        tmp_29_reg_2674 <= {{p_Val2_1_10_fu_1973_p2[ap_const_lv32_18 : ap_const_lv32_A]}};
        tmp_32_reg_2679 <= {{p_Val2_1_12_fu_2011_p2[ap_const_lv32_14 : ap_const_lv32_A]}};
        tmp_41_reg_2684 <= {{ap_port_reg_data_16_V_read[ap_const_lv32_11 : ap_const_lv32_3]}};
        tmp_5_reg_2659 <= {{p_Val2_1_fu_1861_p2[ap_const_lv32_18 : ap_const_lv32_A]}};
        tmp_61_reg_2814 <= {{grp_fu_413_p2[ap_const_lv32_1A : ap_const_lv32_A]}};
        tmp_64_reg_2714 <= {{p_Val2_1_26_fu_2109_p2[ap_const_lv32_19 : ap_const_lv32_A]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        ap_port_reg_data_0_V_read <= data_0_V_read;
        ap_port_reg_data_11_V_read <= data_11_V_read;
        ap_port_reg_data_13_V_read <= data_13_V_read;
        ap_port_reg_data_16_V_read <= data_16_V_read;
        ap_port_reg_data_19_V_read <= data_19_V_read;
        ap_port_reg_data_24_V_read <= data_24_V_read;
        ap_port_reg_data_25_V_read <= data_25_V_read;
        ap_port_reg_data_26_V_read <= data_26_V_read;
        ap_port_reg_data_27_V_read <= data_27_V_read;
        ap_port_reg_data_28_V_read <= data_28_V_read;
        ap_port_reg_data_29_V_read <= data_29_V_read;
        ap_port_reg_data_2_V_read <= data_2_V_read;
        ap_port_reg_data_30_V_read <= data_30_V_read;
        ap_port_reg_data_31_V_read <= data_31_V_read;
        ap_port_reg_data_4_V_read <= data_4_V_read;
        ap_port_reg_data_6_V_read <= data_6_V_read;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0))) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        reg_1745 <= {{grp_fu_408_p2[ap_const_lv32_1A : ap_const_lv32_A]}};
        reg_1749 <= {{grp_fu_404_p2[ap_const_lv32_19 : ap_const_lv32_A]}};
        reg_1753 <= {{grp_fu_409_p2[ap_const_lv32_1B : ap_const_lv32_A]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        tmp34_reg_2799 <= tmp34_fu_2295_p2;
        tmp35_reg_2839 <= tmp35_fu_2510_p2;
        tmp38_reg_2844 <= tmp38_fu_2548_p2;
        tmp_10_2_reg_2739 <= {{p_Val2_1_2_fu_2172_p2[ap_const_lv32_1B : ap_const_lv32_A]}};
        tmp_10_3_reg_2794 <= {{grp_fu_402_p2[ap_const_lv32_1B : ap_const_lv32_A]}};
        tmp_10_7_reg_2754 <= {{grp_fu_410_p2[ap_const_lv32_1B : ap_const_lv32_A]}};
        tmp_10_9_reg_2764 <= {{grp_fu_406_p2[ap_const_lv32_1B : ap_const_lv32_A]}};
        tmp_10_s_reg_2769 <= {{grp_fu_414_p2[ap_const_lv32_1B : ap_const_lv32_A]}};
        tmp_11_reg_2744 <= {{tmp_11_fu_2188_p1[ap_const_lv32_1A : ap_const_lv32_A]}};
        tmp_17_reg_2749 <= {{grp_fu_417_p2[ap_const_lv32_1A : ap_const_lv32_A]}};
        tmp_23_reg_2759 <= {{grp_fu_405_p2[ap_const_lv32_1A : ap_const_lv32_A]}};
        tmp_35_reg_2774 <= {{grp_fu_411_p2[ap_const_lv32_1A : ap_const_lv32_A]}};
        tmp_55_reg_2789 <= {{grp_fu_416_p2[ap_const_lv32_1A : ap_const_lv32_A]}};
        tmp_8_reg_2734 <= {{grp_fu_403_p2[ap_const_lv32_1A : ap_const_lv32_A]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        tmp_43_reg_2779 <= {{grp_fu_412_p2[ap_const_lv32_17 : ap_const_lv32_A]}};
        tmp_52_reg_2784 <= {{grp_fu_415_p2[ap_const_lv32_19 : ap_const_lv32_A]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        tmp_58_reg_2809 <= {{grp_fu_415_p2[ap_const_lv32_19 : ap_const_lv32_A]}};
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_enable_reg_pp0_iter2))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1))) begin
        ap_pipeline_idle_pp0 = 1'b1;
    end else begin
        ap_pipeline_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            grp_fu_404_p0 = OP1_V_28_cast_fu_2125_p1;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            grp_fu_404_p0 = OP1_V_14_cast_fu_1802_p1;
        end else begin
            grp_fu_404_p0 = 'bx;
        end
    end else begin
        grp_fu_404_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            grp_fu_404_p1 = ap_const_lv26_3FFFF97;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            grp_fu_404_p1 = ap_const_lv26_5C;
        end else begin
            grp_fu_404_p1 = 'bx;
        end
    end else begin
        grp_fu_404_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            grp_fu_407_p0 = OP1_V_24_cast_fu_2070_p1;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            grp_fu_407_p0 = OP1_V_3_cast_fu_1762_p1;
        end else begin
            grp_fu_407_p0 = 'bx;
        end
    end else begin
        grp_fu_407_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            grp_fu_407_p1 = ap_const_lv28_FFFFE87;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            grp_fu_407_p1 = ap_const_lv27_7FFFF4B;
        end else begin
            grp_fu_407_p1 = 'bx;
        end
    end else begin
        grp_fu_407_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            grp_fu_408_p0 = OP1_V_29_cast_fu_2130_p1;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            grp_fu_408_p0 = OP1_V_cast_fu_1787_p1;
        end else begin
            grp_fu_408_p0 = 'bx;
        end
    end else begin
        grp_fu_408_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            grp_fu_408_p1 = ap_const_lv27_7FFFF46;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            grp_fu_408_p1 = ap_const_lv27_F2;
        end else begin
            grp_fu_408_p1 = 'bx;
        end
    end else begin
        grp_fu_408_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            grp_fu_409_p0 = OP1_V_23_cast_fu_2065_p1;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            grp_fu_409_p0 = OP1_V_17_cast_fu_1812_p1;
        end else begin
            grp_fu_409_p0 = 'bx;
        end
    end else begin
        grp_fu_409_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            grp_fu_409_p1 = ap_const_lv28_FFFFEB6;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            grp_fu_409_p1 = ap_const_lv28_FFFFE4A;
        end else begin
            grp_fu_409_p1 = 'bx;
        end
    end else begin
        grp_fu_409_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            grp_fu_412_p0 = OP1_V_30_cast_fu_2135_p1;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            grp_fu_412_p0 = OP1_V_16_cast_fu_1807_p1;
        end else begin
            grp_fu_412_p0 = 'bx;
        end
    end else begin
        grp_fu_412_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            grp_fu_412_p1 = ap_const_lv24_1D;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            grp_fu_412_p1 = ap_const_lv24_19;
        end else begin
            grp_fu_412_p1 = 'bx;
        end
    end else begin
        grp_fu_412_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            grp_fu_413_p0 = OP1_V_26_cast_fu_2080_p1;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            grp_fu_413_p0 = OP1_V_19_cast_fu_1817_p1;
        end else begin
            grp_fu_413_p0 = 'bx;
        end
    end else begin
        grp_fu_413_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            grp_fu_413_p1 = ap_const_lv27_9F;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            grp_fu_413_p1 = ap_const_lv25_32;
        end else begin
            grp_fu_413_p1 = 'bx;
        end
    end else begin
        grp_fu_413_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            grp_fu_415_p0 = OP1_V_25_cast_fu_2075_p1;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            grp_fu_415_p0 = OP1_V_20_cast_fu_1822_p1;
        end else begin
            grp_fu_415_p0 = 'bx;
        end
    end else begin
        grp_fu_415_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            grp_fu_415_p1 = ap_const_lv26_4A;
        end else if ((ap_CS_fsm_pp0_stage0 == 1'b1)) begin
            grp_fu_415_p1 = ap_const_lv26_3FFFF9F;
        end else begin
            grp_fu_415_p1 = 'bx;
        end
    end else begin
        grp_fu_415_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & ~((1'b0 == ap_start) & (1'b0 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_enable_reg_pp0_iter2)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP1_V_10_cast_fu_1957_p1 = $signed(ap_port_reg_data_11_V_read);

assign OP1_V_12_cast_fu_1989_p1 = $signed(ap_port_reg_data_13_V_read);

assign OP1_V_14_cast_fu_1802_p1 = $signed(data_15_V_read);

assign OP1_V_16_cast_fu_1807_p1 = $signed(data_17_V_read);

assign OP1_V_17_cast_fu_1812_p1 = $signed(data_18_V_read);

assign OP1_V_19_cast_fu_1817_p1 = $signed(data_20_V_read);

assign OP1_V_20_cast_fu_1822_p1 = $signed(data_21_V_read);

assign OP1_V_23_cast_fu_2065_p1 = $signed(ap_port_reg_data_24_V_read);

assign OP1_V_24_cast_fu_2070_p1 = $signed(ap_port_reg_data_25_V_read);

assign OP1_V_25_cast_fu_2075_p1 = $signed(ap_port_reg_data_26_V_read);

assign OP1_V_26_cast_fu_2080_p1 = $signed(ap_port_reg_data_27_V_read);

assign OP1_V_28_cast_fu_2125_p1 = $signed(ap_port_reg_data_29_V_read);

assign OP1_V_29_cast_fu_2130_p1 = $signed(ap_port_reg_data_30_V_read);

assign OP1_V_30_cast_fu_2135_p1 = $signed(ap_port_reg_data_31_V_read);

assign OP1_V_3_cast_fu_1762_p1 = $signed(data_3_V_read);

assign OP1_V_cast_fu_1787_p1 = $signed(data_10_V_read);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_1];

assign ap_return = (tmp30_fu_2562_p2 + tmp15_fu_2554_p2);

assign grp_fu_1715_p4 = {{grp_fu_412_p2[ap_const_lv32_17 : ap_const_lv32_A]}};

assign grp_fu_402_p1 = ap_const_lv28_FFFFED4;

assign grp_fu_403_p1 = ap_const_lv27_7FFFF71;

assign grp_fu_405_p1 = ap_const_lv27_7FFFF52;

assign grp_fu_406_p1 = ap_const_lv28_FFFFEB3;

assign grp_fu_410_p1 = ap_const_lv28_FFFFE92;

assign grp_fu_411_p1 = ap_const_lv27_7FFFF5C;

assign grp_fu_414_p1 = ap_const_lv28_FFFFE73;

assign grp_fu_416_p1 = ap_const_lv27_7FFFF0B;

assign grp_fu_417_p1 = ap_const_lv27_BF;

assign p_Val2_1_10_fu_1973_p2 = ($signed(p_shl4_cast_fu_1969_p1) + $signed(OP1_V_10_cast_fu_1957_p1));

assign p_Val2_1_12_fu_2011_p2 = ($signed(p_neg_fu_2005_p2) - $signed(OP1_V_12_cast_fu_1989_p1));

assign p_Val2_1_17_fu_2049_p2 = ($signed(ap_const_lv22_0) - $signed(p_shl2_cast_fu_2045_p1));

assign p_Val2_1_26_fu_2109_p2 = ($signed(p_shl_cast_fu_2093_p1) - $signed(p_shl1_cast_fu_2105_p1));

assign p_Val2_1_2_fu_2172_p2 = ($signed(p_shl11_cast_fu_2168_p1) - $signed(p_shl9_cast_fu_2157_p1));

assign p_Val2_1_4_fu_1901_p2 = ($signed(p_shl7_cast_fu_1885_p1) + $signed(p_shl8_cast_fu_1897_p1));

assign p_Val2_1_6_fu_1941_p2 = ($signed(p_shl5_cast_fu_1925_p1) + $signed(p_shl6_cast_fu_1937_p1));

assign p_Val2_1_fu_1861_p2 = ($signed(p_shl14_cast_fu_1857_p1) - $signed(p_shl12_cast_fu_1845_p1));

assign p_neg_fu_2005_p2 = ($signed(ap_const_lv21_0) - $signed(p_shl3_cast_fu_2001_p1));

assign p_shl10_fu_1837_p3 = {{ap_port_reg_data_0_V_read}, {ap_const_lv6_0}};

assign p_shl11_cast_fu_2168_p1 = $signed(p_shl11_fu_2161_p3);

assign p_shl11_fu_2161_p3 = {{data_2_V_read_3_reg_2653}, {ap_const_lv6_0}};

assign p_shl12_cast_fu_1845_p1 = $signed(p_shl10_fu_1837_p3);

assign p_shl12_fu_1849_p3 = {{ap_port_reg_data_0_V_read}, {ap_const_lv2_0}};

assign p_shl14_cast_fu_1857_p1 = $signed(p_shl12_fu_1849_p3);

assign p_shl1_cast_fu_2105_p1 = $signed(p_shl1_fu_2097_p3);

assign p_shl1_fu_2097_p3 = {{ap_port_reg_data_28_V_read}, {ap_const_lv3_0}};

assign p_shl2_cast_fu_2045_p1 = $signed(p_shl2_fu_2037_p3);

assign p_shl2_fu_2037_p3 = {{ap_port_reg_data_19_V_read}, {ap_const_lv3_0}};

assign p_shl3_cast_fu_2001_p1 = $signed(p_shl3_fu_1993_p3);

assign p_shl3_fu_1993_p3 = {{ap_port_reg_data_13_V_read}, {ap_const_lv2_0}};

assign p_shl4_cast_fu_1969_p1 = $signed(p_shl4_fu_1961_p3);

assign p_shl4_fu_1961_p3 = {{ap_port_reg_data_11_V_read}, {ap_const_lv6_0}};

assign p_shl5_cast_fu_1925_p1 = $signed(p_shl5_fu_1917_p3);

assign p_shl5_fu_1917_p3 = {{ap_port_reg_data_6_V_read}, {ap_const_lv7_0}};

assign p_shl6_cast_fu_1937_p1 = $signed(p_shl6_fu_1929_p3);

assign p_shl6_fu_1929_p3 = {{ap_port_reg_data_6_V_read}, {ap_const_lv5_0}};

assign p_shl7_cast_fu_1885_p1 = $signed(p_shl7_fu_1877_p3);

assign p_shl7_fu_1877_p3 = {{ap_port_reg_data_4_V_read}, {ap_const_lv6_0}};

assign p_shl8_cast_fu_1897_p1 = $signed(p_shl8_fu_1889_p3);

assign p_shl8_fu_1889_p3 = {{ap_port_reg_data_4_V_read}, {1'b0}};

assign p_shl9_cast_fu_2157_p1 = $signed(p_shl9_fu_2150_p3);

assign p_shl9_fu_2150_p3 = {{data_2_V_read_3_reg_2653}, {ap_const_lv9_0}};

assign p_shl_cast_fu_2093_p1 = $signed(p_shl_fu_2085_p3);

assign p_shl_fu_2085_p3 = {{ap_port_reg_data_28_V_read}, {ap_const_lv7_0}};

assign tmp15_fu_2554_p2 = (tmp23_reg_2824 + tmp16_reg_2819);

assign tmp16_fu_2403_p2 = (tmp20_fu_2397_p2 + tmp17_fu_2380_p2);

assign tmp17_fu_2380_p2 = (tmp19_fu_2375_p2 + tmp18_fu_2369_p2);

assign tmp18_fu_2369_p2 = ($signed(tmp_6_fu_2301_p1) + $signed(tmp_9_fu_2304_p1));

assign tmp19_fu_2375_p2 = ($signed(tmp_10_2_reg_2739) + $signed(tmp_12_fu_2307_p1));

assign tmp20_fu_2397_p2 = (tmp22_fu_2392_p2 + tmp21_fu_2386_p2);

assign tmp21_fu_2386_p2 = ($signed(tmp_15_fu_2310_p1) + $signed(tmp_18_fu_2313_p1));

assign tmp22_fu_2392_p2 = ($signed(tmp_21_fu_2316_p1) + $signed(tmp_10_7_reg_2754));

assign tmp23_fu_2443_p2 = (tmp27_fu_2437_p2 + tmp24_fu_2420_p2);

assign tmp24_fu_2420_p2 = (tmp26_fu_2414_p2 + tmp25_fu_2409_p2);

assign tmp25_fu_2409_p2 = ($signed(tmp_24_fu_2319_p1) + $signed(tmp_10_9_reg_2764));

assign tmp26_fu_2414_p2 = ($signed(tmp_27_fu_2322_p1) + $signed(tmp_30_fu_2326_p1));

assign tmp27_fu_2437_p2 = (tmp29_fu_2431_p2 + tmp28_fu_2426_p2);

assign tmp28_fu_2426_p2 = ($signed(tmp_10_s_reg_2769) + $signed(tmp_33_fu_2329_p1));

assign tmp29_fu_2431_p2 = ($signed(tmp_36_fu_2332_p1) + $signed(tmp_39_fu_2335_p1));

assign tmp30_fu_2562_p2 = (tmp38_reg_2844 + tmp31_fu_2558_p2);

assign tmp31_fu_2558_p2 = (tmp35_reg_2839 + tmp32_reg_2829);

assign tmp32_fu_2458_p2 = ($signed(tmp34_cast_fu_2455_p1) + $signed(tmp33_fu_2449_p2));

assign tmp33_fu_2449_p2 = ($signed(tmp_44_fu_2342_p1) + $signed(reg_1753));

assign tmp34_cast_fu_2455_p1 = $signed(tmp34_reg_2799);

assign tmp34_fu_2295_p2 = ($signed(tmp_47_cast_fu_2258_p1) + $signed(tmp_50_cast_fu_2271_p1));

assign tmp35_fu_2510_p2 = (tmp37_fu_2505_p2 + tmp36_fu_2499_p2);

assign tmp36_fu_2499_p2 = ($signed(tmp_53_fu_2476_p1) + $signed(tmp_56_fu_2479_p1));

assign tmp37_fu_2505_p2 = (tmp_10_3_reg_2794 + reg_1753);

assign tmp38_fu_2548_p2 = (tmp42_fu_2542_p2 + tmp39_fu_2527_p2);

assign tmp39_fu_2527_p2 = (tmp41_fu_2521_p2 + tmp40_fu_2516_p2);

assign tmp40_fu_2516_p2 = ($signed(tmp_10_5_reg_2804) + $signed(tmp_59_fu_2482_p1));

assign tmp41_fu_2521_p2 = ($signed(tmp_62_fu_2485_p1) + $signed(tmp_65_fu_2488_p1));

assign tmp42_fu_2542_p2 = ($signed(tmp44_cast_fu_2539_p1) + $signed(tmp43_fu_2533_p2));

assign tmp43_fu_2533_p2 = ($signed(tmp_66_fu_2491_p1) + $signed(tmp_68_fu_2495_p1));

assign tmp44_cast_fu_2539_p1 = $signed(tmp44_reg_2834);

assign tmp44_fu_2470_p2 = ($signed(tmp45_fu_2464_p2) + $signed(tmp_cast_fu_2365_p1));

assign tmp45_fu_2464_p2 = ($signed(tmp_10_15_cast_fu_2339_p1) + $signed(ap_const_lv16_FF86));

assign tmp_10_15_cast_fu_2339_p1 = $signed(tmp_41_reg_2684);

assign tmp_11_fu_2188_p1 = grp_fu_407_p2;

assign tmp_125_fu_2261_p1 = grp_fu_413_p2;

assign tmp_125_fu_2261_p4 = {{tmp_125_fu_2261_p1[ap_const_lv32_18 : ap_const_lv32_A]}};

assign tmp_12_fu_2307_p1 = $signed(tmp_11_reg_2744);

assign tmp_15_fu_2310_p1 = $signed(tmp_14_reg_2664);

assign tmp_18_fu_2313_p1 = $signed(tmp_17_reg_2749);

assign tmp_21_fu_2316_p1 = $signed(tmp_20_reg_2669);

assign tmp_24_fu_2319_p1 = $signed(tmp_23_reg_2759);

assign tmp_27_fu_2322_p1 = $signed(reg_1745);

assign tmp_30_fu_2326_p1 = $signed(tmp_29_reg_2674);

assign tmp_33_fu_2329_p1 = $signed(tmp_32_reg_2679);

assign tmp_36_fu_2332_p1 = $signed(tmp_35_reg_2774);

assign tmp_39_fu_2335_p1 = $signed(reg_1749);

assign tmp_44_fu_2342_p1 = $signed(tmp_43_reg_2779);

assign tmp_47_cast_fu_2258_p1 = $signed(tmp_124_reg_2689);

assign tmp_50_cast_fu_2271_p1 = $signed(tmp_125_fu_2261_p4);

assign tmp_53_fu_2476_p1 = $signed(tmp_52_reg_2784);

assign tmp_56_fu_2479_p1 = $signed(tmp_55_reg_2789);

assign tmp_59_fu_2482_p1 = $signed(tmp_58_reg_2809);

assign tmp_62_fu_2485_p1 = $signed(tmp_61_reg_2814);

assign tmp_65_fu_2488_p1 = $signed(ap_pipeline_reg_pp0_iter1_tmp_64_reg_2714);

assign tmp_66_fu_2491_p1 = $signed(reg_1749);

assign tmp_68_fu_2495_p1 = $signed(reg_1745);

assign tmp_6_fu_2301_p1 = $signed(tmp_5_reg_2659);

assign tmp_9_fu_2304_p1 = $signed(tmp_8_reg_2734);

assign tmp_cast_fu_2365_p1 = $signed(grp_fu_1715_p4);

endmodule //compute_layer_0_0
