<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: sgpio.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('sgpio_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">sgpio.h File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;<a class="el" href="common_8h_source.html">libopencm3/cm3/common.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="lpc43xx_2memorymap_8h_source.html">libopencm3/lpc43xx/memorymap.h</a>&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for sgpio.h:</div>
<div class="dyncontent">
<div class="center"><img src="sgpio_8h__incl.png" border="0" usemap="#asgpio_8h" alt=""/></div>
<map name="asgpio_8h" id="asgpio_8h">
<area shape="rect" title=" " alt="" coords="72,5,141,32"/>
<area shape="rect" href="common_8h.html" title=" " alt="" coords="5,169,208,196"/>
<area shape="rect" href="lpc43xx_2memorymap_8h.html" title=" " alt="" coords="87,80,241,121"/>
<area shape="rect" title=" " alt="" coords="21,244,91,271"/>
<area shape="rect" title=" " alt="" coords="116,244,199,271"/>
</map>
</div>
</div>
<p><a href="sgpio_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsgpio__t.html">sgpio_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga3747722143164caa0e06ea491e5a178e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga3747722143164caa0e06ea491e5a178e">SGPIO_OUT_MUX_CFG</a>(pin)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + (pin * 0x04))</td></tr>
<tr class="separator:ga3747722143164caa0e06ea491e5a178e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08bd1345e32ebe48a72dc42fb235d62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gac08bd1345e32ebe48a72dc42fb235d62">SGPIO_OUT_MUX_CFG0</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x00)</td></tr>
<tr class="separator:gac08bd1345e32ebe48a72dc42fb235d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2279bcb07f270cedcc72b8e876deda8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga2279bcb07f270cedcc72b8e876deda8e">SGPIO_OUT_MUX_CFG1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x04)</td></tr>
<tr class="separator:ga2279bcb07f270cedcc72b8e876deda8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cbeda870970ceeda740259f1368515e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga4cbeda870970ceeda740259f1368515e">SGPIO_OUT_MUX_CFG2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x08)</td></tr>
<tr class="separator:ga4cbeda870970ceeda740259f1368515e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ff1d4db7f4b8d21b002fb0706c78a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga98ff1d4db7f4b8d21b002fb0706c78a0">SGPIO_OUT_MUX_CFG3</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x0C)</td></tr>
<tr class="separator:ga98ff1d4db7f4b8d21b002fb0706c78a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba82d74f15e8a379d793411b94f43eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaaba82d74f15e8a379d793411b94f43eb">SGPIO_OUT_MUX_CFG4</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x10)</td></tr>
<tr class="separator:gaaba82d74f15e8a379d793411b94f43eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c0965fc5ed828014376238f54176b6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga8c0965fc5ed828014376238f54176b6f">SGPIO_OUT_MUX_CFG5</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x14)</td></tr>
<tr class="separator:ga8c0965fc5ed828014376238f54176b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d1b5769ca9f7ec360e86f6f03e6c93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga99d1b5769ca9f7ec360e86f6f03e6c93">SGPIO_OUT_MUX_CFG6</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x18)</td></tr>
<tr class="separator:ga99d1b5769ca9f7ec360e86f6f03e6c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c614f9fcd5ba0b3e9db9de5601a09a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga4c614f9fcd5ba0b3e9db9de5601a09a3">SGPIO_OUT_MUX_CFG7</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x1C)</td></tr>
<tr class="separator:ga4c614f9fcd5ba0b3e9db9de5601a09a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c285373baff9e28cfa2717dd292dd28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga0c285373baff9e28cfa2717dd292dd28">SGPIO_OUT_MUX_CFG8</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x20)</td></tr>
<tr class="separator:ga0c285373baff9e28cfa2717dd292dd28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3543db207906e74cdc7ec8864d51852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaa3543db207906e74cdc7ec8864d51852">SGPIO_OUT_MUX_CFG9</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x24)</td></tr>
<tr class="separator:gaa3543db207906e74cdc7ec8864d51852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4763ba72f28a7a742891d454dc4e2231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga4763ba72f28a7a742891d454dc4e2231">SGPIO_OUT_MUX_CFG10</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x28)</td></tr>
<tr class="separator:ga4763ba72f28a7a742891d454dc4e2231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaa8e7dbb64c680d9e3dcb974caf41da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gadaa8e7dbb64c680d9e3dcb974caf41da">SGPIO_OUT_MUX_CFG11</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x2C)</td></tr>
<tr class="separator:gadaa8e7dbb64c680d9e3dcb974caf41da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7748ebccc0565a9130423b05748b0ffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga7748ebccc0565a9130423b05748b0ffe">SGPIO_OUT_MUX_CFG12</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x30)</td></tr>
<tr class="separator:ga7748ebccc0565a9130423b05748b0ffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b030ea10fb2ef6a8d86a566d98f9691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga4b030ea10fb2ef6a8d86a566d98f9691">SGPIO_OUT_MUX_CFG13</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x34)</td></tr>
<tr class="separator:ga4b030ea10fb2ef6a8d86a566d98f9691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf22ba1367a3cc652c5011ce52c3d1bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaaf22ba1367a3cc652c5011ce52c3d1bf">SGPIO_OUT_MUX_CFG14</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x38)</td></tr>
<tr class="separator:gaaf22ba1367a3cc652c5011ce52c3d1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f3c8118a8dec3201b6fb1d7ee53cae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga2f3c8118a8dec3201b6fb1d7ee53cae4">SGPIO_OUT_MUX_CFG15</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x3C)</td></tr>
<tr class="separator:ga2f3c8118a8dec3201b6fb1d7ee53cae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23885e3f72bc5475f56abead09266dfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga23885e3f72bc5475f56abead09266dfb">SGPIO_MUX_CFG</a>(slice)</td></tr>
<tr class="separator:ga23885e3f72bc5475f56abead09266dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5ce65fc7760e99c7c952f6b43e04950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaf5ce65fc7760e99c7c952f6b43e04950">SGPIO_MUX_CFG0</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x40)</td></tr>
<tr class="separator:gaf5ce65fc7760e99c7c952f6b43e04950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7677cf617baa1d0c98aa1fddf9e65b6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga7677cf617baa1d0c98aa1fddf9e65b6c">SGPIO_MUX_CFG1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x44)</td></tr>
<tr class="separator:ga7677cf617baa1d0c98aa1fddf9e65b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd535b80eea828ffd70cf74ba97234ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gafd535b80eea828ffd70cf74ba97234ef">SGPIO_MUX_CFG2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x48)</td></tr>
<tr class="separator:gafd535b80eea828ffd70cf74ba97234ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bb993b8893c4621aae8c67e937f50d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga0bb993b8893c4621aae8c67e937f50d6">SGPIO_MUX_CFG3</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x4C)</td></tr>
<tr class="separator:ga0bb993b8893c4621aae8c67e937f50d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d42a4785b5ae5a26abe9fe23018082d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga0d42a4785b5ae5a26abe9fe23018082d">SGPIO_MUX_CFG4</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x50)</td></tr>
<tr class="separator:ga0d42a4785b5ae5a26abe9fe23018082d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67cef3ee463eca65e5c4f4d9abf365cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga67cef3ee463eca65e5c4f4d9abf365cc">SGPIO_MUX_CFG5</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x54)</td></tr>
<tr class="separator:ga67cef3ee463eca65e5c4f4d9abf365cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb3d53294227724d3935e49ed8f1952b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gabb3d53294227724d3935e49ed8f1952b">SGPIO_MUX_CFG6</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x58)</td></tr>
<tr class="separator:gabb3d53294227724d3935e49ed8f1952b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57814c06cf2caa3a331e60488a1d2b6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga57814c06cf2caa3a331e60488a1d2b6b">SGPIO_MUX_CFG7</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x5C)</td></tr>
<tr class="separator:ga57814c06cf2caa3a331e60488a1d2b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eab26d913424c1a242dfd7043b377a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga4eab26d913424c1a242dfd7043b377a8">SGPIO_MUX_CFG8</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x60)</td></tr>
<tr class="separator:ga4eab26d913424c1a242dfd7043b377a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2193a4d16bb114d0f65a098f1825d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga2c2193a4d16bb114d0f65a098f1825d1">SGPIO_MUX_CFG9</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x64)</td></tr>
<tr class="separator:ga2c2193a4d16bb114d0f65a098f1825d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga371fa639536a75de130ab0b8f379b6ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga371fa639536a75de130ab0b8f379b6ed">SGPIO_MUX_CFG10</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x68)</td></tr>
<tr class="separator:ga371fa639536a75de130ab0b8f379b6ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4f31adbb8a011e1cd04c5c86d654d9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gad4f31adbb8a011e1cd04c5c86d654d9b">SGPIO_MUX_CFG11</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x6C)</td></tr>
<tr class="separator:gad4f31adbb8a011e1cd04c5c86d654d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab352314eade9f54ef09839834093d0b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gab352314eade9f54ef09839834093d0b4">SGPIO_MUX_CFG12</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x70)</td></tr>
<tr class="separator:gab352314eade9f54ef09839834093d0b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fde8e089e1b55625f47e2514267351c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga5fde8e089e1b55625f47e2514267351c">SGPIO_MUX_CFG13</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x74)</td></tr>
<tr class="separator:ga5fde8e089e1b55625f47e2514267351c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b1de98866b4817e7e71095268455a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga8b1de98866b4817e7e71095268455a7c">SGPIO_MUX_CFG14</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x78)</td></tr>
<tr class="separator:ga8b1de98866b4817e7e71095268455a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa09982f0ec816b10df04ed3ec7848c4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaa09982f0ec816b10df04ed3ec7848c4a">SGPIO_MUX_CFG15</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x7C)</td></tr>
<tr class="separator:gaa09982f0ec816b10df04ed3ec7848c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga524fd4e5aa731c2929c22c04bdf0d314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga524fd4e5aa731c2929c22c04bdf0d314">SGPIO_SLICE_MUX_CFG</a>(slice)</td></tr>
<tr class="separator:ga524fd4e5aa731c2929c22c04bdf0d314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a0008f294e940b734090b8e79a864df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga4a0008f294e940b734090b8e79a864df">SGPIO_SLICE_MUX_CFG0</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x80)</td></tr>
<tr class="separator:ga4a0008f294e940b734090b8e79a864df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82d2768bbacdc936fe5a224c53c94c2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga82d2768bbacdc936fe5a224c53c94c2f">SGPIO_SLICE_MUX_CFG1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x84)</td></tr>
<tr class="separator:ga82d2768bbacdc936fe5a224c53c94c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10596062ff28c95027a1a9fc91a9c8c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga10596062ff28c95027a1a9fc91a9c8c7">SGPIO_SLICE_MUX_CFG2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x88)</td></tr>
<tr class="separator:ga10596062ff28c95027a1a9fc91a9c8c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga447166fd615f72f6b31af21377312feb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga447166fd615f72f6b31af21377312feb">SGPIO_SLICE_MUX_CFG3</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x8C)</td></tr>
<tr class="separator:ga447166fd615f72f6b31af21377312feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ffb200d5da657758f3000710789046f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga5ffb200d5da657758f3000710789046f">SGPIO_SLICE_MUX_CFG4</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x90)</td></tr>
<tr class="separator:ga5ffb200d5da657758f3000710789046f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga878556866284d47dd06628ab04a292fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga878556866284d47dd06628ab04a292fa">SGPIO_SLICE_MUX_CFG5</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x94)</td></tr>
<tr class="separator:ga878556866284d47dd06628ab04a292fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga532a44df3229988d654b27b0354a3e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga532a44df3229988d654b27b0354a3e90">SGPIO_SLICE_MUX_CFG6</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x98)</td></tr>
<tr class="separator:ga532a44df3229988d654b27b0354a3e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94c44a17649f9d2eb0018389bcc0144a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga94c44a17649f9d2eb0018389bcc0144a">SGPIO_SLICE_MUX_CFG7</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x9C)</td></tr>
<tr class="separator:ga94c44a17649f9d2eb0018389bcc0144a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68223a4e32952ceea8a0d30418708ac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga68223a4e32952ceea8a0d30418708ac8">SGPIO_SLICE_MUX_CFG8</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xA0)</td></tr>
<tr class="separator:ga68223a4e32952ceea8a0d30418708ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa67d73ccfb6915a4772c0bccab0e04b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaa67d73ccfb6915a4772c0bccab0e04b6">SGPIO_SLICE_MUX_CFG9</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xA4)</td></tr>
<tr class="separator:gaa67d73ccfb6915a4772c0bccab0e04b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d0d9d7cc8b46cac4e22f2aeb900a90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaa4d0d9d7cc8b46cac4e22f2aeb900a90">SGPIO_SLICE_MUX_CFG10</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xA8)</td></tr>
<tr class="separator:gaa4d0d9d7cc8b46cac4e22f2aeb900a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9ef38f851623f4e8988738fa0969ed7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaa9ef38f851623f4e8988738fa0969ed7">SGPIO_SLICE_MUX_CFG11</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xAC)</td></tr>
<tr class="separator:gaa9ef38f851623f4e8988738fa0969ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae970e65d54bc0a00e7c141526e813fd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gae970e65d54bc0a00e7c141526e813fd1">SGPIO_SLICE_MUX_CFG12</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xB0)</td></tr>
<tr class="separator:gae970e65d54bc0a00e7c141526e813fd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga186f4e40e10914acd64993dc3965566f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga186f4e40e10914acd64993dc3965566f">SGPIO_SLICE_MUX_CFG13</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xB4)</td></tr>
<tr class="separator:ga186f4e40e10914acd64993dc3965566f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d0a361dd8c2e5491beb76dee051bdcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga1d0a361dd8c2e5491beb76dee051bdcf">SGPIO_SLICE_MUX_CFG14</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xB8)</td></tr>
<tr class="separator:ga1d0a361dd8c2e5491beb76dee051bdcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d0c3f42bcb1f889c9031fd999ca0223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga2d0c3f42bcb1f889c9031fd999ca0223">SGPIO_SLICE_MUX_CFG15</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xBC)</td></tr>
<tr class="separator:ga2d0c3f42bcb1f889c9031fd999ca0223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68310c2bb77461c8aaeac6210971f1b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga68310c2bb77461c8aaeac6210971f1b4">SGPIO_REG</a>(slice)</td></tr>
<tr class="separator:ga68310c2bb77461c8aaeac6210971f1b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5e4821eb8ea7e508190b98e161f1196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gae5e4821eb8ea7e508190b98e161f1196">SGPIO_REG0</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xC0)</td></tr>
<tr class="separator:gae5e4821eb8ea7e508190b98e161f1196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c1e3638f89349399aab49b15f2a77f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga3c1e3638f89349399aab49b15f2a77f7">SGPIO_REG1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xC4)</td></tr>
<tr class="separator:ga3c1e3638f89349399aab49b15f2a77f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a7ff82caf0fcc4e8bdda50068c45847"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga9a7ff82caf0fcc4e8bdda50068c45847">SGPIO_REG2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xC8)</td></tr>
<tr class="separator:ga9a7ff82caf0fcc4e8bdda50068c45847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7532b5e8728d3adc876fd55e00a21ee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga7532b5e8728d3adc876fd55e00a21ee0">SGPIO_REG3</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xCC)</td></tr>
<tr class="separator:ga7532b5e8728d3adc876fd55e00a21ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa617675c434c5a78267b79ded11c0fff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaa617675c434c5a78267b79ded11c0fff">SGPIO_REG4</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xD0)</td></tr>
<tr class="separator:gaa617675c434c5a78267b79ded11c0fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae10e4a3ff1549523cd0e66796ac086f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gae10e4a3ff1549523cd0e66796ac086f0">SGPIO_REG5</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xD4)</td></tr>
<tr class="separator:gae10e4a3ff1549523cd0e66796ac086f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9b141f823ea76234931c321e61ac1ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gae9b141f823ea76234931c321e61ac1ba">SGPIO_REG6</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xD8)</td></tr>
<tr class="separator:gae9b141f823ea76234931c321e61ac1ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3043e9080b782b239c585dd72d643d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gad3043e9080b782b239c585dd72d643d1">SGPIO_REG7</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xDC)</td></tr>
<tr class="separator:gad3043e9080b782b239c585dd72d643d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga871b73162a8661d5344fe78deb5d6e2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga871b73162a8661d5344fe78deb5d6e2a">SGPIO_REG8</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xE0)</td></tr>
<tr class="separator:ga871b73162a8661d5344fe78deb5d6e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c9e7e5dee411d5cfa673212a04667a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga6c9e7e5dee411d5cfa673212a04667a4">SGPIO_REG9</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xE4)</td></tr>
<tr class="separator:ga6c9e7e5dee411d5cfa673212a04667a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1fe239fc46baf82eccc303f49ffc743"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gad1fe239fc46baf82eccc303f49ffc743">SGPIO_REG10</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xE8)</td></tr>
<tr class="separator:gad1fe239fc46baf82eccc303f49ffc743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ebee7ef5a71f08ffbd55886e0dc6234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga1ebee7ef5a71f08ffbd55886e0dc6234">SGPIO_REG11</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xEC)</td></tr>
<tr class="separator:ga1ebee7ef5a71f08ffbd55886e0dc6234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c415745ee1eeb1f5689ef4053c722b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaa5c415745ee1eeb1f5689ef4053c722b">SGPIO_REG12</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xF0)</td></tr>
<tr class="separator:gaa5c415745ee1eeb1f5689ef4053c722b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a5eeb816314cd716a280644ac30b56c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga8a5eeb816314cd716a280644ac30b56c">SGPIO_REG13</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xF4)</td></tr>
<tr class="separator:ga8a5eeb816314cd716a280644ac30b56c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16ae5a22a03429db4c10d96654e2b1f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga16ae5a22a03429db4c10d96654e2b1f1">SGPIO_REG14</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xF8)</td></tr>
<tr class="separator:ga16ae5a22a03429db4c10d96654e2b1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bc6d3682ad23edfc92d4c99053d3e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga7bc6d3682ad23edfc92d4c99053d3e04">SGPIO_REG15</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xFC)</td></tr>
<tr class="separator:ga7bc6d3682ad23edfc92d4c99053d3e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd8f2788f95cc872689d4dd7792a1451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gacd8f2788f95cc872689d4dd7792a1451">SGPIO_REG_SS</a>(slice)</td></tr>
<tr class="separator:gacd8f2788f95cc872689d4dd7792a1451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c731c94badfed76c9811e2edd51b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga65c731c94badfed76c9811e2edd51b2c">SGPIO_REG_SS0</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x100)</td></tr>
<tr class="separator:ga65c731c94badfed76c9811e2edd51b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad33cf56588c6a89302ff873b87b5ee2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gad33cf56588c6a89302ff873b87b5ee2f">SGPIO_REG_SS1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x104)</td></tr>
<tr class="separator:gad33cf56588c6a89302ff873b87b5ee2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2028bc78dec84192ec006cf7ca7d2203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga2028bc78dec84192ec006cf7ca7d2203">SGPIO_REG_SS2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x108)</td></tr>
<tr class="separator:ga2028bc78dec84192ec006cf7ca7d2203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga973b4e50a20474a90619ebbc72ba6d84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga973b4e50a20474a90619ebbc72ba6d84">SGPIO_REG_SS3</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x10C)</td></tr>
<tr class="separator:ga973b4e50a20474a90619ebbc72ba6d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2853479c0bd179506b3df4b740be03ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga2853479c0bd179506b3df4b740be03ec">SGPIO_REG_SS4</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x110)</td></tr>
<tr class="separator:ga2853479c0bd179506b3df4b740be03ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4eb99f76cffc328f665670490d71495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gab4eb99f76cffc328f665670490d71495">SGPIO_REG_SS5</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x114)</td></tr>
<tr class="separator:gab4eb99f76cffc328f665670490d71495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53677d6f3d4fbcb107ab1b212c3805a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga53677d6f3d4fbcb107ab1b212c3805a3">SGPIO_REG_SS6</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x118)</td></tr>
<tr class="separator:ga53677d6f3d4fbcb107ab1b212c3805a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga890bfb9c287689f3189281d172128f7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga890bfb9c287689f3189281d172128f7c">SGPIO_REG_SS7</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x11C)</td></tr>
<tr class="separator:ga890bfb9c287689f3189281d172128f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33a4036de77e16ceca7e694b7e8c89e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga33a4036de77e16ceca7e694b7e8c89e4">SGPIO_REG_SS8</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x120)</td></tr>
<tr class="separator:ga33a4036de77e16ceca7e694b7e8c89e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a237d78bfbb759dd2671063906ac4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga05a237d78bfbb759dd2671063906ac4a">SGPIO_REG_SS9</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x124)</td></tr>
<tr class="separator:ga05a237d78bfbb759dd2671063906ac4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01755de89198ed40fb30e23a69f3794f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga01755de89198ed40fb30e23a69f3794f">SGPIO_REG_SS10</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x128)</td></tr>
<tr class="separator:ga01755de89198ed40fb30e23a69f3794f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b54678bb5cece8a90791b515d52c926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga8b54678bb5cece8a90791b515d52c926">SGPIO_REG_SS11</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x12C)</td></tr>
<tr class="separator:ga8b54678bb5cece8a90791b515d52c926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e795240a18726953d218929409b7d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga4e795240a18726953d218929409b7d72">SGPIO_REG_SS12</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x130)</td></tr>
<tr class="separator:ga4e795240a18726953d218929409b7d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac005f3270d32b4d29599d9ad21edffb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gac005f3270d32b4d29599d9ad21edffb2">SGPIO_REG_SS13</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x134)</td></tr>
<tr class="separator:gac005f3270d32b4d29599d9ad21edffb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32cc50d14e14b096a57bcd0f0c9d7ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga32cc50d14e14b096a57bcd0f0c9d7ef7">SGPIO_REG_SS14</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x138)</td></tr>
<tr class="separator:ga32cc50d14e14b096a57bcd0f0c9d7ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9f9888835abce48435c1a6258c315e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gad9f9888835abce48435c1a6258c315e1">SGPIO_REG_SS15</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x13C)</td></tr>
<tr class="separator:gad9f9888835abce48435c1a6258c315e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c2cd6f4ca986886a30fd372cc4e639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga48c2cd6f4ca986886a30fd372cc4e639">SGPIO_PRESET</a>(slice)</td></tr>
<tr class="separator:ga48c2cd6f4ca986886a30fd372cc4e639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae73554cf5f1780278b45ee0510d1a005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gae73554cf5f1780278b45ee0510d1a005">SGPIO_PRESET0</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x140)</td></tr>
<tr class="separator:gae73554cf5f1780278b45ee0510d1a005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga203c0987296224e05f544147460ff31c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga203c0987296224e05f544147460ff31c">SGPIO_PRESET1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x144)</td></tr>
<tr class="separator:ga203c0987296224e05f544147460ff31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebcbd9a166c1d4e55e41cb61f92b9f2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaebcbd9a166c1d4e55e41cb61f92b9f2f">SGPIO_PRESET2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x148)</td></tr>
<tr class="separator:gaebcbd9a166c1d4e55e41cb61f92b9f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabff886931c98d6cbf04e9b6aee9afe19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gabff886931c98d6cbf04e9b6aee9afe19">SGPIO_PRESET3</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x14C)</td></tr>
<tr class="separator:gabff886931c98d6cbf04e9b6aee9afe19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1883810d3c183b41a2fd9296197fb42c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga1883810d3c183b41a2fd9296197fb42c">SGPIO_PRESET4</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x150)</td></tr>
<tr class="separator:ga1883810d3c183b41a2fd9296197fb42c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad68ab6f0075f6244f48ba568b18db0fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gad68ab6f0075f6244f48ba568b18db0fc">SGPIO_PRESET5</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x154)</td></tr>
<tr class="separator:gad68ab6f0075f6244f48ba568b18db0fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10380d2a3f03124ccf84e91842ede6ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga10380d2a3f03124ccf84e91842ede6ac">SGPIO_PRESET6</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x158)</td></tr>
<tr class="separator:ga10380d2a3f03124ccf84e91842ede6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71453119beb5bf007a0be6ad779859ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga71453119beb5bf007a0be6ad779859ff">SGPIO_PRESET7</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x15C)</td></tr>
<tr class="separator:ga71453119beb5bf007a0be6ad779859ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bc22923c34611d8638a7b668a862653"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga5bc22923c34611d8638a7b668a862653">SGPIO_PRESET8</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x160)</td></tr>
<tr class="separator:ga5bc22923c34611d8638a7b668a862653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f86ed39db48ea79dea31823e3884282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga3f86ed39db48ea79dea31823e3884282">SGPIO_PRESET9</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x164)</td></tr>
<tr class="separator:ga3f86ed39db48ea79dea31823e3884282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b3a08eef048dd7748d7f0ef3e3e8d0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga1b3a08eef048dd7748d7f0ef3e3e8d0c">SGPIO_PRESET10</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x168)</td></tr>
<tr class="separator:ga1b3a08eef048dd7748d7f0ef3e3e8d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4778d14c2fc15028692e16760b7f3855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga4778d14c2fc15028692e16760b7f3855">SGPIO_PRESET11</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x16C)</td></tr>
<tr class="separator:ga4778d14c2fc15028692e16760b7f3855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab575d6433c71a55cb4e52fdcc7698298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gab575d6433c71a55cb4e52fdcc7698298">SGPIO_PRESET12</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x170)</td></tr>
<tr class="separator:gab575d6433c71a55cb4e52fdcc7698298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac832195dfd097072c40bde008648b068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gac832195dfd097072c40bde008648b068">SGPIO_PRESET13</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x174)</td></tr>
<tr class="separator:gac832195dfd097072c40bde008648b068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga275dded1dcb237d9ffe882e40f71e31c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga275dded1dcb237d9ffe882e40f71e31c">SGPIO_PRESET14</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x178)</td></tr>
<tr class="separator:ga275dded1dcb237d9ffe882e40f71e31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf31fd6d3a784f5bb35c77c04c71d7d22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaf31fd6d3a784f5bb35c77c04c71d7d22">SGPIO_PRESET15</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x17C)</td></tr>
<tr class="separator:gaf31fd6d3a784f5bb35c77c04c71d7d22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9f067ff4ef874dbf997a043c64ee7db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gae9f067ff4ef874dbf997a043c64ee7db">SGPIO_COUNT</a>(slice)</td></tr>
<tr class="separator:gae9f067ff4ef874dbf997a043c64ee7db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae523432202de09cb1641229bfe61d40e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gae523432202de09cb1641229bfe61d40e">SGPIO_COUNT0</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x180)</td></tr>
<tr class="separator:gae523432202de09cb1641229bfe61d40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf87938de42e71554b195cffa2163bae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaf87938de42e71554b195cffa2163bae2">SGPIO_COUNT1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x184)</td></tr>
<tr class="separator:gaf87938de42e71554b195cffa2163bae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21a1b75d93030eaa7df65520bae663a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga21a1b75d93030eaa7df65520bae663a8">SGPIO_COUNT2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x188)</td></tr>
<tr class="separator:ga21a1b75d93030eaa7df65520bae663a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a014d384ac13a67ea47d2be755cf06c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga8a014d384ac13a67ea47d2be755cf06c">SGPIO_COUNT3</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x18C)</td></tr>
<tr class="separator:ga8a014d384ac13a67ea47d2be755cf06c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2851df40b13a84408a34e679eeb88381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga2851df40b13a84408a34e679eeb88381">SGPIO_COUNT4</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x190)</td></tr>
<tr class="separator:ga2851df40b13a84408a34e679eeb88381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga794986bab7b0dc5f66de4b36163525ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga794986bab7b0dc5f66de4b36163525ad">SGPIO_COUNT5</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x194)</td></tr>
<tr class="separator:ga794986bab7b0dc5f66de4b36163525ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aef813ed59d3ad04be8f537be36fb77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga9aef813ed59d3ad04be8f537be36fb77">SGPIO_COUNT6</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x198)</td></tr>
<tr class="separator:ga9aef813ed59d3ad04be8f537be36fb77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9ef43bd38162948c6d9684733289aba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gae9ef43bd38162948c6d9684733289aba">SGPIO_COUNT7</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x19C)</td></tr>
<tr class="separator:gae9ef43bd38162948c6d9684733289aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bf9b2d55d64d2fd06f30638a9040d45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga1bf9b2d55d64d2fd06f30638a9040d45">SGPIO_COUNT8</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x1A0)</td></tr>
<tr class="separator:ga1bf9b2d55d64d2fd06f30638a9040d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83100a2cff560ed3111236439b9a23d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga83100a2cff560ed3111236439b9a23d0">SGPIO_COUNT9</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x1A4)</td></tr>
<tr class="separator:ga83100a2cff560ed3111236439b9a23d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a600592264f303dd89f0a05268730ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga6a600592264f303dd89f0a05268730ce">SGPIO_COUNT10</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x1A8)</td></tr>
<tr class="separator:ga6a600592264f303dd89f0a05268730ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c9572ec4a070f88d206805707579c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga8c9572ec4a070f88d206805707579c11">SGPIO_COUNT11</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x1AC)</td></tr>
<tr class="separator:ga8c9572ec4a070f88d206805707579c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51a62e58c95011aa78925dc7d3dd8c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gad51a62e58c95011aa78925dc7d3dd8c5">SGPIO_COUNT12</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x1B0)</td></tr>
<tr class="separator:gad51a62e58c95011aa78925dc7d3dd8c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b97ff47c98f38186fc7f9432d627025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga2b97ff47c98f38186fc7f9432d627025">SGPIO_COUNT13</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x1B4)</td></tr>
<tr class="separator:ga2b97ff47c98f38186fc7f9432d627025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04de581ed04e01ab9ba12b0e4ea96435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga04de581ed04e01ab9ba12b0e4ea96435">SGPIO_COUNT14</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x1B8)</td></tr>
<tr class="separator:ga04de581ed04e01ab9ba12b0e4ea96435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa523bb3dbbada5b0ca58e69dc9014fe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaa523bb3dbbada5b0ca58e69dc9014fe4">SGPIO_COUNT15</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x1BC)</td></tr>
<tr class="separator:gaa523bb3dbbada5b0ca58e69dc9014fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb785fd672eaab69142073e76c9b5c25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gadb785fd672eaab69142073e76c9b5c25">SGPIO_POS</a>(slice)</td></tr>
<tr class="separator:gadb785fd672eaab69142073e76c9b5c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3a5df2c0d8174308de468fc1a0079f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaf3a5df2c0d8174308de468fc1a0079f4">SGPIO_POS0</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x1C0)</td></tr>
<tr class="separator:gaf3a5df2c0d8174308de468fc1a0079f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceea459345af12d88b5d06a48219a6a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaceea459345af12d88b5d06a48219a6a6">SGPIO_POS1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x1C4)</td></tr>
<tr class="separator:gaceea459345af12d88b5d06a48219a6a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a01d99c7860fba30cbfa90abf9e119"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga09a01d99c7860fba30cbfa90abf9e119">SGPIO_POS2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x1C8)</td></tr>
<tr class="separator:ga09a01d99c7860fba30cbfa90abf9e119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63c7beb9c8964ad39a260902cb8edd23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga63c7beb9c8964ad39a260902cb8edd23">SGPIO_POS3</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x1CC)</td></tr>
<tr class="separator:ga63c7beb9c8964ad39a260902cb8edd23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1ae12dbada0ce0d101faa4bd2bd688b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gae1ae12dbada0ce0d101faa4bd2bd688b">SGPIO_POS4</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x1D0)</td></tr>
<tr class="separator:gae1ae12dbada0ce0d101faa4bd2bd688b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b7b9518a971fc2fef7b70331cd3586b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga2b7b9518a971fc2fef7b70331cd3586b">SGPIO_POS5</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x1D4)</td></tr>
<tr class="separator:ga2b7b9518a971fc2fef7b70331cd3586b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b5c40df31d55ecf206ef47e4256b116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga4b5c40df31d55ecf206ef47e4256b116">SGPIO_POS6</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x1D8)</td></tr>
<tr class="separator:ga4b5c40df31d55ecf206ef47e4256b116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9619d34ea72fd493b7f22a18a7a75ad1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga9619d34ea72fd493b7f22a18a7a75ad1">SGPIO_POS7</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x1DC)</td></tr>
<tr class="separator:ga9619d34ea72fd493b7f22a18a7a75ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73910b545fec847e6e8c6ed8fd6a2b0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga73910b545fec847e6e8c6ed8fd6a2b0c">SGPIO_POS8</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x1E0)</td></tr>
<tr class="separator:ga73910b545fec847e6e8c6ed8fd6a2b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ab1886e517989fbb4434c7f2a639b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga92ab1886e517989fbb4434c7f2a639b3">SGPIO_POS9</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x1E4)</td></tr>
<tr class="separator:ga92ab1886e517989fbb4434c7f2a639b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga912b481bee0cf878bfc11e9500eccf0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga912b481bee0cf878bfc11e9500eccf0b">SGPIO_POS10</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x1E8)</td></tr>
<tr class="separator:ga912b481bee0cf878bfc11e9500eccf0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf97ead8a7f08a99efb556074a0f73569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaf97ead8a7f08a99efb556074a0f73569">SGPIO_POS11</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x1EC)</td></tr>
<tr class="separator:gaf97ead8a7f08a99efb556074a0f73569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cb2f7a26c0568da5cfd9e86092b6feb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga6cb2f7a26c0568da5cfd9e86092b6feb">SGPIO_POS12</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x1F0)</td></tr>
<tr class="separator:ga6cb2f7a26c0568da5cfd9e86092b6feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbc164cac65d61b4c84949d7a47ea49b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gafbc164cac65d61b4c84949d7a47ea49b">SGPIO_POS13</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x1F4)</td></tr>
<tr class="separator:gafbc164cac65d61b4c84949d7a47ea49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02e253377db58e87624ce4d2d428a2c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga02e253377db58e87624ce4d2d428a2c8">SGPIO_POS14</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x1F8)</td></tr>
<tr class="separator:ga02e253377db58e87624ce4d2d428a2c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f8320bc69ec0b170dee6a381a85c513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga5f8320bc69ec0b170dee6a381a85c513">SGPIO_POS15</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x1FC)</td></tr>
<tr class="separator:ga5f8320bc69ec0b170dee6a381a85c513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2284a0e3a1bae914c842e12b151a38ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga2284a0e3a1bae914c842e12b151a38ec">SGPIO_SLICE_A</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga2284a0e3a1bae914c842e12b151a38ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa048bc69c967d58a5a6ebbae42cfb548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaa048bc69c967d58a5a6ebbae42cfb548">SGPIO_SLICE_B</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa048bc69c967d58a5a6ebbae42cfb548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad154d137015edb269150da9c3717f358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gad154d137015edb269150da9c3717f358">SGPIO_SLICE_C</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gad154d137015edb269150da9c3717f358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae059b4c92076549b12cde6c8d0e3fa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaae059b4c92076549b12cde6c8d0e3fa8">SGPIO_SLICE_D</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaae059b4c92076549b12cde6c8d0e3fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61de05ed01375704cddb022ae1884e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga61de05ed01375704cddb022ae1884e8c">SGPIO_SLICE_E</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga61de05ed01375704cddb022ae1884e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6a5441601dd66f50e5b1834536eee11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaa6a5441601dd66f50e5b1834536eee11">SGPIO_SLICE_F</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaa6a5441601dd66f50e5b1834536eee11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e62f9bec94211a52c1fa53475aa1445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga1e62f9bec94211a52c1fa53475aa1445">SGPIO_SLICE_G</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga1e62f9bec94211a52c1fa53475aa1445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4765275a4d273cb5de0ea2d22a603d84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga4765275a4d273cb5de0ea2d22a603d84">SGPIO_SLICE_H</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga4765275a4d273cb5de0ea2d22a603d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cde051c05ffa5b3b83361eb77d44aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga7cde051c05ffa5b3b83361eb77d44aa5">SGPIO_SLICE_I</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga7cde051c05ffa5b3b83361eb77d44aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88f90f32a5be83e44383ce109da119e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga88f90f32a5be83e44383ce109da119e2">SGPIO_SLICE_J</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga88f90f32a5be83e44383ce109da119e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b4acd54502a751e92fb50d0c4b131b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga9b4acd54502a751e92fb50d0c4b131b1">SGPIO_SLICE_K</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga9b4acd54502a751e92fb50d0c4b131b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa49d641c32fe1e386667748db5f9c349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaa49d641c32fe1e386667748db5f9c349">SGPIO_SLICE_L</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gaa49d641c32fe1e386667748db5f9c349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e819224660d0229f4c0a0f5c551a923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga4e819224660d0229f4c0a0f5c551a923">SGPIO_SLICE_M</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga4e819224660d0229f4c0a0f5c551a923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9abcf73abb91b48d2bcbe1fb8c850f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga9abcf73abb91b48d2bcbe1fb8c850f95">SGPIO_SLICE_N</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga9abcf73abb91b48d2bcbe1fb8c850f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43c15cc39b0e7b45228d7a8f6bd9336f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga43c15cc39b0e7b45228d7a8f6bd9336f">SGPIO_SLICE_O</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga43c15cc39b0e7b45228d7a8f6bd9336f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61deac77ed3ede11c042c85a853dee2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga61deac77ed3ede11c042c85a853dee2d">SGPIO_SLICE_P</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga61deac77ed3ede11c042c85a853dee2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3f031f22acf88b0148ec47d3b14fa29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaf3f031f22acf88b0148ec47d3b14fa29">SGPIO_MASK_A</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x200)</td></tr>
<tr class="separator:gaf3f031f22acf88b0148ec47d3b14fa29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae167046efd9ad25b0b8698c229155e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gae167046efd9ad25b0b8698c229155e71">SGPIO_MASK_H</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x204)</td></tr>
<tr class="separator:gae167046efd9ad25b0b8698c229155e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3534970a0fea551cc69b8168f5895335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga3534970a0fea551cc69b8168f5895335">SGPIO_MASK_I</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x208)</td></tr>
<tr class="separator:ga3534970a0fea551cc69b8168f5895335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8557be140d76e0a99991d64a5343ec6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaa8557be140d76e0a99991d64a5343ec6">SGPIO_MASK_P</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x20C)</td></tr>
<tr class="separator:gaa8557be140d76e0a99991d64a5343ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga688e376350da65afe0fdb3866bfda937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga688e376350da65afe0fdb3866bfda937">SGPIO_GPIO_INREG</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x210)</td></tr>
<tr class="separator:ga688e376350da65afe0fdb3866bfda937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e5ba9e766b096ffce7d2efdd405ea0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga1e5ba9e766b096ffce7d2efdd405ea0c">SGPIO_GPIO_OUTREG</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x214)</td></tr>
<tr class="separator:ga1e5ba9e766b096ffce7d2efdd405ea0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf25787e62a3a7f85df370d740723a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaaf25787e62a3a7f85df370d740723a8c">SGPIO_GPIO_OENREG</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x218)</td></tr>
<tr class="separator:gaaf25787e62a3a7f85df370d740723a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae65b058fa17272c60258ac5681d0e0c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gae65b058fa17272c60258ac5681d0e0c3">SGPIO_CTRL_ENABLE</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x21C)</td></tr>
<tr class="separator:gae65b058fa17272c60258ac5681d0e0c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4f1e3251e789312efa6ed40bf2703f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gabb4f1e3251e789312efa6ed40bf2703f">SGPIO_CTRL_DISABLE</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0x220)</td></tr>
<tr class="separator:gabb4f1e3251e789312efa6ed40bf2703f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga946935c1fcb5713030fcddd882e5dcdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga946935c1fcb5713030fcddd882e5dcdd">SGPIO_CLR_EN_0</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xF00)</td></tr>
<tr class="separator:ga946935c1fcb5713030fcddd882e5dcdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fcb833b45ee99543ad2e92249131400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga9fcb833b45ee99543ad2e92249131400">SGPIO_SET_EN_0</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xF04)</td></tr>
<tr class="separator:ga9fcb833b45ee99543ad2e92249131400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3171cd312505cf7e60e2171d8203be3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga3171cd312505cf7e60e2171d8203be3d">SGPIO_ENABLE_0</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xF08)</td></tr>
<tr class="separator:ga3171cd312505cf7e60e2171d8203be3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf8d957a76a9b2b3a4bd847b8aef3dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaedf8d957a76a9b2b3a4bd847b8aef3dc">SGPIO_STATUS_0</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xF0C)</td></tr>
<tr class="separator:gaedf8d957a76a9b2b3a4bd847b8aef3dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d04c66e50c56d4ebfcfc62c82ad851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga79d04c66e50c56d4ebfcfc62c82ad851">SGPIO_CLR_STATUS_0</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xF10)</td></tr>
<tr class="separator:ga79d04c66e50c56d4ebfcfc62c82ad851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cac91e551433ee8679bc57fdf069339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga2cac91e551433ee8679bc57fdf069339">SGPIO_SET_STATUS_0</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xF14)</td></tr>
<tr class="separator:ga2cac91e551433ee8679bc57fdf069339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7955c41cee8a8f7ed60325962553dcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gac7955c41cee8a8f7ed60325962553dcc">SGPIO_CLR_EN_1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xF20)</td></tr>
<tr class="separator:gac7955c41cee8a8f7ed60325962553dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1efdea0cc38ae413bbd3f4709a583d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gab1efdea0cc38ae413bbd3f4709a583d8">SGPIO_SET_EN_1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xF24)</td></tr>
<tr class="separator:gab1efdea0cc38ae413bbd3f4709a583d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38be8731db20e069da0928c2d48e6eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga38be8731db20e069da0928c2d48e6eba">SGPIO_ENABLE_1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xF28)</td></tr>
<tr class="separator:ga38be8731db20e069da0928c2d48e6eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64c248ee6fb57c90dd4b696809fab383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga64c248ee6fb57c90dd4b696809fab383">SGPIO_STATUS_1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xF2C)</td></tr>
<tr class="separator:ga64c248ee6fb57c90dd4b696809fab383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b3fbb0be8724e134b9d7f0a5cea9c8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga1b3fbb0be8724e134b9d7f0a5cea9c8f">SGPIO_CLR_STATUS_1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xF30)</td></tr>
<tr class="separator:ga1b3fbb0be8724e134b9d7f0a5cea9c8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab38eea440770e048e2804f9d1caab443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gab38eea440770e048e2804f9d1caab443">SGPIO_SET_STATUS_1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xF34)</td></tr>
<tr class="separator:gab38eea440770e048e2804f9d1caab443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84d6d697287f94fc7e82ed2c73920406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga84d6d697287f94fc7e82ed2c73920406">SGPIO_CLR_EN_2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xF40)</td></tr>
<tr class="separator:ga84d6d697287f94fc7e82ed2c73920406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa106d97fbc0ca1263508de8ea72a3572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaa106d97fbc0ca1263508de8ea72a3572">SGPIO_SET_EN_2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xF44)</td></tr>
<tr class="separator:gaa106d97fbc0ca1263508de8ea72a3572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf577d0723388d7968b12afd95fc77629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaf577d0723388d7968b12afd95fc77629">SGPIO_ENABLE_2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xF48)</td></tr>
<tr class="separator:gaf577d0723388d7968b12afd95fc77629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7670ff4a193e343ddb804bb3840277ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga7670ff4a193e343ddb804bb3840277ff">SGPIO_STATUS_2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xF4C)</td></tr>
<tr class="separator:ga7670ff4a193e343ddb804bb3840277ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae069290cd2a9084c89c9b74f6198ad24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gae069290cd2a9084c89c9b74f6198ad24">SGPIO_CLR_STATUS_2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xF50)</td></tr>
<tr class="separator:gae069290cd2a9084c89c9b74f6198ad24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa086b18279d6ec2242313e2af6f5b7d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaa086b18279d6ec2242313e2af6f5b7d3">SGPIO_SET_STATUS_2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xF54)</td></tr>
<tr class="separator:gaa086b18279d6ec2242313e2af6f5b7d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b3718b70313fc1c3285e333c5562a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga5b3718b70313fc1c3285e333c5562a1a">SGPIO_CLR_EN_3</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xF60)</td></tr>
<tr class="separator:ga5b3718b70313fc1c3285e333c5562a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5ea4cf6e8a1a48aac7f5d60bdbb1b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaa5ea4cf6e8a1a48aac7f5d60bdbb1b56">SGPIO_SET_EN_3</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xF64)</td></tr>
<tr class="separator:gaa5ea4cf6e8a1a48aac7f5d60bdbb1b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab93f5d0e79fef1edc3e82f39b0352ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gab93f5d0e79fef1edc3e82f39b0352ead">SGPIO_ENABLE_3</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xF68)</td></tr>
<tr class="separator:gab93f5d0e79fef1edc3e82f39b0352ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccd9d286e027954d180d42ed6bd4b87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaccd9d286e027954d180d42ed6bd4b87d">SGPIO_STATUS_3</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xF6C)</td></tr>
<tr class="separator:gaccd9d286e027954d180d42ed6bd4b87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75908f2bd3c08162c164c346af10419b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga75908f2bd3c08162c164c346af10419b">SGPIO_CLR_STATUS_3</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xF70)</td></tr>
<tr class="separator:ga75908f2bd3c08162c164c346af10419b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0506a95600d7b2049a66d39522641aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga0506a95600d7b2049a66d39522641aed">SGPIO_SET_STATUS_3</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a> + 0xF74)</td></tr>
<tr class="separator:ga0506a95600d7b2049a66d39522641aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac84f71cfee948de72afa3ee6a46cd036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gac84f71cfee948de72afa3ee6a46cd036">SGPIO_OUT_MUX_CFG_P_OUT_CFG_SHIFT</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:gac84f71cfee948de72afa3ee6a46cd036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6be613de424724ac5dbe6781c32dc2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gad6be613de424724ac5dbe6781c32dc2d">SGPIO_OUT_MUX_CFG_P_OUT_CFG_MASK</a>&#160;&#160;&#160;			(0xf &lt;&lt; <a class="el" href="group__sdio__defines.html#gac84f71cfee948de72afa3ee6a46cd036">SGPIO_OUT_MUX_CFG_P_OUT_CFG_SHIFT</a>)</td></tr>
<tr class="separator:gad6be613de424724ac5dbe6781c32dc2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0dd4c65acfb9a2313d07a74b836ea4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaa0dd4c65acfb9a2313d07a74b836ea4b">SGPIO_OUT_MUX_CFG_P_OUT_CFG</a>(x)&#160;&#160;&#160;			((x) &lt;&lt; <a class="el" href="group__sdio__defines.html#gac84f71cfee948de72afa3ee6a46cd036">SGPIO_OUT_MUX_CFG_P_OUT_CFG_SHIFT</a>)</td></tr>
<tr class="separator:gaa0dd4c65acfb9a2313d07a74b836ea4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5311db1032cc079eaebdf272f1b56621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga5311db1032cc079eaebdf272f1b56621">SGPIO_OUT_MUX_CFG_P_OE_CFG_SHIFT</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:ga5311db1032cc079eaebdf272f1b56621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d86137feb3ff3f77192af9d0f4860ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga1d86137feb3ff3f77192af9d0f4860ce">SGPIO_OUT_MUX_CFG_P_OE_CFG_MASK</a>&#160;&#160;&#160;			(0x7 &lt;&lt; <a class="el" href="group__sdio__defines.html#ga5311db1032cc079eaebdf272f1b56621">SGPIO_OUT_MUX_CFG_P_OE_CFG_SHIFT</a>)</td></tr>
<tr class="separator:ga1d86137feb3ff3f77192af9d0f4860ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b29eddd3ac0490fbe3104972433ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga86b29eddd3ac0490fbe3104972433ead">SGPIO_OUT_MUX_CFG_P_OE_CFG</a>(x)&#160;&#160;&#160;			((x) &lt;&lt; <a class="el" href="group__sdio__defines.html#ga5311db1032cc079eaebdf272f1b56621">SGPIO_OUT_MUX_CFG_P_OE_CFG_SHIFT</a>)</td></tr>
<tr class="separator:ga86b29eddd3ac0490fbe3104972433ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5f4ab642c93458aa955676dc0e6bf2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gae5f4ab642c93458aa955676dc0e6bf2f">SGPIO_MUX_CFG_EXT_CLK_ENABLE_SHIFT</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:gae5f4ab642c93458aa955676dc0e6bf2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8c3eb3b536cc6d117e8403ce34c1110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gad8c3eb3b536cc6d117e8403ce34c1110">SGPIO_MUX_CFG_EXT_CLK_ENABLE_MASK</a>&#160;&#160;&#160;			(1 &lt;&lt; <a class="el" href="group__sdio__defines.html#gae5f4ab642c93458aa955676dc0e6bf2f">SGPIO_MUX_CFG_EXT_CLK_ENABLE_SHIFT</a>)</td></tr>
<tr class="separator:gad8c3eb3b536cc6d117e8403ce34c1110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac3ecdc94fb074adc4c0243a8ffa9e2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaac3ecdc94fb074adc4c0243a8ffa9e2e">SGPIO_MUX_CFG_EXT_CLK_ENABLE</a>(x)&#160;&#160;&#160;			((x) &lt;&lt; <a class="el" href="group__sdio__defines.html#gae5f4ab642c93458aa955676dc0e6bf2f">SGPIO_MUX_CFG_EXT_CLK_ENABLE_SHIFT</a>)</td></tr>
<tr class="separator:gaac3ecdc94fb074adc4c0243a8ffa9e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4153f14a533951b0c5e2ec4e12527d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gab4153f14a533951b0c5e2ec4e12527d4">SGPIO_MUX_CFG_CLK_SOURCE_PIN_MODE_SHIFT</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:gab4153f14a533951b0c5e2ec4e12527d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa491e7a572484f4712047eb23ee55cdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaa491e7a572484f4712047eb23ee55cdb">SGPIO_MUX_CFG_CLK_SOURCE_PIN_MODE_MASK</a>&#160;&#160;&#160;			(0x3 &lt;&lt; <a class="el" href="group__sdio__defines.html#gab4153f14a533951b0c5e2ec4e12527d4">SGPIO_MUX_CFG_CLK_SOURCE_PIN_MODE_SHIFT</a>)</td></tr>
<tr class="separator:gaa491e7a572484f4712047eb23ee55cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3d282947f7c91e098ee24cb87289917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gad3d282947f7c91e098ee24cb87289917">SGPIO_MUX_CFG_CLK_SOURCE_PIN_MODE</a>(x)&#160;&#160;&#160;			((x) &lt;&lt; <a class="el" href="group__sdio__defines.html#gab4153f14a533951b0c5e2ec4e12527d4">SGPIO_MUX_CFG_CLK_SOURCE_PIN_MODE_SHIFT</a>)</td></tr>
<tr class="separator:gad3d282947f7c91e098ee24cb87289917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c2348277f77a668565bb75827c1e278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga1c2348277f77a668565bb75827c1e278">SGPIO_MUX_CFG_CLK_SOURCE_SLICE_MODE_SHIFT</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:ga1c2348277f77a668565bb75827c1e278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10ea253be5a24c77fc8d3228fbe40b95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga10ea253be5a24c77fc8d3228fbe40b95">SGPIO_MUX_CFG_CLK_SOURCE_SLICE_MODE_MASK</a>&#160;&#160;&#160;			(0x3 &lt;&lt; <a class="el" href="group__sdio__defines.html#ga1c2348277f77a668565bb75827c1e278">SGPIO_MUX_CFG_CLK_SOURCE_SLICE_MODE_SHIFT</a>)</td></tr>
<tr class="separator:ga10ea253be5a24c77fc8d3228fbe40b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8613f836b6722466033f86ddf80bd92c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga8613f836b6722466033f86ddf80bd92c">SGPIO_MUX_CFG_CLK_SOURCE_SLICE_MODE</a>(x)&#160;&#160;&#160;			((x) &lt;&lt; <a class="el" href="group__sdio__defines.html#ga1c2348277f77a668565bb75827c1e278">SGPIO_MUX_CFG_CLK_SOURCE_SLICE_MODE_SHIFT</a>)</td></tr>
<tr class="separator:ga8613f836b6722466033f86ddf80bd92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4e8e6438c5ae4e0322338bf1aef1463"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gad4e8e6438c5ae4e0322338bf1aef1463">SGPIO_MUX_CFG_QUALIFIER_MODE_SHIFT</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="separator:gad4e8e6438c5ae4e0322338bf1aef1463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35472adf609b8df9adf029656f92ae3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga35472adf609b8df9adf029656f92ae3e">SGPIO_MUX_CFG_QUALIFIER_MODE_MASK</a>&#160;&#160;&#160;			(0x3 &lt;&lt; <a class="el" href="group__sdio__defines.html#gad4e8e6438c5ae4e0322338bf1aef1463">SGPIO_MUX_CFG_QUALIFIER_MODE_SHIFT</a>)</td></tr>
<tr class="separator:ga35472adf609b8df9adf029656f92ae3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76d819e6eb1f2045d810d3b8e389fc88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga76d819e6eb1f2045d810d3b8e389fc88">SGPIO_MUX_CFG_QUALIFIER_MODE</a>(x)&#160;&#160;&#160;			((x) &lt;&lt; <a class="el" href="group__sdio__defines.html#gad4e8e6438c5ae4e0322338bf1aef1463">SGPIO_MUX_CFG_QUALIFIER_MODE_SHIFT</a>)</td></tr>
<tr class="separator:ga76d819e6eb1f2045d810d3b8e389fc88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2390dc88ed797c3c0aaf26c8e4cd447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gad2390dc88ed797c3c0aaf26c8e4cd447">SGPIO_MUX_CFG_QUALIFIER_PIN_MODE_SHIFT</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="separator:gad2390dc88ed797c3c0aaf26c8e4cd447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae387db77cec417f5b31ac10319d23a0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gae387db77cec417f5b31ac10319d23a0e">SGPIO_MUX_CFG_QUALIFIER_PIN_MODE_MASK</a>&#160;&#160;&#160;			(0x3 &lt;&lt; <a class="el" href="group__sdio__defines.html#gad2390dc88ed797c3c0aaf26c8e4cd447">SGPIO_MUX_CFG_QUALIFIER_PIN_MODE_SHIFT</a>)</td></tr>
<tr class="separator:gae387db77cec417f5b31ac10319d23a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48a51d678056d8756dccfd97303881fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga48a51d678056d8756dccfd97303881fe">SGPIO_MUX_CFG_QUALIFIER_PIN_MODE</a>(x)&#160;&#160;&#160;			((x) &lt;&lt; <a class="el" href="group__sdio__defines.html#gad2390dc88ed797c3c0aaf26c8e4cd447">SGPIO_MUX_CFG_QUALIFIER_PIN_MODE_SHIFT</a>)</td></tr>
<tr class="separator:ga48a51d678056d8756dccfd97303881fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cc4f91df8bbe3d7703e2ec752a2305d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga5cc4f91df8bbe3d7703e2ec752a2305d">SGPIO_MUX_CFG_QUALIFIER_SLICE_MODE_SHIFT</a>&#160;&#160;&#160;(9)</td></tr>
<tr class="separator:ga5cc4f91df8bbe3d7703e2ec752a2305d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d53f83eaf1bd05c45a8a4505bbd0d71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga0d53f83eaf1bd05c45a8a4505bbd0d71">SGPIO_MUX_CFG_QUALIFIER_SLICE_MODE_MASK</a>&#160;&#160;&#160;			(0x3 &lt;&lt; <a class="el" href="group__sdio__defines.html#ga5cc4f91df8bbe3d7703e2ec752a2305d">SGPIO_MUX_CFG_QUALIFIER_SLICE_MODE_SHIFT</a>)</td></tr>
<tr class="separator:ga0d53f83eaf1bd05c45a8a4505bbd0d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3e7359114181feda08464aec4a1d600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gad3e7359114181feda08464aec4a1d600">SGPIO_MUX_CFG_QUALIFIER_SLICE_MODE</a>(x)&#160;&#160;&#160;			((x) &lt;&lt; <a class="el" href="group__sdio__defines.html#ga5cc4f91df8bbe3d7703e2ec752a2305d">SGPIO_MUX_CFG_QUALIFIER_SLICE_MODE_SHIFT</a>)</td></tr>
<tr class="separator:gad3e7359114181feda08464aec4a1d600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f0abf50543ae613b9880912ef8f2174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga2f0abf50543ae613b9880912ef8f2174">SGPIO_MUX_CFG_CONCAT_ENABLE_SHIFT</a>&#160;&#160;&#160;(11)</td></tr>
<tr class="separator:ga2f0abf50543ae613b9880912ef8f2174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d246a81509b7071c4828eaad62b3b1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga7d246a81509b7071c4828eaad62b3b1b">SGPIO_MUX_CFG_CONCAT_ENABLE_MASK</a>&#160;&#160;&#160;			(1 &lt;&lt; <a class="el" href="group__sdio__defines.html#ga2f0abf50543ae613b9880912ef8f2174">SGPIO_MUX_CFG_CONCAT_ENABLE_SHIFT</a>)</td></tr>
<tr class="separator:ga7d246a81509b7071c4828eaad62b3b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb02f13c5000c241d223832480216fea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gacb02f13c5000c241d223832480216fea">SGPIO_MUX_CFG_CONCAT_ENABLE</a>(x)&#160;&#160;&#160;			((x) &lt;&lt; <a class="el" href="group__sdio__defines.html#ga2f0abf50543ae613b9880912ef8f2174">SGPIO_MUX_CFG_CONCAT_ENABLE_SHIFT</a>)</td></tr>
<tr class="separator:gacb02f13c5000c241d223832480216fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4821031bb37edab9bb4635e099f1e2a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga4821031bb37edab9bb4635e099f1e2a9">SGPIO_MUX_CFG_CONCAT_ORDER_SHIFT</a>&#160;&#160;&#160;(12)</td></tr>
<tr class="separator:ga4821031bb37edab9bb4635e099f1e2a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20525ed58fcb2558807d9f2ef7280fcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga20525ed58fcb2558807d9f2ef7280fcc">SGPIO_MUX_CFG_CONCAT_ORDER_MASK</a>&#160;&#160;&#160;			(0x3 &lt;&lt; <a class="el" href="group__sdio__defines.html#ga4821031bb37edab9bb4635e099f1e2a9">SGPIO_MUX_CFG_CONCAT_ORDER_SHIFT</a>)</td></tr>
<tr class="separator:ga20525ed58fcb2558807d9f2ef7280fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9795a91def0c2737cca0f80537e542b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga9795a91def0c2737cca0f80537e542b5">SGPIO_MUX_CFG_CONCAT_ORDER</a>(x)&#160;&#160;&#160;			((x) &lt;&lt; <a class="el" href="group__sdio__defines.html#ga4821031bb37edab9bb4635e099f1e2a9">SGPIO_MUX_CFG_CONCAT_ORDER_SHIFT</a>)</td></tr>
<tr class="separator:ga9795a91def0c2737cca0f80537e542b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga074770f6a37097fe49256c6c521008c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga074770f6a37097fe49256c6c521008c6">SGPIO_SLICE_MUX_CFG_MATCH_MODE_SHIFT</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:ga074770f6a37097fe49256c6c521008c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c6a3201237f7b2f5f4b36a3f58fbb3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga1c6a3201237f7b2f5f4b36a3f58fbb3f">SGPIO_SLICE_MUX_CFG_MATCH_MODE_MASK</a>&#160;&#160;&#160;			(1 &lt;&lt; <a class="el" href="group__sdio__defines.html#ga074770f6a37097fe49256c6c521008c6">SGPIO_SLICE_MUX_CFG_MATCH_MODE_SHIFT</a>)</td></tr>
<tr class="separator:ga1c6a3201237f7b2f5f4b36a3f58fbb3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75cb6c844a6d4cbb0686a6e66c31bb6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga75cb6c844a6d4cbb0686a6e66c31bb6d">SGPIO_SLICE_MUX_CFG_MATCH_MODE</a>(x)&#160;&#160;&#160;			((x) &lt;&lt; <a class="el" href="group__sdio__defines.html#ga074770f6a37097fe49256c6c521008c6">SGPIO_SLICE_MUX_CFG_MATCH_MODE_SHIFT</a>)</td></tr>
<tr class="separator:ga75cb6c844a6d4cbb0686a6e66c31bb6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478f90da855e77a2a0d1734188219a91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga478f90da855e77a2a0d1734188219a91">SGPIO_SLICE_MUX_CFG_CLK_CAPTURE_MODE_SHIFT</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:ga478f90da855e77a2a0d1734188219a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d23812d7b2ac3d6f6469844fdb6606d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga1d23812d7b2ac3d6f6469844fdb6606d">SGPIO_SLICE_MUX_CFG_CLK_CAPTURE_MODE_MASK</a>&#160;&#160;&#160;			(1 &lt;&lt; <a class="el" href="group__sdio__defines.html#ga478f90da855e77a2a0d1734188219a91">SGPIO_SLICE_MUX_CFG_CLK_CAPTURE_MODE_SHIFT</a>)</td></tr>
<tr class="separator:ga1d23812d7b2ac3d6f6469844fdb6606d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766e84ad5837cf9d01d1b38885bd7dbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga766e84ad5837cf9d01d1b38885bd7dbc">SGPIO_SLICE_MUX_CFG_CLK_CAPTURE_MODE</a>(x)&#160;&#160;&#160;			((x) &lt;&lt; <a class="el" href="group__sdio__defines.html#ga478f90da855e77a2a0d1734188219a91">SGPIO_SLICE_MUX_CFG_CLK_CAPTURE_MODE_SHIFT</a>)</td></tr>
<tr class="separator:ga766e84ad5837cf9d01d1b38885bd7dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fdda853ac95fbb8b4a935784371d8b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga6fdda853ac95fbb8b4a935784371d8b1">SGPIO_SLICE_MUX_CFG_CLKGEN_MODE_SHIFT</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:ga6fdda853ac95fbb8b4a935784371d8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8074e9753fba40664fb144c85b0f16f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga8074e9753fba40664fb144c85b0f16f4">SGPIO_SLICE_MUX_CFG_CLKGEN_MODE_MASK</a>&#160;&#160;&#160;			(1 &lt;&lt; <a class="el" href="group__sdio__defines.html#ga6fdda853ac95fbb8b4a935784371d8b1">SGPIO_SLICE_MUX_CFG_CLKGEN_MODE_SHIFT</a>)</td></tr>
<tr class="separator:ga8074e9753fba40664fb144c85b0f16f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89e27e2779dba1d71b107858ad9b75f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga89e27e2779dba1d71b107858ad9b75f3">SGPIO_SLICE_MUX_CFG_CLKGEN_MODE</a>(x)&#160;&#160;&#160;			((x) &lt;&lt; <a class="el" href="group__sdio__defines.html#ga6fdda853ac95fbb8b4a935784371d8b1">SGPIO_SLICE_MUX_CFG_CLKGEN_MODE_SHIFT</a>)</td></tr>
<tr class="separator:ga89e27e2779dba1d71b107858ad9b75f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f8ebe1605a52dbd361320b5881a3f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga14f8ebe1605a52dbd361320b5881a3f8">SGPIO_SLICE_MUX_CFG_INV_OUT_CLK_SHIFT</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:ga14f8ebe1605a52dbd361320b5881a3f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc8d001ce5b7436a281dceb8e76d593"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gabfc8d001ce5b7436a281dceb8e76d593">SGPIO_SLICE_MUX_CFG_INV_OUT_CLK_MASK</a>&#160;&#160;&#160;			(1 &lt;&lt; <a class="el" href="group__sdio__defines.html#ga14f8ebe1605a52dbd361320b5881a3f8">SGPIO_SLICE_MUX_CFG_INV_OUT_CLK_SHIFT</a>)</td></tr>
<tr class="separator:gabfc8d001ce5b7436a281dceb8e76d593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b36c2c7ca1f24093a71147eb003fb03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga8b36c2c7ca1f24093a71147eb003fb03">SGPIO_SLICE_MUX_CFG_INV_OUT_CLK</a>(x)&#160;&#160;&#160;			((x) &lt;&lt; <a class="el" href="group__sdio__defines.html#ga14f8ebe1605a52dbd361320b5881a3f8">SGPIO_SLICE_MUX_CFG_INV_OUT_CLK_SHIFT</a>)</td></tr>
<tr class="separator:ga8b36c2c7ca1f24093a71147eb003fb03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacedb51fe8ca6591599c3cd66770129b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gacedb51fe8ca6591599c3cd66770129b5">SGPIO_SLICE_MUX_CFG_DATA_CAPTURE_MODE_SHIFT</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:gacedb51fe8ca6591599c3cd66770129b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92705bb64fe0c3674dcd638342896e56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga92705bb64fe0c3674dcd638342896e56">SGPIO_SLICE_MUX_CFG_DATA_CAPTURE_MODE_MASK</a>&#160;&#160;&#160;			(0x3 &lt;&lt; <a class="el" href="group__sdio__defines.html#gacedb51fe8ca6591599c3cd66770129b5">SGPIO_SLICE_MUX_CFG_DATA_CAPTURE_MODE_SHIFT</a>)</td></tr>
<tr class="separator:ga92705bb64fe0c3674dcd638342896e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa69c389870dda28c7a0b17cc325ba8f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaa69c389870dda28c7a0b17cc325ba8f4">SGPIO_SLICE_MUX_CFG_DATA_CAPTURE_MODE</a>(x)&#160;&#160;&#160;			((x) &lt;&lt; <a class="el" href="group__sdio__defines.html#gacedb51fe8ca6591599c3cd66770129b5">SGPIO_SLICE_MUX_CFG_DATA_CAPTURE_MODE_SHIFT</a>)</td></tr>
<tr class="separator:gaa69c389870dda28c7a0b17cc325ba8f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2922234880faf1ef1fb5519db55386e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gac2922234880faf1ef1fb5519db55386e">SGPIO_SLICE_MUX_CFG_PARALLEL_MODE_SHIFT</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="separator:gac2922234880faf1ef1fb5519db55386e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87fab0343ac564f67a5192ff9b88f1cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga87fab0343ac564f67a5192ff9b88f1cc">SGPIO_SLICE_MUX_CFG_PARALLEL_MODE_MASK</a>&#160;&#160;&#160;			(0x3 &lt;&lt; <a class="el" href="group__sdio__defines.html#gac2922234880faf1ef1fb5519db55386e">SGPIO_SLICE_MUX_CFG_PARALLEL_MODE_SHIFT</a>)</td></tr>
<tr class="separator:ga87fab0343ac564f67a5192ff9b88f1cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e73968b8854da9609f3e572a8d0f45a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga6e73968b8854da9609f3e572a8d0f45a">SGPIO_SLICE_MUX_CFG_PARALLEL_MODE</a>(x)&#160;&#160;&#160;			((x) &lt;&lt; <a class="el" href="group__sdio__defines.html#gac2922234880faf1ef1fb5519db55386e">SGPIO_SLICE_MUX_CFG_PARALLEL_MODE_SHIFT</a>)</td></tr>
<tr class="separator:ga6e73968b8854da9609f3e572a8d0f45a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62db7a1d7fcc7a8c4b883d197ed7c7bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga62db7a1d7fcc7a8c4b883d197ed7c7bd">SGPIO_SLICE_MUX_CFG_INV_QUALIFIER_SHIFT</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="separator:ga62db7a1d7fcc7a8c4b883d197ed7c7bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb45158e189a3c3b53928dec9f6891cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gafb45158e189a3c3b53928dec9f6891cd">SGPIO_SLICE_MUX_CFG_INV_QUALIFIER_MASK</a>&#160;&#160;&#160;			(1 &lt;&lt; <a class="el" href="group__sdio__defines.html#ga62db7a1d7fcc7a8c4b883d197ed7c7bd">SGPIO_SLICE_MUX_CFG_INV_QUALIFIER_SHIFT</a>)</td></tr>
<tr class="separator:gafb45158e189a3c3b53928dec9f6891cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4eea104af4304c2543fbf1239af813f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gab4eea104af4304c2543fbf1239af813f">SGPIO_SLICE_MUX_CFG_INV_QUALIFIER</a>(x)&#160;&#160;&#160;			((x) &lt;&lt; <a class="el" href="group__sdio__defines.html#ga62db7a1d7fcc7a8c4b883d197ed7c7bd">SGPIO_SLICE_MUX_CFG_INV_QUALIFIER_SHIFT</a>)</td></tr>
<tr class="separator:gab4eea104af4304c2543fbf1239af813f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeff8523843eccf2d0e1ee0b74d93f1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gadeff8523843eccf2d0e1ee0b74d93f1b">SGPIO_POS_POS_SHIFT</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:gadeff8523843eccf2d0e1ee0b74d93f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93719dddc12910428e7c5729ea61a65a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga93719dddc12910428e7c5729ea61a65a">SGPIO_POS_POS_MASK</a>&#160;&#160;&#160;(0xff &lt;&lt; <a class="el" href="group__sdio__defines.html#gadeff8523843eccf2d0e1ee0b74d93f1b">SGPIO_POS_POS_SHIFT</a>)</td></tr>
<tr class="separator:ga93719dddc12910428e7c5729ea61a65a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36ca94a4e94180f21ee489b629645fd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga36ca94a4e94180f21ee489b629645fd5">SGPIO_POS_POS</a>(x)&#160;&#160;&#160;((x) &lt;&lt; <a class="el" href="group__sdio__defines.html#gadeff8523843eccf2d0e1ee0b74d93f1b">SGPIO_POS_POS_SHIFT</a>)</td></tr>
<tr class="separator:ga36ca94a4e94180f21ee489b629645fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bddfa04890ff88193ac7f5f6daf1558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga3bddfa04890ff88193ac7f5f6daf1558">SGPIO_POS_POS_RESET_SHIFT</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="separator:ga3bddfa04890ff88193ac7f5f6daf1558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83718c2c757d6f6a468f376d7c843241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga83718c2c757d6f6a468f376d7c843241">SGPIO_POS_POS_RESET_MASK</a>&#160;&#160;&#160;(0xff &lt;&lt; <a class="el" href="group__sdio__defines.html#ga3bddfa04890ff88193ac7f5f6daf1558">SGPIO_POS_POS_RESET_SHIFT</a>)</td></tr>
<tr class="separator:ga83718c2c757d6f6a468f376d7c843241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ffcab8e93380a2145a55b6f7cb1bec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga27ffcab8e93380a2145a55b6f7cb1bec">SGPIO_POS_POS_RESET</a>(x)&#160;&#160;&#160;((x) &lt;&lt; <a class="el" href="group__sdio__defines.html#ga3bddfa04890ff88193ac7f5f6daf1558">SGPIO_POS_POS_RESET_SHIFT</a>)</td></tr>
<tr class="separator:ga27ffcab8e93380a2145a55b6f7cb1bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9178978e8dc8f9ade2b2c7a28ebeda80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga9178978e8dc8f9ade2b2c7a28ebeda80">SGPIO_OUT_MUX_CFGx_P_OUT_CFG_SHIFT</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:ga9178978e8dc8f9ade2b2c7a28ebeda80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d07dd293a43c3212605683f5b052cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gac0d07dd293a43c3212605683f5b052cd">SGPIO_OUT_MUX_CFGx_P_OUT_CFG_MASK</a>&#160;&#160;&#160;			(0xf &lt;&lt; <a class="el" href="group__sdio__defines.html#ga9178978e8dc8f9ade2b2c7a28ebeda80">SGPIO_OUT_MUX_CFGx_P_OUT_CFG_SHIFT</a>)</td></tr>
<tr class="separator:gac0d07dd293a43c3212605683f5b052cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97263cd7806b01fd46260facfc2ce559"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga97263cd7806b01fd46260facfc2ce559">SGPIO_OUT_MUX_CFGx_P_OUT_CFG</a>(x)&#160;&#160;&#160;			((x) &lt;&lt; <a class="el" href="group__sdio__defines.html#ga9178978e8dc8f9ade2b2c7a28ebeda80">SGPIO_OUT_MUX_CFGx_P_OUT_CFG_SHIFT</a>)</td></tr>
<tr class="separator:ga97263cd7806b01fd46260facfc2ce559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga298d5198cbb914135b18a31ad5ce1f9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga298d5198cbb914135b18a31ad5ce1f9f">SGPIO_OUT_MUX_CFGx_P_OE_CFG_SHIFT</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:ga298d5198cbb914135b18a31ad5ce1f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade75e7a5d04874b05afb69fda035ceef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gade75e7a5d04874b05afb69fda035ceef">SGPIO_OUT_MUX_CFGx_P_OE_CFG_MASK</a>&#160;&#160;&#160;			(0x7 &lt;&lt; <a class="el" href="group__sdio__defines.html#ga298d5198cbb914135b18a31ad5ce1f9f">SGPIO_OUT_MUX_CFGx_P_OE_CFG_SHIFT</a>)</td></tr>
<tr class="separator:gade75e7a5d04874b05afb69fda035ceef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga175420c16d7cd8f2279fc70b4dd00271"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga175420c16d7cd8f2279fc70b4dd00271">SGPIO_OUT_MUX_CFGx_P_OE_CFG</a>(x)&#160;&#160;&#160;			((x) &lt;&lt; <a class="el" href="group__sdio__defines.html#ga298d5198cbb914135b18a31ad5ce1f9f">SGPIO_OUT_MUX_CFGx_P_OE_CFG_SHIFT</a>)</td></tr>
<tr class="separator:ga175420c16d7cd8f2279fc70b4dd00271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2dfab8597045069ee0ae49807f18d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga6b2dfab8597045069ee0ae49807f18d2">SGPIO_MUX_CFGx_EXT_CLK_ENABLE_SHIFT</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:ga6b2dfab8597045069ee0ae49807f18d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga411fba3913b6392cf3a7edfbd7586579"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga411fba3913b6392cf3a7edfbd7586579">SGPIO_MUX_CFGx_EXT_CLK_ENABLE</a>&#160;&#160;&#160;			(1 &lt;&lt; <a class="el" href="group__sdio__defines.html#ga6b2dfab8597045069ee0ae49807f18d2">SGPIO_MUX_CFGx_EXT_CLK_ENABLE_SHIFT</a>)</td></tr>
<tr class="separator:ga411fba3913b6392cf3a7edfbd7586579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fe92f3f98b04ce64c6c64859f5d182b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga9fe92f3f98b04ce64c6c64859f5d182b">SGPIO_MUX_CFGx_CLK_SOURCE_PIN_MODE_SHIFT</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:ga9fe92f3f98b04ce64c6c64859f5d182b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4149baa579eb290b87a1bbe4826211d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gab4149baa579eb290b87a1bbe4826211d">SGPIO_MUX_CFGx_CLK_SOURCE_PIN_MODE_MASK</a>&#160;&#160;&#160;			(0x3 &lt;&lt; <a class="el" href="group__sdio__defines.html#ga9fe92f3f98b04ce64c6c64859f5d182b">SGPIO_MUX_CFGx_CLK_SOURCE_PIN_MODE_SHIFT</a>)</td></tr>
<tr class="separator:gab4149baa579eb290b87a1bbe4826211d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40e73bfda744fbda82e08bf4cd1f8e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gab40e73bfda744fbda82e08bf4cd1f8e4">SGPIO_MUX_CFGx_CLK_SOURCE_PIN_MODE</a>(x)&#160;&#160;&#160;			((x) &lt;&lt; <a class="el" href="group__sdio__defines.html#ga9fe92f3f98b04ce64c6c64859f5d182b">SGPIO_MUX_CFGx_CLK_SOURCE_PIN_MODE_SHIFT</a>)</td></tr>
<tr class="separator:gab40e73bfda744fbda82e08bf4cd1f8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e62f196495445690e89892f8d9168d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga42e62f196495445690e89892f8d9168d">SGPIO_MUX_CFGx_CLK_SOURCE_SLICE_MODE_SHIFT</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:ga42e62f196495445690e89892f8d9168d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd1edab0d5800c472540de446058638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga7cd1edab0d5800c472540de446058638">SGPIO_MUX_CFGx_CLK_SOURCE_SLICE_MODE_MASK</a>&#160;&#160;&#160;			(0x3 &lt;&lt; <a class="el" href="group__sdio__defines.html#ga42e62f196495445690e89892f8d9168d">SGPIO_MUX_CFGx_CLK_SOURCE_SLICE_MODE_SHIFT</a>)</td></tr>
<tr class="separator:ga7cd1edab0d5800c472540de446058638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03c556f4fbcb3291d738b2ba8a8e72b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga03c556f4fbcb3291d738b2ba8a8e72b4">SGPIO_MUX_CFGx_CLK_SOURCE_SLICE_MODE</a>(x)&#160;&#160;&#160;			((x) &lt;&lt; <a class="el" href="group__sdio__defines.html#ga42e62f196495445690e89892f8d9168d">SGPIO_MUX_CFGx_CLK_SOURCE_SLICE_MODE_SHIFT</a>)</td></tr>
<tr class="separator:ga03c556f4fbcb3291d738b2ba8a8e72b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e9875e339799e955fd7457e7201218f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga5e9875e339799e955fd7457e7201218f">SGPIO_MUX_CFGx_QUALIFIER_MODE_SHIFT</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="separator:ga5e9875e339799e955fd7457e7201218f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9f130999b2644dc2a4a68bc0b53681d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gae9f130999b2644dc2a4a68bc0b53681d">SGPIO_MUX_CFGx_QUALIFIER_MODE_MASK</a>&#160;&#160;&#160;			(0x3 &lt;&lt; <a class="el" href="group__sdio__defines.html#ga5e9875e339799e955fd7457e7201218f">SGPIO_MUX_CFGx_QUALIFIER_MODE_SHIFT</a>)</td></tr>
<tr class="separator:gae9f130999b2644dc2a4a68bc0b53681d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae699e5e88319500d04f6e298108a765f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gae699e5e88319500d04f6e298108a765f">SGPIO_MUX_CFGx_QUALIFIER_MODE</a>(x)&#160;&#160;&#160;			((x) &lt;&lt; <a class="el" href="group__sdio__defines.html#ga5e9875e339799e955fd7457e7201218f">SGPIO_MUX_CFGx_QUALIFIER_MODE_SHIFT</a>)</td></tr>
<tr class="separator:gae699e5e88319500d04f6e298108a765f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6c1bf2a99016ac0735670476b6b884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaee6c1bf2a99016ac0735670476b6b884">SGPIO_MUX_CFGx_QUALIFIER_PIN_MODE_SHIFT</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="separator:gaee6c1bf2a99016ac0735670476b6b884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga609da47d024633c78c90ec23f33a6862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga609da47d024633c78c90ec23f33a6862">SGPIO_MUX_CFGx_QUALIFIER_PIN_MODE_MASK</a>&#160;&#160;&#160;			(0x3 &lt;&lt; <a class="el" href="group__sdio__defines.html#gaee6c1bf2a99016ac0735670476b6b884">SGPIO_MUX_CFGx_QUALIFIER_PIN_MODE_SHIFT</a>)</td></tr>
<tr class="separator:ga609da47d024633c78c90ec23f33a6862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae82dedbf6a2bcd3078f82c5992ef53d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gae82dedbf6a2bcd3078f82c5992ef53d3">SGPIO_MUX_CFGx_QUALIFIER_PIN_MODE</a>(x)&#160;&#160;&#160;			((x) &lt;&lt; <a class="el" href="group__sdio__defines.html#gaee6c1bf2a99016ac0735670476b6b884">SGPIO_MUX_CFGx_QUALIFIER_PIN_MODE_SHIFT</a>)</td></tr>
<tr class="separator:gae82dedbf6a2bcd3078f82c5992ef53d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa68799f27502c1d9cd49927d044d014d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaa68799f27502c1d9cd49927d044d014d">SGPIO_MUX_CFGx_QUALIFIER_SLICE_MODE_SHIFT</a>&#160;&#160;&#160;(9)</td></tr>
<tr class="separator:gaa68799f27502c1d9cd49927d044d014d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab83d1b8925a992a7d690f372f0f7374d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gab83d1b8925a992a7d690f372f0f7374d">SGPIO_MUX_CFGx_QUALIFIER_SLICE_MODE_MASK</a>&#160;&#160;&#160;			(0x3 &lt;&lt; <a class="el" href="group__sdio__defines.html#gaa68799f27502c1d9cd49927d044d014d">SGPIO_MUX_CFGx_QUALIFIER_SLICE_MODE_SHIFT</a>)</td></tr>
<tr class="separator:gab83d1b8925a992a7d690f372f0f7374d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6299dc4dca3d31af3e8397ec533ae941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga6299dc4dca3d31af3e8397ec533ae941">SGPIO_MUX_CFGx_QUALIFIER_SLICE_MODE</a>(x)&#160;&#160;&#160;			((x) &lt;&lt; SGPIO_MUX_CFG0_QUALIFIER_SLICE_MODE_SHIFT)</td></tr>
<tr class="separator:ga6299dc4dca3d31af3e8397ec533ae941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga209e860c95ac05a376d11cf1bf19484f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga209e860c95ac05a376d11cf1bf19484f">SGPIO_MUX_CFGx_CONCAT_ENABLE_SHIFT</a>&#160;&#160;&#160;(11)</td></tr>
<tr class="separator:ga209e860c95ac05a376d11cf1bf19484f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac72914a6fd22104bbc9ce6254067b20f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gac72914a6fd22104bbc9ce6254067b20f">SGPIO_MUX_CFGx_CONCAT_ENABLE</a>&#160;&#160;&#160;			(1 &lt;&lt; <a class="el" href="group__sdio__defines.html#ga209e860c95ac05a376d11cf1bf19484f">SGPIO_MUX_CFGx_CONCAT_ENABLE_SHIFT</a>)</td></tr>
<tr class="separator:gac72914a6fd22104bbc9ce6254067b20f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b7946bfd3ad37372762a526a74c543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaf0b7946bfd3ad37372762a526a74c543">SGPIO_MUX_CFGx_CONCAT_ORDER_SHIFT</a>&#160;&#160;&#160;(12)</td></tr>
<tr class="separator:gaf0b7946bfd3ad37372762a526a74c543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f865f17bcc7d6bd6800055efce165fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga8f865f17bcc7d6bd6800055efce165fb">SGPIO_MUX_CFGx_CONCAT_ORDER_MASK</a>&#160;&#160;&#160;			(0x3 &lt;&lt; <a class="el" href="group__sdio__defines.html#gaf0b7946bfd3ad37372762a526a74c543">SGPIO_MUX_CFGx_CONCAT_ORDER_SHIFT</a>)</td></tr>
<tr class="separator:ga8f865f17bcc7d6bd6800055efce165fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba2d1bf6da5c52a93951aff86ce60e64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaba2d1bf6da5c52a93951aff86ce60e64">SGPIO_MUX_CFGx_CONCAT_ORDER</a>(x)&#160;&#160;&#160;			((x) &lt;&lt; <a class="el" href="group__sdio__defines.html#gaf0b7946bfd3ad37372762a526a74c543">SGPIO_MUX_CFGx_CONCAT_ORDER_SHIFT</a>)</td></tr>
<tr class="separator:gaba2d1bf6da5c52a93951aff86ce60e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb334c7b12d3f06efe8b037b921dde10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gabb334c7b12d3f06efe8b037b921dde10">SGPIO_SLICE_MUX_CFGx_MATCH_MODE_SHIFT</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:gabb334c7b12d3f06efe8b037b921dde10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga481bcfdcf9e5ccc4274a612e0084dd85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga481bcfdcf9e5ccc4274a612e0084dd85">SGPIO_SLICE_MUX_CFGx_MATCH_MODE</a>&#160;&#160;&#160;			(1 &lt;&lt; SGPIO_SLICE_MUX_CFG0_MATCH_MODE_SHIFT)</td></tr>
<tr class="separator:ga481bcfdcf9e5ccc4274a612e0084dd85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e6a908ee5d3d2e493a645507b628d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga94e6a908ee5d3d2e493a645507b628d5">SGPIO_SLICE_MUX_CFGx_CLK_CAPTURE_MODE_SHIFT</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:ga94e6a908ee5d3d2e493a645507b628d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a6e7d033b618a80abc1aa95c636feb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga0a6e7d033b618a80abc1aa95c636feb4">SGPIO_SLICE_MUX_CFGx_CLK_CAPTURE_MODE</a>&#160;&#160;&#160;			(1 &lt;&lt; <a class="el" href="group__sdio__defines.html#ga94e6a908ee5d3d2e493a645507b628d5">SGPIO_SLICE_MUX_CFGx_CLK_CAPTURE_MODE_SHIFT</a>)</td></tr>
<tr class="separator:ga0a6e7d033b618a80abc1aa95c636feb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga130bd4e6641174469a9aeee80a1e4b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga130bd4e6641174469a9aeee80a1e4b00">SGPIO_SLICE_MUX_CFGx_CLKGEN_MODE_SHIFT</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:ga130bd4e6641174469a9aeee80a1e4b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97f8e6b38fe25b5520d6b7e7cdf3c847"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga97f8e6b38fe25b5520d6b7e7cdf3c847">SGPIO_SLICE_MUX_CFGx_CLKGEN_MODE</a>&#160;&#160;&#160;			(1 &lt;&lt; <a class="el" href="group__sdio__defines.html#ga130bd4e6641174469a9aeee80a1e4b00">SGPIO_SLICE_MUX_CFGx_CLKGEN_MODE_SHIFT</a>)</td></tr>
<tr class="separator:ga97f8e6b38fe25b5520d6b7e7cdf3c847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5549d374e2a51de162ac2fb107e7a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gac5549d374e2a51de162ac2fb107e7a53">SGPIO_SLICE_MUX_CFGx_INV_OUT_CLK_SHIFT</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:gac5549d374e2a51de162ac2fb107e7a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad34b1acdbd26f66482d246e7f1cc51e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gad34b1acdbd26f66482d246e7f1cc51e1">SGPIO_SLICE_MUX_CFGx_INV_OUT_CLK</a>&#160;&#160;&#160;			(1 &lt;&lt; <a class="el" href="group__sdio__defines.html#gac5549d374e2a51de162ac2fb107e7a53">SGPIO_SLICE_MUX_CFGx_INV_OUT_CLK_SHIFT</a>)</td></tr>
<tr class="separator:gad34b1acdbd26f66482d246e7f1cc51e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac70bb25cadf3da1c22cb722298b373cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gac70bb25cadf3da1c22cb722298b373cc">SGPIO_SLICE_MUX_CFGx_DATA_CAPTURE_MODE_SHIFT</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:gac70bb25cadf3da1c22cb722298b373cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d11012a761327a1134527b875a952f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga1d11012a761327a1134527b875a952f8">SGPIO_SLICE_MUX_CFGx_DATA_CAPTURE_MODE_MASK</a>&#160;&#160;&#160;			(0x3 &lt;&lt; <a class="el" href="group__sdio__defines.html#gac70bb25cadf3da1c22cb722298b373cc">SGPIO_SLICE_MUX_CFGx_DATA_CAPTURE_MODE_SHIFT</a>)</td></tr>
<tr class="separator:ga1d11012a761327a1134527b875a952f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6df0799b4d0966bf924557edfc4cc19c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga6df0799b4d0966bf924557edfc4cc19c">SGPIO_SLICE_MUX_CFGx_DATA_CAPTURE_MODE</a>(x)&#160;&#160;&#160;			((x) &lt;&lt; <a class="el" href="group__sdio__defines.html#gac70bb25cadf3da1c22cb722298b373cc">SGPIO_SLICE_MUX_CFGx_DATA_CAPTURE_MODE_SHIFT</a>)</td></tr>
<tr class="separator:ga6df0799b4d0966bf924557edfc4cc19c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a8a1027393a633b0a830bcd00154db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gae4a8a1027393a633b0a830bcd00154db">SGPIO_SLICE_MUX_CFGx_PARALLEL_MODE_SHIFT</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="separator:gae4a8a1027393a633b0a830bcd00154db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3c04a2a5f79a109cae3915dadb04ce3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaf3c04a2a5f79a109cae3915dadb04ce3">SGPIO_SLICE_MUX_CFGx_PARALLEL_MODE_MASK</a>&#160;&#160;&#160;			(0x3 &lt;&lt; <a class="el" href="group__sdio__defines.html#gae4a8a1027393a633b0a830bcd00154db">SGPIO_SLICE_MUX_CFGx_PARALLEL_MODE_SHIFT</a>)</td></tr>
<tr class="separator:gaf3c04a2a5f79a109cae3915dadb04ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7006eb55b3936df518697c94b314d8cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga7006eb55b3936df518697c94b314d8cf">SGPIO_SLICE_MUX_CFGx_PARALLEL_MODE</a>(x)&#160;&#160;&#160;			((x) &lt;&lt; <a class="el" href="group__sdio__defines.html#gae4a8a1027393a633b0a830bcd00154db">SGPIO_SLICE_MUX_CFGx_PARALLEL_MODE_SHIFT</a>)</td></tr>
<tr class="separator:ga7006eb55b3936df518697c94b314d8cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1874c139cfc54ef972371098b6e3f192"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga1874c139cfc54ef972371098b6e3f192">SGPIO_SLICE_MUX_CFGx_INV_QUALIFIER_SHIFT</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="separator:ga1874c139cfc54ef972371098b6e3f192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23fc2b87f6f4e1876d1067554139b94d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga23fc2b87f6f4e1876d1067554139b94d">SGPIO_SLICE_MUX_CFGx_INV_QUALIFIER</a>&#160;&#160;&#160;			(1 &lt;&lt; <a class="el" href="group__sdio__defines.html#ga1874c139cfc54ef972371098b6e3f192">SGPIO_SLICE_MUX_CFGx_INV_QUALIFIER_SHIFT</a>)</td></tr>
<tr class="separator:ga23fc2b87f6f4e1876d1067554139b94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c45b50d37779eb2b73d8185376eb0d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga2c45b50d37779eb2b73d8185376eb0d1">SGPIO_POSx_POS_SHIFT</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:ga2c45b50d37779eb2b73d8185376eb0d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga296ad8acce96bde62885768ca25963a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga296ad8acce96bde62885768ca25963a9">SGPIO_POSx_POS_MASK</a>&#160;&#160;&#160;(0xff &lt;&lt; <a class="el" href="group__sdio__defines.html#ga2c45b50d37779eb2b73d8185376eb0d1">SGPIO_POSx_POS_SHIFT</a>)</td></tr>
<tr class="separator:ga296ad8acce96bde62885768ca25963a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga147b45cd9fcd829953680a3e12183527"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga147b45cd9fcd829953680a3e12183527">SGPIO_POSx_POS</a>(x)&#160;&#160;&#160;((x) &lt;&lt; <a class="el" href="group__sdio__defines.html#ga2c45b50d37779eb2b73d8185376eb0d1">SGPIO_POSx_POS_SHIFT</a>)</td></tr>
<tr class="separator:ga147b45cd9fcd829953680a3e12183527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f256d5d69d6bf910d23721c52af19d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#ga95f256d5d69d6bf910d23721c52af19d">SGPIO_POSx_POS_RESET_SHIFT</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="separator:ga95f256d5d69d6bf910d23721c52af19d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5028de811ede794b7ff7b3f2fd4d096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gaa5028de811ede794b7ff7b3f2fd4d096">SGPIO_POSx_POS_RESET_MASK</a>&#160;&#160;&#160;(0xff &lt;&lt; <a class="el" href="group__sdio__defines.html#ga95f256d5d69d6bf910d23721c52af19d">SGPIO_POSx_POS_RESET_SHIFT</a>)</td></tr>
<tr class="separator:gaa5028de811ede794b7ff7b3f2fd4d096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6a9600a45b7a54f6fe2fb2a09d28705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gab6a9600a45b7a54f6fe2fb2a09d28705">SGPIO_POSx_POS_RESET</a>(x)&#160;&#160;&#160;((x) &lt;&lt; <a class="el" href="group__sdio__defines.html#ga95f256d5d69d6bf910d23721c52af19d">SGPIO_POSx_POS_RESET_SHIFT</a>)</td></tr>
<tr class="separator:gab6a9600a45b7a54f6fe2fb2a09d28705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad853043274f9d4edeb3127b2790a2fd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sdio__defines.html#gad853043274f9d4edeb3127b2790a2fd9">SGPIO</a>&#160;&#160;&#160;((<a class="el" href="structsgpio__t.html">sgpio_t</a> *)<a class="el" href="lpc43xx_2memorymap_8h.html#a8bb469f094a370e011e2cd051dffed70">SGPIO_PORT_BASE</a>)</td></tr>
<tr class="separator:gad853043274f9d4edeb3127b2790a2fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_12cbe415035b10731c6746d0c7b754c9.html">lpc43xx</a></li><li class="navelem"><a class="el" href="sgpio_8h.html">sgpio.h</a></li>
    <li class="footer">Generated on Tue Mar 7 2023 16:13:01 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
