Analysis & Synthesis report for final_project
Tue Dec 11 03:05:49 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Dec 11 03:05:49 2018           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; final_project                               ;
; Top-level Entity Name              ; final_top                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; final_top          ; final_project      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Optimization Technique                                           ; Speed              ; Balanced           ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Dec 11 03:05:33 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file primitives/ecdsa/ecdsa_verify.sv
    Info (12023): Found entity 1: ecdsa_verify File: C:/Users/Lucas/Documents/ece385/ecc/primitives/ecdsa/ecdsa_verify.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file primitives/ecdsa/ecdsa_sign_control.sv
    Info (12023): Found entity 1: ecdsa_sign_control File: C:/Users/Lucas/Documents/ece385/ecc/primitives/ecdsa/ecdsa_sign_control.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file primitives/hash/sha_padder.sv
    Info (12023): Found entity 1: sha_padder File: C:/Users/Lucas/Documents/ece385/ecc/primitives/hash/sha_padder.sv Line: 4
Warning (10259): Verilog HDL error at sha_mainloop.sv(11): constant value overflow File: C:/Users/Lucas/Documents/ece385/ecc/primitives/hash/sha_mainloop.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file primitives/hash/sha_mainloop.sv
    Info (12023): Found entity 1: sha_mainloop File: C:/Users/Lucas/Documents/ece385/ecc/primitives/hash/sha_mainloop.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file primitives/hash/sha_256.sv
    Info (12023): Found entity 1: sha_256 File: C:/Users/Lucas/Documents/ece385/ecc/primitives/hash/sha_256.sv Line: 1
Info (12021): Found 1 design units, including 0 entities, in source file components/elliptic_curve_structs.sv
    Info (12022): Found design unit 1: elliptic_curve_structs (SystemVerilog) File: C:/Users/Lucas/Documents/ece385/ecc/components/elliptic_curve_structs.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file primitives/ecdsa/ecdsa_sign_datapath.sv
    Info (12023): Found entity 1: ecdsa_sign_datapath File: C:/Users/Lucas/Documents/ece385/ecc/primitives/ecdsa/ecdsa_sign_datapath.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file primitives/ecdsa/ecdsa_sign.sv
    Info (12023): Found entity 1: ecdsa_sign File: C:/Users/Lucas/Documents/ece385/ecc/primitives/ecdsa/ecdsa_sign.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file final_top.sv
    Info (12023): Found entity 1: final_top File: C:/Users/Lucas/Documents/ece385/ecc/final_top.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/top_level_testbench.sv
    Info (12023): Found entity 1: top_level_testbench File: C:/Users/Lucas/Documents/ece385/ecc/testbenches/top_level_testbench.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rng/quarter_round.sv
    Info (12023): Found entity 1: quarter_round File: C:/Users/Lucas/Documents/ece385/ecc/rng/quarter_round.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rng/chacha.sv
    Info (12023): Found entity 1: chacha File: C:/Users/Lucas/Documents/ece385/ecc/rng/chacha.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file primitives/modular_operations/square_root.sv
    Info (12023): Found entity 1: square_root File: C:/Users/Lucas/Documents/ece385/ecc/primitives/modular_operations/square_root.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file primitives/modular_operations/multiplier.sv
    Info (12023): Found entity 1: multiplier File: C:/Users/Lucas/Documents/ece385/ecc/primitives/modular_operations/multiplier.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file primitives/modular_operations/modular_inverse.sv
    Info (12023): Found entity 1: modular_inverse File: C:/Users/Lucas/Documents/ece385/ecc/primitives/modular_operations/modular_inverse.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file primitives/modular_operations/add.sv
    Info (12023): Found entity 1: add File: C:/Users/Lucas/Documents/ece385/ecc/primitives/modular_operations/add.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file primitives/point_operations/point_double.sv
    Info (12023): Found entity 1: point_double File: C:/Users/Lucas/Documents/ece385/ecc/primitives/point_operations/point_double.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file primitives/point_operations/point_add.sv
    Info (12023): Found entity 1: point_add File: C:/Users/Lucas/Documents/ece385/ecc/primitives/point_operations/point_add.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file primitives/point_operations/gen_point.sv
    Info (12023): Found entity 1: gen_point File: C:/Users/Lucas/Documents/ece385/ecc/primitives/point_operations/gen_point.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file components/regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/Lucas/Documents/ece385/ecc/components/regfile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file components/reg_256.sv
    Info (12023): Found entity 1: reg_256 File: C:/Users/Lucas/Documents/ece385/ecc/components/reg_256.sv Line: 3
Error (10161): Verilog HDL error at ecdsa_verify.sv(3): object "signature" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/Lucas/Documents/ece385/ecc/primitives/ecdsa/ecdsa_verify.sv Line: 3
Error (10195): SystemVerilog Type Name error at ecdsa_verify.sv(4): "curve_point" is not a type File: C:/Users/Lucas/Documents/ece385/ecc/primitives/ecdsa/ecdsa_verify.sv Line: 4
Info (144001): Generated suppressed messages file C:/Users/Lucas/Documents/ece385/ecc/output_files/final_project.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning
    Error: Peak virtual memory: 4729 megabytes
    Error: Processing ended: Tue Dec 11 03:05:50 2018
    Error: Elapsed time: 00:00:17
    Error: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Lucas/Documents/ece385/ecc/output_files/final_project.map.smsg.


