Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Sat Oct 30 19:37:51 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: clk_r_REG2_S2
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_read_address[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clk_r_REG2_S2/CK (DFFS_X2)             0.0000     0.0000 r
  clk_r_REG2_S2/Q (DFFS_X2)              0.7024     0.7024 f
  U546/ZN (NAND2_X2)                     0.1359     0.8382 r
  U545/ZN (NOR2_X2)                      0.0673     0.9055 f
  U897/ZN (XNOR2_X1)                     0.2371     1.1426 f
  U461/ZN (NOR2_X2)                      0.6394     1.7820 r
  dut_sram_read_address[5] (out)         0.0000     1.7820 r
  data arrival time                                 1.7820

  clock clk (rise edge)                  2.4000     2.4000
  clock network delay (ideal)            0.0000     2.4000
  clock uncertainty                     -0.0500     2.3500
  output external delay                 -0.5660     1.7840
  data required time                                1.7840
  -----------------------------------------------------------
  data required time                                1.7840
  data arrival time                                -1.7820
  -----------------------------------------------------------
  slack (MET)                                       0.0020


1
