#ifndef _CMIF_LTE_FEC_H_
#define _CMIF_LTE_FEC_H_


#define FEC_CMIF_REG_BASE                                                       (FEC_CMIF_L1_REG_BASE)
#define FEC_SYSTEM_REG_BASE                                                     (FEC_SYSTEM_OFFSET)
#define FEC_LTPC_LTE_TPC_REG_BASE                                               (FEC_LTPC_OFFSET)
#define LTE_AGC_REG_BASE                                                        (FEC_LAGC_OFFSET)
#define FEC_MMTX_CTRL_REG_BASE                                                  (FEC_MMTX_CTRL_OFFSET)

#define FEC_CMIF_end                                                            (FEC_CMIF_REG_BASE + 0x2600)
#define FEC_SYSTEM_end                                                          (FEC_SYSTEM_REG_BASE + 0x00000014)
#define FEC_LTPC_LTE_TPC_end                                                    (FEC_LTPC_LTE_TPC_REG_BASE + 0x000003E4)
#define LTE_AGC_end                                                             (LTE_AGC_REG_BASE + 0x00000D2C)
#define FEC_MMTX_CTRL_end                                                       (FEC_MMTX_CTRL_REG_BASE + 0x00000020 + 4*4)

#define FEC_SYSTEM_OFFSET                                                       ((FEC_CMIF_REG_BASE + 0x0230))
#define FEC_HCH_OFFSET                                                          ((FEC_CMIF_REG_BASE + 0x0330))
#define FEC_WTX_UPC_OFFSET                                                      ((FEC_CMIF_REG_BASE + 0x0350))
#define FEC_WECH_OFFSET                                                         ((FEC_CMIF_REG_BASE + 0x0A50))
#define FEC_WRXAGC_OFFSET                                                       ((FEC_CMIF_REG_BASE + 0x0C00))
#define FEC_LTPC_OFFSET                                                         ((FEC_CMIF_REG_BASE + 0x1100))
#define FEC_LAGC_OFFSET                                                         ((FEC_CMIF_REG_BASE + 0x1600))
#define FEC_MMTX_CTRL_OFFSET                                                    ((FEC_CMIF_REG_BASE + 0x2600))


#define FEC_SYSTEM_FEC_W_SLEEP_ACK                                              ((APBADDR32)(FEC_SYSTEM_REG_BASE + 0x00000000))
#define FEC_SYSTEM_FEC_W_PM_DM_STATE                                            ((APBADDR32)(FEC_SYSTEM_REG_BASE + 0x00000004))
#define FEC_SYSTEM_FEC_W_ALLOW_SLEEP                                            ((APBADDR32)(FEC_SYSTEM_REG_BASE + 0x00000008))
#define FEC_SYSTEM_FEC_L_SLEEP_ACK                                              ((APBADDR32)(FEC_SYSTEM_REG_BASE + 0x0000000C))
#define FEC_SYSTEM_FEC_L_PM_DM_STATE                                            ((APBADDR32)(FEC_SYSTEM_REG_BASE + 0x00000010))
#define FEC_SYSTEM_FEC_L_ALLOW_SLEEP                                            ((APBADDR32)(FEC_SYSTEM_REG_BASE + 0x00000014))


#define FEC_LTPC_BLANKING_SFB_EO                                                ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000000))
#define FEC_LTPC_SET_PUCCH_RB_START_IDX                                         ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000004))
#define FEC_LTPC_PRACH_PARAMS_RB_START                                          ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000010))
#define FEC_LTPC_PRACH_PARAMS_FORMAT                                            ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000014))
#define FEC_LTPC_ULSRS_P_OUT                                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000020))
#define FEC_LTPC_ULSRS_PA_NOMINAL_GAIN_DB                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000024))
#define FEC_LTPC_ULSRS_G_NOR_ANTI_DROOPING                                      ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000028))
#define FEC_LTPC_ULSRS_ACCU_ANTI_DROOP_ANALOG_DB                                ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000002C))
#define FEC_LTPC_L0_TPC_MODE                                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000040))
#define FEC_LTPC_L0_TX_SF_PARAMS                                                ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000044))
#define FEC_LTPC_L0_TX_FREQ                                                     ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000048))
#define FEC_LTPC_L0_TX_SFBDY                                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000050))
#define FEC_LTPC_L0_TPC_ON_TIME                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000054))
#define FEC_LTPC_L0_SRS_TPC_ON_TIME                                             ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000058))
#define FEC_LTPC_L0_RESET_ERROR                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000006C))
#define FEC_LTPC_L0_CANCELREQUEST                                               ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000070))
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000074))
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_LEN                                         ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000078))
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_NUM_DB                                      ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000007C))
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S0                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000080))
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S1                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000084))
#define FEC_LTPC_L0_SRS_PARAMS_RB_START                                         ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000088))
#define FEC_LTPC_L0_SRS_PARAMS_RB_LEN_DB                                        ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000008C))
#define FEC_LTPC_L0_SRS_PARAMS_SRS_SYM_CNT_BMP                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000090))
#define FEC_LTPC_L0_SLOT0_POW                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000094))
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_0                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000098))
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_1                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000009C))
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_2                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000A0))
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_3                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000A4))
#define FEC_LTPC_L0_SLOT0_ANTI_DROOPING_0                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000A8))
#define FEC_LTPC_L0_SLOT0_ANTI_DROOPING_1                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000AC))
#define FEC_LTPC_L0_SLOT0_ANTI_DROOPING_2                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000B0))
#define FEC_LTPC_L0_SLOT0_ANTI_DROOPING_3                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000B4))
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_0                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000B8))
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_1                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000BC))
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_2                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000C0))
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_3                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000C4))
#define FEC_LTPC_L0_SLOT1_ANTI_DROOPING_0                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000C8))
#define FEC_LTPC_L0_SLOT1_ANTI_DROOPING_1                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000CC))
#define FEC_LTPC_L0_SLOT1_ANTI_DROOPING_2                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000D0))
#define FEC_LTPC_L0_SLOT1_ANTI_DROOPING_3                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000D4))
#define FEC_LTPC_L0_FOR_TPC_HW_VAL                                              ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000D8))
#define FEC_LTPC_L0_FORCE_BB_BACKOFF                                            ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000DC))
#define FEC_LTPC_L0_TXIF_EN_MAP                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000E0))
#define FEC_LTPC_L0_CAL_DET_PARM                                                ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000E4))
#define FEC_LTPC_L1_TPC_MODE                                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000140))
#define FEC_LTPC_L1_TX_SF_PARAMS                                                ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000144))
#define FEC_LTPC_L1_TX_FREQ                                                     ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000148))
#define FEC_LTPC_L1_TX_SFBDY                                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000150))
#define FEC_LTPC_L1_TPC_ON_TIME                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000154))
#define FEC_LTPC_L1_SRS_TPC_ON_TIME                                             ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000158))
#define FEC_LTPC_L1_RESET_ERROR                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000016C))
#define FEC_LTPC_L1_CANCELREQUEST                                               ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000170))
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000174))
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_LEN                                         ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000178))
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_NUM_DB                                      ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000017C))
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S0                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000180))
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S1                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000184))
#define FEC_LTPC_L1_SRS_PARAMS_RB_START                                         ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000188))
#define FEC_LTPC_L1_SRS_PARAMS_RB_LEN_DB                                        ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000018C))
#define FEC_LTPC_L1_SRS_PARAMS_SRS_SYM_CNT_BMP                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000190))
#define FEC_LTPC_L1_SLOT0_POW                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000194))
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_0                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000198))
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_1                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000019C))
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_2                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000001A0))
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_3                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000001A4))
#define FEC_LTPC_L1_SLOT0_ANTI_DROOPING_0                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000001A8))
#define FEC_LTPC_L1_SLOT0_ANTI_DROOPING_1                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000001AC))
#define FEC_LTPC_L1_SLOT0_ANTI_DROOPING_2                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000001B0))
#define FEC_LTPC_L1_SLOT0_ANTI_DROOPING_3                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000001B4))
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_0                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000001B8))
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_1                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000001BC))
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_2                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000001C0))
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_3                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000001C4))
#define FEC_LTPC_L1_SLOT1_ANTI_DROOPING_0                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000001C8))
#define FEC_LTPC_L1_SLOT1_ANTI_DROOPING_1                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000001CC))
#define FEC_LTPC_L1_SLOT1_ANTI_DROOPING_2                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000001D0))
#define FEC_LTPC_L1_SLOT1_ANTI_DROOPING_3                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000001D4))
#define FEC_LTPC_L1_FOR_TPC_HW_VAL                                              ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000001D8))
#define FEC_LTPC_L1_FORCE_BB_BACKOFF                                            ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000001DC))
#define FEC_LTPC_L1_TXIF_EN_MAP                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000001E0))
#define FEC_LTPC_L1_CAL_DET_PARM                                                ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000001E4))
#define FEC_LTPC_SF_ENABLE_COUNT(n)                                             ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000200 + (n)*4))   //n is from 0 to 9
#define FEC_LTPC_END_REG(n)                                                     ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000228 + (n)*4))   //n is from 0 to -1
#define FEC_LTPC_L0_DDPC_RPT0                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000240))
#define FEC_LTPC_L0_DDPC_RPT1                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000244))
#define FEC_LTPC_L0_DDPC_RPT2                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000248))
#define FEC_LTPC_L0_DDPC_RPT3                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000024C))
#define FEC_LTPC_L0_DDPC_RPT4                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000250))
#define FEC_LTPC_L1_DDPC_RPT0                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000260))
#define FEC_LTPC_L1_DDPC_RPT1                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000264))
#define FEC_LTPC_L1_DDPC_RPT2                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000268))
#define FEC_LTPC_L1_DDPC_RPT3                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000026C))
#define FEC_LTPC_L1_DDPC_RPT4                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000270))
#define FEC_LTPC_DDPC_DETBPI_CON(n)                                             ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000280 + (n)*4))   //n is from 0 to 2
#define FEC_LTPC_DDPC_RFDET_CON(n)                                              ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000290 + (n)*4))   //n is from 0 to 2
#define FEC_LTPC_DDPC_ADC_CON(n)                                                ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002A0 + (n)*4))   //n is from 0 to 2
#define FEC_LTPC_DDPC_OFS(n)                                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002B0 + (n)*4))   //n is from 0 to 2
#define FEC_LTPC_DDPC_SAMPLE(n)                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002C0 + (n)*4))   //n is from 0 to 2
#define FEC_LTPC_AT_RFDET_CON                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002D0))
#define FEC_LTPC_AT_ADC_CON                                                     ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002D4))
#define FEC_LTPC_AT_MEAS0_CON0                                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002D8))
#define FEC_LTPC_AT_MEAS0_CON1                                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002DC))
#define FEC_LTPC_AT_MEAS1_CON0                                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002E0))
#define FEC_LTPC_AT_MEAS1_CON1                                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002E4))
#define FEC_LTPC_AT_DETBPI0_CON                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002E8))
#define FEC_LTPC_AT_DETBPI1_CON                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002EC))
#define FEC_LTPC_AT_DETMIPI0_CON                                                ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002F0))
#define FEC_LTPC_AT_DETMIPI1_CON                                                ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002F4))
#define FEC_LTPC_EDC_RFDET_CON                                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000300))
#define FEC_LTPC_EDC_ADC_CON                                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000304))
#define FEC_LTPC_EDC_DETBPI_CON                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000308))
#define FEC_LTPC_TDE_MEAS_CON0                                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000030C))
#define FEC_LTPC_TDE_MEAS_CON1                                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000310))
#define FEC_LTPC_ED_MEAS_CON0                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000314))
#define FEC_LTPC_ED_MEAS_CON1                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000318))
#define FEC_LTPC_ED_MEAS_CON2                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000031C))
#define FEC_LTPC_ED_MEAS_CON3                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000320))
#define FEC_LTPC_CIM3_MEAS_CON0                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000324))
#define FEC_LTPC_CIM3_MEAS_CON1                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000328))
#define FEC_LTPC_OTFC_MEAS_CON(n)                                               ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000330 + (n)*4))   //n is from 0 to 3
#define FEC_LTPC_AT_MIPI0_CON(n)                                                ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000340 + (n)*4))   //n is from 0 to 3
#define FEC_LTPC_AT_MIPI1_CON(n)                                                ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000350 + (n)*4))   //n is from 0 to 3
#define FEC_LTPC_PGABSI_CON(n)                                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000370 + (n)*4))   //n is from 0 to 2
#define FEC_LTPC_DC2DC_CON(n)                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000380 + (n)*4))   //n is from 0 to 2
#define FEC_LTPC_VBIAS_CON(n)                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000390 + (n)*4))   //n is from 0 to 2
#define FEC_LTPC_VM_CON(n)                                                      ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000003A0 + (n)*4))   //n is from 0 to 2
#define FEC_LTPC_GBB_CON(n)                                                     ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000003B0 + (n)*4))   //n is from 0 to 2
#define FEC_LTPC_DFE_CON(n)                                                     ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000003C0 + (n)*4))   //n is from 0 to 2
#define FEC_LTPC_ET_CON(n)                                                      ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000003D0 + (n)*4))   //n is from 0 to 2
#define FEC_LTPC_PS_CON                                                         ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000003E0))
#define FEC_LTPC_AEDC_CON                                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000003E4))

#define FEC_MMTX_TX_SHM_DMA_W_CON                                               ((APBADDR32)(FEC_MMTX_CTRL_REG_BASE + 0x00000000))
#define FEC_MMTX_TX_SHM_DMA_L_CON                                               ((APBADDR32)(FEC_MMTX_CTRL_REG_BASE + 0x00000004))
#define FEC_MMTX_TX_SHM_DMA_GEN_CON                                             ((APBADDR32)(FEC_MMTX_CTRL_REG_BASE + 0x00000008))
#define FEC_MMTX_TX_SHM_DMA_Tn_CON0(n)                                          ((APBADDR32)(FEC_MMTX_CTRL_REG_BASE + 0x0000000C + (n)*4))   //n is from 0 to 4
#define FEC_MMTX_TX_SHM_DMA_Tn_CON1(n)                                          ((APBADDR32)(FEC_MMTX_CTRL_REG_BASE + 0x00000020 + (n)*4))   //n is from 0 to 4


#define FEC_L_RX_FEATURE_OPTION                                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000000))
#define FEC_L_RX_EMI_PCC_DC_TABLE_ADDR                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000004))
#define FEC_L_RX_EMI_SCC_DC_TABLE_ADDR                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000008))
#define FEC_L_RX_EMI_PATHLOSS_TABLE_ADDR                                        ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000000C))
#define FEC_L_RX_EMI_GAIN_TABLE_ADDR                                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000010))
#define FEC_L_RX_DOUBLE_BUFF_IDX                                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000014))
#define FEC_L_RX_ICS_END_FLAG_INI                                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000018))
#define FEC_L_RX_ICS_MEAS_END_CNT_L                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000001C))
#define FEC_L_RX_ICS_MEAS_END_CNT_H                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000020))
#define FEC_L_RX_INI_GAIN_IDX_P0                                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000024))
#define FEC_L_RX_INI_GAIN_IDX_P1                                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000028))
#define FEC_L_RX_INI_RF_GAIN_CW_P0_A0                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000002C))
#define FEC_L_RX_INI_RF_GAIN_CW_P0_A1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000030))
#define FEC_L_RX_INI_RF_GAIN_CW_P1_A0                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000034))
#define FEC_L_RX_INI_RF_GAIN_CW_P1_A1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000038))
#define FEC_L_RX_INI_DIG_GAIN_C0_A0                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000003C))
#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A0                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000040))
#define FEC_L_RX_INI_CM_RX_INFO_C0_A0                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000044))
#define FEC_L_RX_INI_DIG_GAIN_C0_A1                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000048))
#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A1                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000004C))
#define FEC_L_RX_INI_CM_RX_INFO_C0_A1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000050))
#define FEC_L_RX_INI_DIG_GAIN_C1_A0                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000054))
#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A0                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000058))
#define FEC_L_RX_INI_CM_RX_INFO_C1_A0                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000005C))
#define FEC_L_RX_INI_DIG_GAIN_C1_A1                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000060))
#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A1                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000064))
#define FEC_L_RX_INI_CM_RX_INFO_C1_A1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000068))
#define FEC_L_RX_CMIF_TEMP_INDEX                                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000006C))
#define FEC_L_RX_MEAS_START_TYPE_INI                                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000A4))
#define FEC_L_RX_REQ_SF_TYPE_INI                                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000A8))
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI                                     ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000AC))
#define FEC_L_RX_INTER_CM_COFIG_INI                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000B0))
#define FEC_L_RX_PSCAN_REQ_INI                                                  ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000B4))
#define FEC_L_RX_CM_STATUS_INI                                                  ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000B8))
#define FEC_L_RX_POS_STATUS_INI                                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000BC))
#define FEC_L_RX_CELL_TYPE_INI                                                  ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000C0))
#define FEC_L_RX_ANT_PATH_CONFIG_INI                                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000C4))
#define FEC_L_RX_FWS_SOURCE_SEL_INI                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000C8))
#define FEC_L_RX_FWS_SFBD_C0_A0_INI                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000CC))
#define FEC_L_RX_FWS_SFBD_C0_A1_INI                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000D0))
#define FEC_L_RX_FWS_SFBD_C1_A0_INI                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000D4))
#define FEC_L_RX_FWS_SFBD_C1_A1_INI                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000D8))
#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_INI                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000DC))
#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_INI                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000E0))
#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_INI                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000E4))
#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_INI                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000E8))
#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_INI                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000EC))
#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_INI                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000F0))
#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_INI                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000F4))
#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_INI                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000F8))
#define FEC_L_RX_SNR_VALID_INI                                                  ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000FC))
#define FEC_L_RX_SNR_C0_INI                                                     ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000100))
#define FEC_L_RX_SNR_C1_INI                                                     ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000104))
#define FEC_L_RX_NBI_MES_EN_C01_A01_INI                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000108))
#define FEC_L_RX_CMIF_LOCK_UPDATE_INI                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000010C))
#define FEC_L_RX_MEAS_START_TYPE_BUFF1                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000110))
#define FEC_L_RX_REQ_SF_TYPE_BUFF1                                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000114))
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000118))
#define FEC_L_RX_INTER_CM_COFIG_BUFF1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000011C))
#define FEC_L_RX_PSCAN_REQ_BUFF1                                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000120))
#define FEC_L_RX_CM_STATUS_BUFF1                                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000124))
#define FEC_L_RX_POS_STATUS_BUFF1                                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000128))
#define FEC_L_RX_CELL_TYPE_BUFF1                                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000012C))
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000130))
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000134))
#define FEC_L_RX_FWS_SFBD_C0_A0_BUFF1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000138))
#define FEC_L_RX_FWS_SFBD_C0_A1_BUFF1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000013C))
#define FEC_L_RX_FWS_SFBD_C1_A0_BUFF1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000140))
#define FEC_L_RX_FWS_SFBD_C1_A1_BUFF1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000144))
#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_BUFF1                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000148))
#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_BUFF1                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000014C))
#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_BUFF1                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000150))
#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_BUFF1                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000154))
#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_BUFF1                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000158))
#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_BUFF1                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000015C))
#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_BUFF1                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000160))
#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_BUFF1                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000164))
#define FEC_L_RX_SNR_VALID_BUFF1                                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000168))
#define FEC_L_RX_SNR_C0_BUFF1                                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000016C))
#define FEC_L_RX_SNR_C1_BUFF1                                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000170))
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF1                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000174))
#define FEC_L_RX_CMIF_LOCK_UPDATE_BUFF1                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000178))
#define FEC_L_RX_MEAS_START_TYPE_BUFF2                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001A0))
#define FEC_L_RX_REQ_SF_TYPE_BUFF2                                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001A4))
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001A8))
#define FEC_L_RX_INTER_CM_COFIG_BUFF2                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001AC))
#define FEC_L_RX_PSCAN_REQ_BUFF2                                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001B0))
#define FEC_L_RX_CM_STATUS_BUFF2                                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001B4))
#define FEC_L_RX_POS_STATUS_BUFF2                                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001B8))
#define FEC_L_RX_CELL_TYPE_BUFF2                                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001BC))
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001C0))
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001C4))
#define FEC_L_RX_FWS_SFBD_C0_A0_BUFF2                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001C8))
#define FEC_L_RX_FWS_SFBD_C0_A1_BUFF2                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001CC))
#define FEC_L_RX_FWS_SFBD_C1_A0_BUFF2                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001D0))
#define FEC_L_RX_FWS_SFBD_C1_A1_BUFF2                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001D4))
#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_BUFF2                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001D8))
#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_BUFF2                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001DC))
#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_BUFF2                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001E0))
#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_BUFF2                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001E4))
#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_BUFF2                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001E8))
#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_BUFF2                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001EC))
#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_BUFF2                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001F0))
#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_BUFF2                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001F4))
#define FEC_L_RX_SNR_VALID_BUFF2                                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001F8))
#define FEC_L_RX_SNR_C0_BUFF2                                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001FC))
#define FEC_L_RX_SNR_C1_BUFF2                                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000200))
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF2                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000204))
#define FEC_L_RX_CMIF_LOCK_UPDATE_BUFF2                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000208))
#define FEC_L_RX_PS_RSSI_REPORT_C0_A0_BUFF1                                     ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000230))
#define FEC_L_RX_PS_RSSI_REPORT_C0_A1_BUFF1                                     ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000234))
#define FEC_L_RX_PS_RSSI_REPORT_C1_A0_BUFF1                                     ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000238))
#define FEC_L_RX_PS_RSSI_REPORT_C1_A1_BUFF1                                     ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000023C))
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000240))
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P0_BUFF1                                    ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000244))
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P1_BUFF1                                    ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000248))
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000024C))
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF1                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000250))
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000254))
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000258))
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF1                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000025C))
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000260))
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000264))
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF1                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000268))
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000026C))
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000270))
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF1                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000274))
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000278))
#define FEC_L_RX_DUMP_REPORT_SFBD_C0_A0_BUFF1                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000027C))
#define FEC_L_RX_DUMP_REPORT_SFBD_C0_A1_BUFF1                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000280))
#define FEC_L_RX_DUMP_REPORT_SFBD_C1_A0_BUFF1                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000284))
#define FEC_L_RX_DUMP_REPORT_SFBD_C1_A1_BUFF1                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000288))
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G0_BUFF1                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000028C))
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G0_BUFF1                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000290))
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G1_BUFF1                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000294))
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G1_BUFF1                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000298))
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G2_BUFF1                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000029C))
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G2_BUFF1                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002A0))
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G3_BUFF1                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002A4))
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G3_BUFF1                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002A8))
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G4_BUFF1                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002AC))
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G4_BUFF1                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002B0))
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G5_BUFF1                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002B4))
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G5_BUFF1                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002B8))
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002BC))
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002C0))
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002C4))
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002C8))
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002CC))
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002D0))
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002D4))
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002D8))
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002DC))
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002E0))
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002E4))
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002E8))
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002EC))
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002F0))
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002F4))
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002F8))
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002FC))
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000300))
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000304))
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000308))
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000030C))
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000310))
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000314))
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000318))
#define FEC_L_RX_PS_RSSI_REPORT_C0_A0_BUFF2                                     ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000330))
#define FEC_L_RX_PS_RSSI_REPORT_C0_A1_BUFF2                                     ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000334))
#define FEC_L_RX_PS_RSSI_REPORT_C1_A0_BUFF2                                     ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000338))
#define FEC_L_RX_PS_RSSI_REPORT_C1_A1_BUFF2                                     ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000033C))
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000340))
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P0_BUFF2                                    ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000344))
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P1_BUFF2                                    ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000348))
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000034C))
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF2                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000350))
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000354))
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000358))
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF2                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000035C))
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000360))
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000364))
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF2                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000368))
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000036C))
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000370))
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF2                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000374))
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000378))
#define FEC_L_RX_DUMP_REPORT_SFBD_C0_A0_BUFF2                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000037C))
#define FEC_L_RX_DUMP_REPORT_SFBD_C0_A1_BUFF2                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000380))
#define FEC_L_RX_DUMP_REPORT_SFBD_C1_A0_BUFF2                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000384))
#define FEC_L_RX_DUMP_REPORT_SFBD_C1_A1_BUFF2                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000388))
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G0_BUFF2                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000038C))
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G0_BUFF2                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000390))
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G1_BUFF2                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000394))
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G1_BUFF2                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000398))
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G2_BUFF2                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000039C))
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G2_BUFF2                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003A0))
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G3_BUFF2                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003A4))
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G3_BUFF2                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003A8))
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G4_BUFF2                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003AC))
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G4_BUFF2                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003B0))
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G5_BUFF2                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003B4))
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G5_BUFF2                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003B8))
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003BC))
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003C0))
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003C4))
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003C8))
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003CC))
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003D0))
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003D4))
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003D8))
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003DC))
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003E0))
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003E4))
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003E8))
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003EC))
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003F0))
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003F4))
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003F8))
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003FC))
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000400))
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000404))
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000408))
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000040C))
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000410))
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000414))
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000418))
#define FEC_L_RX_NBI_TDT_VALID_BUFF1                                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000430))
#define FEC_L_RX_NBI_TRK_VALID_BUFF1                                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000434))
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C0_A0_BUFF1                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000438))
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C0_A0_BUFF1                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000043C))
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C0_A0_BUFF1                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000440))
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C1_A0_BUFF1                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000444))
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C1_A0_BUFF1                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000448))
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C1_A0_BUFF1                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000044C))
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C0_A1_BUFF1                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000450))
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C0_A1_BUFF1                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000454))
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C0_A1_BUFF1                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000458))
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C1_A1_BUFF1                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000045C))
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C1_A1_BUFF1                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000460))
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C1_A1_BUFF1                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000464))
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C0_A0_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000468))
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C0_A0_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000046C))
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C0_A0_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000470))
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C0_A0_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000474))
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C1_A0_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000478))
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C1_A0_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000047C))
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C1_A0_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000480))
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C1_A0_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000484))
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C0_A1_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000488))
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C0_A1_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000048C))
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C0_A1_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000490))
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C0_A1_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000494))
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C1_A1_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000498))
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C1_A1_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000049C))
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C1_A1_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004A0))
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C1_A1_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004A4))
#define FEC_L_RX_NBI_IB_MS_RESULT_C0_A0_BUFF1                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004A8))
#define FEC_L_RX_NBI_IB_MS_RESULT_C1_A0_BUFF1                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004AC))
#define FEC_L_RX_NBI_IB_MS_RESULT_C0_A1_BUFF1                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004B0))
#define FEC_L_RX_NBI_IB_MS_RESULT_C1_A1_BUFF1                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004B4))
#define FEC_L_RX_NBI_MS_LEN_C0_BUFF1                                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004B8))
#define FEC_L_RX_NBI_MS_LEN_C1_BUFF1                                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004BC))
#define FEC_L_RX_NBI_IB_MS_LEN_C0_BUFF1                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004C0))
#define FEC_L_RX_NBI_IB_MS_LEN_C1_BUFF1                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004C4))
#define FEC_L_RX_NBI_DAGC_C0_A0_BUFF1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004C8))
#define FEC_L_RX_NBI_DAGC_C1_A0_BUFF1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004CC))
#define FEC_L_RX_NBI_DAGC_C0_A1_BUFF1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004D0))
#define FEC_L_RX_NBI_DAGC_C1_A1_BUFF1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004D4))
#define FEC_L_RX_NBI_LOCK_UPDATE_BUFF1                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004D8))
#define FEC_L_RX_NBI_TDT_VALID_BUFF2                                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004F0))
#define FEC_L_RX_NBI_TRK_VALID_BUFF2                                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004F4))
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C0_A0_BUFF2                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004F8))
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C0_A0_BUFF2                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004FC))
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C0_A0_BUFF2                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000500))
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C1_A0_BUFF2                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000504))
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C1_A0_BUFF2                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000508))
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C1_A0_BUFF2                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000050C))
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C0_A1_BUFF2                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000510))
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C0_A1_BUFF2                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000514))
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C0_A1_BUFF2                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000518))
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C1_A1_BUFF2                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000051C))
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C1_A1_BUFF2                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000520))
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C1_A1_BUFF2                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000524))
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C0_A0_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000528))
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C0_A0_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000052C))
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C0_A0_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000530))
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C0_A0_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000534))
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C1_A0_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000538))
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C1_A0_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000053C))
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C1_A0_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000540))
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C1_A0_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000544))
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C0_A1_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000548))
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C0_A1_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000054C))
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C0_A1_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000550))
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C0_A1_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000554))
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C1_A1_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000558))
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C1_A1_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000055C))
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C1_A1_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000560))
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C1_A1_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000564))
#define FEC_L_RX_NBI_IB_MS_RESULT_C0_A0_BUFF2                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000568))
#define FEC_L_RX_NBI_IB_MS_RESULT_C1_A0_BUFF2                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000056C))
#define FEC_L_RX_NBI_IB_MS_RESULT_C0_A1_BUFF2                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000570))
#define FEC_L_RX_NBI_IB_MS_RESULT_C1_A1_BUFF2                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000574))
#define FEC_L_RX_NBI_MS_LEN_C0_BUFF2                                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000578))
#define FEC_L_RX_NBI_MS_LEN_C1_BUFF2                                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000057C))
#define FEC_L_RX_NBI_IB_MS_LEN_C0_BUFF2                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000580))
#define FEC_L_RX_NBI_IB_MS_LEN_C1_BUFF2                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000584))
#define FEC_L_RX_NBI_DAGC_C0_A0_BUFF2                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000588))
#define FEC_L_RX_NBI_DAGC_C1_A0_BUFF2                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000058C))
#define FEC_L_RX_NBI_DAGC_C0_A1_BUFF2                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000590))
#define FEC_L_RX_NBI_DAGC_C1_A1_BUFF2                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000594))
#define FEC_L_RX_NBI_LOCK_UPDATE_BUFF2                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000598))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF0                                  ((APBADDR32)(LTE_AGC_REG_BASE + 0x000005B0))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF0                                  ((APBADDR32)(LTE_AGC_REG_BASE + 0x000005B4))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF0                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x000005B8))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF0                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x000005BC))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF0                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x000005C0))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF0                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x000005C4))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF0                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x000005C8))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF0                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x000005CC))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF0                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000005D0))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF0                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000005D4))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF0                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000005D8))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF0                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000005DC))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF0                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000005E0))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF0                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000005E4))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF0                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000005E8))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF0                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000005EC))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF0                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000005F0))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF0                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000005F4))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF0                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000005F8))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF0                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000005FC))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF1                                  ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000600))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF1                                  ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000604))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF1                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000608))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF1                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000060C))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF1                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000610))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF1                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000614))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF1                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000618))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF1                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000061C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF1                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000620))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF1                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000624))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF1                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000628))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF1                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000062C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF1                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000630))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF1                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000634))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF1                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000638))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF1                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000063C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF1                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000640))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF1                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000644))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF1                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000648))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF1                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000064C))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF2                                  ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000650))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF2                                  ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000654))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF2                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000658))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF2                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000065C))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF2                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000660))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF2                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000664))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF2                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000668))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF2                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000066C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF2                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000670))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF2                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000674))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF2                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000678))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF2                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000067C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF2                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000680))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF2                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000684))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF2                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000688))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF2                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000068C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF2                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000690))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF2                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000694))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF2                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000698))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF2                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000069C))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF3                                  ((APBADDR32)(LTE_AGC_REG_BASE + 0x000006A0))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF3                                  ((APBADDR32)(LTE_AGC_REG_BASE + 0x000006A4))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF3                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x000006A8))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF3                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x000006AC))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF3                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x000006B0))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF3                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x000006B4))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF3                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x000006B8))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF3                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x000006BC))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF3                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000006C0))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF3                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000006C4))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF3                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000006C8))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF3                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000006CC))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF3                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000006D0))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF3                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000006D4))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF3                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000006D8))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF3                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000006DC))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF3                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000006E0))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF3                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000006E4))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF3                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000006E8))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF3                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000006EC))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF4                                  ((APBADDR32)(LTE_AGC_REG_BASE + 0x000006F0))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF4                                  ((APBADDR32)(LTE_AGC_REG_BASE + 0x000006F4))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF4                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x000006F8))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF4                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x000006FC))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF4                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000700))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF4                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000704))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF4                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000708))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF4                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000070C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF4                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000710))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF4                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000714))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF4                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000718))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF4                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000071C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF4                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000720))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF4                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000724))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF4                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000728))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF4                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000072C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF4                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000730))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF4                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000734))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF4                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000738))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF4                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000073C))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF5                                  ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000740))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF5                                  ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000744))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF5                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000748))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF5                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000074C))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF5                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000750))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF5                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000754))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF5                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000758))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF5                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000075C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF5                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000760))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF5                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000764))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF5                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000768))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF5                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000076C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF5                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000770))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF5                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000774))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF5                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000778))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF5                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000077C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF5                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000780))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF5                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000784))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF5                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000788))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF5                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000078C))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF6                                  ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000790))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF6                                  ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000794))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF6                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000798))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF6                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000079C))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF6                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x000007A0))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF6                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x000007A4))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF6                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x000007A8))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF6                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x000007AC))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF6                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000007B0))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF6                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000007B4))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF6                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000007B8))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF6                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000007BC))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF6                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000007C0))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF6                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000007C4))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF6                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000007C8))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF6                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000007CC))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF6                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000007D0))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF6                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000007D4))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF6                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000007D8))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF6                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000007DC))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF7                                  ((APBADDR32)(LTE_AGC_REG_BASE + 0x000007E0))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF7                                  ((APBADDR32)(LTE_AGC_REG_BASE + 0x000007E4))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF7                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x000007E8))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF7                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x000007EC))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF7                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x000007F0))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF7                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x000007F4))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF7                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x000007F8))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF7                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x000007FC))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF7                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000800))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF7                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000804))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF7                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000808))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF7                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000080C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF7                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000810))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF7                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000814))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF7                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000818))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF7                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000081C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF7                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000820))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF7                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000824))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF7                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000828))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF7                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000082C))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF8                                  ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000830))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF8                                  ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000834))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF8                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000838))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF8                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000083C))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF8                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000840))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF8                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000844))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF8                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000848))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF8                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000084C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF8                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000850))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF8                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000854))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF8                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000858))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF8                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000085C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF8                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000860))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF8                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000864))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF8                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000868))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF8                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000086C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF8                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000870))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF8                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000874))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF8                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000878))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF8                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000087C))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF9                                  ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000880))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF9                                  ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000884))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF9                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000888))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF9                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000088C))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF9                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000890))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF9                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000894))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF9                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000898))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF9                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000089C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF9                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008A0))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF9                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008A4))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF9                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008A8))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF9                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008AC))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF9                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008B0))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF9                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008B4))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF9                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008B8))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF9                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008BC))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF9                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008C0))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF9                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008C4))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF9                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008C8))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF9                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008CC))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF10                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008D0))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF10                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008D4))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF10                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008D8))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF10                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008DC))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF10                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008E0))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF10                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008E4))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF10                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008E8))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF10                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008EC))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF10                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008F0))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF10                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008F4))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF10                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008F8))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF10                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008FC))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF10                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000900))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF10                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000904))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF10                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000908))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF10                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000090C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF10                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000910))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF10                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000914))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF10                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000918))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF10                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000091C))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF11                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000920))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF11                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000924))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF11                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000928))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF11                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000092C))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF11                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000930))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF11                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000934))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF11                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000938))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF11                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000093C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF11                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000940))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF11                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000944))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF11                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000948))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF11                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000094C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF11                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000950))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF11                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000954))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF11                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000958))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF11                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000095C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF11                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000960))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF11                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000964))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF11                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000968))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF11                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000096C))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF12                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000970))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF12                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000974))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF12                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000978))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF12                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000097C))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF12                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000980))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF12                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000984))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF12                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000988))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF12                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000098C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF12                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000990))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF12                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000994))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF12                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000998))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF12                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000099C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF12                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009A0))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF12                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009A4))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF12                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009A8))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF12                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009AC))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF12                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009B0))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF12                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009B4))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF12                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009B8))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF12                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009BC))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF13                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009C0))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF13                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009C4))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF13                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009C8))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF13                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009CC))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF13                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009D0))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF13                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009D4))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF13                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009D8))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF13                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009DC))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF13                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009E0))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF13                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009E4))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF13                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009E8))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF13                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009EC))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF13                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009F0))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF13                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009F4))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF13                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009F8))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF13                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009FC))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF13                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A00))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF13                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A04))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF13                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A08))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF13                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A0C))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF14                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A10))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF14                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A14))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF14                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A18))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF14                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A1C))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF14                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A20))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF14                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A24))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF14                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A28))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF14                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A2C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF14                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A30))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF14                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A34))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF14                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A38))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF14                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A3C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF14                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A40))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF14                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A44))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF14                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A48))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF14                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A4C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF14                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A50))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF14                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A54))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF14                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A58))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF14                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A5C))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF15                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A60))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF15                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A64))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF15                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A68))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF15                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A6C))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF15                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A70))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF15                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A74))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF15                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A78))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF15                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A7C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF15                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A80))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF15                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A84))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF15                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A88))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF15                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A8C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF15                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A90))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF15                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A94))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF15                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A98))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF15                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A9C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF15                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AA0))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF15                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AA4))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF15                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AA8))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF15                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AAC))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF16                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AB0))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF16                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AB4))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF16                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AB8))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF16                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000ABC))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF16                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AC0))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF16                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AC4))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF16                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AC8))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF16                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000ACC))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF16                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AD0))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF16                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AD4))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF16                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AD8))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF16                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000ADC))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF16                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AE0))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF16                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AE4))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF16                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AE8))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF16                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AEC))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF16                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AF0))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF16                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AF4))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF16                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AF8))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF16                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AFC))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF17                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B00))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF17                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B04))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF17                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B08))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF17                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B0C))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF17                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B10))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF17                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B14))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF17                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B18))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF17                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B1C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF17                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B20))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF17                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B24))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF17                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B28))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF17                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B2C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF17                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B30))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF17                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B34))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF17                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B38))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF17                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B3C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF17                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B40))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF17                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B44))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF17                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B48))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF17                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B4C))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF18                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B50))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF18                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B54))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF18                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B58))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF18                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B5C))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF18                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B60))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF18                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B64))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF18                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B68))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF18                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B6C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF18                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B70))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF18                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B74))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF18                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B78))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF18                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B7C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF18                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B80))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF18                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B84))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF18                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B88))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF18                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B8C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF18                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B90))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF18                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B94))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF18                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B98))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF18                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B9C))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF19                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BA0))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF19                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BA4))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF19                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BA8))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF19                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BAC))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF19                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BB0))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF19                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BB4))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF19                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BB8))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF19                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BBC))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF19                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BC0))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF19                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BC4))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF19                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BC8))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF19                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BCC))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF19                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BD0))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF19                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BD4))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF19                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BD8))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF19                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BDC))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF19                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BE0))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF19                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BE4))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF19                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BE8))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF19                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BEC))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF20                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BF0))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF20                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BF4))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF20                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BF8))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF20                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BFC))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF20                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C00))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF20                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C04))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF20                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C08))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF20                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C0C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF20                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C10))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF20                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C14))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF20                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C18))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF20                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C1C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF20                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C20))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF20                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C24))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF20                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C28))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF20                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C2C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF20                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C30))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF20                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C34))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF20                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C38))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF20                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C3C))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF21                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C40))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF21                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C44))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF21                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C48))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF21                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C4C))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF21                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C50))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF21                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C54))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF21                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C58))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF21                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C5C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF21                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C60))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF21                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C64))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF21                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C68))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF21                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C6C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF21                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C70))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF21                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C74))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF21                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C78))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF21                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C7C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF21                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C80))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF21                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C84))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF21                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C88))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF21                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C8C))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF22                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C90))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF22                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C94))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF22                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C98))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF22                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C9C))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF22                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CA0))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF22                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CA4))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF22                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CA8))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF22                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CAC))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF22                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CB0))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF22                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CB4))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF22                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CB8))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF22                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CBC))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF22                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CC0))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF22                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CC4))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF22                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CC8))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF22                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CCC))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF22                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CD0))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF22                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CD4))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF22                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CD8))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF22                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CDC))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF23                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CE0))
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF23                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CE4))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF23                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CE8))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF23                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CEC))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF23                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CF0))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF23                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CF4))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF23                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CF8))
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF23                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CFC))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF23                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D00))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF23                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D04))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF23                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D08))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF23                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D0C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF23                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D10))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF23                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D14))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF23                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D18))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF23                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D1C))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF23                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D20))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF23                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D24))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF23                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D28))
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF23                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D2C))


#define FEC_SYSTEM_OFFSET_BASE_LSB                                              (0)
#define FEC_SYSTEM_OFFSET_BASE_WIDTH                                            (32)
#define FEC_SYSTEM_OFFSET_BASE_MASK                                             (0xFFFFFFFF)

#define FEC_HCH_OFFSET_BASE_LSB                                                 (0)
#define FEC_HCH_OFFSET_BASE_WIDTH                                               (32)
#define FEC_HCH_OFFSET_BASE_MASK                                                (0xFFFFFFFF)

#define FEC_WTX_UPC_OFFSET_BASE_LSB                                             (0)
#define FEC_WTX_UPC_OFFSET_BASE_WIDTH                                           (32)
#define FEC_WTX_UPC_OFFSET_BASE_MASK                                            (0xFFFFFFFF)

#define FEC_WECH_OFFSET_BASE_LSB                                                (0)
#define FEC_WECH_OFFSET_BASE_WIDTH                                              (32)
#define FEC_WECH_OFFSET_BASE_MASK                                               (0xFFFFFFFF)

#define FEC_WRXAGC_OFFSET_BASE_LSB                                              (0)
#define FEC_WRXAGC_OFFSET_BASE_WIDTH                                            (32)
#define FEC_WRXAGC_OFFSET_BASE_MASK                                             (0xFFFFFFFF)

#define FEC_LTPC_OFFSET_BASE_LSB                                                (0)
#define FEC_LTPC_OFFSET_BASE_WIDTH                                              (32)
#define FEC_LTPC_OFFSET_BASE_MASK                                               (0xFFFFFFFF)

#define FEC_LAGC_OFFSET_BASE_LSB                                                (0)
#define FEC_LAGC_OFFSET_BASE_WIDTH                                              (32)
#define FEC_LAGC_OFFSET_BASE_MASK                                               (0xFFFFFFFF)

#define FEC_MMTX_CTRL_OFFSET_BASE_LSB                                           (0)
#define FEC_MMTX_CTRL_OFFSET_BASE_WIDTH                                         (32)
#define FEC_MMTX_CTRL_OFFSET_BASE_MASK                                          (0xFFFFFFFF)


#define FEC_SYSTEM_FEC_W_SLEEP_ACK_FEC_ACTION_LSB                               (16)
#define FEC_SYSTEM_FEC_W_SLEEP_ACK_FEC_ACTION_WIDTH                             (8)
#define FEC_SYSTEM_FEC_W_SLEEP_ACK_FEC_ACTION_MASK                              (0x00FF0000)

#define FEC_SYSTEM_FEC_W_SLEEP_ACK_NACK_REASON_LSB                              (0)
#define FEC_SYSTEM_FEC_W_SLEEP_ACK_NACK_REASON_WIDTH                            (8)
#define FEC_SYSTEM_FEC_W_SLEEP_ACK_NACK_REASON_MASK                             (0x000000FF)

#define FEC_SYSTEM_FEC_W_PM_DM_STATE_STATE_LSB                                  (0)
#define FEC_SYSTEM_FEC_W_PM_DM_STATE_STATE_WIDTH                                (2)
#define FEC_SYSTEM_FEC_W_PM_DM_STATE_STATE_MASK                                 (0x00000003)

#define FEC_SYSTEM_FEC_W_ALLOW_SLEEP_FEC_WCDMA_LSB                              (0)
#define FEC_SYSTEM_FEC_W_ALLOW_SLEEP_FEC_WCDMA_WIDTH                            (1)
#define FEC_SYSTEM_FEC_W_ALLOW_SLEEP_FEC_WCDMA_MASK                             (0x00000001)
#define FEC_SYSTEM_FEC_W_ALLOW_SLEEP_FEC_WCDMA_BIT                              (0x00000001)

#define FEC_SYSTEM_FEC_L_SLEEP_ACK_FEC_ACTION_LSB                               (16)
#define FEC_SYSTEM_FEC_L_SLEEP_ACK_FEC_ACTION_WIDTH                             (8)
#define FEC_SYSTEM_FEC_L_SLEEP_ACK_FEC_ACTION_MASK                              (0x00FF0000)

#define FEC_SYSTEM_FEC_L_SLEEP_ACK_NACK_REASON_LSB                              (0)
#define FEC_SYSTEM_FEC_L_SLEEP_ACK_NACK_REASON_WIDTH                            (8)
#define FEC_SYSTEM_FEC_L_SLEEP_ACK_NACK_REASON_MASK                             (0x000000FF)

#define FEC_SYSTEM_FEC_L_PM_DM_STATE_STATE_LSB                                  (0)
#define FEC_SYSTEM_FEC_L_PM_DM_STATE_STATE_WIDTH                                (2)
#define FEC_SYSTEM_FEC_L_PM_DM_STATE_STATE_MASK                                 (0x00000003)

#define FEC_SYSTEM_FEC_L_ALLOW_SLEEP_FEC_LTE_LSB                                (0)
#define FEC_SYSTEM_FEC_L_ALLOW_SLEEP_FEC_LTE_WIDTH                              (1)
#define FEC_SYSTEM_FEC_L_ALLOW_SLEEP_FEC_LTE_MASK                               (0x00000001)
#define FEC_SYSTEM_FEC_L_ALLOW_SLEEP_FEC_LTE_BIT                                (0x00000001)


#define FEC_LTPC_BLANKING_SFB_EO_blanking_sfb_eo_LSB                            (0)
#define FEC_LTPC_BLANKING_SFB_EO_blanking_sfb_eo_WIDTH                          (1)
#define FEC_LTPC_BLANKING_SFB_EO_blanking_sfb_eo_MASK                           (0x00000001)
#define FEC_LTPC_BLANKING_SFB_EO_blanking_sfb_eo_BIT                            (0x00000001)

#define FEC_LTPC_SET_PUCCH_RB_START_IDX_set_pucch_rb_start_idx_LSB              (0)
#define FEC_LTPC_SET_PUCCH_RB_START_IDX_set_pucch_rb_start_idx_WIDTH            (2)
#define FEC_LTPC_SET_PUCCH_RB_START_IDX_set_pucch_rb_start_idx_MASK             (0x00000003)

#define FEC_LTPC_PRACH_PARAMS_RB_START_zc_num_db_LSB                            (16)
#define FEC_LTPC_PRACH_PARAMS_RB_START_zc_num_db_WIDTH                          (13)
#define FEC_LTPC_PRACH_PARAMS_RB_START_zc_num_db_MASK                           (0x1FFF0000)

#define FEC_LTPC_PRACH_PARAMS_RB_START_rb_start_LSB                             (0)
#define FEC_LTPC_PRACH_PARAMS_RB_START_rb_start_WIDTH                           (7)
#define FEC_LTPC_PRACH_PARAMS_RB_START_rb_start_MASK                            (0x0000007F)

#define FEC_LTPC_PRACH_PARAMS_FORMAT_format_LSB                                 (0)
#define FEC_LTPC_PRACH_PARAMS_FORMAT_format_WIDTH                               (3)
#define FEC_LTPC_PRACH_PARAMS_FORMAT_format_MASK                                (0x00000007)

#define FEC_LTPC_ULSRS_P_OUT_pa_vcc_idx_LSB                                     (28)
#define FEC_LTPC_ULSRS_P_OUT_pa_vcc_idx_WIDTH                                   (4)
#define FEC_LTPC_ULSRS_P_OUT_pa_vcc_idx_MASK                                    (0xF0000000)

#define FEC_LTPC_ULSRS_P_OUT_pa_gain_mode_idx_LSB                               (24)
#define FEC_LTPC_ULSRS_P_OUT_pa_gain_mode_idx_WIDTH                             (3)
#define FEC_LTPC_ULSRS_P_OUT_pa_gain_mode_idx_MASK                              (0x07000000)

#define FEC_LTPC_ULSRS_P_OUT_p_out_LSB                                          (0)
#define FEC_LTPC_ULSRS_P_OUT_p_out_WIDTH                                        (17)
#define FEC_LTPC_ULSRS_P_OUT_p_out_MASK                                         (0x0001FFFF)

#define FEC_LTPC_ULSRS_PA_NOMINAL_GAIN_DB_pa_nominal_gain_db_LSB                (0)
#define FEC_LTPC_ULSRS_PA_NOMINAL_GAIN_DB_pa_nominal_gain_db_WIDTH              (16)
#define FEC_LTPC_ULSRS_PA_NOMINAL_GAIN_DB_pa_nominal_gain_db_MASK               (0x0000FFFF)

#define FEC_LTPC_ULSRS_G_NOR_ANTI_DROOPING_g_nor_anti_drooping_LSB              (0)
#define FEC_LTPC_ULSRS_G_NOR_ANTI_DROOPING_g_nor_anti_drooping_WIDTH            (16)
#define FEC_LTPC_ULSRS_G_NOR_ANTI_DROOPING_g_nor_anti_drooping_MASK             (0x0000FFFF)

#define FEC_LTPC_ULSRS_ACCU_ANTI_DROOP_ANALOG_DB_accu_anti_droop_analog_db_LSB  (0)
#define FEC_LTPC_ULSRS_ACCU_ANTI_DROOP_ANALOG_DB_accu_anti_droop_analog_db_WIDTH (16)
#define FEC_LTPC_ULSRS_ACCU_ANTI_DROOP_ANALOG_DB_accu_anti_droop_analog_db_MASK (0x0000FFFF)

#define FEC_LTPC_L0_TPC_MODE_l0_mode_LSB                                        (1)
#define FEC_LTPC_L0_TPC_MODE_l0_mode_WIDTH                                      (1)
#define FEC_LTPC_L0_TPC_MODE_l0_mode_MASK                                       (0x00000002)
#define FEC_LTPC_L0_TPC_MODE_l0_mode_BIT                                        (0x00000002)

#define FEC_LTPC_L0_TPC_MODE_l0_close_loop_dis_LSB                              (0)
#define FEC_LTPC_L0_TPC_MODE_l0_close_loop_dis_WIDTH                            (1)
#define FEC_LTPC_L0_TPC_MODE_l0_close_loop_dis_MASK                             (0x00000001)
#define FEC_LTPC_L0_TPC_MODE_l0_close_loop_dis_BIT                              (0x00000001)

#define FEC_LTPC_L0_TX_SF_PARAMS_l0_tpc_req_bmp_LSB                             (16)
#define FEC_LTPC_L0_TX_SF_PARAMS_l0_tpc_req_bmp_WIDTH                           (16)
#define FEC_LTPC_L0_TX_SF_PARAMS_l0_tpc_req_bmp_MASK                            (0xFFFF0000)

#define FEC_LTPC_L0_TX_SF_PARAMS_l0_tx_subframe_LSB                             (8)
#define FEC_LTPC_L0_TX_SF_PARAMS_l0_tx_subframe_WIDTH                           (4)
#define FEC_LTPC_L0_TX_SF_PARAMS_l0_tx_subframe_MASK                            (0x00000F00)

#define FEC_LTPC_L0_TX_SF_PARAMS_l0_is_special_sf_LSB                           (3)
#define FEC_LTPC_L0_TX_SF_PARAMS_l0_is_special_sf_WIDTH                         (1)
#define FEC_LTPC_L0_TX_SF_PARAMS_l0_is_special_sf_MASK                          (0x00000008)
#define FEC_LTPC_L0_TX_SF_PARAMS_l0_is_special_sf_BIT                           (0x00000008)

#define FEC_LTPC_L0_TX_SF_PARAMS_l0_tx_cp_type_LSB                              (2)
#define FEC_LTPC_L0_TX_SF_PARAMS_l0_tx_cp_type_WIDTH                            (1)
#define FEC_LTPC_L0_TX_SF_PARAMS_l0_tx_cp_type_MASK                             (0x00000004)
#define FEC_LTPC_L0_TX_SF_PARAMS_l0_tx_cp_type_BIT                              (0x00000004)

#define FEC_LTPC_L0_TX_SF_PARAMS_l0_dfe_1st_LSB                                 (1)
#define FEC_LTPC_L0_TX_SF_PARAMS_l0_dfe_1st_WIDTH                               (1)
#define FEC_LTPC_L0_TX_SF_PARAMS_l0_dfe_1st_MASK                                (0x00000002)
#define FEC_LTPC_L0_TX_SF_PARAMS_l0_dfe_1st_BIT                                 (0x00000002)

#define FEC_LTPC_L0_TX_SF_PARAMS_l0_tx_1st_LSB                                  (0)
#define FEC_LTPC_L0_TX_SF_PARAMS_l0_tx_1st_WIDTH                                (1)
#define FEC_LTPC_L0_TX_SF_PARAMS_l0_tx_1st_MASK                                 (0x00000001)
#define FEC_LTPC_L0_TX_SF_PARAMS_l0_tx_1st_BIT                                  (0x00000001)

#define FEC_LTPC_L0_TX_FREQ_l0_tx_band_LSB                                      (24)
#define FEC_LTPC_L0_TX_FREQ_l0_tx_band_WIDTH                                    (8)
#define FEC_LTPC_L0_TX_FREQ_l0_tx_band_MASK                                     (0xFF000000)

#define FEC_LTPC_L0_TX_FREQ_l0_tx_cbw_LSB                                       (16)
#define FEC_LTPC_L0_TX_FREQ_l0_tx_cbw_WIDTH                                     (4)
#define FEC_LTPC_L0_TX_FREQ_l0_tx_cbw_MASK                                      (0x000F0000)

#define FEC_LTPC_L0_TX_FREQ_l0_tx_freq_LSB                                      (0)
#define FEC_LTPC_L0_TX_FREQ_l0_tx_freq_WIDTH                                    (16)
#define FEC_LTPC_L0_TX_FREQ_l0_tx_freq_MASK                                     (0x0000FFFF)

#define FEC_LTPC_L0_TX_SFBDY_l0_tx_sfbdy_LSB                                    (0)
#define FEC_LTPC_L0_TX_SFBDY_l0_tx_sfbdy_WIDTH                                  (20)
#define FEC_LTPC_L0_TX_SFBDY_l0_tx_sfbdy_MASK                                   (0x000FFFFF)

#define FEC_LTPC_L0_TPC_ON_TIME_l0_tpc_on_time_LSB                              (0)
#define FEC_LTPC_L0_TPC_ON_TIME_l0_tpc_on_time_WIDTH                            (32)
#define FEC_LTPC_L0_TPC_ON_TIME_l0_tpc_on_time_MASK                             (0xFFFFFFFF)

#define FEC_LTPC_L0_SRS_TPC_ON_TIME_l0_srs_tpc_on_time_LSB                      (0)
#define FEC_LTPC_L0_SRS_TPC_ON_TIME_l0_srs_tpc_on_time_WIDTH                    (32)
#define FEC_LTPC_L0_SRS_TPC_ON_TIME_l0_srs_tpc_on_time_MASK                     (0xFFFFFFFF)

#define FEC_LTPC_L0_RESET_ERROR_l0_reset_error_LSB                              (0)
#define FEC_LTPC_L0_RESET_ERROR_l0_reset_error_WIDTH                            (1)
#define FEC_LTPC_L0_RESET_ERROR_l0_reset_error_MASK                             (0x00000001)
#define FEC_LTPC_L0_RESET_ERROR_l0_reset_error_BIT                              (0x00000001)

#define FEC_LTPC_L0_CANCELREQUEST_l0_cancelrequest_LSB                          (0)
#define FEC_LTPC_L0_CANCELREQUEST_l0_cancelrequest_WIDTH                        (9)
#define FEC_LTPC_L0_CANCELREQUEST_l0_cancelrequest_MASK                         (0x000001FF)

#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_l0_pusch_params_rb_start_s1_1_LSB     (24)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_l0_pusch_params_rb_start_s1_1_WIDTH   (7)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_l0_pusch_params_rb_start_s1_1_MASK    (0x7F000000)

#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_l0_pusch_params_rb_start_s1_0_LSB     (16)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_l0_pusch_params_rb_start_s1_0_WIDTH   (7)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_l0_pusch_params_rb_start_s1_0_MASK    (0x007F0000)

#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_l0_pusch_params_rb_start_s0_1_LSB     (8)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_l0_pusch_params_rb_start_s0_1_WIDTH   (7)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_l0_pusch_params_rb_start_s0_1_MASK    (0x00007F00)

#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_l0_pusch_params_rb_start_s0_0_LSB     (0)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_l0_pusch_params_rb_start_s0_0_WIDTH   (7)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_l0_pusch_params_rb_start_s0_0_MASK    (0x0000007F)

#define FEC_LTPC_L0_PUSCH_PARAMS_RB_LEN_l0_pusch_params_rb_len_1_LSB            (8)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_LEN_l0_pusch_params_rb_len_1_WIDTH          (7)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_LEN_l0_pusch_params_rb_len_1_MASK           (0x00007F00)

#define FEC_LTPC_L0_PUSCH_PARAMS_RB_LEN_l0_pusch_params_rb_len_0_LSB            (0)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_LEN_l0_pusch_params_rb_len_0_WIDTH          (7)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_LEN_l0_pusch_params_rb_len_0_MASK           (0x0000007F)

#define FEC_LTPC_L0_PUSCH_PARAMS_RB_NUM_DB_l0_pusch_params_rb_num_db1_LSB       (16)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_NUM_DB_l0_pusch_params_rb_num_db1_WIDTH     (13)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_NUM_DB_l0_pusch_params_rb_num_db1_MASK      (0x1FFF0000)

#define FEC_LTPC_L0_PUSCH_PARAMS_RB_NUM_DB_l0_pusch_params_rb_num_db0_LSB       (0)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_NUM_DB_l0_pusch_params_rb_num_db0_WIDTH     (13)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_NUM_DB_l0_pusch_params_rb_num_db0_MASK      (0x00001FFF)

#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S0_l0_pucch_params_rb_start_s0_3_LSB  (24)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S0_l0_pucch_params_rb_start_s0_3_WIDTH (7)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S0_l0_pucch_params_rb_start_s0_3_MASK (0x7F000000)

#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S0_l0_pucch_params_rb_start_s0_2_LSB  (16)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S0_l0_pucch_params_rb_start_s0_2_WIDTH (7)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S0_l0_pucch_params_rb_start_s0_2_MASK (0x007F0000)

#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S0_l0_pucch_params_rb_start_s0_1_LSB  (8)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S0_l0_pucch_params_rb_start_s0_1_WIDTH (7)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S0_l0_pucch_params_rb_start_s0_1_MASK (0x00007F00)

#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S0_l0_pucch_params_rb_start_s0_0_LSB  (0)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S0_l0_pucch_params_rb_start_s0_0_WIDTH (7)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S0_l0_pucch_params_rb_start_s0_0_MASK (0x0000007F)

#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S1_l0_pucch_params_rb_start_s1_3_LSB  (24)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S1_l0_pucch_params_rb_start_s1_3_WIDTH (7)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S1_l0_pucch_params_rb_start_s1_3_MASK (0x7F000000)

#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S1_l0_pucch_params_rb_start_s1_2_LSB  (16)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S1_l0_pucch_params_rb_start_s1_2_WIDTH (7)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S1_l0_pucch_params_rb_start_s1_2_MASK (0x007F0000)

#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S1_l0_pucch_params_rb_start_s1_1_LSB  (8)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S1_l0_pucch_params_rb_start_s1_1_WIDTH (7)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S1_l0_pucch_params_rb_start_s1_1_MASK (0x00007F00)

#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S1_l0_pucch_params_rb_start_s1_0_LSB  (0)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S1_l0_pucch_params_rb_start_s1_0_WIDTH (7)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S1_l0_pucch_params_rb_start_s1_0_MASK (0x0000007F)

#define FEC_LTPC_L0_SRS_PARAMS_RB_START_l0_srs_params_rb_start_sym1_LSB         (16)
#define FEC_LTPC_L0_SRS_PARAMS_RB_START_l0_srs_params_rb_start_sym1_WIDTH       (7)
#define FEC_LTPC_L0_SRS_PARAMS_RB_START_l0_srs_params_rb_start_sym1_MASK        (0x007F0000)

#define FEC_LTPC_L0_SRS_PARAMS_RB_START_l0_srs_params_rb_start_sym0_LSB         (0)
#define FEC_LTPC_L0_SRS_PARAMS_RB_START_l0_srs_params_rb_start_sym0_WIDTH       (7)
#define FEC_LTPC_L0_SRS_PARAMS_RB_START_l0_srs_params_rb_start_sym0_MASK        (0x0000007F)

#define FEC_LTPC_L0_SRS_PARAMS_RB_LEN_DB_l0_srs_params_rb_num_db_LSB            (16)
#define FEC_LTPC_L0_SRS_PARAMS_RB_LEN_DB_l0_srs_params_rb_num_db_WIDTH          (13)
#define FEC_LTPC_L0_SRS_PARAMS_RB_LEN_DB_l0_srs_params_rb_num_db_MASK           (0x1FFF0000)

#define FEC_LTPC_L0_SRS_PARAMS_RB_LEN_DB_l0_srs_params_rb_len_LSB               (0)
#define FEC_LTPC_L0_SRS_PARAMS_RB_LEN_DB_l0_srs_params_rb_len_WIDTH             (7)
#define FEC_LTPC_L0_SRS_PARAMS_RB_LEN_DB_l0_srs_params_rb_len_MASK              (0x0000007F)

#define FEC_LTPC_L0_SRS_PARAMS_SRS_SYM_CNT_BMP_l0_srs_params_srs_sym_bmp_LSB    (8)
#define FEC_LTPC_L0_SRS_PARAMS_SRS_SYM_CNT_BMP_l0_srs_params_srs_sym_bmp_WIDTH  (2)
#define FEC_LTPC_L0_SRS_PARAMS_SRS_SYM_CNT_BMP_l0_srs_params_srs_sym_bmp_MASK   (0x00000300)

#define FEC_LTPC_L0_SRS_PARAMS_SRS_SYM_CNT_BMP_l0_srs_params_srs_sym_cnt_LSB    (0)
#define FEC_LTPC_L0_SRS_PARAMS_SRS_SYM_CNT_BMP_l0_srs_params_srs_sym_cnt_WIDTH  (8)
#define FEC_LTPC_L0_SRS_PARAMS_SRS_SYM_CNT_BMP_l0_srs_params_srs_sym_cnt_MASK   (0x000000FF)

#define FEC_LTPC_L0_SLOT0_POW_l0_slot0_pa_vcc_idx_LSB                           (28)
#define FEC_LTPC_L0_SLOT0_POW_l0_slot0_pa_vcc_idx_WIDTH                         (4)
#define FEC_LTPC_L0_SLOT0_POW_l0_slot0_pa_vcc_idx_MASK                          (0xF0000000)

#define FEC_LTPC_L0_SLOT0_POW_l0_slot0_pa_gain_mode_idx_LSB                     (24)
#define FEC_LTPC_L0_SLOT0_POW_l0_slot0_pa_gain_mode_idx_WIDTH                   (3)
#define FEC_LTPC_L0_SLOT0_POW_l0_slot0_pa_gain_mode_idx_MASK                    (0x07000000)

#define FEC_LTPC_L0_SLOT0_POW_l0_slot0_p_out_LSB                                (0)
#define FEC_LTPC_L0_SLOT0_POW_l0_slot0_p_out_WIDTH                              (17)
#define FEC_LTPC_L0_SLOT0_POW_l0_slot0_p_out_MASK                               (0x0001FFFF)

#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_0_l0_slot0_pa_nominal_gain_db_0_LSB (0)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_0_l0_slot0_pa_nominal_gain_db_0_WIDTH (16)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_0_l0_slot0_pa_nominal_gain_db_0_MASK (0x0000FFFF)

#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_1_l0_slot0_pa_nominal_gain_db_1_LSB (0)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_1_l0_slot0_pa_nominal_gain_db_1_WIDTH (16)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_1_l0_slot0_pa_nominal_gain_db_1_MASK (0x0000FFFF)

#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_2_l0_slot0_pa_nominal_gain_db_2_LSB (0)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_2_l0_slot0_pa_nominal_gain_db_2_WIDTH (16)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_2_l0_slot0_pa_nominal_gain_db_2_MASK (0x0000FFFF)

#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_3_l0_slot0_pa_nominal_gain_db_3_LSB (0)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_3_l0_slot0_pa_nominal_gain_db_3_WIDTH (16)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_3_l0_slot0_pa_nominal_gain_db_3_MASK (0x0000FFFF)

#define FEC_LTPC_L0_SLOT0_ANTI_DROOPING_0_l0_slot0_accu_anti_droop_analog_db_0_LSB (16)
#define FEC_LTPC_L0_SLOT0_ANTI_DROOPING_0_l0_slot0_accu_anti_droop_analog_db_0_WIDTH (16)
#define FEC_LTPC_L0_SLOT0_ANTI_DROOPING_0_l0_slot0_accu_anti_droop_analog_db_0_MASK (0xFFFF0000)

#define FEC_LTPC_L0_SLOT0_ANTI_DROOPING_0_l0_slot0_g_nor_anti_drooping_0_LSB    (0)
#define FEC_LTPC_L0_SLOT0_ANTI_DROOPING_0_l0_slot0_g_nor_anti_drooping_0_WIDTH  (16)
#define FEC_LTPC_L0_SLOT0_ANTI_DROOPING_0_l0_slot0_g_nor_anti_drooping_0_MASK   (0x0000FFFF)

#define FEC_LTPC_L0_SLOT0_ANTI_DROOPING_1_l0_slot0_accu_anti_droop_analog_db_1_LSB (16)
#define FEC_LTPC_L0_SLOT0_ANTI_DROOPING_1_l0_slot0_accu_anti_droop_analog_db_1_WIDTH (16)
#define FEC_LTPC_L0_SLOT0_ANTI_DROOPING_1_l0_slot0_accu_anti_droop_analog_db_1_MASK (0xFFFF0000)

#define FEC_LTPC_L0_SLOT0_ANTI_DROOPING_1_l0_slot0_g_nor_anti_drooping_1_LSB    (0)
#define FEC_LTPC_L0_SLOT0_ANTI_DROOPING_1_l0_slot0_g_nor_anti_drooping_1_WIDTH  (16)
#define FEC_LTPC_L0_SLOT0_ANTI_DROOPING_1_l0_slot0_g_nor_anti_drooping_1_MASK   (0x0000FFFF)

#define FEC_LTPC_L0_SLOT0_ANTI_DROOPING_2_l0_slot0_accu_anti_droop_analog_db_2_LSB (16)
#define FEC_LTPC_L0_SLOT0_ANTI_DROOPING_2_l0_slot0_accu_anti_droop_analog_db_2_WIDTH (16)
#define FEC_LTPC_L0_SLOT0_ANTI_DROOPING_2_l0_slot0_accu_anti_droop_analog_db_2_MASK (0xFFFF0000)

#define FEC_LTPC_L0_SLOT0_ANTI_DROOPING_2_l0_slot0_g_nor_anti_drooping_2_LSB    (0)
#define FEC_LTPC_L0_SLOT0_ANTI_DROOPING_2_l0_slot0_g_nor_anti_drooping_2_WIDTH  (16)
#define FEC_LTPC_L0_SLOT0_ANTI_DROOPING_2_l0_slot0_g_nor_anti_drooping_2_MASK   (0x0000FFFF)

#define FEC_LTPC_L0_SLOT0_ANTI_DROOPING_3_l0_slot0_accu_anti_droop_analog_db_3_LSB (16)
#define FEC_LTPC_L0_SLOT0_ANTI_DROOPING_3_l0_slot0_accu_anti_droop_analog_db_3_WIDTH (16)
#define FEC_LTPC_L0_SLOT0_ANTI_DROOPING_3_l0_slot0_accu_anti_droop_analog_db_3_MASK (0xFFFF0000)

#define FEC_LTPC_L0_SLOT0_ANTI_DROOPING_3_l0_slot0_g_nor_anti_drooping_3_LSB    (0)
#define FEC_LTPC_L0_SLOT0_ANTI_DROOPING_3_l0_slot0_g_nor_anti_drooping_3_WIDTH  (16)
#define FEC_LTPC_L0_SLOT0_ANTI_DROOPING_3_l0_slot0_g_nor_anti_drooping_3_MASK   (0x0000FFFF)

#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_0_l0_slot1_pa_nominal_gain_db_0_LSB (0)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_0_l0_slot1_pa_nominal_gain_db_0_WIDTH (16)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_0_l0_slot1_pa_nominal_gain_db_0_MASK (0x0000FFFF)

#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_1_l0_slot1_pa_nominal_gain_db_1_LSB (0)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_1_l0_slot1_pa_nominal_gain_db_1_WIDTH (16)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_1_l0_slot1_pa_nominal_gain_db_1_MASK (0x0000FFFF)

#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_2_l0_slot1_pa_nominal_gain_db_2_LSB (0)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_2_l0_slot1_pa_nominal_gain_db_2_WIDTH (16)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_2_l0_slot1_pa_nominal_gain_db_2_MASK (0x0000FFFF)

#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_3_l0_slot1_pa_nominal_gain_db_3_LSB (0)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_3_l0_slot1_pa_nominal_gain_db_3_WIDTH (16)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_3_l0_slot1_pa_nominal_gain_db_3_MASK (0x0000FFFF)

#define FEC_LTPC_L0_SLOT1_ANTI_DROOPING_0_l0_slot1_accu_anti_droop_analog_db_0_LSB (16)
#define FEC_LTPC_L0_SLOT1_ANTI_DROOPING_0_l0_slot1_accu_anti_droop_analog_db_0_WIDTH (16)
#define FEC_LTPC_L0_SLOT1_ANTI_DROOPING_0_l0_slot1_accu_anti_droop_analog_db_0_MASK (0xFFFF0000)

#define FEC_LTPC_L0_SLOT1_ANTI_DROOPING_0_l0_slot1_g_nor_anti_drooping_0_LSB    (0)
#define FEC_LTPC_L0_SLOT1_ANTI_DROOPING_0_l0_slot1_g_nor_anti_drooping_0_WIDTH  (16)
#define FEC_LTPC_L0_SLOT1_ANTI_DROOPING_0_l0_slot1_g_nor_anti_drooping_0_MASK   (0x0000FFFF)

#define FEC_LTPC_L0_SLOT1_ANTI_DROOPING_1_l0_slot1_accu_anti_droop_analog_db_1_LSB (16)
#define FEC_LTPC_L0_SLOT1_ANTI_DROOPING_1_l0_slot1_accu_anti_droop_analog_db_1_WIDTH (16)
#define FEC_LTPC_L0_SLOT1_ANTI_DROOPING_1_l0_slot1_accu_anti_droop_analog_db_1_MASK (0xFFFF0000)

#define FEC_LTPC_L0_SLOT1_ANTI_DROOPING_1_l0_slot1_g_nor_anti_drooping_1_LSB    (0)
#define FEC_LTPC_L0_SLOT1_ANTI_DROOPING_1_l0_slot1_g_nor_anti_drooping_1_WIDTH  (16)
#define FEC_LTPC_L0_SLOT1_ANTI_DROOPING_1_l0_slot1_g_nor_anti_drooping_1_MASK   (0x0000FFFF)

#define FEC_LTPC_L0_SLOT1_ANTI_DROOPING_2_l0_slot1_accu_anti_droop_analog_db_2_LSB (16)
#define FEC_LTPC_L0_SLOT1_ANTI_DROOPING_2_l0_slot1_accu_anti_droop_analog_db_2_WIDTH (16)
#define FEC_LTPC_L0_SLOT1_ANTI_DROOPING_2_l0_slot1_accu_anti_droop_analog_db_2_MASK (0xFFFF0000)

#define FEC_LTPC_L0_SLOT1_ANTI_DROOPING_2_l0_slot1_g_nor_anti_drooping_2_LSB    (0)
#define FEC_LTPC_L0_SLOT1_ANTI_DROOPING_2_l0_slot1_g_nor_anti_drooping_2_WIDTH  (16)
#define FEC_LTPC_L0_SLOT1_ANTI_DROOPING_2_l0_slot1_g_nor_anti_drooping_2_MASK   (0x0000FFFF)

#define FEC_LTPC_L0_SLOT1_ANTI_DROOPING_3_l0_slot1_accu_anti_droop_analog_db_3_LSB (16)
#define FEC_LTPC_L0_SLOT1_ANTI_DROOPING_3_l0_slot1_accu_anti_droop_analog_db_3_WIDTH (16)
#define FEC_LTPC_L0_SLOT1_ANTI_DROOPING_3_l0_slot1_accu_anti_droop_analog_db_3_MASK (0xFFFF0000)

#define FEC_LTPC_L0_SLOT1_ANTI_DROOPING_3_l0_slot1_g_nor_anti_drooping_3_LSB    (0)
#define FEC_LTPC_L0_SLOT1_ANTI_DROOPING_3_l0_slot1_g_nor_anti_drooping_3_WIDTH  (16)
#define FEC_LTPC_L0_SLOT1_ANTI_DROOPING_3_l0_slot1_g_nor_anti_drooping_3_MASK   (0x0000FFFF)

#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_rf_gain_idx_LSB                           (24)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_rf_gain_idx_WIDTH                         (8)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_rf_gain_idx_MASK                          (0xFF000000)

#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_det_gain_idx_LSB                          (16)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_det_gain_idx_WIDTH                        (8)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_det_gain_idx_MASK                         (0x00FF0000)

#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_pa_mode_LSB                               (12)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_pa_mode_WIDTH                             (2)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_pa_mode_MASK                              (0x00003000)

#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_vm1_LSB                                   (9)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_vm1_WIDTH                                 (1)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_vm1_MASK                                  (0x00000200)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_vm1_BIT                                   (0x00000200)

#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_vm0_LSB                                   (8)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_vm0_WIDTH                                 (1)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_vm0_MASK                                  (0x00000100)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_vm0_BIT                                   (0x00000100)

#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_pa_vcc_idx_LSB                            (0)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_pa_vcc_idx_WIDTH                          (8)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_pa_vcc_idx_MASK                           (0x000000FF)

#define FEC_LTPC_L0_FORCE_BB_BACKOFF_l0_lna_code_LSB                            (24)
#define FEC_LTPC_L0_FORCE_BB_BACKOFF_l0_lna_code_WIDTH                          (8)
#define FEC_LTPC_L0_FORCE_BB_BACKOFF_l0_lna_code_MASK                           (0xFF000000)

#define FEC_LTPC_L0_FORCE_BB_BACKOFF_l0_pga_code_LSB                            (16)
#define FEC_LTPC_L0_FORCE_BB_BACKOFF_l0_pga_code_WIDTH                          (8)
#define FEC_LTPC_L0_FORCE_BB_BACKOFF_l0_pga_code_MASK                           (0x00FF0000)

#define FEC_LTPC_L0_FORCE_BB_BACKOFF_l0_bb_backoff_LSB                          (0)
#define FEC_LTPC_L0_FORCE_BB_BACKOFF_l0_bb_backoff_WIDTH                        (16)
#define FEC_LTPC_L0_FORCE_BB_BACKOFF_l0_bb_backoff_MASK                         (0x0000FFFF)

#define FEC_LTPC_L0_TXIF_EN_MAP_RF_BSI_LSB                                      (3)
#define FEC_LTPC_L0_TXIF_EN_MAP_RF_BSI_WIDTH                                    (1)
#define FEC_LTPC_L0_TXIF_EN_MAP_RF_BSI_MASK                                     (0x00000008)
#define FEC_LTPC_L0_TXIF_EN_MAP_RF_BSI_BIT                                      (0x00000008)

#define FEC_LTPC_L0_TXIF_EN_MAP_RF_DET_LSB                                      (2)
#define FEC_LTPC_L0_TXIF_EN_MAP_RF_DET_WIDTH                                    (1)
#define FEC_LTPC_L0_TXIF_EN_MAP_RF_DET_MASK                                     (0x00000004)
#define FEC_LTPC_L0_TXIF_EN_MAP_RF_DET_BIT                                      (0x00000004)

#define FEC_LTPC_L0_TXIF_EN_MAP_PA_MIPI_LSB                                     (1)
#define FEC_LTPC_L0_TXIF_EN_MAP_PA_MIPI_WIDTH                                   (1)
#define FEC_LTPC_L0_TXIF_EN_MAP_PA_MIPI_MASK                                    (0x00000002)
#define FEC_LTPC_L0_TXIF_EN_MAP_PA_MIPI_BIT                                     (0x00000002)

#define FEC_LTPC_L0_TXIF_EN_MAP_PA_VM_LSB                                       (0)
#define FEC_LTPC_L0_TXIF_EN_MAP_PA_VM_WIDTH                                     (1)
#define FEC_LTPC_L0_TXIF_EN_MAP_PA_VM_MASK                                      (0x00000001)
#define FEC_LTPC_L0_TXIF_EN_MAP_PA_VM_BIT                                       (0x00000001)

#define FEC_LTPC_L0_CAL_DET_PARM_DET_RELATED_INFO_LSB                           (0)
#define FEC_LTPC_L0_CAL_DET_PARM_DET_RELATED_INFO_WIDTH                         (1)
#define FEC_LTPC_L0_CAL_DET_PARM_DET_RELATED_INFO_MASK                          (0x00000001)
#define FEC_LTPC_L0_CAL_DET_PARM_DET_RELATED_INFO_BIT                           (0x00000001)

#define FEC_LTPC_L1_TPC_MODE_l1_mode_LSB                                        (1)
#define FEC_LTPC_L1_TPC_MODE_l1_mode_WIDTH                                      (1)
#define FEC_LTPC_L1_TPC_MODE_l1_mode_MASK                                       (0x00000002)
#define FEC_LTPC_L1_TPC_MODE_l1_mode_BIT                                        (0x00000002)

#define FEC_LTPC_L1_TPC_MODE_l1_close_loop_dis_LSB                              (0)
#define FEC_LTPC_L1_TPC_MODE_l1_close_loop_dis_WIDTH                            (1)
#define FEC_LTPC_L1_TPC_MODE_l1_close_loop_dis_MASK                             (0x00000001)
#define FEC_LTPC_L1_TPC_MODE_l1_close_loop_dis_BIT                              (0x00000001)

#define FEC_LTPC_L1_TX_SF_PARAMS_l1_tpc_req_bmp_LSB                             (16)
#define FEC_LTPC_L1_TX_SF_PARAMS_l1_tpc_req_bmp_WIDTH                           (16)
#define FEC_LTPC_L1_TX_SF_PARAMS_l1_tpc_req_bmp_MASK                            (0xFFFF0000)

#define FEC_LTPC_L1_TX_SF_PARAMS_l1_tx_subframe_LSB                             (8)
#define FEC_LTPC_L1_TX_SF_PARAMS_l1_tx_subframe_WIDTH                           (4)
#define FEC_LTPC_L1_TX_SF_PARAMS_l1_tx_subframe_MASK                            (0x00000F00)

#define FEC_LTPC_L1_TX_SF_PARAMS_l1_is_special_sf_LSB                           (3)
#define FEC_LTPC_L1_TX_SF_PARAMS_l1_is_special_sf_WIDTH                         (1)
#define FEC_LTPC_L1_TX_SF_PARAMS_l1_is_special_sf_MASK                          (0x00000008)
#define FEC_LTPC_L1_TX_SF_PARAMS_l1_is_special_sf_BIT                           (0x00000008)

#define FEC_LTPC_L1_TX_SF_PARAMS_l1_tx_cp_type_LSB                              (2)
#define FEC_LTPC_L1_TX_SF_PARAMS_l1_tx_cp_type_WIDTH                            (1)
#define FEC_LTPC_L1_TX_SF_PARAMS_l1_tx_cp_type_MASK                             (0x00000004)
#define FEC_LTPC_L1_TX_SF_PARAMS_l1_tx_cp_type_BIT                              (0x00000004)

#define FEC_LTPC_L1_TX_SF_PARAMS_l1_dfe_1st_LSB                                 (1)
#define FEC_LTPC_L1_TX_SF_PARAMS_l1_dfe_1st_WIDTH                               (1)
#define FEC_LTPC_L1_TX_SF_PARAMS_l1_dfe_1st_MASK                                (0x00000002)
#define FEC_LTPC_L1_TX_SF_PARAMS_l1_dfe_1st_BIT                                 (0x00000002)

#define FEC_LTPC_L1_TX_SF_PARAMS_l1_tx_1st_LSB                                  (0)
#define FEC_LTPC_L1_TX_SF_PARAMS_l1_tx_1st_WIDTH                                (1)
#define FEC_LTPC_L1_TX_SF_PARAMS_l1_tx_1st_MASK                                 (0x00000001)
#define FEC_LTPC_L1_TX_SF_PARAMS_l1_tx_1st_BIT                                  (0x00000001)

#define FEC_LTPC_L1_TX_FREQ_l1_tx_band_LSB                                      (24)
#define FEC_LTPC_L1_TX_FREQ_l1_tx_band_WIDTH                                    (8)
#define FEC_LTPC_L1_TX_FREQ_l1_tx_band_MASK                                     (0xFF000000)

#define FEC_LTPC_L1_TX_FREQ_l1_tx_cbw_LSB                                       (16)
#define FEC_LTPC_L1_TX_FREQ_l1_tx_cbw_WIDTH                                     (4)
#define FEC_LTPC_L1_TX_FREQ_l1_tx_cbw_MASK                                      (0x000F0000)

#define FEC_LTPC_L1_TX_FREQ_l1_tx_freq_LSB                                      (0)
#define FEC_LTPC_L1_TX_FREQ_l1_tx_freq_WIDTH                                    (16)
#define FEC_LTPC_L1_TX_FREQ_l1_tx_freq_MASK                                     (0x0000FFFF)

#define FEC_LTPC_L1_TX_SFBDY_l1_tx_sfbdy_LSB                                    (0)
#define FEC_LTPC_L1_TX_SFBDY_l1_tx_sfbdy_WIDTH                                  (20)
#define FEC_LTPC_L1_TX_SFBDY_l1_tx_sfbdy_MASK                                   (0x000FFFFF)

#define FEC_LTPC_L1_TPC_ON_TIME_l1_tpc_on_time_LSB                              (0)
#define FEC_LTPC_L1_TPC_ON_TIME_l1_tpc_on_time_WIDTH                            (32)
#define FEC_LTPC_L1_TPC_ON_TIME_l1_tpc_on_time_MASK                             (0xFFFFFFFF)

#define FEC_LTPC_L1_SRS_TPC_ON_TIME_l1_srs_tpc_on_time_LSB                      (0)
#define FEC_LTPC_L1_SRS_TPC_ON_TIME_l1_srs_tpc_on_time_WIDTH                    (32)
#define FEC_LTPC_L1_SRS_TPC_ON_TIME_l1_srs_tpc_on_time_MASK                     (0xFFFFFFFF)

#define FEC_LTPC_L1_RESET_ERROR_l1_reset_error_LSB                              (0)
#define FEC_LTPC_L1_RESET_ERROR_l1_reset_error_WIDTH                            (1)
#define FEC_LTPC_L1_RESET_ERROR_l1_reset_error_MASK                             (0x00000001)
#define FEC_LTPC_L1_RESET_ERROR_l1_reset_error_BIT                              (0x00000001)

#define FEC_LTPC_L1_CANCELREQUEST_l1_cancelrequest_LSB                          (0)
#define FEC_LTPC_L1_CANCELREQUEST_l1_cancelrequest_WIDTH                        (9)
#define FEC_LTPC_L1_CANCELREQUEST_l1_cancelrequest_MASK                         (0x000001FF)

#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_l1_pusch_params_rb_start_s1_1_LSB     (24)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_l1_pusch_params_rb_start_s1_1_WIDTH   (7)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_l1_pusch_params_rb_start_s1_1_MASK    (0x7F000000)

#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_l1_pusch_params_rb_start_s1_0_LSB     (16)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_l1_pusch_params_rb_start_s1_0_WIDTH   (7)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_l1_pusch_params_rb_start_s1_0_MASK    (0x007F0000)

#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_l1_pusch_params_rb_start_s0_1_LSB     (8)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_l1_pusch_params_rb_start_s0_1_WIDTH   (7)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_l1_pusch_params_rb_start_s0_1_MASK    (0x00007F00)

#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_l1_pusch_params_rb_start_s0_0_LSB     (0)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_l1_pusch_params_rb_start_s0_0_WIDTH   (7)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_l1_pusch_params_rb_start_s0_0_MASK    (0x0000007F)

#define FEC_LTPC_L1_PUSCH_PARAMS_RB_LEN_l1_pusch_params_rb_len_1_LSB            (8)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_LEN_l1_pusch_params_rb_len_1_WIDTH          (7)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_LEN_l1_pusch_params_rb_len_1_MASK           (0x00007F00)

#define FEC_LTPC_L1_PUSCH_PARAMS_RB_LEN_l1_pusch_params_rb_len_0_LSB            (0)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_LEN_l1_pusch_params_rb_len_0_WIDTH          (7)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_LEN_l1_pusch_params_rb_len_0_MASK           (0x0000007F)

#define FEC_LTPC_L1_PUSCH_PARAMS_RB_NUM_DB_l1_pusch_params_rb_num_db1_LSB       (16)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_NUM_DB_l1_pusch_params_rb_num_db1_WIDTH     (13)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_NUM_DB_l1_pusch_params_rb_num_db1_MASK      (0x1FFF0000)

#define FEC_LTPC_L1_PUSCH_PARAMS_RB_NUM_DB_l1_pusch_params_rb_num_db0_LSB       (0)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_NUM_DB_l1_pusch_params_rb_num_db0_WIDTH     (13)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_NUM_DB_l1_pusch_params_rb_num_db0_MASK      (0x00001FFF)

#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S0_l1_pucch_params_rb_start_s0_3_LSB  (24)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S0_l1_pucch_params_rb_start_s0_3_WIDTH (7)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S0_l1_pucch_params_rb_start_s0_3_MASK (0x7F000000)

#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S0_l1_pucch_params_rb_start_s0_2_LSB  (16)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S0_l1_pucch_params_rb_start_s0_2_WIDTH (7)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S0_l1_pucch_params_rb_start_s0_2_MASK (0x007F0000)

#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S0_l1_pucch_params_rb_start_s0_1_LSB  (8)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S0_l1_pucch_params_rb_start_s0_1_WIDTH (7)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S0_l1_pucch_params_rb_start_s0_1_MASK (0x00007F00)

#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S0_l1_pucch_params_rb_start_s0_0_LSB  (0)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S0_l1_pucch_params_rb_start_s0_0_WIDTH (7)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S0_l1_pucch_params_rb_start_s0_0_MASK (0x0000007F)

#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S1_l1_pucch_params_rb_start_s1_3_LSB  (24)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S1_l1_pucch_params_rb_start_s1_3_WIDTH (7)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S1_l1_pucch_params_rb_start_s1_3_MASK (0x7F000000)

#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S1_l1_pucch_params_rb_start_s1_2_LSB  (16)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S1_l1_pucch_params_rb_start_s1_2_WIDTH (7)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S1_l1_pucch_params_rb_start_s1_2_MASK (0x007F0000)

#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S1_l1_pucch_params_rb_start_s1_1_LSB  (8)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S1_l1_pucch_params_rb_start_s1_1_WIDTH (7)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S1_l1_pucch_params_rb_start_s1_1_MASK (0x00007F00)

#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S1_l1_pucch_params_rb_start_s1_0_LSB  (0)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S1_l1_pucch_params_rb_start_s1_0_WIDTH (7)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S1_l1_pucch_params_rb_start_s1_0_MASK (0x0000007F)

#define FEC_LTPC_L1_SRS_PARAMS_RB_START_l1_srs_params_rb_start_sym1_LSB         (16)
#define FEC_LTPC_L1_SRS_PARAMS_RB_START_l1_srs_params_rb_start_sym1_WIDTH       (7)
#define FEC_LTPC_L1_SRS_PARAMS_RB_START_l1_srs_params_rb_start_sym1_MASK        (0x007F0000)

#define FEC_LTPC_L1_SRS_PARAMS_RB_START_l1_srs_params_rb_start_sym0_LSB         (0)
#define FEC_LTPC_L1_SRS_PARAMS_RB_START_l1_srs_params_rb_start_sym0_WIDTH       (7)
#define FEC_LTPC_L1_SRS_PARAMS_RB_START_l1_srs_params_rb_start_sym0_MASK        (0x0000007F)

#define FEC_LTPC_L1_SRS_PARAMS_RB_LEN_DB_l1_srs_params_rb_num_db_LSB            (16)
#define FEC_LTPC_L1_SRS_PARAMS_RB_LEN_DB_l1_srs_params_rb_num_db_WIDTH          (13)
#define FEC_LTPC_L1_SRS_PARAMS_RB_LEN_DB_l1_srs_params_rb_num_db_MASK           (0x1FFF0000)

#define FEC_LTPC_L1_SRS_PARAMS_RB_LEN_DB_l1_srs_params_rb_len_LSB               (0)
#define FEC_LTPC_L1_SRS_PARAMS_RB_LEN_DB_l1_srs_params_rb_len_WIDTH             (7)
#define FEC_LTPC_L1_SRS_PARAMS_RB_LEN_DB_l1_srs_params_rb_len_MASK              (0x0000007F)

#define FEC_LTPC_L1_SRS_PARAMS_SRS_SYM_CNT_BMP_l1_srs_params_srs_sym_bmp_LSB    (8)
#define FEC_LTPC_L1_SRS_PARAMS_SRS_SYM_CNT_BMP_l1_srs_params_srs_sym_bmp_WIDTH  (2)
#define FEC_LTPC_L1_SRS_PARAMS_SRS_SYM_CNT_BMP_l1_srs_params_srs_sym_bmp_MASK   (0x00000300)

#define FEC_LTPC_L1_SRS_PARAMS_SRS_SYM_CNT_BMP_l1_srs_params_srs_sym_cnt_LSB    (0)
#define FEC_LTPC_L1_SRS_PARAMS_SRS_SYM_CNT_BMP_l1_srs_params_srs_sym_cnt_WIDTH  (8)
#define FEC_LTPC_L1_SRS_PARAMS_SRS_SYM_CNT_BMP_l1_srs_params_srs_sym_cnt_MASK   (0x000000FF)

#define FEC_LTPC_L1_SLOT0_POW_l1_slot0_pa_vcc_idx_LSB                           (28)
#define FEC_LTPC_L1_SLOT0_POW_l1_slot0_pa_vcc_idx_WIDTH                         (4)
#define FEC_LTPC_L1_SLOT0_POW_l1_slot0_pa_vcc_idx_MASK                          (0xF0000000)

#define FEC_LTPC_L1_SLOT0_POW_l1_slot0_pa_gain_mode_idx_LSB                     (24)
#define FEC_LTPC_L1_SLOT0_POW_l1_slot0_pa_gain_mode_idx_WIDTH                   (3)
#define FEC_LTPC_L1_SLOT0_POW_l1_slot0_pa_gain_mode_idx_MASK                    (0x07000000)

#define FEC_LTPC_L1_SLOT0_POW_l1_slot0_p_out_LSB                                (0)
#define FEC_LTPC_L1_SLOT0_POW_l1_slot0_p_out_WIDTH                              (17)
#define FEC_LTPC_L1_SLOT0_POW_l1_slot0_p_out_MASK                               (0x0001FFFF)

#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_0_l1_slot0_pa_nominal_gain_db_0_LSB (0)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_0_l1_slot0_pa_nominal_gain_db_0_WIDTH (16)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_0_l1_slot0_pa_nominal_gain_db_0_MASK (0x0000FFFF)

#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_1_l1_slot0_pa_nominal_gain_db_1_LSB (0)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_1_l1_slot0_pa_nominal_gain_db_1_WIDTH (16)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_1_l1_slot0_pa_nominal_gain_db_1_MASK (0x0000FFFF)

#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_2_l1_slot0_pa_nominal_gain_db_2_LSB (0)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_2_l1_slot0_pa_nominal_gain_db_2_WIDTH (16)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_2_l1_slot0_pa_nominal_gain_db_2_MASK (0x0000FFFF)

#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_3_l1_slot0_pa_nominal_gain_db_3_LSB (0)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_3_l1_slot0_pa_nominal_gain_db_3_WIDTH (16)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_3_l1_slot0_pa_nominal_gain_db_3_MASK (0x0000FFFF)

#define FEC_LTPC_L1_SLOT0_ANTI_DROOPING_0_l1_slot0_accu_anti_droop_analog_db_0_LSB (16)
#define FEC_LTPC_L1_SLOT0_ANTI_DROOPING_0_l1_slot0_accu_anti_droop_analog_db_0_WIDTH (16)
#define FEC_LTPC_L1_SLOT0_ANTI_DROOPING_0_l1_slot0_accu_anti_droop_analog_db_0_MASK (0xFFFF0000)

#define FEC_LTPC_L1_SLOT0_ANTI_DROOPING_0_l1_slot0_g_nor_anti_drooping_0_LSB    (0)
#define FEC_LTPC_L1_SLOT0_ANTI_DROOPING_0_l1_slot0_g_nor_anti_drooping_0_WIDTH  (16)
#define FEC_LTPC_L1_SLOT0_ANTI_DROOPING_0_l1_slot0_g_nor_anti_drooping_0_MASK   (0x0000FFFF)

#define FEC_LTPC_L1_SLOT0_ANTI_DROOPING_1_l1_slot0_accu_anti_droop_analog_db_1_LSB (16)
#define FEC_LTPC_L1_SLOT0_ANTI_DROOPING_1_l1_slot0_accu_anti_droop_analog_db_1_WIDTH (16)
#define FEC_LTPC_L1_SLOT0_ANTI_DROOPING_1_l1_slot0_accu_anti_droop_analog_db_1_MASK (0xFFFF0000)

#define FEC_LTPC_L1_SLOT0_ANTI_DROOPING_1_l1_slot0_g_nor_anti_drooping_1_LSB    (0)
#define FEC_LTPC_L1_SLOT0_ANTI_DROOPING_1_l1_slot0_g_nor_anti_drooping_1_WIDTH  (16)
#define FEC_LTPC_L1_SLOT0_ANTI_DROOPING_1_l1_slot0_g_nor_anti_drooping_1_MASK   (0x0000FFFF)

#define FEC_LTPC_L1_SLOT0_ANTI_DROOPING_2_l1_slot0_accu_anti_droop_analog_db_2_LSB (16)
#define FEC_LTPC_L1_SLOT0_ANTI_DROOPING_2_l1_slot0_accu_anti_droop_analog_db_2_WIDTH (16)
#define FEC_LTPC_L1_SLOT0_ANTI_DROOPING_2_l1_slot0_accu_anti_droop_analog_db_2_MASK (0xFFFF0000)

#define FEC_LTPC_L1_SLOT0_ANTI_DROOPING_2_l1_slot0_g_nor_anti_drooping_2_LSB    (0)
#define FEC_LTPC_L1_SLOT0_ANTI_DROOPING_2_l1_slot0_g_nor_anti_drooping_2_WIDTH  (16)
#define FEC_LTPC_L1_SLOT0_ANTI_DROOPING_2_l1_slot0_g_nor_anti_drooping_2_MASK   (0x0000FFFF)

#define FEC_LTPC_L1_SLOT0_ANTI_DROOPING_3_l1_slot0_accu_anti_droop_analog_db_3_LSB (16)
#define FEC_LTPC_L1_SLOT0_ANTI_DROOPING_3_l1_slot0_accu_anti_droop_analog_db_3_WIDTH (16)
#define FEC_LTPC_L1_SLOT0_ANTI_DROOPING_3_l1_slot0_accu_anti_droop_analog_db_3_MASK (0xFFFF0000)

#define FEC_LTPC_L1_SLOT0_ANTI_DROOPING_3_l1_slot0_g_nor_anti_drooping_3_LSB    (0)
#define FEC_LTPC_L1_SLOT0_ANTI_DROOPING_3_l1_slot0_g_nor_anti_drooping_3_WIDTH  (16)
#define FEC_LTPC_L1_SLOT0_ANTI_DROOPING_3_l1_slot0_g_nor_anti_drooping_3_MASK   (0x0000FFFF)

#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_0_l1_slot1_pa_nominal_gain_db_0_LSB (0)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_0_l1_slot1_pa_nominal_gain_db_0_WIDTH (16)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_0_l1_slot1_pa_nominal_gain_db_0_MASK (0x0000FFFF)

#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_1_l1_slot1_pa_nominal_gain_db_1_LSB (0)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_1_l1_slot1_pa_nominal_gain_db_1_WIDTH (16)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_1_l1_slot1_pa_nominal_gain_db_1_MASK (0x0000FFFF)

#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_2_l1_slot1_pa_nominal_gain_db_2_LSB (0)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_2_l1_slot1_pa_nominal_gain_db_2_WIDTH (16)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_2_l1_slot1_pa_nominal_gain_db_2_MASK (0x0000FFFF)

#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_3_l1_slot1_pa_nominal_gain_db_3_LSB (0)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_3_l1_slot1_pa_nominal_gain_db_3_WIDTH (16)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_3_l1_slot1_pa_nominal_gain_db_3_MASK (0x0000FFFF)

#define FEC_LTPC_L1_SLOT1_ANTI_DROOPING_0_l1_slot1_accu_anti_droop_analog_db_0_LSB (16)
#define FEC_LTPC_L1_SLOT1_ANTI_DROOPING_0_l1_slot1_accu_anti_droop_analog_db_0_WIDTH (16)
#define FEC_LTPC_L1_SLOT1_ANTI_DROOPING_0_l1_slot1_accu_anti_droop_analog_db_0_MASK (0xFFFF0000)

#define FEC_LTPC_L1_SLOT1_ANTI_DROOPING_0_l1_slot1_g_nor_anti_drooping_0_LSB    (0)
#define FEC_LTPC_L1_SLOT1_ANTI_DROOPING_0_l1_slot1_g_nor_anti_drooping_0_WIDTH  (16)
#define FEC_LTPC_L1_SLOT1_ANTI_DROOPING_0_l1_slot1_g_nor_anti_drooping_0_MASK   (0x0000FFFF)

#define FEC_LTPC_L1_SLOT1_ANTI_DROOPING_1_l1_slot1_accu_anti_droop_analog_db_1_LSB (16)
#define FEC_LTPC_L1_SLOT1_ANTI_DROOPING_1_l1_slot1_accu_anti_droop_analog_db_1_WIDTH (16)
#define FEC_LTPC_L1_SLOT1_ANTI_DROOPING_1_l1_slot1_accu_anti_droop_analog_db_1_MASK (0xFFFF0000)

#define FEC_LTPC_L1_SLOT1_ANTI_DROOPING_1_l1_slot1_g_nor_anti_drooping_1_LSB    (0)
#define FEC_LTPC_L1_SLOT1_ANTI_DROOPING_1_l1_slot1_g_nor_anti_drooping_1_WIDTH  (16)
#define FEC_LTPC_L1_SLOT1_ANTI_DROOPING_1_l1_slot1_g_nor_anti_drooping_1_MASK   (0x0000FFFF)

#define FEC_LTPC_L1_SLOT1_ANTI_DROOPING_2_l1_slot1_accu_anti_droop_analog_db_2_LSB (16)
#define FEC_LTPC_L1_SLOT1_ANTI_DROOPING_2_l1_slot1_accu_anti_droop_analog_db_2_WIDTH (16)
#define FEC_LTPC_L1_SLOT1_ANTI_DROOPING_2_l1_slot1_accu_anti_droop_analog_db_2_MASK (0xFFFF0000)

#define FEC_LTPC_L1_SLOT1_ANTI_DROOPING_2_l1_slot1_g_nor_anti_drooping_2_LSB    (0)
#define FEC_LTPC_L1_SLOT1_ANTI_DROOPING_2_l1_slot1_g_nor_anti_drooping_2_WIDTH  (16)
#define FEC_LTPC_L1_SLOT1_ANTI_DROOPING_2_l1_slot1_g_nor_anti_drooping_2_MASK   (0x0000FFFF)

#define FEC_LTPC_L1_SLOT1_ANTI_DROOPING_3_l1_slot1_accu_anti_droop_analog_db_3_LSB (16)
#define FEC_LTPC_L1_SLOT1_ANTI_DROOPING_3_l1_slot1_accu_anti_droop_analog_db_3_WIDTH (16)
#define FEC_LTPC_L1_SLOT1_ANTI_DROOPING_3_l1_slot1_accu_anti_droop_analog_db_3_MASK (0xFFFF0000)

#define FEC_LTPC_L1_SLOT1_ANTI_DROOPING_3_l1_slot1_g_nor_anti_drooping_3_LSB    (0)
#define FEC_LTPC_L1_SLOT1_ANTI_DROOPING_3_l1_slot1_g_nor_anti_drooping_3_WIDTH  (16)
#define FEC_LTPC_L1_SLOT1_ANTI_DROOPING_3_l1_slot1_g_nor_anti_drooping_3_MASK   (0x0000FFFF)

#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_rf_gain_idx_LSB                           (24)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_rf_gain_idx_WIDTH                         (8)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_rf_gain_idx_MASK                          (0xFF000000)

#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_det_gain_idx_LSB                          (16)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_det_gain_idx_WIDTH                        (8)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_det_gain_idx_MASK                         (0x00FF0000)

#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_pa_mode_LSB                               (12)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_pa_mode_WIDTH                             (2)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_pa_mode_MASK                              (0x00003000)

#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_vm1_LSB                                   (9)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_vm1_WIDTH                                 (1)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_vm1_MASK                                  (0x00000200)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_vm1_BIT                                   (0x00000200)

#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_vm0_LSB                                   (8)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_vm0_WIDTH                                 (1)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_vm0_MASK                                  (0x00000100)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_vm0_BIT                                   (0x00000100)

#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_pa_vcc_idx_LSB                            (0)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_pa_vcc_idx_WIDTH                          (8)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_pa_vcc_idx_MASK                           (0x000000FF)

#define FEC_LTPC_L1_FORCE_BB_BACKOFF_l1_lna_code_LSB                            (24)
#define FEC_LTPC_L1_FORCE_BB_BACKOFF_l1_lna_code_WIDTH                          (8)
#define FEC_LTPC_L1_FORCE_BB_BACKOFF_l1_lna_code_MASK                           (0xFF000000)

#define FEC_LTPC_L1_FORCE_BB_BACKOFF_l1_pga_code_LSB                            (16)
#define FEC_LTPC_L1_FORCE_BB_BACKOFF_l1_pga_code_WIDTH                          (8)
#define FEC_LTPC_L1_FORCE_BB_BACKOFF_l1_pga_code_MASK                           (0x00FF0000)

#define FEC_LTPC_L1_FORCE_BB_BACKOFF_l1_bb_backoff_LSB                          (0)
#define FEC_LTPC_L1_FORCE_BB_BACKOFF_l1_bb_backoff_WIDTH                        (16)
#define FEC_LTPC_L1_FORCE_BB_BACKOFF_l1_bb_backoff_MASK                         (0x0000FFFF)

#define FEC_LTPC_L1_TXIF_EN_MAP_RF_BSI_LSB                                      (3)
#define FEC_LTPC_L1_TXIF_EN_MAP_RF_BSI_WIDTH                                    (1)
#define FEC_LTPC_L1_TXIF_EN_MAP_RF_BSI_MASK                                     (0x00000008)
#define FEC_LTPC_L1_TXIF_EN_MAP_RF_BSI_BIT                                      (0x00000008)

#define FEC_LTPC_L1_TXIF_EN_MAP_RF_DET_LSB                                      (2)
#define FEC_LTPC_L1_TXIF_EN_MAP_RF_DET_WIDTH                                    (1)
#define FEC_LTPC_L1_TXIF_EN_MAP_RF_DET_MASK                                     (0x00000004)
#define FEC_LTPC_L1_TXIF_EN_MAP_RF_DET_BIT                                      (0x00000004)

#define FEC_LTPC_L1_TXIF_EN_MAP_PA_MIPI_LSB                                     (1)
#define FEC_LTPC_L1_TXIF_EN_MAP_PA_MIPI_WIDTH                                   (1)
#define FEC_LTPC_L1_TXIF_EN_MAP_PA_MIPI_MASK                                    (0x00000002)
#define FEC_LTPC_L1_TXIF_EN_MAP_PA_MIPI_BIT                                     (0x00000002)

#define FEC_LTPC_L1_TXIF_EN_MAP_PA_VM_LSB                                       (0)
#define FEC_LTPC_L1_TXIF_EN_MAP_PA_VM_WIDTH                                     (1)
#define FEC_LTPC_L1_TXIF_EN_MAP_PA_VM_MASK                                      (0x00000001)
#define FEC_LTPC_L1_TXIF_EN_MAP_PA_VM_BIT                                       (0x00000001)

#define FEC_LTPC_L1_CAL_DET_PARM_DET_RELATED_INFO_LSB                           (0)
#define FEC_LTPC_L1_CAL_DET_PARM_DET_RELATED_INFO_WIDTH                         (1)
#define FEC_LTPC_L1_CAL_DET_PARM_DET_RELATED_INFO_MASK                          (0x00000001)
#define FEC_LTPC_L1_CAL_DET_PARM_DET_RELATED_INFO_BIT                           (0x00000001)

#define FEC_LTPC_SF_ENABLE_COUNT_tx_first_bit_LSB                               (1)
#define FEC_LTPC_SF_ENABLE_COUNT_tx_first_bit_WIDTH                             (1)
#define FEC_LTPC_SF_ENABLE_COUNT_tx_first_bit_MASK                              (0x00000002)
#define FEC_LTPC_SF_ENABLE_COUNT_tx_first_bit_BIT                               (0x00000002)

#define FEC_LTPC_SF_ENABLE_COUNT_tx_en_bit_LSB                                  (0)
#define FEC_LTPC_SF_ENABLE_COUNT_tx_en_bit_WIDTH                                (1)
#define FEC_LTPC_SF_ENABLE_COUNT_tx_en_bit_MASK                                 (0x00000001)
#define FEC_LTPC_SF_ENABLE_COUNT_tx_en_bit_BIT                                  (0x00000001)

#define FEC_LTPC_END_REG_END_FIELD_LSB                                          (0)
#define FEC_LTPC_END_REG_END_FIELD_WIDTH                                        (1)
#define FEC_LTPC_END_REG_END_FIELD_MASK                                         (0x00000001)
#define FEC_LTPC_END_REG_END_FIELD_BIT                                          (0x00000001)

#define FEC_LTPC_L0_DDPC_RPT0_slot0_pow_LSB                                     (0)
#define FEC_LTPC_L0_DDPC_RPT0_slot0_pow_WIDTH                                   (16)
#define FEC_LTPC_L0_DDPC_RPT0_slot0_pow_MASK                                    (0x0000FFFF)

#define FEC_LTPC_L0_DDPC_RPT1_slot1_pow_LSB                                     (0)
#define FEC_LTPC_L0_DDPC_RPT1_slot1_pow_WIDTH                                   (16)
#define FEC_LTPC_L0_DDPC_RPT1_slot1_pow_MASK                                    (0x0000FFFF)

#define FEC_LTPC_L0_DDPC_RPT2_srs_pow_LSB                                       (0)
#define FEC_LTPC_L0_DDPC_RPT2_srs_pow_WIDTH                                     (16)
#define FEC_LTPC_L0_DDPC_RPT2_srs_pow_MASK                                      (0x0000FFFF)

#define FEC_LTPC_L0_DDPC_RPT3_srs_pow_LSB                                       (0)
#define FEC_LTPC_L0_DDPC_RPT3_srs_pow_WIDTH                                     (16)
#define FEC_LTPC_L0_DDPC_RPT3_srs_pow_MASK                                      (0x0000FFFF)

#define FEC_LTPC_L0_DDPC_RPT4_prach_pow_LSB                                     (0)
#define FEC_LTPC_L0_DDPC_RPT4_prach_pow_WIDTH                                   (16)
#define FEC_LTPC_L0_DDPC_RPT4_prach_pow_MASK                                    (0x0000FFFF)

#define FEC_LTPC_L1_DDPC_RPT0_slot0_pow_LSB                                     (0)
#define FEC_LTPC_L1_DDPC_RPT0_slot0_pow_WIDTH                                   (16)
#define FEC_LTPC_L1_DDPC_RPT0_slot0_pow_MASK                                    (0x0000FFFF)

#define FEC_LTPC_L1_DDPC_RPT1_slot1_pow_LSB                                     (0)
#define FEC_LTPC_L1_DDPC_RPT1_slot1_pow_WIDTH                                   (16)
#define FEC_LTPC_L1_DDPC_RPT1_slot1_pow_MASK                                    (0x0000FFFF)

#define FEC_LTPC_L1_DDPC_RPT2_srs_pow_LSB                                       (0)
#define FEC_LTPC_L1_DDPC_RPT2_srs_pow_WIDTH                                     (16)
#define FEC_LTPC_L1_DDPC_RPT2_srs_pow_MASK                                      (0x0000FFFF)

#define FEC_LTPC_L1_DDPC_RPT3_srs_pow_LSB                                       (0)
#define FEC_LTPC_L1_DDPC_RPT3_srs_pow_WIDTH                                     (16)
#define FEC_LTPC_L1_DDPC_RPT3_srs_pow_MASK                                      (0x0000FFFF)

#define FEC_LTPC_L1_DDPC_RPT4_prach_pow_LSB                                     (0)
#define FEC_LTPC_L1_DDPC_RPT4_prach_pow_WIDTH                                   (16)
#define FEC_LTPC_L1_DDPC_RPT4_prach_pow_MASK                                    (0x0000FFFF)

#define FEC_LTPC_DDPC_DETBPI_CON_DETBPI_DAT_LSB                                 (16)
#define FEC_LTPC_DDPC_DETBPI_CON_DETBPI_DAT_WIDTH                               (4)
#define FEC_LTPC_DDPC_DETBPI_CON_DETBPI_DAT_MASK                                (0x000F0000)

#define FEC_LTPC_DDPC_DETBPI_CON_DETBPI_OFS_LSB                                 (0)
#define FEC_LTPC_DDPC_DETBPI_CON_DETBPI_OFS_WIDTH                               (15)
#define FEC_LTPC_DDPC_DETBPI_CON_DETBPI_OFS_MASK                                (0x00007FFF)

#define FEC_LTPC_DDPC_RFDET_CON_MEAS_SEL_LSB                                    (16)
#define FEC_LTPC_DDPC_RFDET_CON_MEAS_SEL_WIDTH                                  (3)
#define FEC_LTPC_DDPC_RFDET_CON_MEAS_SEL_MASK                                   (0x00070000)

#define FEC_LTPC_DDPC_RFDET_CON_RF_DET_OFS_LSB                                  (0)
#define FEC_LTPC_DDPC_RFDET_CON_RF_DET_OFS_WIDTH                                (15)
#define FEC_LTPC_DDPC_RFDET_CON_RF_DET_OFS_MASK                                 (0x00007FFF)

#define FEC_LTPC_DDPC_ADC_CON_ADC_OFF_LSB                                       (16)
#define FEC_LTPC_DDPC_ADC_CON_ADC_OFF_WIDTH                                     (15)
#define FEC_LTPC_DDPC_ADC_CON_ADC_OFF_MASK                                      (0x7FFF0000)

#define FEC_LTPC_DDPC_ADC_CON_ADC_ON_LSB                                        (0)
#define FEC_LTPC_DDPC_ADC_CON_ADC_ON_WIDTH                                      (15)
#define FEC_LTPC_DDPC_ADC_CON_ADC_ON_MASK                                       (0x00007FFF)

#define FEC_LTPC_DDPC_OFS_DDPC_OFS_LSB                                          (0)
#define FEC_LTPC_DDPC_OFS_DDPC_OFS_WIDTH                                        (15)
#define FEC_LTPC_DDPC_OFS_DDPC_OFS_MASK                                         (0x00007FFF)

#define FEC_LTPC_DDPC_SAMPLE_WAIT_SAMPLE_LSB                                    (19)
#define FEC_LTPC_DDPC_SAMPLE_WAIT_SAMPLE_WIDTH                                  (8)
#define FEC_LTPC_DDPC_SAMPLE_WAIT_SAMPLE_MASK                                   (0x07F80000)

#define FEC_LTPC_DDPC_SAMPLE_LEAD_BIT_LSB                                       (15)
#define FEC_LTPC_DDPC_SAMPLE_LEAD_BIT_WIDTH                                     (4)
#define FEC_LTPC_DDPC_SAMPLE_LEAD_BIT_MASK                                      (0x00078000)

#define FEC_LTPC_DDPC_SAMPLE_MEAS_SAMPLE_LSB                                    (0)
#define FEC_LTPC_DDPC_SAMPLE_MEAS_SAMPLE_WIDTH                                  (15)
#define FEC_LTPC_DDPC_SAMPLE_MEAS_SAMPLE_MASK                                   (0x00007FFF)

#define FEC_LTPC_AT_RFDET_CON_MEAS_SEL_LSB                                      (16)
#define FEC_LTPC_AT_RFDET_CON_MEAS_SEL_WIDTH                                    (3)
#define FEC_LTPC_AT_RFDET_CON_MEAS_SEL_MASK                                     (0x00070000)

#define FEC_LTPC_AT_RFDET_CON_RF_DET_OFS_LSB                                    (0)
#define FEC_LTPC_AT_RFDET_CON_RF_DET_OFS_WIDTH                                  (15)
#define FEC_LTPC_AT_RFDET_CON_RF_DET_OFS_MASK                                   (0x00007FFF)

#define FEC_LTPC_AT_ADC_CON_ADC_OFF_LSB                                         (16)
#define FEC_LTPC_AT_ADC_CON_ADC_OFF_WIDTH                                       (15)
#define FEC_LTPC_AT_ADC_CON_ADC_OFF_MASK                                        (0x7FFF0000)

#define FEC_LTPC_AT_ADC_CON_ADC_ON_LSB                                          (0)
#define FEC_LTPC_AT_ADC_CON_ADC_ON_WIDTH                                        (15)
#define FEC_LTPC_AT_ADC_CON_ADC_ON_MASK                                         (0x00007FFF)

#define FEC_LTPC_AT_MEAS0_CON0_AT0_PAR_LSB                                      (28)
#define FEC_LTPC_AT_MEAS0_CON0_AT0_PAR_WIDTH                                    (4)
#define FEC_LTPC_AT_MEAS0_CON0_AT0_PAR_MASK                                     (0xF0000000)

#define FEC_LTPC_AT_MEAS0_CON0_AT0_OFS_LSB                                      (0)
#define FEC_LTPC_AT_MEAS0_CON0_AT0_OFS_WIDTH                                    (15)
#define FEC_LTPC_AT_MEAS0_CON0_AT0_OFS_MASK                                     (0x00007FFF)

#define FEC_LTPC_AT_MEAS0_CON1_AT0_MEAS_SAMPLE_LSB                              (16)
#define FEC_LTPC_AT_MEAS0_CON1_AT0_MEAS_SAMPLE_WIDTH                            (16)
#define FEC_LTPC_AT_MEAS0_CON1_AT0_MEAS_SAMPLE_MASK                             (0xFFFF0000)

#define FEC_LTPC_AT_MEAS0_CON1_AT0_WAIT_LEN_LSB                                 (0)
#define FEC_LTPC_AT_MEAS0_CON1_AT0_WAIT_LEN_WIDTH                               (16)
#define FEC_LTPC_AT_MEAS0_CON1_AT0_WAIT_LEN_MASK                                (0x0000FFFF)

#define FEC_LTPC_AT_MEAS1_CON0_AT1_PAR_LSB                                      (28)
#define FEC_LTPC_AT_MEAS1_CON0_AT1_PAR_WIDTH                                    (4)
#define FEC_LTPC_AT_MEAS1_CON0_AT1_PAR_MASK                                     (0xF0000000)

#define FEC_LTPC_AT_MEAS1_CON0_AT1_OFS_LSB                                      (0)
#define FEC_LTPC_AT_MEAS1_CON0_AT1_OFS_WIDTH                                    (15)
#define FEC_LTPC_AT_MEAS1_CON0_AT1_OFS_MASK                                     (0x00007FFF)

#define FEC_LTPC_AT_MEAS1_CON1_AT1_MEAS_SAMPLE_LSB                              (16)
#define FEC_LTPC_AT_MEAS1_CON1_AT1_MEAS_SAMPLE_WIDTH                            (16)
#define FEC_LTPC_AT_MEAS1_CON1_AT1_MEAS_SAMPLE_MASK                             (0xFFFF0000)

#define FEC_LTPC_AT_MEAS1_CON1_AT1_WAIT_LEN_LSB                                 (0)
#define FEC_LTPC_AT_MEAS1_CON1_AT1_WAIT_LEN_WIDTH                               (16)
#define FEC_LTPC_AT_MEAS1_CON1_AT1_WAIT_LEN_MASK                                (0x0000FFFF)

#define FEC_LTPC_AT_DETBPI0_CON_DETBPI0_DAT_LSB                                 (16)
#define FEC_LTPC_AT_DETBPI0_CON_DETBPI0_DAT_WIDTH                               (4)
#define FEC_LTPC_AT_DETBPI0_CON_DETBPI0_DAT_MASK                                (0x000F0000)

#define FEC_LTPC_AT_DETBPI0_CON_DETBPI0_OFS_LSB                                 (0)
#define FEC_LTPC_AT_DETBPI0_CON_DETBPI0_OFS_WIDTH                               (15)
#define FEC_LTPC_AT_DETBPI0_CON_DETBPI0_OFS_MASK                                (0x00007FFF)

#define FEC_LTPC_AT_DETBPI1_CON_DETBPI1_DAT_LSB                                 (16)
#define FEC_LTPC_AT_DETBPI1_CON_DETBPI1_DAT_WIDTH                               (4)
#define FEC_LTPC_AT_DETBPI1_CON_DETBPI1_DAT_MASK                                (0x000F0000)

#define FEC_LTPC_AT_DETBPI1_CON_DETBPI1_OFS_LSB                                 (0)
#define FEC_LTPC_AT_DETBPI1_CON_DETBPI1_OFS_WIDTH                               (15)
#define FEC_LTPC_AT_DETBPI1_CON_DETBPI1_OFS_MASK                                (0x00007FFF)

#define FEC_LTPC_AT_DETMIPI0_CON_DETMIPI0_EVT_LSB                               (16)
#define FEC_LTPC_AT_DETMIPI0_CON_DETMIPI0_EVT_WIDTH                             (4)
#define FEC_LTPC_AT_DETMIPI0_CON_DETMIPI0_EVT_MASK                              (0x000F0000)

#define FEC_LTPC_AT_DETMIPI0_CON_DETMIPI0_OFS_LSB                               (0)
#define FEC_LTPC_AT_DETMIPI0_CON_DETMIPI0_OFS_WIDTH                             (15)
#define FEC_LTPC_AT_DETMIPI0_CON_DETMIPI0_OFS_MASK                              (0x00007FFF)

#define FEC_LTPC_AT_DETMIPI1_CON_DETMIPI1_EVT_LSB                               (16)
#define FEC_LTPC_AT_DETMIPI1_CON_DETMIPI1_EVT_WIDTH                             (4)
#define FEC_LTPC_AT_DETMIPI1_CON_DETMIPI1_EVT_MASK                              (0x000F0000)

#define FEC_LTPC_AT_DETMIPI1_CON_DETMIPI1_OFS_LSB                               (0)
#define FEC_LTPC_AT_DETMIPI1_CON_DETMIPI1_OFS_WIDTH                             (15)
#define FEC_LTPC_AT_DETMIPI1_CON_DETMIPI1_OFS_MASK                              (0x00007FFF)

#define FEC_LTPC_EDC_RFDET_CON_MEAS_SEL_LSB                                     (16)
#define FEC_LTPC_EDC_RFDET_CON_MEAS_SEL_WIDTH                                   (3)
#define FEC_LTPC_EDC_RFDET_CON_MEAS_SEL_MASK                                    (0x00070000)

#define FEC_LTPC_EDC_RFDET_CON_RF_DET_OFS_LSB                                   (0)
#define FEC_LTPC_EDC_RFDET_CON_RF_DET_OFS_WIDTH                                 (15)
#define FEC_LTPC_EDC_RFDET_CON_RF_DET_OFS_MASK                                  (0x00007FFF)

#define FEC_LTPC_EDC_ADC_CON_ADC_OFF_LSB                                        (16)
#define FEC_LTPC_EDC_ADC_CON_ADC_OFF_WIDTH                                      (15)
#define FEC_LTPC_EDC_ADC_CON_ADC_OFF_MASK                                       (0x7FFF0000)

#define FEC_LTPC_EDC_ADC_CON_ADC_ON_LSB                                         (0)
#define FEC_LTPC_EDC_ADC_CON_ADC_ON_WIDTH                                       (15)
#define FEC_LTPC_EDC_ADC_CON_ADC_ON_MASK                                        (0x00007FFF)

#define FEC_LTPC_EDC_DETBPI_CON_DETBPI_DAT_LSB                                  (16)
#define FEC_LTPC_EDC_DETBPI_CON_DETBPI_DAT_WIDTH                                (4)
#define FEC_LTPC_EDC_DETBPI_CON_DETBPI_DAT_MASK                                 (0x000F0000)

#define FEC_LTPC_EDC_DETBPI_CON_DETBPI_OFS_LSB                                  (0)
#define FEC_LTPC_EDC_DETBPI_CON_DETBPI_OFS_WIDTH                                (15)
#define FEC_LTPC_EDC_DETBPI_CON_DETBPI_OFS_MASK                                 (0x00007FFF)

#define FEC_LTPC_TDE_MEAS_CON0_TDE_EN_LSB                                       (28)
#define FEC_LTPC_TDE_MEAS_CON0_TDE_EN_WIDTH                                     (1)
#define FEC_LTPC_TDE_MEAS_CON0_TDE_EN_MASK                                      (0x10000000)
#define FEC_LTPC_TDE_MEAS_CON0_TDE_EN_BIT                                       (0x10000000)

#define FEC_LTPC_TDE_MEAS_CON0_TDE_OFS_LSB                                      (0)
#define FEC_LTPC_TDE_MEAS_CON0_TDE_OFS_WIDTH                                    (15)
#define FEC_LTPC_TDE_MEAS_CON0_TDE_OFS_MASK                                     (0x00007FFF)

#define FEC_LTPC_TDE_MEAS_CON1_MEAS_SAMPLE_LSB                                  (16)
#define FEC_LTPC_TDE_MEAS_CON1_MEAS_SAMPLE_WIDTH                                (16)
#define FEC_LTPC_TDE_MEAS_CON1_MEAS_SAMPLE_MASK                                 (0xFFFF0000)

#define FEC_LTPC_TDE_MEAS_CON1_SHIFT_LSB                                        (8)
#define FEC_LTPC_TDE_MEAS_CON1_SHIFT_WIDTH                                      (3)
#define FEC_LTPC_TDE_MEAS_CON1_SHIFT_MASK                                       (0x00000700)

#define FEC_LTPC_TDE_MEAS_CON1_WAIT_SAMPLE_LSB                                  (0)
#define FEC_LTPC_TDE_MEAS_CON1_WAIT_SAMPLE_WIDTH                                (8)
#define FEC_LTPC_TDE_MEAS_CON1_WAIT_SAMPLE_MASK                                 (0x000000FF)

#define FEC_LTPC_ED_MEAS_CON0_ED_OFS_LSB                                        (0)
#define FEC_LTPC_ED_MEAS_CON0_ED_OFS_WIDTH                                      (15)
#define FEC_LTPC_ED_MEAS_CON0_ED_OFS_MASK                                       (0x00007FFF)

#define FEC_LTPC_ED_MEAS_CON1_MEAS_SAMPLE_LSB                                   (16)
#define FEC_LTPC_ED_MEAS_CON1_MEAS_SAMPLE_WIDTH                                 (16)
#define FEC_LTPC_ED_MEAS_CON1_MEAS_SAMPLE_MASK                                  (0xFFFF0000)

#define FEC_LTPC_ED_MEAS_CON1_WAIT_SAMPLE_LSB                                   (0)
#define FEC_LTPC_ED_MEAS_CON1_WAIT_SAMPLE_WIDTH                                 (16)
#define FEC_LTPC_ED_MEAS_CON1_WAIT_SAMPLE_MASK                                  (0x0000FFFF)

#define FEC_LTPC_ED_MEAS_CON2_ED_OFS_LSB                                        (0)
#define FEC_LTPC_ED_MEAS_CON2_ED_OFS_WIDTH                                      (15)
#define FEC_LTPC_ED_MEAS_CON2_ED_OFS_MASK                                       (0x00007FFF)

#define FEC_LTPC_ED_MEAS_CON3_MEAS_SAMPLE_LSB                                   (16)
#define FEC_LTPC_ED_MEAS_CON3_MEAS_SAMPLE_WIDTH                                 (16)
#define FEC_LTPC_ED_MEAS_CON3_MEAS_SAMPLE_MASK                                  (0xFFFF0000)

#define FEC_LTPC_ED_MEAS_CON3_WAIT_SAMPLE_LSB                                   (0)
#define FEC_LTPC_ED_MEAS_CON3_WAIT_SAMPLE_WIDTH                                 (16)
#define FEC_LTPC_ED_MEAS_CON3_WAIT_SAMPLE_MASK                                  (0x0000FFFF)

#define FEC_LTPC_CIM3_MEAS_CON0_CIM3_OFS_LSB                                    (0)
#define FEC_LTPC_CIM3_MEAS_CON0_CIM3_OFS_WIDTH                                  (15)
#define FEC_LTPC_CIM3_MEAS_CON0_CIM3_OFS_MASK                                   (0x00007FFF)

#define FEC_LTPC_CIM3_MEAS_CON1_MEAS_SAMPLE_LSB                                 (16)
#define FEC_LTPC_CIM3_MEAS_CON1_MEAS_SAMPLE_WIDTH                               (16)
#define FEC_LTPC_CIM3_MEAS_CON1_MEAS_SAMPLE_MASK                                (0xFFFF0000)

#define FEC_LTPC_CIM3_MEAS_CON1_WAIT_SAMPLE_LSB                                 (0)
#define FEC_LTPC_CIM3_MEAS_CON1_WAIT_SAMPLE_WIDTH                               (16)
#define FEC_LTPC_CIM3_MEAS_CON1_WAIT_SAMPLE_MASK                                (0x0000FFFF)

#define FEC_LTPC_OTFC_MEAS_CON_EN_BIT_LSB                                       (0)
#define FEC_LTPC_OTFC_MEAS_CON_EN_BIT_WIDTH                                     (1)
#define FEC_LTPC_OTFC_MEAS_CON_EN_BIT_MASK                                      (0x00000001)
#define FEC_LTPC_OTFC_MEAS_CON_EN_BIT_BIT                                       (0x00000001)

#define FEC_LTPC_AT_MIPI0_CON_AT_MIPI_OFS_LSB                                   (0)
#define FEC_LTPC_AT_MIPI0_CON_AT_MIPI_OFS_WIDTH                                 (15)
#define FEC_LTPC_AT_MIPI0_CON_AT_MIPI_OFS_MASK                                  (0x00007FFF)

#define FEC_LTPC_AT_MIPI1_CON_AT_MIPI_OFS_LSB                                   (0)
#define FEC_LTPC_AT_MIPI1_CON_AT_MIPI_OFS_WIDTH                                 (15)
#define FEC_LTPC_AT_MIPI1_CON_AT_MIPI_OFS_MASK                                  (0x00007FFF)

#define FEC_LTPC_PGABSI_CON_PGABSI_OFS_LSB                                      (0)
#define FEC_LTPC_PGABSI_CON_PGABSI_OFS_WIDTH                                    (15)
#define FEC_LTPC_PGABSI_CON_PGABSI_OFS_MASK                                     (0x00007FFF)

#define FEC_LTPC_DC2DC_CON_DC2DC_OFS_LSB                                        (0)
#define FEC_LTPC_DC2DC_CON_DC2DC_OFS_WIDTH                                      (15)
#define FEC_LTPC_DC2DC_CON_DC2DC_OFS_MASK                                       (0x00007FFF)

#define FEC_LTPC_VBIAS_CON_VBIAS_OFS_LSB                                        (0)
#define FEC_LTPC_VBIAS_CON_VBIAS_OFS_WIDTH                                      (15)
#define FEC_LTPC_VBIAS_CON_VBIAS_OFS_MASK                                       (0x00007FFF)

#define FEC_LTPC_VM_CON_VM_OFS_LSB                                              (0)
#define FEC_LTPC_VM_CON_VM_OFS_WIDTH                                            (15)
#define FEC_LTPC_VM_CON_VM_OFS_MASK                                             (0x00007FFF)

#define FEC_LTPC_GBB_CON_GBB_OFS_LSB                                            (0)
#define FEC_LTPC_GBB_CON_GBB_OFS_WIDTH                                          (15)
#define FEC_LTPC_GBB_CON_GBB_OFS_MASK                                           (0x00007FFF)

#define FEC_LTPC_DFE_CON_GBB_OFS_LSB                                            (0)
#define FEC_LTPC_DFE_CON_GBB_OFS_WIDTH                                          (15)
#define FEC_LTPC_DFE_CON_GBB_OFS_MASK                                           (0x00007FFF)

#define FEC_LTPC_ET_CON_GBB_OFS_LSB                                             (0)
#define FEC_LTPC_ET_CON_GBB_OFS_WIDTH                                           (15)
#define FEC_LTPC_ET_CON_GBB_OFS_MASK                                            (0x00007FFF)

#define FEC_LTPC_PS_CON_MEAS_EN_LSB                                             (8)
#define FEC_LTPC_PS_CON_MEAS_EN_WIDTH                                           (1)
#define FEC_LTPC_PS_CON_MEAS_EN_MASK                                            (0x00000100)
#define FEC_LTPC_PS_CON_MEAS_EN_BIT                                             (0x00000100)

#define FEC_LTPC_PS_CON_DFE_EN_LSB                                              (7)
#define FEC_LTPC_PS_CON_DFE_EN_WIDTH                                            (1)
#define FEC_LTPC_PS_CON_DFE_EN_MASK                                             (0x00000080)
#define FEC_LTPC_PS_CON_DFE_EN_BIT                                              (0x00000080)

#define FEC_LTPC_PS_CON_GBB_EN_LSB                                              (6)
#define FEC_LTPC_PS_CON_GBB_EN_WIDTH                                            (1)
#define FEC_LTPC_PS_CON_GBB_EN_MASK                                             (0x00000040)
#define FEC_LTPC_PS_CON_GBB_EN_BIT                                              (0x00000040)

#define FEC_LTPC_PS_CON_VM_EN_LSB                                               (5)
#define FEC_LTPC_PS_CON_VM_EN_WIDTH                                             (1)
#define FEC_LTPC_PS_CON_VM_EN_MASK                                              (0x00000020)
#define FEC_LTPC_PS_CON_VM_EN_BIT                                               (0x00000020)

#define FEC_LTPC_PS_CON_VBIAS_EN_LSB                                            (4)
#define FEC_LTPC_PS_CON_VBIAS_EN_WIDTH                                          (1)
#define FEC_LTPC_PS_CON_VBIAS_EN_MASK                                           (0x00000010)
#define FEC_LTPC_PS_CON_VBIAS_EN_BIT                                            (0x00000010)

#define FEC_LTPC_PS_CON_DC2DC_EN_LSB                                            (3)
#define FEC_LTPC_PS_CON_DC2DC_EN_WIDTH                                          (1)
#define FEC_LTPC_PS_CON_DC2DC_EN_MASK                                           (0x00000008)
#define FEC_LTPC_PS_CON_DC2DC_EN_BIT                                            (0x00000008)

#define FEC_LTPC_PS_CON_PGABSI_EN_LSB                                           (2)
#define FEC_LTPC_PS_CON_PGABSI_EN_WIDTH                                         (1)
#define FEC_LTPC_PS_CON_PGABSI_EN_MASK                                          (0x00000004)
#define FEC_LTPC_PS_CON_PGABSI_EN_BIT                                           (0x00000004)

#define FEC_LTPC_PS_CON_TXM_MIPI_EN_LSB                                         (1)
#define FEC_LTPC_PS_CON_TXM_MIPI_EN_WIDTH                                       (1)
#define FEC_LTPC_PS_CON_TXM_MIPI_EN_MASK                                        (0x00000002)
#define FEC_LTPC_PS_CON_TXM_MIPI_EN_BIT                                         (0x00000002)

#define FEC_LTPC_PS_CON_PA_MIPI_EN_LSB                                          (0)
#define FEC_LTPC_PS_CON_PA_MIPI_EN_WIDTH                                        (1)
#define FEC_LTPC_PS_CON_PA_MIPI_EN_MASK                                         (0x00000001)
#define FEC_LTPC_PS_CON_PA_MIPI_EN_BIT                                          (0x00000001)

#define FEC_LTPC_AEDC_CON_CIM3_EN_LSB                                           (3)
#define FEC_LTPC_AEDC_CON_CIM3_EN_WIDTH                                         (1)
#define FEC_LTPC_AEDC_CON_CIM3_EN_MASK                                          (0x00000008)
#define FEC_LTPC_AEDC_CON_CIM3_EN_BIT                                           (0x00000008)

#define FEC_LTPC_AEDC_CON_DPD_EN_LSB                                            (2)
#define FEC_LTPC_AEDC_CON_DPD_EN_WIDTH                                          (1)
#define FEC_LTPC_AEDC_CON_DPD_EN_MASK                                           (0x00000004)
#define FEC_LTPC_AEDC_CON_DPD_EN_BIT                                            (0x00000004)

#define FEC_LTPC_AEDC_CON_ET_EN_LSB                                             (1)
#define FEC_LTPC_AEDC_CON_ET_EN_WIDTH                                           (1)
#define FEC_LTPC_AEDC_CON_ET_EN_MASK                                            (0x00000002)
#define FEC_LTPC_AEDC_CON_ET_EN_BIT                                             (0x00000002)

#define FEC_LTPC_AEDC_CON_AT_EN_LSB                                             (0)
#define FEC_LTPC_AEDC_CON_AT_EN_WIDTH                                           (1)
#define FEC_LTPC_AEDC_CON_AT_EN_MASK                                            (0x00000001)
#define FEC_LTPC_AEDC_CON_AT_EN_BIT                                             (0x00000001)


#define FEC_MMTX_TX_SHM_DMA_W_CON_W_ON_LSB                                      (0)
#define FEC_MMTX_TX_SHM_DMA_W_CON_W_ON_WIDTH                                    (1)
#define FEC_MMTX_TX_SHM_DMA_W_CON_W_ON_MASK                                     (0x00000001)
#define FEC_MMTX_TX_SHM_DMA_W_CON_W_ON_BIT                                      (0x00000001)

#define FEC_MMTX_TX_SHM_DMA_L_CON_L_ON_LSB                                      (0)
#define FEC_MMTX_TX_SHM_DMA_L_CON_L_ON_WIDTH                                    (1)
#define FEC_MMTX_TX_SHM_DMA_L_CON_L_ON_MASK                                     (0x00000001)
#define FEC_MMTX_TX_SHM_DMA_L_CON_L_ON_BIT                                      (0x00000001)

#define FEC_MMTX_TX_SHM_DMA_GEN_CON_TRG_NUM_LSB                                 (0)
#define FEC_MMTX_TX_SHM_DMA_GEN_CON_TRG_NUM_WIDTH                               (4)
#define FEC_MMTX_TX_SHM_DMA_GEN_CON_TRG_NUM_MASK                                (0x0000000F)

#define FEC_MMTX_TX_SHM_DMA_Tn_CON0_EMI_START_ADDR_LSB                          (7)
#define FEC_MMTX_TX_SHM_DMA_Tn_CON0_EMI_START_ADDR_WIDTH                        (25)
#define FEC_MMTX_TX_SHM_DMA_Tn_CON0_EMI_START_ADDR_MASK                         (0xFFFFFF80)

#define FEC_MMTX_TX_SHM_DMA_Tn_CON1_T_SIZE_LSB                                  (0)
#define FEC_MMTX_TX_SHM_DMA_Tn_CON1_T_SIZE_WIDTH                                (16)
#define FEC_MMTX_TX_SHM_DMA_Tn_CON1_T_SIZE_MASK                                 (0x0000FFFF)


#define FEC_L_RX_FEATURE_OPTION_OVLD_EN_LSB                                     (0)
#define FEC_L_RX_FEATURE_OPTION_OVLD_EN_WIDTH                                   (1)
#define FEC_L_RX_FEATURE_OPTION_OVLD_EN_MASK                                    (0x00000001)
#define FEC_L_RX_FEATURE_OPTION_OVLD_EN_BIT                                     (0x00000001)

#define FEC_L_RX_EMI_PCC_DC_TABLE_ADDR_EMI_ADDR_LSB                             (0)
#define FEC_L_RX_EMI_PCC_DC_TABLE_ADDR_EMI_ADDR_WIDTH                           (32)
#define FEC_L_RX_EMI_PCC_DC_TABLE_ADDR_EMI_ADDR_MASK                            (0xFFFFFFFF)

#define FEC_L_RX_EMI_SCC_DC_TABLE_ADDR_EMI_ADDR_LSB                             (0)
#define FEC_L_RX_EMI_SCC_DC_TABLE_ADDR_EMI_ADDR_WIDTH                           (32)
#define FEC_L_RX_EMI_SCC_DC_TABLE_ADDR_EMI_ADDR_MASK                            (0xFFFFFFFF)

#define FEC_L_RX_EMI_PATHLOSS_TABLE_ADDR_EMI_ADDR_LSB                           (0)
#define FEC_L_RX_EMI_PATHLOSS_TABLE_ADDR_EMI_ADDR_WIDTH                         (32)
#define FEC_L_RX_EMI_PATHLOSS_TABLE_ADDR_EMI_ADDR_MASK                          (0xFFFFFFFF)

#define FEC_L_RX_EMI_GAIN_TABLE_ADDR_EMI_ADDR_LSB                               (0)
#define FEC_L_RX_EMI_GAIN_TABLE_ADDR_EMI_ADDR_WIDTH                             (32)
#define FEC_L_RX_EMI_GAIN_TABLE_ADDR_EMI_ADDR_MASK                              (0xFFFFFFFF)

#define FEC_L_RX_DOUBLE_BUFF_IDX_BUFF_IDX_LSB                                   (0)
#define FEC_L_RX_DOUBLE_BUFF_IDX_BUFF_IDX_WIDTH                                 (1)
#define FEC_L_RX_DOUBLE_BUFF_IDX_BUFF_IDX_MASK                                  (0x00000001)
#define FEC_L_RX_DOUBLE_BUFF_IDX_BUFF_IDX_BIT                                   (0x00000001)

#define FEC_L_RX_ICS_END_FLAG_INI_END_FLAG_LSB                                  (0)
#define FEC_L_RX_ICS_END_FLAG_INI_END_FLAG_WIDTH                                (1)
#define FEC_L_RX_ICS_END_FLAG_INI_END_FLAG_MASK                                 (0x00000001)
#define FEC_L_RX_ICS_END_FLAG_INI_END_FLAG_BIT                                  (0x00000001)

#define FEC_L_RX_ICS_MEAS_END_CNT_L_S_CNT_LSB                                   (0)
#define FEC_L_RX_ICS_MEAS_END_CNT_L_S_CNT_WIDTH                                 (20)
#define FEC_L_RX_ICS_MEAS_END_CNT_L_S_CNT_MASK                                  (0x000FFFFF)

#define FEC_L_RX_ICS_MEAS_END_CNT_H_FRAME_CNT_LSB                               (0)
#define FEC_L_RX_ICS_MEAS_END_CNT_H_FRAME_CNT_WIDTH                             (16)
#define FEC_L_RX_ICS_MEAS_END_CNT_H_FRAME_CNT_MASK                              (0x0000FFFF)

#define FEC_L_RX_INI_GAIN_IDX_P0_GAIN_IDX_P0_A1_LSB                             (8)
#define FEC_L_RX_INI_GAIN_IDX_P0_GAIN_IDX_P0_A1_WIDTH                           (5)
#define FEC_L_RX_INI_GAIN_IDX_P0_GAIN_IDX_P0_A1_MASK                            (0x00001F00)

#define FEC_L_RX_INI_GAIN_IDX_P0_GAIN_IDX_P0_A0_LSB                             (0)
#define FEC_L_RX_INI_GAIN_IDX_P0_GAIN_IDX_P0_A0_WIDTH                           (5)
#define FEC_L_RX_INI_GAIN_IDX_P0_GAIN_IDX_P0_A0_MASK                            (0x0000001F)

#define FEC_L_RX_INI_GAIN_IDX_P1_GAIN_IDX_P1_A1_LSB                             (8)
#define FEC_L_RX_INI_GAIN_IDX_P1_GAIN_IDX_P1_A1_WIDTH                           (5)
#define FEC_L_RX_INI_GAIN_IDX_P1_GAIN_IDX_P1_A1_MASK                            (0x00001F00)

#define FEC_L_RX_INI_GAIN_IDX_P1_GAIN_IDX_P1_A0_LSB                             (0)
#define FEC_L_RX_INI_GAIN_IDX_P1_GAIN_IDX_P1_A0_WIDTH                           (5)
#define FEC_L_RX_INI_GAIN_IDX_P1_GAIN_IDX_P1_A0_MASK                            (0x0000001F)

#define FEC_L_RX_INI_RF_GAIN_CW_P0_A0_BSI_CW_LSB                                (0)
#define FEC_L_RX_INI_RF_GAIN_CW_P0_A0_BSI_CW_WIDTH                              (32)
#define FEC_L_RX_INI_RF_GAIN_CW_P0_A0_BSI_CW_MASK                               (0xFFFFFFFF)

#define FEC_L_RX_INI_RF_GAIN_CW_P0_A1_BSI_CW_LSB                                (0)
#define FEC_L_RX_INI_RF_GAIN_CW_P0_A1_BSI_CW_WIDTH                              (32)
#define FEC_L_RX_INI_RF_GAIN_CW_P0_A1_BSI_CW_MASK                               (0xFFFFFFFF)

#define FEC_L_RX_INI_RF_GAIN_CW_P1_A0_BSI_CW_LSB                                (0)
#define FEC_L_RX_INI_RF_GAIN_CW_P1_A0_BSI_CW_WIDTH                              (32)
#define FEC_L_RX_INI_RF_GAIN_CW_P1_A0_BSI_CW_MASK                               (0xFFFFFFFF)

#define FEC_L_RX_INI_RF_GAIN_CW_P1_A1_BSI_CW_LSB                                (0)
#define FEC_L_RX_INI_RF_GAIN_CW_P1_A1_BSI_CW_WIDTH                              (32)
#define FEC_L_RX_INI_RF_GAIN_CW_P1_A1_BSI_CW_MASK                               (0xFFFFFFFF)

#define FEC_L_RX_INI_DIG_GAIN_C0_A0_EXP_LSB                                     (16)
#define FEC_L_RX_INI_DIG_GAIN_C0_A0_EXP_WIDTH                                   (3)
#define FEC_L_RX_INI_DIG_GAIN_C0_A0_EXP_MASK                                    (0x00070000)

#define FEC_L_RX_INI_DIG_GAIN_C0_A0_MAN_LSB                                     (0)
#define FEC_L_RX_INI_DIG_GAIN_C0_A0_MAN_WIDTH                                   (8)
#define FEC_L_RX_INI_DIG_GAIN_C0_A0_MAN_MASK                                    (0x000000FF)

#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A0_EXP_LSB                                  (16)
#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A0_EXP_WIDTH                                (3)
#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A0_EXP_MASK                                 (0x00070000)

#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A0_MAN_LSB                                  (0)
#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A0_MAN_WIDTH                                (8)
#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A0_MAN_MASK                                 (0x000000FF)

#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_TRANS_DUR_LSB                             (16)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_TRANS_DUR_WIDTH                           (6)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_TRANS_DUR_MASK                            (0x003F0000)

#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_EXP_LSB                                   (4)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_EXP_WIDTH                                 (5)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_EXP_MASK                                  (0x000001F0)

#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_TIA_LSB                                   (2)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_TIA_WIDTH                                 (1)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_TIA_MASK                                  (0x00000004)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_TIA_BIT                                   (0x00000004)

#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_ABB_BYP_LSB                               (1)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_ABB_BYP_WIDTH                             (1)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_ABB_BYP_MASK                              (0x00000002)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_ABB_BYP_BIT                               (0x00000002)

#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_GAIN_CHG_FLAG_LSB                         (0)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_GAIN_CHG_FLAG_WIDTH                       (1)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_GAIN_CHG_FLAG_MASK                        (0x00000001)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_GAIN_CHG_FLAG_BIT                         (0x00000001)

#define FEC_L_RX_INI_DIG_GAIN_C0_A1_EXP_LSB                                     (16)
#define FEC_L_RX_INI_DIG_GAIN_C0_A1_EXP_WIDTH                                   (3)
#define FEC_L_RX_INI_DIG_GAIN_C0_A1_EXP_MASK                                    (0x00070000)

#define FEC_L_RX_INI_DIG_GAIN_C0_A1_MAN_LSB                                     (0)
#define FEC_L_RX_INI_DIG_GAIN_C0_A1_MAN_WIDTH                                   (8)
#define FEC_L_RX_INI_DIG_GAIN_C0_A1_MAN_MASK                                    (0x000000FF)

#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A1_EXP_LSB                                  (16)
#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A1_EXP_WIDTH                                (3)
#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A1_EXP_MASK                                 (0x00070000)

#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A1_MAN_LSB                                  (0)
#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A1_MAN_WIDTH                                (8)
#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A1_MAN_MASK                                 (0x000000FF)

#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_TRANS_DUR_LSB                             (16)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_TRANS_DUR_WIDTH                           (6)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_TRANS_DUR_MASK                            (0x003F0000)

#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_EXP_LSB                                   (4)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_EXP_WIDTH                                 (5)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_EXP_MASK                                  (0x000001F0)

#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_TIA_LSB                                   (2)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_TIA_WIDTH                                 (1)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_TIA_MASK                                  (0x00000004)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_TIA_BIT                                   (0x00000004)

#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_ABB_BYP_LSB                               (1)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_ABB_BYP_WIDTH                             (1)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_ABB_BYP_MASK                              (0x00000002)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_ABB_BYP_BIT                               (0x00000002)

#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_GAIN_CHG_FLAG_LSB                         (0)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_GAIN_CHG_FLAG_WIDTH                       (1)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_GAIN_CHG_FLAG_MASK                        (0x00000001)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_GAIN_CHG_FLAG_BIT                         (0x00000001)

#define FEC_L_RX_INI_DIG_GAIN_C1_A0_EXP_LSB                                     (16)
#define FEC_L_RX_INI_DIG_GAIN_C1_A0_EXP_WIDTH                                   (3)
#define FEC_L_RX_INI_DIG_GAIN_C1_A0_EXP_MASK                                    (0x00070000)

#define FEC_L_RX_INI_DIG_GAIN_C1_A0_MAN_LSB                                     (0)
#define FEC_L_RX_INI_DIG_GAIN_C1_A0_MAN_WIDTH                                   (8)
#define FEC_L_RX_INI_DIG_GAIN_C1_A0_MAN_MASK                                    (0x000000FF)

#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A0_EXP_LSB                                  (16)
#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A0_EXP_WIDTH                                (3)
#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A0_EXP_MASK                                 (0x00070000)

#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A0_MAN_LSB                                  (0)
#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A0_MAN_WIDTH                                (8)
#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A0_MAN_MASK                                 (0x000000FF)

#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_TRANS_DUR_LSB                             (16)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_TRANS_DUR_WIDTH                           (6)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_TRANS_DUR_MASK                            (0x003F0000)

#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_EXP_LSB                                   (4)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_EXP_WIDTH                                 (5)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_EXP_MASK                                  (0x000001F0)

#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_TIA_LSB                                   (2)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_TIA_WIDTH                                 (1)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_TIA_MASK                                  (0x00000004)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_TIA_BIT                                   (0x00000004)

#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_ABB_BYP_LSB                               (1)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_ABB_BYP_WIDTH                             (1)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_ABB_BYP_MASK                              (0x00000002)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_ABB_BYP_BIT                               (0x00000002)

#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_GAIN_CHG_FLAG_LSB                         (0)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_GAIN_CHG_FLAG_WIDTH                       (1)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_GAIN_CHG_FLAG_MASK                        (0x00000001)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_GAIN_CHG_FLAG_BIT                         (0x00000001)

#define FEC_L_RX_INI_DIG_GAIN_C1_A1_EXP_LSB                                     (16)
#define FEC_L_RX_INI_DIG_GAIN_C1_A1_EXP_WIDTH                                   (3)
#define FEC_L_RX_INI_DIG_GAIN_C1_A1_EXP_MASK                                    (0x00070000)

#define FEC_L_RX_INI_DIG_GAIN_C1_A1_MAN_LSB                                     (0)
#define FEC_L_RX_INI_DIG_GAIN_C1_A1_MAN_WIDTH                                   (8)
#define FEC_L_RX_INI_DIG_GAIN_C1_A1_MAN_MASK                                    (0x000000FF)

#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A1_EXP_LSB                                  (16)
#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A1_EXP_WIDTH                                (3)
#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A1_EXP_MASK                                 (0x00070000)

#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A1_MAN_LSB                                  (0)
#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A1_MAN_WIDTH                                (8)
#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A1_MAN_MASK                                 (0x000000FF)

#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_TRANS_DUR_LSB                             (16)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_TRANS_DUR_WIDTH                           (6)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_TRANS_DUR_MASK                            (0x003F0000)

#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_EXP_LSB                                   (4)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_EXP_WIDTH                                 (5)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_EXP_MASK                                  (0x000001F0)

#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_TIA_LSB                                   (2)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_TIA_WIDTH                                 (1)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_TIA_MASK                                  (0x00000004)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_TIA_BIT                                   (0x00000004)

#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_ABB_BYP_LSB                               (1)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_ABB_BYP_WIDTH                             (1)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_ABB_BYP_MASK                              (0x00000002)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_ABB_BYP_BIT                               (0x00000002)

#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_GAIN_CHG_FLAG_LSB                         (0)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_GAIN_CHG_FLAG_WIDTH                       (1)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_GAIN_CHG_FLAG_MASK                        (0x00000001)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_GAIN_CHG_FLAG_BIT                         (0x00000001)

#define FEC_L_RX_CMIF_TEMP_INDEX_VALID_BIT_LSB                                  (4)
#define FEC_L_RX_CMIF_TEMP_INDEX_VALID_BIT_WIDTH                                (2)
#define FEC_L_RX_CMIF_TEMP_INDEX_VALID_BIT_MASK                                 (0x00000030)

#define FEC_L_RX_CMIF_TEMP_INDEX_TEME_IDX_LSB                                   (0)
#define FEC_L_RX_CMIF_TEMP_INDEX_TEME_IDX_WIDTH                                 (4)
#define FEC_L_RX_CMIF_TEMP_INDEX_TEME_IDX_MASK                                  (0x0000000F)

#define FEC_L_RX_MEAS_START_TYPE_INI_C1_EN_LSB                                  (17)
#define FEC_L_RX_MEAS_START_TYPE_INI_C1_EN_WIDTH                                (1)
#define FEC_L_RX_MEAS_START_TYPE_INI_C1_EN_MASK                                 (0x00020000)
#define FEC_L_RX_MEAS_START_TYPE_INI_C1_EN_BIT                                  (0x00020000)

#define FEC_L_RX_MEAS_START_TYPE_INI_C0_EN_LSB                                  (16)
#define FEC_L_RX_MEAS_START_TYPE_INI_C0_EN_WIDTH                                (1)
#define FEC_L_RX_MEAS_START_TYPE_INI_C0_EN_MASK                                 (0x00010000)
#define FEC_L_RX_MEAS_START_TYPE_INI_C0_EN_BIT                                  (0x00010000)

#define FEC_L_RX_MEAS_START_TYPE_INI_CA_TYPE_LSB                                (8)
#define FEC_L_RX_MEAS_START_TYPE_INI_CA_TYPE_WIDTH                              (3)
#define FEC_L_RX_MEAS_START_TYPE_INI_CA_TYPE_MASK                               (0x00000700)

#define FEC_L_RX_MEAS_START_TYPE_INI_AGC_MODE_LSB                               (0)
#define FEC_L_RX_MEAS_START_TYPE_INI_AGC_MODE_WIDTH                             (4)
#define FEC_L_RX_MEAS_START_TYPE_INI_AGC_MODE_MASK                              (0x0000000F)

#define FEC_L_RX_REQ_SF_TYPE_INI_C1_SF_TYPE_LSB                                 (24)
#define FEC_L_RX_REQ_SF_TYPE_INI_C1_SF_TYPE_WIDTH                               (2)
#define FEC_L_RX_REQ_SF_TYPE_INI_C1_SF_TYPE_MASK                                (0x03000000)

#define FEC_L_RX_REQ_SF_TYPE_INI_C0_SF_TYPE_LSB                                 (16)
#define FEC_L_RX_REQ_SF_TYPE_INI_C0_SF_TYPE_WIDTH                               (2)
#define FEC_L_RX_REQ_SF_TYPE_INI_C0_SF_TYPE_MASK                                (0x00030000)

#define FEC_L_RX_REQ_SF_TYPE_INI_C1_POS_REQ_LSB                                 (11)
#define FEC_L_RX_REQ_SF_TYPE_INI_C1_POS_REQ_WIDTH                               (1)
#define FEC_L_RX_REQ_SF_TYPE_INI_C1_POS_REQ_MASK                                (0x00000800)
#define FEC_L_RX_REQ_SF_TYPE_INI_C1_POS_REQ_BIT                                 (0x00000800)

#define FEC_L_RX_REQ_SF_TYPE_INI_C1_CS_REQ_LSB                                  (10)
#define FEC_L_RX_REQ_SF_TYPE_INI_C1_CS_REQ_WIDTH                                (1)
#define FEC_L_RX_REQ_SF_TYPE_INI_C1_CS_REQ_MASK                                 (0x00000400)
#define FEC_L_RX_REQ_SF_TYPE_INI_C1_CS_REQ_BIT                                  (0x00000400)

#define FEC_L_RX_REQ_SF_TYPE_INI_C1_CM_REQ_LSB                                  (9)
#define FEC_L_RX_REQ_SF_TYPE_INI_C1_CM_REQ_WIDTH                                (1)
#define FEC_L_RX_REQ_SF_TYPE_INI_C1_CM_REQ_MASK                                 (0x00000200)
#define FEC_L_RX_REQ_SF_TYPE_INI_C1_CM_REQ_BIT                                  (0x00000200)

#define FEC_L_RX_REQ_SF_TYPE_INI_C1_RX_REQ_LSB                                  (8)
#define FEC_L_RX_REQ_SF_TYPE_INI_C1_RX_REQ_WIDTH                                (1)
#define FEC_L_RX_REQ_SF_TYPE_INI_C1_RX_REQ_MASK                                 (0x00000100)
#define FEC_L_RX_REQ_SF_TYPE_INI_C1_RX_REQ_BIT                                  (0x00000100)

#define FEC_L_RX_REQ_SF_TYPE_INI_C0_POS_REQ_LSB                                 (3)
#define FEC_L_RX_REQ_SF_TYPE_INI_C0_POS_REQ_WIDTH                               (1)
#define FEC_L_RX_REQ_SF_TYPE_INI_C0_POS_REQ_MASK                                (0x00000008)
#define FEC_L_RX_REQ_SF_TYPE_INI_C0_POS_REQ_BIT                                 (0x00000008)

#define FEC_L_RX_REQ_SF_TYPE_INI_CO_CS_REQ_LSB                                  (2)
#define FEC_L_RX_REQ_SF_TYPE_INI_CO_CS_REQ_WIDTH                                (1)
#define FEC_L_RX_REQ_SF_TYPE_INI_CO_CS_REQ_MASK                                 (0x00000004)
#define FEC_L_RX_REQ_SF_TYPE_INI_CO_CS_REQ_BIT                                  (0x00000004)

#define FEC_L_RX_REQ_SF_TYPE_INI_C0_CM_REQ_LSB                                  (1)
#define FEC_L_RX_REQ_SF_TYPE_INI_C0_CM_REQ_WIDTH                                (1)
#define FEC_L_RX_REQ_SF_TYPE_INI_C0_CM_REQ_MASK                                 (0x00000002)
#define FEC_L_RX_REQ_SF_TYPE_INI_C0_CM_REQ_BIT                                  (0x00000002)

#define FEC_L_RX_REQ_SF_TYPE_INI_C0_RX_REQ_LSB                                  (0)
#define FEC_L_RX_REQ_SF_TYPE_INI_C0_RX_REQ_WIDTH                                (1)
#define FEC_L_RX_REQ_SF_TYPE_INI_C0_RX_REQ_MASK                                 (0x00000001)
#define FEC_L_RX_REQ_SF_TYPE_INI_C0_RX_REQ_BIT                                  (0x00000001)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C1_RSP_EN_LSB                       (9)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C1_RSP_EN_WIDTH                     (1)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C1_RSP_EN_MASK                      (0x00000200)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C1_RSP_EN_BIT                       (0x00000200)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C0_RSP_EN_LSB                       (8)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C0_RSP_EN_WIDTH                     (1)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C0_RSP_EN_MASK                      (0x00000100)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C0_RSP_EN_BIT                       (0x00000100)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C1_LPM_CFG_LSB                      (4)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C1_LPM_CFG_WIDTH                    (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C1_LPM_CFG_MASK                     (0x00000030)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C0_LPM_CFG_LSB                      (0)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C0_LPM_CFG_WIDTH                    (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C0_LPM_CFG_MASK                     (0x00000003)

#define FEC_L_RX_INTER_CM_COFIG_INI_TRK_SYM_MAP_LSB                             (0)
#define FEC_L_RX_INTER_CM_COFIG_INI_TRK_SYM_MAP_WIDTH                           (14)
#define FEC_L_RX_INTER_CM_COFIG_INI_TRK_SYM_MAP_MASK                            (0x00003FFF)

#define FEC_L_RX_PSCAN_REQ_INI_PSCAN_TYPE_LSB                                   (0)
#define FEC_L_RX_PSCAN_REQ_INI_PSCAN_TYPE_WIDTH                                 (2)
#define FEC_L_RX_PSCAN_REQ_INI_PSCAN_TYPE_MASK                                  (0x00000003)

#define FEC_L_RX_CM_STATUS_INI_C1_CBW_LSB                                       (24)
#define FEC_L_RX_CM_STATUS_INI_C1_CBW_WIDTH                                     (3)
#define FEC_L_RX_CM_STATUS_INI_C1_CBW_MASK                                      (0x07000000)

#define FEC_L_RX_CM_STATUS_INI_C0_CBW_LSB                                       (16)
#define FEC_L_RX_CM_STATUS_INI_C0_CBW_WIDTH                                     (3)
#define FEC_L_RX_CM_STATUS_INI_C0_CBW_MASK                                      (0x00070000)

#define FEC_L_RX_CM_STATUS_INI_C1_PATH_LSB                                      (9)
#define FEC_L_RX_CM_STATUS_INI_C1_PATH_WIDTH                                    (1)
#define FEC_L_RX_CM_STATUS_INI_C1_PATH_MASK                                     (0x00000200)
#define FEC_L_RX_CM_STATUS_INI_C1_PATH_BIT                                      (0x00000200)

#define FEC_L_RX_CM_STATUS_INI_C0_PATH_LSB                                      (8)
#define FEC_L_RX_CM_STATUS_INI_C0_PATH_WIDTH                                    (1)
#define FEC_L_RX_CM_STATUS_INI_C0_PATH_MASK                                     (0x00000100)
#define FEC_L_RX_CM_STATUS_INI_C0_PATH_BIT                                      (0x00000100)

#define FEC_L_RX_CM_STATUS_INI_CM_SEL_LSB                                       (0)
#define FEC_L_RX_CM_STATUS_INI_CM_SEL_WIDTH                                     (1)
#define FEC_L_RX_CM_STATUS_INI_CM_SEL_MASK                                      (0x00000001)
#define FEC_L_RX_CM_STATUS_INI_CM_SEL_BIT                                       (0x00000001)

#define FEC_L_RX_POS_STATUS_INI_DUMP_BUFF_IDX_LSB                               (16)
#define FEC_L_RX_POS_STATUS_INI_DUMP_BUFF_IDX_WIDTH                             (5)
#define FEC_L_RX_POS_STATUS_INI_DUMP_BUFF_IDX_MASK                              (0x001F0000)

#define FEC_L_RX_POS_STATUS_INI_DUMP_SYM_MAP_LSB                                (0)
#define FEC_L_RX_POS_STATUS_INI_DUMP_SYM_MAP_WIDTH                              (14)
#define FEC_L_RX_POS_STATUS_INI_DUMP_SYM_MAP_MASK                               (0x00003FFF)

#define FEC_L_RX_CELL_TYPE_INI_C1_CBW_LSB                                       (24)
#define FEC_L_RX_CELL_TYPE_INI_C1_CBW_WIDTH                                     (3)
#define FEC_L_RX_CELL_TYPE_INI_C1_CBW_MASK                                      (0x07000000)

#define FEC_L_RX_CELL_TYPE_INI_C0_CBW_LSB                                       (16)
#define FEC_L_RX_CELL_TYPE_INI_C0_CBW_WIDTH                                     (3)
#define FEC_L_RX_CELL_TYPE_INI_C0_CBW_MASK                                      (0x00070000)

#define FEC_L_RX_CELL_TYPE_INI_C1_DUPLEX_TYPE_LSB                               (9)
#define FEC_L_RX_CELL_TYPE_INI_C1_DUPLEX_TYPE_WIDTH                             (1)
#define FEC_L_RX_CELL_TYPE_INI_C1_DUPLEX_TYPE_MASK                              (0x00000200)
#define FEC_L_RX_CELL_TYPE_INI_C1_DUPLEX_TYPE_BIT                               (0x00000200)

#define FEC_L_RX_CELL_TYPE_INI_C0_DUPLEX_TYPE_LSB                               (8)
#define FEC_L_RX_CELL_TYPE_INI_C0_DUPLEX_TYPE_WIDTH                             (1)
#define FEC_L_RX_CELL_TYPE_INI_C0_DUPLEX_TYPE_MASK                              (0x00000100)
#define FEC_L_RX_CELL_TYPE_INI_C0_DUPLEX_TYPE_BIT                               (0x00000100)

#define FEC_L_RX_CELL_TYPE_INI_C1_CP_TYPE_LSB                                   (1)
#define FEC_L_RX_CELL_TYPE_INI_C1_CP_TYPE_WIDTH                                 (1)
#define FEC_L_RX_CELL_TYPE_INI_C1_CP_TYPE_MASK                                  (0x00000002)
#define FEC_L_RX_CELL_TYPE_INI_C1_CP_TYPE_BIT                                   (0x00000002)

#define FEC_L_RX_CELL_TYPE_INI_C0_CP_TYPE_LSB                                   (0)
#define FEC_L_RX_CELL_TYPE_INI_C0_CP_TYPE_WIDTH                                 (1)
#define FEC_L_RX_CELL_TYPE_INI_C0_CP_TYPE_MASK                                  (0x00000001)
#define FEC_L_RX_CELL_TYPE_INI_C0_CP_TYPE_BIT                                   (0x00000001)

#define FEC_L_RX_ANT_PATH_CONFIG_INI_C1_ANT1_ON_LSB                             (25)
#define FEC_L_RX_ANT_PATH_CONFIG_INI_C1_ANT1_ON_WIDTH                           (1)
#define FEC_L_RX_ANT_PATH_CONFIG_INI_C1_ANT1_ON_MASK                            (0x02000000)
#define FEC_L_RX_ANT_PATH_CONFIG_INI_C1_ANT1_ON_BIT                             (0x02000000)

#define FEC_L_RX_ANT_PATH_CONFIG_INI_C1_ANT0_ON_LSB                             (24)
#define FEC_L_RX_ANT_PATH_CONFIG_INI_C1_ANT0_ON_WIDTH                           (1)
#define FEC_L_RX_ANT_PATH_CONFIG_INI_C1_ANT0_ON_MASK                            (0x01000000)
#define FEC_L_RX_ANT_PATH_CONFIG_INI_C1_ANT0_ON_BIT                             (0x01000000)

#define FEC_L_RX_ANT_PATH_CONFIG_INI_C0_ANT1_ON_LSB                             (17)
#define FEC_L_RX_ANT_PATH_CONFIG_INI_C0_ANT1_ON_WIDTH                           (1)
#define FEC_L_RX_ANT_PATH_CONFIG_INI_C0_ANT1_ON_MASK                            (0x00020000)
#define FEC_L_RX_ANT_PATH_CONFIG_INI_C0_ANT1_ON_BIT                             (0x00020000)

#define FEC_L_RX_ANT_PATH_CONFIG_INI_C0_ANT0_ON_LSB                             (16)
#define FEC_L_RX_ANT_PATH_CONFIG_INI_C0_ANT0_ON_WIDTH                           (1)
#define FEC_L_RX_ANT_PATH_CONFIG_INI_C0_ANT0_ON_MASK                            (0x00010000)
#define FEC_L_RX_ANT_PATH_CONFIG_INI_C0_ANT0_ON_BIT                             (0x00010000)

#define FEC_L_RX_ANT_PATH_CONFIG_INI_P1_DC_RATE_LSB                             (13)
#define FEC_L_RX_ANT_PATH_CONFIG_INI_P1_DC_RATE_WIDTH                           (1)
#define FEC_L_RX_ANT_PATH_CONFIG_INI_P1_DC_RATE_MASK                            (0x00002000)
#define FEC_L_RX_ANT_PATH_CONFIG_INI_P1_DC_RATE_BIT                             (0x00002000)

#define FEC_L_RX_ANT_PATH_CONFIG_INI_P0_DC_RATE_LSB                             (12)
#define FEC_L_RX_ANT_PATH_CONFIG_INI_P0_DC_RATE_WIDTH                           (1)
#define FEC_L_RX_ANT_PATH_CONFIG_INI_P0_DC_RATE_MASK                            (0x00001000)
#define FEC_L_RX_ANT_PATH_CONFIG_INI_P0_DC_RATE_BIT                             (0x00001000)

#define FEC_L_RX_ANT_PATH_CONFIG_INI_PATH1_C1_EN_LSB                            (9)
#define FEC_L_RX_ANT_PATH_CONFIG_INI_PATH1_C1_EN_WIDTH                          (1)
#define FEC_L_RX_ANT_PATH_CONFIG_INI_PATH1_C1_EN_MASK                           (0x00000200)
#define FEC_L_RX_ANT_PATH_CONFIG_INI_PATH1_C1_EN_BIT                            (0x00000200)

#define FEC_L_RX_ANT_PATH_CONFIG_INI_PATH1_C0_EN_LSB                            (8)
#define FEC_L_RX_ANT_PATH_CONFIG_INI_PATH1_C0_EN_WIDTH                          (1)
#define FEC_L_RX_ANT_PATH_CONFIG_INI_PATH1_C0_EN_MASK                           (0x00000100)
#define FEC_L_RX_ANT_PATH_CONFIG_INI_PATH1_C0_EN_BIT                            (0x00000100)

#define FEC_L_RX_ANT_PATH_CONFIG_INI_PATH0_C1_EN_LSB                            (1)
#define FEC_L_RX_ANT_PATH_CONFIG_INI_PATH0_C1_EN_WIDTH                          (1)
#define FEC_L_RX_ANT_PATH_CONFIG_INI_PATH0_C1_EN_MASK                           (0x00000002)
#define FEC_L_RX_ANT_PATH_CONFIG_INI_PATH0_C1_EN_BIT                            (0x00000002)

#define FEC_L_RX_ANT_PATH_CONFIG_INI_PATH0_C0_EN_LSB                            (0)
#define FEC_L_RX_ANT_PATH_CONFIG_INI_PATH0_C0_EN_WIDTH                          (1)
#define FEC_L_RX_ANT_PATH_CONFIG_INI_PATH0_C0_EN_MASK                           (0x00000001)
#define FEC_L_RX_ANT_PATH_CONFIG_INI_PATH0_C0_EN_BIT                            (0x00000001)

#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_SFBD_SEL_LSB                             (9)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_SFBD_SEL_WIDTH                           (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_SFBD_SEL_MASK                            (0x00000200)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_SFBD_SEL_BIT                             (0x00000200)

#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_SFBD_SEL_LSB                             (8)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_SFBD_SEL_WIDTH                           (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_SFBD_SEL_MASK                            (0x00000100)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_SFBD_SEL_BIT                             (0x00000100)

#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_LAST_SYM_OFT_SEL_LSB                     (7)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_LAST_SYM_OFT_SEL_WIDTH                   (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_LAST_SYM_OFT_SEL_MASK                    (0x00000080)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_LAST_SYM_OFT_SEL_BIT                     (0x00000080)

#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_MBSFN_SYM_OFT_SEL_LSB                    (6)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_MBSFN_SYM_OFT_SEL_WIDTH                  (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_MBSFN_SYM_OFT_SEL_MASK                   (0x00000040)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_MBSFN_SYM_OFT_SEL_BIT                    (0x00000040)

#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_SYM1_OFT_SEL_LSB                         (5)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_SYM1_OFT_SEL_WIDTH                       (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_SYM1_OFT_SEL_MASK                        (0x00000020)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_SYM1_OFT_SEL_BIT                         (0x00000020)

#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_SYM0_OFT_SEL_LSB                         (4)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_SYM0_OFT_SEL_WIDTH                       (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_SYM0_OFT_SEL_MASK                        (0x00000010)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_SYM0_OFT_SEL_BIT                         (0x00000010)

#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_LAST_SYM_OFT_SEL_LSB                     (3)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_LAST_SYM_OFT_SEL_WIDTH                   (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_LAST_SYM_OFT_SEL_MASK                    (0x00000008)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_LAST_SYM_OFT_SEL_BIT                     (0x00000008)

#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_MBSFN_SYM_OFT_SEL_LSB                    (2)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_MBSFN_SYM_OFT_SEL_WIDTH                  (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_MBSFN_SYM_OFT_SEL_MASK                   (0x00000004)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_MBSFN_SYM_OFT_SEL_BIT                    (0x00000004)

#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_SYM1_OFT_SEL_LSB                         (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_SYM1_OFT_SEL_WIDTH                       (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_SYM1_OFT_SEL_MASK                        (0x00000002)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_SYM1_OFT_SEL_BIT                         (0x00000002)

#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_SYM0_OFT_SEL_LSB                         (0)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_SYM0_OFT_SEL_WIDTH                       (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_SYM0_OFT_SEL_MASK                        (0x00000001)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_SYM0_OFT_SEL_BIT                         (0x00000001)

#define FEC_L_RX_FWS_SFBD_C0_A0_INI_FRAME_CNT_LSB                               (20)
#define FEC_L_RX_FWS_SFBD_C0_A0_INI_FRAME_CNT_WIDTH                             (12)
#define FEC_L_RX_FWS_SFBD_C0_A0_INI_FRAME_CNT_MASK                              (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C0_A0_INI_S_CNT_LSB                                   (0)
#define FEC_L_RX_FWS_SFBD_C0_A0_INI_S_CNT_WIDTH                                 (20)
#define FEC_L_RX_FWS_SFBD_C0_A0_INI_S_CNT_MASK                                  (0x000FFFFF)

#define FEC_L_RX_FWS_SFBD_C0_A1_INI_FRAME_CNT_LSB                               (20)
#define FEC_L_RX_FWS_SFBD_C0_A1_INI_FRAME_CNT_WIDTH                             (12)
#define FEC_L_RX_FWS_SFBD_C0_A1_INI_FRAME_CNT_MASK                              (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C0_A1_INI_S_CNT_LSB                                   (0)
#define FEC_L_RX_FWS_SFBD_C0_A1_INI_S_CNT_WIDTH                                 (20)
#define FEC_L_RX_FWS_SFBD_C0_A1_INI_S_CNT_MASK                                  (0x000FFFFF)

#define FEC_L_RX_FWS_SFBD_C1_A0_INI_FRAME_CNT_LSB                               (20)
#define FEC_L_RX_FWS_SFBD_C1_A0_INI_FRAME_CNT_WIDTH                             (12)
#define FEC_L_RX_FWS_SFBD_C1_A0_INI_FRAME_CNT_MASK                              (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C1_A0_INI_S_CNT_LSB                                   (0)
#define FEC_L_RX_FWS_SFBD_C1_A0_INI_S_CNT_WIDTH                                 (20)
#define FEC_L_RX_FWS_SFBD_C1_A0_INI_S_CNT_MASK                                  (0x000FFFFF)

#define FEC_L_RX_FWS_SFBD_C1_A1_INI_FRAME_CNT_LSB                               (20)
#define FEC_L_RX_FWS_SFBD_C1_A1_INI_FRAME_CNT_WIDTH                             (12)
#define FEC_L_RX_FWS_SFBD_C1_A1_INI_FRAME_CNT_MASK                              (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C1_A1_INI_S_CNT_LSB                                   (0)
#define FEC_L_RX_FWS_SFBD_C1_A1_INI_S_CNT_WIDTH                                 (20)
#define FEC_L_RX_FWS_SFBD_C1_A1_INI_S_CNT_MASK                                  (0x000FFFFF)

#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_INI_SYM1_OFT_LSB                            (16)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_INI_SYM1_OFT_WIDTH                          (11)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_INI_SYM1_OFT_MASK                           (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_INI_SYM0_OFT_LSB                            (0)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_INI_SYM0_OFT_WIDTH                          (11)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_INI_SYM0_OFT_MASK                           (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_INI_LAST_SYM_OFT_LSB                        (16)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_INI_LAST_SYM_OFT_WIDTH                      (11)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_INI_LAST_SYM_OFT_MASK                       (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_INI_MBSFN_SYM_OFT_LSB                       (0)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_INI_MBSFN_SYM_OFT_WIDTH                     (11)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_INI_MBSFN_SYM_OFT_MASK                      (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_INI_SYM1_OFT_LSB                            (16)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_INI_SYM1_OFT_WIDTH                          (11)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_INI_SYM1_OFT_MASK                           (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_INI_SYM0_OFT_LSB                            (0)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_INI_SYM0_OFT_WIDTH                          (11)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_INI_SYM0_OFT_MASK                           (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_INI_LAST_SYM_OFT_LSB                        (16)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_INI_LAST_SYM_OFT_WIDTH                      (11)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_INI_LAST_SYM_OFT_MASK                       (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_INI_MBSFN_SYM_OFT_LSB                       (0)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_INI_MBSFN_SYM_OFT_WIDTH                     (11)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_INI_MBSFN_SYM_OFT_MASK                      (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_INI_SYM1_OFT_LSB                            (16)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_INI_SYM1_OFT_WIDTH                          (11)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_INI_SYM1_OFT_MASK                           (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_INI_SYM0_OFT_LSB                            (0)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_INI_SYM0_OFT_WIDTH                          (11)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_INI_SYM0_OFT_MASK                           (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_INI_LAST_SYM_OFT_LSB                        (16)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_INI_LAST_SYM_OFT_WIDTH                      (11)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_INI_LAST_SYM_OFT_MASK                       (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_INI_MBSFN_SYM_OFT_LSB                       (0)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_INI_MBSFN_SYM_OFT_WIDTH                     (11)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_INI_MBSFN_SYM_OFT_MASK                      (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_INI_SYM1_OFT_LSB                            (16)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_INI_SYM1_OFT_WIDTH                          (11)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_INI_SYM1_OFT_MASK                           (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_INI_SYM0_OFT_LSB                            (0)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_INI_SYM0_OFT_WIDTH                          (11)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_INI_SYM0_OFT_MASK                           (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_INI_LAST_SYM_OFT_LSB                        (16)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_INI_LAST_SYM_OFT_WIDTH                      (11)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_INI_LAST_SYM_OFT_MASK                       (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_INI_MBSFN_SYM_OFT_LSB                       (0)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_INI_MBSFN_SYM_OFT_WIDTH                     (11)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_INI_MBSFN_SYM_OFT_MASK                      (0x000007FF)

#define FEC_L_RX_SNR_VALID_INI_C0_SNR_VLD_LSB                                   (1)
#define FEC_L_RX_SNR_VALID_INI_C0_SNR_VLD_WIDTH                                 (1)
#define FEC_L_RX_SNR_VALID_INI_C0_SNR_VLD_MASK                                  (0x00000002)
#define FEC_L_RX_SNR_VALID_INI_C0_SNR_VLD_BIT                                   (0x00000002)

#define FEC_L_RX_SNR_VALID_INI_C1_SNR_VLD_LSB                                   (0)
#define FEC_L_RX_SNR_VALID_INI_C1_SNR_VLD_WIDTH                                 (1)
#define FEC_L_RX_SNR_VALID_INI_C1_SNR_VLD_MASK                                  (0x00000001)
#define FEC_L_RX_SNR_VALID_INI_C1_SNR_VLD_BIT                                   (0x00000001)

#define FEC_L_RX_SNR_C0_INI_C0_SNR_LSB                                          (0)
#define FEC_L_RX_SNR_C0_INI_C0_SNR_WIDTH                                        (32)
#define FEC_L_RX_SNR_C0_INI_C0_SNR_MASK                                         (0xFFFFFFFF)

#define FEC_L_RX_SNR_C1_INI_C1_SNR_LSB                                          (0)
#define FEC_L_RX_SNR_C1_INI_C1_SNR_WIDTH                                        (32)
#define FEC_L_RX_SNR_C1_INI_C1_SNR_MASK                                         (0xFFFFFFFF)

#define FEC_L_RX_NBI_MES_EN_C01_A01_INI_C1_SP2_LSB                              (6)
#define FEC_L_RX_NBI_MES_EN_C01_A01_INI_C1_SP2_WIDTH                            (1)
#define FEC_L_RX_NBI_MES_EN_C01_A01_INI_C1_SP2_MASK                             (0x00000040)
#define FEC_L_RX_NBI_MES_EN_C01_A01_INI_C1_SP2_BIT                              (0x00000040)

#define FEC_L_RX_NBI_MES_EN_C01_A01_INI_C1_SP1_LSB                              (5)
#define FEC_L_RX_NBI_MES_EN_C01_A01_INI_C1_SP1_WIDTH                            (1)
#define FEC_L_RX_NBI_MES_EN_C01_A01_INI_C1_SP1_MASK                             (0x00000020)
#define FEC_L_RX_NBI_MES_EN_C01_A01_INI_C1_SP1_BIT                              (0x00000020)

#define FEC_L_RX_NBI_MES_EN_C01_A01_INI_C1_SP0_LSB                              (4)
#define FEC_L_RX_NBI_MES_EN_C01_A01_INI_C1_SP0_WIDTH                            (1)
#define FEC_L_RX_NBI_MES_EN_C01_A01_INI_C1_SP0_MASK                             (0x00000010)
#define FEC_L_RX_NBI_MES_EN_C01_A01_INI_C1_SP0_BIT                              (0x00000010)

#define FEC_L_RX_NBI_MES_EN_C01_A01_INI_C0_SP2_LSB                              (2)
#define FEC_L_RX_NBI_MES_EN_C01_A01_INI_C0_SP2_WIDTH                            (1)
#define FEC_L_RX_NBI_MES_EN_C01_A01_INI_C0_SP2_MASK                             (0x00000004)
#define FEC_L_RX_NBI_MES_EN_C01_A01_INI_C0_SP2_BIT                              (0x00000004)

#define FEC_L_RX_NBI_MES_EN_C01_A01_INI_C0_SP1_LSB                              (1)
#define FEC_L_RX_NBI_MES_EN_C01_A01_INI_C0_SP1_WIDTH                            (1)
#define FEC_L_RX_NBI_MES_EN_C01_A01_INI_C0_SP1_MASK                             (0x00000002)
#define FEC_L_RX_NBI_MES_EN_C01_A01_INI_C0_SP1_BIT                              (0x00000002)

#define FEC_L_RX_NBI_MES_EN_C01_A01_INI_C0_SP0_LSB                              (0)
#define FEC_L_RX_NBI_MES_EN_C01_A01_INI_C0_SP0_WIDTH                            (1)
#define FEC_L_RX_NBI_MES_EN_C01_A01_INI_C0_SP0_MASK                             (0x00000001)
#define FEC_L_RX_NBI_MES_EN_C01_A01_INI_C0_SP0_BIT                              (0x00000001)

#define FEC_L_RX_CMIF_LOCK_UPDATE_INI_LOCK_SYNC_LSB                             (0)
#define FEC_L_RX_CMIF_LOCK_UPDATE_INI_LOCK_SYNC_WIDTH                           (2)
#define FEC_L_RX_CMIF_LOCK_UPDATE_INI_LOCK_SYNC_MASK                            (0x00000003)

#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C1_EN_LSB                                (17)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C1_EN_WIDTH                              (1)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C1_EN_MASK                               (0x00020000)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C1_EN_BIT                                (0x00020000)

#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C0_EN_LSB                                (16)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C0_EN_WIDTH                              (1)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C0_EN_MASK                               (0x00010000)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C0_EN_BIT                                (0x00010000)

#define FEC_L_RX_MEAS_START_TYPE_BUFF1_CA_TYPE_LSB                              (8)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_CA_TYPE_WIDTH                            (3)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_CA_TYPE_MASK                             (0x00000700)

#define FEC_L_RX_MEAS_START_TYPE_BUFF1_AGC_MODE_LSB                             (0)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_AGC_MODE_WIDTH                           (4)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_AGC_MODE_MASK                            (0x0000000F)

#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_SF_TYPE_LSB                               (24)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_SF_TYPE_WIDTH                             (2)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_SF_TYPE_MASK                              (0x03000000)

#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_SF_TYPE_LSB                               (16)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_SF_TYPE_WIDTH                             (2)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_SF_TYPE_MASK                              (0x00030000)

#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_POS_REQ_LSB                               (11)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_POS_REQ_WIDTH                             (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_POS_REQ_MASK                              (0x00000800)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_POS_REQ_BIT                               (0x00000800)

#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_CS_REQ_LSB                                (10)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_CS_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_CS_REQ_MASK                               (0x00000400)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_CS_REQ_BIT                                (0x00000400)

#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_CM_REQ_LSB                                (9)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_CM_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_CM_REQ_MASK                               (0x00000200)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_CM_REQ_BIT                                (0x00000200)

#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_RX_REQ_LSB                                (8)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_RX_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_RX_REQ_MASK                               (0x00000100)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_RX_REQ_BIT                                (0x00000100)

#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_POS_REQ_LSB                               (3)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_POS_REQ_WIDTH                             (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_POS_REQ_MASK                              (0x00000008)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_POS_REQ_BIT                               (0x00000008)

#define FEC_L_RX_REQ_SF_TYPE_BUFF1_CO_CS_REQ_LSB                                (2)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_CO_CS_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_CO_CS_REQ_MASK                               (0x00000004)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_CO_CS_REQ_BIT                                (0x00000004)

#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_CM_REQ_LSB                                (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_CM_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_CM_REQ_MASK                               (0x00000002)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_CM_REQ_BIT                                (0x00000002)

#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_RX_REQ_LSB                                (0)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_RX_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_RX_REQ_MASK                               (0x00000001)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_RX_REQ_BIT                                (0x00000001)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C1_RSP_EN_LSB                     (9)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C1_RSP_EN_WIDTH                   (1)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C1_RSP_EN_MASK                    (0x00000200)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C1_RSP_EN_BIT                     (0x00000200)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C0_RSP_EN_LSB                     (8)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C0_RSP_EN_WIDTH                   (1)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C0_RSP_EN_MASK                    (0x00000100)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C0_RSP_EN_BIT                     (0x00000100)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C1_LPM_CFG_LSB                    (4)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C1_LPM_CFG_WIDTH                  (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C1_LPM_CFG_MASK                   (0x00000030)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C0_LPM_CFG_LSB                    (0)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C0_LPM_CFG_WIDTH                  (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C0_LPM_CFG_MASK                   (0x00000003)

#define FEC_L_RX_INTER_CM_COFIG_BUFF1_TRK_SYM_MAP_LSB                           (0)
#define FEC_L_RX_INTER_CM_COFIG_BUFF1_TRK_SYM_MAP_WIDTH                         (14)
#define FEC_L_RX_INTER_CM_COFIG_BUFF1_TRK_SYM_MAP_MASK                          (0x00003FFF)

#define FEC_L_RX_PSCAN_REQ_BUFF1_PSCAN_TYPE_LSB                                 (0)
#define FEC_L_RX_PSCAN_REQ_BUFF1_PSCAN_TYPE_WIDTH                               (2)
#define FEC_L_RX_PSCAN_REQ_BUFF1_PSCAN_TYPE_MASK                                (0x00000003)

#define FEC_L_RX_CM_STATUS_BUFF1_C1_CBW_LSB                                     (24)
#define FEC_L_RX_CM_STATUS_BUFF1_C1_CBW_WIDTH                                   (3)
#define FEC_L_RX_CM_STATUS_BUFF1_C1_CBW_MASK                                    (0x07000000)

#define FEC_L_RX_CM_STATUS_BUFF1_C0_CBW_LSB                                     (16)
#define FEC_L_RX_CM_STATUS_BUFF1_C0_CBW_WIDTH                                   (3)
#define FEC_L_RX_CM_STATUS_BUFF1_C0_CBW_MASK                                    (0x00070000)

#define FEC_L_RX_CM_STATUS_BUFF1_C1_PATH_LSB                                    (9)
#define FEC_L_RX_CM_STATUS_BUFF1_C1_PATH_WIDTH                                  (1)
#define FEC_L_RX_CM_STATUS_BUFF1_C1_PATH_MASK                                   (0x00000200)
#define FEC_L_RX_CM_STATUS_BUFF1_C1_PATH_BIT                                    (0x00000200)

#define FEC_L_RX_CM_STATUS_BUFF1_C0_PATH_LSB                                    (8)
#define FEC_L_RX_CM_STATUS_BUFF1_C0_PATH_WIDTH                                  (1)
#define FEC_L_RX_CM_STATUS_BUFF1_C0_PATH_MASK                                   (0x00000100)
#define FEC_L_RX_CM_STATUS_BUFF1_C0_PATH_BIT                                    (0x00000100)

#define FEC_L_RX_CM_STATUS_BUFF1_CM_SEL_LSB                                     (0)
#define FEC_L_RX_CM_STATUS_BUFF1_CM_SEL_WIDTH                                   (1)
#define FEC_L_RX_CM_STATUS_BUFF1_CM_SEL_MASK                                    (0x00000001)
#define FEC_L_RX_CM_STATUS_BUFF1_CM_SEL_BIT                                     (0x00000001)

#define FEC_L_RX_POS_STATUS_BUFF1_DUMP_BUFF_IDX_LSB                             (16)
#define FEC_L_RX_POS_STATUS_BUFF1_DUMP_BUFF_IDX_WIDTH                           (5)
#define FEC_L_RX_POS_STATUS_BUFF1_DUMP_BUFF_IDX_MASK                            (0x001F0000)

#define FEC_L_RX_POS_STATUS_BUFF1_DUMP_SYM_MAP_LSB                              (0)
#define FEC_L_RX_POS_STATUS_BUFF1_DUMP_SYM_MAP_WIDTH                            (14)
#define FEC_L_RX_POS_STATUS_BUFF1_DUMP_SYM_MAP_MASK                             (0x00003FFF)

#define FEC_L_RX_CELL_TYPE_BUFF1_C1_CBW_LSB                                     (24)
#define FEC_L_RX_CELL_TYPE_BUFF1_C1_CBW_WIDTH                                   (3)
#define FEC_L_RX_CELL_TYPE_BUFF1_C1_CBW_MASK                                    (0x07000000)

#define FEC_L_RX_CELL_TYPE_BUFF1_C0_CBW_LSB                                     (16)
#define FEC_L_RX_CELL_TYPE_BUFF1_C0_CBW_WIDTH                                   (3)
#define FEC_L_RX_CELL_TYPE_BUFF1_C0_CBW_MASK                                    (0x00070000)

#define FEC_L_RX_CELL_TYPE_BUFF1_C1_DUPLEX_TYPE_LSB                             (9)
#define FEC_L_RX_CELL_TYPE_BUFF1_C1_DUPLEX_TYPE_WIDTH                           (1)
#define FEC_L_RX_CELL_TYPE_BUFF1_C1_DUPLEX_TYPE_MASK                            (0x00000200)
#define FEC_L_RX_CELL_TYPE_BUFF1_C1_DUPLEX_TYPE_BIT                             (0x00000200)

#define FEC_L_RX_CELL_TYPE_BUFF1_C0_DUPLEX_TYPE_LSB                             (8)
#define FEC_L_RX_CELL_TYPE_BUFF1_C0_DUPLEX_TYPE_WIDTH                           (1)
#define FEC_L_RX_CELL_TYPE_BUFF1_C0_DUPLEX_TYPE_MASK                            (0x00000100)
#define FEC_L_RX_CELL_TYPE_BUFF1_C0_DUPLEX_TYPE_BIT                             (0x00000100)

#define FEC_L_RX_CELL_TYPE_BUFF1_C1_CP_TYPE_LSB                                 (1)
#define FEC_L_RX_CELL_TYPE_BUFF1_C1_CP_TYPE_WIDTH                               (1)
#define FEC_L_RX_CELL_TYPE_BUFF1_C1_CP_TYPE_MASK                                (0x00000002)
#define FEC_L_RX_CELL_TYPE_BUFF1_C1_CP_TYPE_BIT                                 (0x00000002)

#define FEC_L_RX_CELL_TYPE_BUFF1_C0_CP_TYPE_LSB                                 (0)
#define FEC_L_RX_CELL_TYPE_BUFF1_C0_CP_TYPE_WIDTH                               (1)
#define FEC_L_RX_CELL_TYPE_BUFF1_C0_CP_TYPE_MASK                                (0x00000001)
#define FEC_L_RX_CELL_TYPE_BUFF1_C0_CP_TYPE_BIT                                 (0x00000001)

#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_C1_ANT1_ON_LSB                           (25)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_C1_ANT1_ON_WIDTH                         (1)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_C1_ANT1_ON_MASK                          (0x02000000)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_C1_ANT1_ON_BIT                           (0x02000000)

#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_C1_ANT0_ON_LSB                           (24)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_C1_ANT0_ON_WIDTH                         (1)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_C1_ANT0_ON_MASK                          (0x01000000)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_C1_ANT0_ON_BIT                           (0x01000000)

#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_C0_ANT1_ON_LSB                           (17)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_C0_ANT1_ON_WIDTH                         (1)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_C0_ANT1_ON_MASK                          (0x00020000)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_C0_ANT1_ON_BIT                           (0x00020000)

#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_C0_ANT0_ON_LSB                           (16)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_C0_ANT0_ON_WIDTH                         (1)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_C0_ANT0_ON_MASK                          (0x00010000)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_C0_ANT0_ON_BIT                           (0x00010000)

#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_P1_DC_RATE_LSB                           (13)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_P1_DC_RATE_WIDTH                         (1)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_P1_DC_RATE_MASK                          (0x00002000)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_P1_DC_RATE_BIT                           (0x00002000)

#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_P0_DC_RATE_LSB                           (12)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_P0_DC_RATE_WIDTH                         (1)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_P0_DC_RATE_MASK                          (0x00001000)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_P0_DC_RATE_BIT                           (0x00001000)

#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_PATH1_C1_EN_LSB                          (9)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_PATH1_C1_EN_WIDTH                        (1)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_PATH1_C1_EN_MASK                         (0x00000200)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_PATH1_C1_EN_BIT                          (0x00000200)

#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_PATH1_C0_EN_LSB                          (8)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_PATH1_C0_EN_WIDTH                        (1)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_PATH1_C0_EN_MASK                         (0x00000100)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_PATH1_C0_EN_BIT                          (0x00000100)

#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_PATH0_C1_EN_LSB                          (1)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_PATH0_C1_EN_WIDTH                        (1)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_PATH0_C1_EN_MASK                         (0x00000002)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_PATH0_C1_EN_BIT                          (0x00000002)

#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_PATH0_C0_EN_LSB                          (0)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_PATH0_C0_EN_WIDTH                        (1)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_PATH0_C0_EN_MASK                         (0x00000001)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF1_PATH0_C0_EN_BIT                          (0x00000001)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_SFBD_SEL_LSB                           (9)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_SFBD_SEL_WIDTH                         (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_SFBD_SEL_MASK                          (0x00000200)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_SFBD_SEL_BIT                           (0x00000200)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_SFBD_SEL_LSB                           (8)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_SFBD_SEL_WIDTH                         (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_SFBD_SEL_MASK                          (0x00000100)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_SFBD_SEL_BIT                           (0x00000100)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_LAST_SYM_OFT_SEL_LSB                   (7)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_LAST_SYM_OFT_SEL_WIDTH                 (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_LAST_SYM_OFT_SEL_MASK                  (0x00000080)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_LAST_SYM_OFT_SEL_BIT                   (0x00000080)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_MBSFN_SYM_OFT_SEL_LSB                  (6)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_MBSFN_SYM_OFT_SEL_WIDTH                (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_MBSFN_SYM_OFT_SEL_MASK                 (0x00000040)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_MBSFN_SYM_OFT_SEL_BIT                  (0x00000040)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_SYM1_OFT_SEL_LSB                       (5)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_SYM1_OFT_SEL_WIDTH                     (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_SYM1_OFT_SEL_MASK                      (0x00000020)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_SYM1_OFT_SEL_BIT                       (0x00000020)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_SYM0_OFT_SEL_LSB                       (4)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_SYM0_OFT_SEL_WIDTH                     (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_SYM0_OFT_SEL_MASK                      (0x00000010)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_SYM0_OFT_SEL_BIT                       (0x00000010)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_LAST_SYM_OFT_SEL_LSB                   (3)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_LAST_SYM_OFT_SEL_WIDTH                 (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_LAST_SYM_OFT_SEL_MASK                  (0x00000008)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_LAST_SYM_OFT_SEL_BIT                   (0x00000008)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_MBSFN_SYM_OFT_SEL_LSB                  (2)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_MBSFN_SYM_OFT_SEL_WIDTH                (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_MBSFN_SYM_OFT_SEL_MASK                 (0x00000004)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_MBSFN_SYM_OFT_SEL_BIT                  (0x00000004)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_SYM1_OFT_SEL_LSB                       (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_SYM1_OFT_SEL_WIDTH                     (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_SYM1_OFT_SEL_MASK                      (0x00000002)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_SYM1_OFT_SEL_BIT                       (0x00000002)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_SYM0_OFT_SEL_LSB                       (0)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_SYM0_OFT_SEL_WIDTH                     (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_SYM0_OFT_SEL_MASK                      (0x00000001)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_SYM0_OFT_SEL_BIT                       (0x00000001)

#define FEC_L_RX_FWS_SFBD_C0_A0_BUFF1_FRAME_CNT_LSB                             (20)
#define FEC_L_RX_FWS_SFBD_C0_A0_BUFF1_FRAME_CNT_WIDTH                           (12)
#define FEC_L_RX_FWS_SFBD_C0_A0_BUFF1_FRAME_CNT_MASK                            (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C0_A0_BUFF1_S_CNT_LSB                                 (0)
#define FEC_L_RX_FWS_SFBD_C0_A0_BUFF1_S_CNT_WIDTH                               (20)
#define FEC_L_RX_FWS_SFBD_C0_A0_BUFF1_S_CNT_MASK                                (0x000FFFFF)

#define FEC_L_RX_FWS_SFBD_C0_A1_BUFF1_FRAME_CNT_LSB                             (20)
#define FEC_L_RX_FWS_SFBD_C0_A1_BUFF1_FRAME_CNT_WIDTH                           (12)
#define FEC_L_RX_FWS_SFBD_C0_A1_BUFF1_FRAME_CNT_MASK                            (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C0_A1_BUFF1_S_CNT_LSB                                 (0)
#define FEC_L_RX_FWS_SFBD_C0_A1_BUFF1_S_CNT_WIDTH                               (20)
#define FEC_L_RX_FWS_SFBD_C0_A1_BUFF1_S_CNT_MASK                                (0x000FFFFF)

#define FEC_L_RX_FWS_SFBD_C1_A0_BUFF1_FRAME_CNT_LSB                             (20)
#define FEC_L_RX_FWS_SFBD_C1_A0_BUFF1_FRAME_CNT_WIDTH                           (12)
#define FEC_L_RX_FWS_SFBD_C1_A0_BUFF1_FRAME_CNT_MASK                            (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C1_A0_BUFF1_S_CNT_LSB                                 (0)
#define FEC_L_RX_FWS_SFBD_C1_A0_BUFF1_S_CNT_WIDTH                               (20)
#define FEC_L_RX_FWS_SFBD_C1_A0_BUFF1_S_CNT_MASK                                (0x000FFFFF)

#define FEC_L_RX_FWS_SFBD_C1_A1_BUFF1_FRAME_CNT_LSB                             (20)
#define FEC_L_RX_FWS_SFBD_C1_A1_BUFF1_FRAME_CNT_WIDTH                           (12)
#define FEC_L_RX_FWS_SFBD_C1_A1_BUFF1_FRAME_CNT_MASK                            (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C1_A1_BUFF1_S_CNT_LSB                                 (0)
#define FEC_L_RX_FWS_SFBD_C1_A1_BUFF1_S_CNT_WIDTH                               (20)
#define FEC_L_RX_FWS_SFBD_C1_A1_BUFF1_S_CNT_MASK                                (0x000FFFFF)

#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_BUFF1_SYM1_OFT_LSB                          (16)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_BUFF1_SYM1_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_BUFF1_SYM1_OFT_MASK                         (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_BUFF1_SYM0_OFT_LSB                          (0)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_BUFF1_SYM0_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_BUFF1_SYM0_OFT_MASK                         (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_BUFF1_LAST_SYM_OFT_LSB                      (16)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_BUFF1_LAST_SYM_OFT_WIDTH                    (11)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_BUFF1_LAST_SYM_OFT_MASK                     (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_BUFF1_MBSFN_SYM_OFT_LSB                     (0)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_BUFF1_MBSFN_SYM_OFT_WIDTH                   (11)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_BUFF1_MBSFN_SYM_OFT_MASK                    (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_BUFF1_SYM1_OFT_LSB                          (16)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_BUFF1_SYM1_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_BUFF1_SYM1_OFT_MASK                         (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_BUFF1_SYM0_OFT_LSB                          (0)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_BUFF1_SYM0_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_BUFF1_SYM0_OFT_MASK                         (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_BUFF1_LAST_SYM_OFT_LSB                      (16)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_BUFF1_LAST_SYM_OFT_WIDTH                    (11)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_BUFF1_LAST_SYM_OFT_MASK                     (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_BUFF1_MBSFN_SYM_OFT_LSB                     (0)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_BUFF1_MBSFN_SYM_OFT_WIDTH                   (11)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_BUFF1_MBSFN_SYM_OFT_MASK                    (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_BUFF1_SYM1_OFT_LSB                          (16)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_BUFF1_SYM1_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_BUFF1_SYM1_OFT_MASK                         (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_BUFF1_SYM0_OFT_LSB                          (0)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_BUFF1_SYM0_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_BUFF1_SYM0_OFT_MASK                         (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_BUFF1_SYM1_OFT_LSB                          (16)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_BUFF1_SYM1_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_BUFF1_SYM1_OFT_MASK                         (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_BUFF1_MBSFN_SYM_OFT_LSB                     (0)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_BUFF1_MBSFN_SYM_OFT_WIDTH                   (11)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_BUFF1_MBSFN_SYM_OFT_MASK                    (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_BUFF1_SYM1_OFT_LSB                          (16)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_BUFF1_SYM1_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_BUFF1_SYM1_OFT_MASK                         (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_BUFF1_SYM0_OFT_LSB                          (0)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_BUFF1_SYM0_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_BUFF1_SYM0_OFT_MASK                         (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_BUFF1_SYM1_OFT_LSB                          (16)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_BUFF1_SYM1_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_BUFF1_SYM1_OFT_MASK                         (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_BUFF1_MBSFN_SYM_OFT_LSB                     (0)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_BUFF1_MBSFN_SYM_OFT_WIDTH                   (11)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_BUFF1_MBSFN_SYM_OFT_MASK                    (0x000007FF)

#define FEC_L_RX_SNR_VALID_BUFF1_C0_SNR_VLD_LSB                                 (1)
#define FEC_L_RX_SNR_VALID_BUFF1_C0_SNR_VLD_WIDTH                               (1)
#define FEC_L_RX_SNR_VALID_BUFF1_C0_SNR_VLD_MASK                                (0x00000002)
#define FEC_L_RX_SNR_VALID_BUFF1_C0_SNR_VLD_BIT                                 (0x00000002)

#define FEC_L_RX_SNR_VALID_BUFF1_C1_SNR_VLD_LSB                                 (0)
#define FEC_L_RX_SNR_VALID_BUFF1_C1_SNR_VLD_WIDTH                               (1)
#define FEC_L_RX_SNR_VALID_BUFF1_C1_SNR_VLD_MASK                                (0x00000001)
#define FEC_L_RX_SNR_VALID_BUFF1_C1_SNR_VLD_BIT                                 (0x00000001)

#define FEC_L_RX_SNR_C0_BUFF1_C0_SNR_LSB                                        (0)
#define FEC_L_RX_SNR_C0_BUFF1_C0_SNR_WIDTH                                      (32)
#define FEC_L_RX_SNR_C0_BUFF1_C0_SNR_MASK                                       (0xFFFFFFFF)

#define FEC_L_RX_SNR_C1_BUFF1_C1_SNR_LSB                                        (0)
#define FEC_L_RX_SNR_C1_BUFF1_C1_SNR_WIDTH                                      (32)
#define FEC_L_RX_SNR_C1_BUFF1_C1_SNR_MASK                                       (0xFFFFFFFF)

#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF1_C1_SP2_LSB                            (6)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF1_C1_SP2_WIDTH                          (1)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF1_C1_SP2_MASK                           (0x00000040)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF1_C1_SP2_BIT                            (0x00000040)

#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF1_C1_SP1_LSB                            (5)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF1_C1_SP1_WIDTH                          (1)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF1_C1_SP1_MASK                           (0x00000020)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF1_C1_SP1_BIT                            (0x00000020)

#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF1_C1_SP0_LSB                            (4)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF1_C1_SP0_WIDTH                          (1)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF1_C1_SP0_MASK                           (0x00000010)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF1_C1_SP0_BIT                            (0x00000010)

#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF1_C0_SP2_LSB                            (2)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF1_C0_SP2_WIDTH                          (1)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF1_C0_SP2_MASK                           (0x00000004)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF1_C0_SP2_BIT                            (0x00000004)

#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF1_C0_SP1_LSB                            (1)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF1_C0_SP1_WIDTH                          (1)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF1_C0_SP1_MASK                           (0x00000002)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF1_C0_SP1_BIT                            (0x00000002)

#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF1_C0_SP0_LSB                            (0)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF1_C0_SP0_WIDTH                          (1)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF1_C0_SP0_MASK                           (0x00000001)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF1_C0_SP0_BIT                            (0x00000001)

#define FEC_L_RX_CMIF_LOCK_UPDATE_BUFF1_LOCK_SYNC_LSB                           (0)
#define FEC_L_RX_CMIF_LOCK_UPDATE_BUFF1_LOCK_SYNC_WIDTH                         (2)
#define FEC_L_RX_CMIF_LOCK_UPDATE_BUFF1_LOCK_SYNC_MASK                          (0x00000003)

#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C1_EN_LSB                                (17)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C1_EN_WIDTH                              (1)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C1_EN_MASK                               (0x00020000)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C1_EN_BIT                                (0x00020000)

#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C0_EN_LSB                                (16)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C0_EN_WIDTH                              (1)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C0_EN_MASK                               (0x00010000)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C0_EN_BIT                                (0x00010000)

#define FEC_L_RX_MEAS_START_TYPE_BUFF2_CA_TYPE_LSB                              (8)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_CA_TYPE_WIDTH                            (3)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_CA_TYPE_MASK                             (0x00000700)

#define FEC_L_RX_MEAS_START_TYPE_BUFF2_AGC_MODE_LSB                             (0)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_AGC_MODE_WIDTH                           (4)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_AGC_MODE_MASK                            (0x0000000F)

#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_SF_TYPE_LSB                               (24)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_SF_TYPE_WIDTH                             (2)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_SF_TYPE_MASK                              (0x03000000)

#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_SF_TYPE_LSB                               (16)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_SF_TYPE_WIDTH                             (2)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_SF_TYPE_MASK                              (0x00030000)

#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_POS_REQ_LSB                               (11)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_POS_REQ_WIDTH                             (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_POS_REQ_MASK                              (0x00000800)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_POS_REQ_BIT                               (0x00000800)

#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_CS_REQ_LSB                                (10)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_CS_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_CS_REQ_MASK                               (0x00000400)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_CS_REQ_BIT                                (0x00000400)

#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_CM_REQ_LSB                                (9)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_CM_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_CM_REQ_MASK                               (0x00000200)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_CM_REQ_BIT                                (0x00000200)

#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_RX_REQ_LSB                                (8)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_RX_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_RX_REQ_MASK                               (0x00000100)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_RX_REQ_BIT                                (0x00000100)

#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_POS_REQ_LSB                               (3)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_POS_REQ_WIDTH                             (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_POS_REQ_MASK                              (0x00000008)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_POS_REQ_BIT                               (0x00000008)

#define FEC_L_RX_REQ_SF_TYPE_BUFF2_CO_CS_REQ_LSB                                (2)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_CO_CS_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_CO_CS_REQ_MASK                               (0x00000004)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_CO_CS_REQ_BIT                                (0x00000004)

#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_CM_REQ_LSB                                (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_CM_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_CM_REQ_MASK                               (0x00000002)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_CM_REQ_BIT                                (0x00000002)

#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_RX_REQ_LSB                                (0)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_RX_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_RX_REQ_MASK                               (0x00000001)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_RX_REQ_BIT                                (0x00000001)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C1_RSP_EN_LSB                     (9)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C1_RSP_EN_WIDTH                   (1)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C1_RSP_EN_MASK                    (0x00000200)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C1_RSP_EN_BIT                     (0x00000200)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C0_RSP_EN_LSB                     (8)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C0_RSP_EN_WIDTH                   (1)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C0_RSP_EN_MASK                    (0x00000100)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C0_RSP_EN_BIT                     (0x00000100)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C1_LPM_CFG_LSB                    (4)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C1_LPM_CFG_WIDTH                  (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C1_LPM_CFG_MASK                   (0x00000030)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C0_LPM_CFG_LSB                    (0)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C0_LPM_CFG_WIDTH                  (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C0_LPM_CFG_MASK                   (0x00000003)

#define FEC_L_RX_INTER_CM_COFIG_BUFF2_TRK_SYM_MAP_LSB                           (0)
#define FEC_L_RX_INTER_CM_COFIG_BUFF2_TRK_SYM_MAP_WIDTH                         (14)
#define FEC_L_RX_INTER_CM_COFIG_BUFF2_TRK_SYM_MAP_MASK                          (0x00003FFF)

#define FEC_L_RX_PSCAN_REQ_BUFF2_PSCAN_TYPE_LSB                                 (0)
#define FEC_L_RX_PSCAN_REQ_BUFF2_PSCAN_TYPE_WIDTH                               (2)
#define FEC_L_RX_PSCAN_REQ_BUFF2_PSCAN_TYPE_MASK                                (0x00000003)

#define FEC_L_RX_CM_STATUS_BUFF2_C1_CBW_LSB                                     (24)
#define FEC_L_RX_CM_STATUS_BUFF2_C1_CBW_WIDTH                                   (3)
#define FEC_L_RX_CM_STATUS_BUFF2_C1_CBW_MASK                                    (0x07000000)

#define FEC_L_RX_CM_STATUS_BUFF2_C0_CBW_LSB                                     (16)
#define FEC_L_RX_CM_STATUS_BUFF2_C0_CBW_WIDTH                                   (3)
#define FEC_L_RX_CM_STATUS_BUFF2_C0_CBW_MASK                                    (0x00070000)

#define FEC_L_RX_CM_STATUS_BUFF2_C1_PATH_LSB                                    (9)
#define FEC_L_RX_CM_STATUS_BUFF2_C1_PATH_WIDTH                                  (1)
#define FEC_L_RX_CM_STATUS_BUFF2_C1_PATH_MASK                                   (0x00000200)
#define FEC_L_RX_CM_STATUS_BUFF2_C1_PATH_BIT                                    (0x00000200)

#define FEC_L_RX_CM_STATUS_BUFF2_C0_PATH_LSB                                    (8)
#define FEC_L_RX_CM_STATUS_BUFF2_C0_PATH_WIDTH                                  (1)
#define FEC_L_RX_CM_STATUS_BUFF2_C0_PATH_MASK                                   (0x00000100)
#define FEC_L_RX_CM_STATUS_BUFF2_C0_PATH_BIT                                    (0x00000100)

#define FEC_L_RX_CM_STATUS_BUFF2_CM_SEL_LSB                                     (0)
#define FEC_L_RX_CM_STATUS_BUFF2_CM_SEL_WIDTH                                   (1)
#define FEC_L_RX_CM_STATUS_BUFF2_CM_SEL_MASK                                    (0x00000001)
#define FEC_L_RX_CM_STATUS_BUFF2_CM_SEL_BIT                                     (0x00000001)

#define FEC_L_RX_POS_STATUS_BUFF2_DUMP_BUFF_IDX_LSB                             (16)
#define FEC_L_RX_POS_STATUS_BUFF2_DUMP_BUFF_IDX_WIDTH                           (5)
#define FEC_L_RX_POS_STATUS_BUFF2_DUMP_BUFF_IDX_MASK                            (0x001F0000)

#define FEC_L_RX_POS_STATUS_BUFF2_DUMP_SYM_MAP_LSB                              (0)
#define FEC_L_RX_POS_STATUS_BUFF2_DUMP_SYM_MAP_WIDTH                            (14)
#define FEC_L_RX_POS_STATUS_BUFF2_DUMP_SYM_MAP_MASK                             (0x00003FFF)

#define FEC_L_RX_CELL_TYPE_BUFF2_C1_CBW_LSB                                     (24)
#define FEC_L_RX_CELL_TYPE_BUFF2_C1_CBW_WIDTH                                   (3)
#define FEC_L_RX_CELL_TYPE_BUFF2_C1_CBW_MASK                                    (0x07000000)

#define FEC_L_RX_CELL_TYPE_BUFF2_C0_CBW_LSB                                     (16)
#define FEC_L_RX_CELL_TYPE_BUFF2_C0_CBW_WIDTH                                   (3)
#define FEC_L_RX_CELL_TYPE_BUFF2_C0_CBW_MASK                                    (0x00070000)

#define FEC_L_RX_CELL_TYPE_BUFF2_C1_DUPLEX_TYPE_LSB                             (9)
#define FEC_L_RX_CELL_TYPE_BUFF2_C1_DUPLEX_TYPE_WIDTH                           (1)
#define FEC_L_RX_CELL_TYPE_BUFF2_C1_DUPLEX_TYPE_MASK                            (0x00000200)
#define FEC_L_RX_CELL_TYPE_BUFF2_C1_DUPLEX_TYPE_BIT                             (0x00000200)

#define FEC_L_RX_CELL_TYPE_BUFF2_C0_DUPLEX_TYPE_LSB                             (8)
#define FEC_L_RX_CELL_TYPE_BUFF2_C0_DUPLEX_TYPE_WIDTH                           (1)
#define FEC_L_RX_CELL_TYPE_BUFF2_C0_DUPLEX_TYPE_MASK                            (0x00000100)
#define FEC_L_RX_CELL_TYPE_BUFF2_C0_DUPLEX_TYPE_BIT                             (0x00000100)

#define FEC_L_RX_CELL_TYPE_BUFF2_C1_CP_TYPE_LSB                                 (1)
#define FEC_L_RX_CELL_TYPE_BUFF2_C1_CP_TYPE_WIDTH                               (1)
#define FEC_L_RX_CELL_TYPE_BUFF2_C1_CP_TYPE_MASK                                (0x00000002)
#define FEC_L_RX_CELL_TYPE_BUFF2_C1_CP_TYPE_BIT                                 (0x00000002)

#define FEC_L_RX_CELL_TYPE_BUFF2_C0_CP_TYPE_LSB                                 (0)
#define FEC_L_RX_CELL_TYPE_BUFF2_C0_CP_TYPE_WIDTH                               (1)
#define FEC_L_RX_CELL_TYPE_BUFF2_C0_CP_TYPE_MASK                                (0x00000001)
#define FEC_L_RX_CELL_TYPE_BUFF2_C0_CP_TYPE_BIT                                 (0x00000001)

#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_C1_ANT1_ON_LSB                           (25)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_C1_ANT1_ON_WIDTH                         (1)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_C1_ANT1_ON_MASK                          (0x02000000)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_C1_ANT1_ON_BIT                           (0x02000000)

#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_C1_ANT0_ON_LSB                           (24)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_C1_ANT0_ON_WIDTH                         (1)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_C1_ANT0_ON_MASK                          (0x01000000)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_C1_ANT0_ON_BIT                           (0x01000000)

#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_C0_ANT1_ON_LSB                           (17)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_C0_ANT1_ON_WIDTH                         (1)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_C0_ANT1_ON_MASK                          (0x00020000)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_C0_ANT1_ON_BIT                           (0x00020000)

#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_C0_ANT0_ON_LSB                           (16)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_C0_ANT0_ON_WIDTH                         (1)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_C0_ANT0_ON_MASK                          (0x00010000)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_C0_ANT0_ON_BIT                           (0x00010000)

#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_P1_DC_RATE_LSB                           (13)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_P1_DC_RATE_WIDTH                         (1)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_P1_DC_RATE_MASK                          (0x00002000)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_P1_DC_RATE_BIT                           (0x00002000)

#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_P0_DC_RATE_LSB                           (12)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_P0_DC_RATE_WIDTH                         (1)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_P0_DC_RATE_MASK                          (0x00001000)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_P0_DC_RATE_BIT                           (0x00001000)

#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_PATH1_C1_EN_LSB                          (9)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_PATH1_C1_EN_WIDTH                        (1)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_PATH1_C1_EN_MASK                         (0x00000200)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_PATH1_C1_EN_BIT                          (0x00000200)

#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_PATH1_C0_EN_LSB                          (8)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_PATH1_C0_EN_WIDTH                        (1)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_PATH1_C0_EN_MASK                         (0x00000100)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_PATH1_C0_EN_BIT                          (0x00000100)

#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_PATH0_C1_EN_LSB                          (1)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_PATH0_C1_EN_WIDTH                        (1)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_PATH0_C1_EN_MASK                         (0x00000002)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_PATH0_C1_EN_BIT                          (0x00000002)

#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_PATH0_C0_EN_LSB                          (0)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_PATH0_C0_EN_WIDTH                        (1)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_PATH0_C0_EN_MASK                         (0x00000001)
#define FEC_L_RX_ANT_PATH_CONFIG_BUFF2_PATH0_C0_EN_BIT                          (0x00000001)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_SFBD_SEL_LSB                           (9)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_SFBD_SEL_WIDTH                         (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_SFBD_SEL_MASK                          (0x00000200)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_SFBD_SEL_BIT                           (0x00000200)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_SFBD_SEL_LSB                           (8)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_SFBD_SEL_WIDTH                         (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_SFBD_SEL_MASK                          (0x00000100)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_SFBD_SEL_BIT                           (0x00000100)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_LAST_SYM_OFT_SEL_LSB                   (7)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_LAST_SYM_OFT_SEL_WIDTH                 (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_LAST_SYM_OFT_SEL_MASK                  (0x00000080)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_LAST_SYM_OFT_SEL_BIT                   (0x00000080)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_MBSFN_SYM_OFT_SEL_LSB                  (6)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_MBSFN_SYM_OFT_SEL_WIDTH                (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_MBSFN_SYM_OFT_SEL_MASK                 (0x00000040)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_MBSFN_SYM_OFT_SEL_BIT                  (0x00000040)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_SYM1_OFT_SEL_LSB                       (5)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_SYM1_OFT_SEL_WIDTH                     (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_SYM1_OFT_SEL_MASK                      (0x00000020)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_SYM1_OFT_SEL_BIT                       (0x00000020)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_SYM0_OFT_SEL_LSB                       (4)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_SYM0_OFT_SEL_WIDTH                     (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_SYM0_OFT_SEL_MASK                      (0x00000010)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_SYM0_OFT_SEL_BIT                       (0x00000010)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_LAST_SYM_OFT_SEL_LSB                   (3)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_LAST_SYM_OFT_SEL_WIDTH                 (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_LAST_SYM_OFT_SEL_MASK                  (0x00000008)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_LAST_SYM_OFT_SEL_BIT                   (0x00000008)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_MBSFN_SYM_OFT_SEL_LSB                  (2)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_MBSFN_SYM_OFT_SEL_WIDTH                (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_MBSFN_SYM_OFT_SEL_MASK                 (0x00000004)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_MBSFN_SYM_OFT_SEL_BIT                  (0x00000004)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_SYM1_OFT_SEL_LSB                       (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_SYM1_OFT_SEL_WIDTH                     (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_SYM1_OFT_SEL_MASK                      (0x00000002)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_SYM1_OFT_SEL_BIT                       (0x00000002)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_SYM0_OFT_SEL_LSB                       (0)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_SYM0_OFT_SEL_WIDTH                     (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_SYM0_OFT_SEL_MASK                      (0x00000001)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_SYM0_OFT_SEL_BIT                       (0x00000001)

#define FEC_L_RX_FWS_SFBD_C0_A0_BUFF2_FRAME_CNT_LSB                             (20)
#define FEC_L_RX_FWS_SFBD_C0_A0_BUFF2_FRAME_CNT_WIDTH                           (12)
#define FEC_L_RX_FWS_SFBD_C0_A0_BUFF2_FRAME_CNT_MASK                            (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C0_A0_BUFF2_S_CNT_LSB                                 (0)
#define FEC_L_RX_FWS_SFBD_C0_A0_BUFF2_S_CNT_WIDTH                               (20)
#define FEC_L_RX_FWS_SFBD_C0_A0_BUFF2_S_CNT_MASK                                (0x000FFFFF)

#define FEC_L_RX_FWS_SFBD_C0_A1_BUFF2_FRAME_CNT_LSB                             (20)
#define FEC_L_RX_FWS_SFBD_C0_A1_BUFF2_FRAME_CNT_WIDTH                           (12)
#define FEC_L_RX_FWS_SFBD_C0_A1_BUFF2_FRAME_CNT_MASK                            (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C0_A1_BUFF2_S_CNT_LSB                                 (0)
#define FEC_L_RX_FWS_SFBD_C0_A1_BUFF2_S_CNT_WIDTH                               (20)
#define FEC_L_RX_FWS_SFBD_C0_A1_BUFF2_S_CNT_MASK                                (0x000FFFFF)

#define FEC_L_RX_FWS_SFBD_C1_A0_BUFF2_FRAME_CNT_LSB                             (20)
#define FEC_L_RX_FWS_SFBD_C1_A0_BUFF2_FRAME_CNT_WIDTH                           (12)
#define FEC_L_RX_FWS_SFBD_C1_A0_BUFF2_FRAME_CNT_MASK                            (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C1_A0_BUFF2_S_CNT_LSB                                 (0)
#define FEC_L_RX_FWS_SFBD_C1_A0_BUFF2_S_CNT_WIDTH                               (20)
#define FEC_L_RX_FWS_SFBD_C1_A0_BUFF2_S_CNT_MASK                                (0x000FFFFF)

#define FEC_L_RX_FWS_SFBD_C1_A1_BUFF2_FRAME_CNT_LSB                             (20)
#define FEC_L_RX_FWS_SFBD_C1_A1_BUFF2_FRAME_CNT_WIDTH                           (12)
#define FEC_L_RX_FWS_SFBD_C1_A1_BUFF2_FRAME_CNT_MASK                            (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C1_A1_BUFF2_S_CNT_LSB                                 (0)
#define FEC_L_RX_FWS_SFBD_C1_A1_BUFF2_S_CNT_WIDTH                               (20)
#define FEC_L_RX_FWS_SFBD_C1_A1_BUFF2_S_CNT_MASK                                (0x000FFFFF)

#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_BUFF2_SYM1_OFT_LSB                          (16)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_BUFF2_SYM1_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_BUFF2_SYM1_OFT_MASK                         (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_BUFF2_SYM0_OFT_LSB                          (0)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_BUFF2_SYM0_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_BUFF2_SYM0_OFT_MASK                         (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_BUFF2_LAST_SYM_OFT_LSB                      (16)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_BUFF2_LAST_SYM_OFT_WIDTH                    (11)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_BUFF2_LAST_SYM_OFT_MASK                     (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_BUFF2_MBSFN_SYM_OFT_LSB                     (0)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_BUFF2_MBSFN_SYM_OFT_WIDTH                   (11)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_BUFF2_MBSFN_SYM_OFT_MASK                    (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_BUFF2_SYM1_OFT_LSB                          (16)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_BUFF2_SYM1_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_BUFF2_SYM1_OFT_MASK                         (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_BUFF2_SYM0_OFT_LSB                          (0)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_BUFF2_SYM0_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_BUFF2_SYM0_OFT_MASK                         (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_BUFF2_LAST_SYM_OFT_LSB                      (16)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_BUFF2_LAST_SYM_OFT_WIDTH                    (11)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_BUFF2_LAST_SYM_OFT_MASK                     (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_BUFF2_MBSFN_SYM_OFT_LSB                     (0)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_BUFF2_MBSFN_SYM_OFT_WIDTH                   (11)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_BUFF2_MBSFN_SYM_OFT_MASK                    (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_BUFF2_SYM1_OFT_LSB                          (16)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_BUFF2_SYM1_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_BUFF2_SYM1_OFT_MASK                         (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_BUFF2_SYM0_OFT_LSB                          (0)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_BUFF2_SYM0_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_BUFF2_SYM0_OFT_MASK                         (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_BUFF2_LAST_SYM_OFT_LSB                      (16)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_BUFF2_LAST_SYM_OFT_WIDTH                    (11)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_BUFF2_LAST_SYM_OFT_MASK                     (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_BUFF2_MBSFN_SYM_OFT_LSB                     (0)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_BUFF2_MBSFN_SYM_OFT_WIDTH                   (11)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_BUFF2_MBSFN_SYM_OFT_MASK                    (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_BUFF2_SYM1_OFT_LSB                          (16)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_BUFF2_SYM1_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_BUFF2_SYM1_OFT_MASK                         (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_BUFF2_SYM0_OFT_LSB                          (0)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_BUFF2_SYM0_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_BUFF2_SYM0_OFT_MASK                         (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_BUFF2_LAST_SYM_OFT_LSB                      (16)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_BUFF2_LAST_SYM_OFT_WIDTH                    (11)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_BUFF2_LAST_SYM_OFT_MASK                     (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_BUFF2_MBSFN_SYM_OFT_LSB                     (0)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_BUFF2_MBSFN_SYM_OFT_WIDTH                   (11)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_BUFF2_MBSFN_SYM_OFT_MASK                    (0x000007FF)

#define FEC_L_RX_SNR_VALID_BUFF2_C0_SNR_VLD_LSB                                 (1)
#define FEC_L_RX_SNR_VALID_BUFF2_C0_SNR_VLD_WIDTH                               (1)
#define FEC_L_RX_SNR_VALID_BUFF2_C0_SNR_VLD_MASK                                (0x00000002)
#define FEC_L_RX_SNR_VALID_BUFF2_C0_SNR_VLD_BIT                                 (0x00000002)

#define FEC_L_RX_SNR_VALID_BUFF2_C1_SNR_VLD_LSB                                 (0)
#define FEC_L_RX_SNR_VALID_BUFF2_C1_SNR_VLD_WIDTH                               (1)
#define FEC_L_RX_SNR_VALID_BUFF2_C1_SNR_VLD_MASK                                (0x00000001)
#define FEC_L_RX_SNR_VALID_BUFF2_C1_SNR_VLD_BIT                                 (0x00000001)

#define FEC_L_RX_SNR_C0_BUFF2_C0_SNR_LSB                                        (0)
#define FEC_L_RX_SNR_C0_BUFF2_C0_SNR_WIDTH                                      (32)
#define FEC_L_RX_SNR_C0_BUFF2_C0_SNR_MASK                                       (0xFFFFFFFF)

#define FEC_L_RX_SNR_C1_BUFF2_C1_SNR_LSB                                        (0)
#define FEC_L_RX_SNR_C1_BUFF2_C1_SNR_WIDTH                                      (32)
#define FEC_L_RX_SNR_C1_BUFF2_C1_SNR_MASK                                       (0xFFFFFFFF)

#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF2_C1_SP2_LSB                            (6)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF2_C1_SP2_WIDTH                          (1)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF2_C1_SP2_MASK                           (0x00000040)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF2_C1_SP2_BIT                            (0x00000040)

#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF2_C1_SP1_LSB                            (5)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF2_C1_SP1_WIDTH                          (1)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF2_C1_SP1_MASK                           (0x00000020)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF2_C1_SP1_BIT                            (0x00000020)

#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF2_C1_SP0_LSB                            (4)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF2_C1_SP0_WIDTH                          (1)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF2_C1_SP0_MASK                           (0x00000010)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF2_C1_SP0_BIT                            (0x00000010)

#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF2_C0_SP2_LSB                            (2)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF2_C0_SP2_WIDTH                          (1)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF2_C0_SP2_MASK                           (0x00000004)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF2_C0_SP2_BIT                            (0x00000004)

#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF2_C0_SP1_LSB                            (1)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF2_C0_SP1_WIDTH                          (1)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF2_C0_SP1_MASK                           (0x00000002)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF2_C0_SP1_BIT                            (0x00000002)

#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF2_C0_SP0_LSB                            (0)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF2_C0_SP0_WIDTH                          (1)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF2_C0_SP0_MASK                           (0x00000001)
#define FEC_L_RX_NBI_MES_EN_C01_A01_BUFF2_C0_SP0_BIT                            (0x00000001)

#define FEC_L_RX_CMIF_LOCK_UPDATE_BUFF2_LOCK_SYNC_LSB                           (0)
#define FEC_L_RX_CMIF_LOCK_UPDATE_BUFF2_LOCK_SYNC_WIDTH                         (2)
#define FEC_L_RX_CMIF_LOCK_UPDATE_BUFF2_LOCK_SYNC_MASK                          (0x00000003)

#define FEC_L_RX_PS_RSSI_REPORT_C0_A0_BUFF1_RSSI_DBM_LSB                        (0)
#define FEC_L_RX_PS_RSSI_REPORT_C0_A0_BUFF1_RSSI_DBM_WIDTH                      (32)
#define FEC_L_RX_PS_RSSI_REPORT_C0_A0_BUFF1_RSSI_DBM_MASK                       (0xFFFFFFFF)

#define FEC_L_RX_PS_RSSI_REPORT_C0_A1_BUFF1_RSSI_DBM_LSB                        (0)
#define FEC_L_RX_PS_RSSI_REPORT_C0_A1_BUFF1_RSSI_DBM_WIDTH                      (32)
#define FEC_L_RX_PS_RSSI_REPORT_C0_A1_BUFF1_RSSI_DBM_MASK                       (0xFFFFFFFF)

#define FEC_L_RX_PS_RSSI_REPORT_C1_A0_BUFF1_RSSI_DBM_LSB                        (0)
#define FEC_L_RX_PS_RSSI_REPORT_C1_A0_BUFF1_RSSI_DBM_WIDTH                      (32)
#define FEC_L_RX_PS_RSSI_REPORT_C1_A0_BUFF1_RSSI_DBM_MASK                       (0xFFFFFFFF)

#define FEC_L_RX_PS_RSSI_REPORT_C1_A1_BUFF1_RSSI_DBM_LSB                        (0)
#define FEC_L_RX_PS_RSSI_REPORT_C1_A1_BUFF1_RSSI_DBM_WIDTH                      (32)
#define FEC_L_RX_PS_RSSI_REPORT_C1_A1_BUFF1_RSSI_DBM_MASK                       (0xFFFFFFFF)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A1_CS_VLD_LSB                        (11)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A1_CS_VLD_WIDTH                      (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A1_CS_VLD_MASK                       (0x00000800)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A1_CS_VLD_BIT                        (0x00000800)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A0_CS_VLD_LSB                        (10)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A0_CS_VLD_WIDTH                      (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A0_CS_VLD_MASK                       (0x00000400)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A0_CS_VLD_BIT                        (0x00000400)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A1_CS_VLD_LSB                        (9)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A1_CS_VLD_WIDTH                      (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A1_CS_VLD_MASK                       (0x00000200)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A1_CS_VLD_BIT                        (0x00000200)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A0_CS_VLD_LSB                        (8)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A0_CS_VLD_WIDTH                      (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A0_CS_VLD_MASK                       (0x00000100)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A0_CS_VLD_BIT                        (0x00000100)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A1_TRK_VLD_LSB                       (3)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A1_TRK_VLD_WIDTH                     (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A1_TRK_VLD_MASK                      (0x00000008)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A1_TRK_VLD_BIT                       (0x00000008)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A0_TRK_VLD_LSB                       (2)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A0_TRK_VLD_WIDTH                     (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A0_TRK_VLD_MASK                      (0x00000004)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A0_TRK_VLD_BIT                       (0x00000004)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A1_TRK_VLD_LSB                       (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A1_TRK_VLD_WIDTH                     (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A1_TRK_VLD_MASK                      (0x00000002)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A1_TRK_VLD_BIT                       (0x00000002)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A0_TRK_VLD_LSB                       (0)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A0_TRK_VLD_WIDTH                     (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A0_TRK_VLD_MASK                      (0x00000001)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A0_TRK_VLD_BIT                       (0x00000001)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_P0_BUFF1_A1_LNA_IDX_LSB                     (24)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P0_BUFF1_A1_LNA_IDX_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P0_BUFF1_A1_LNA_IDX_MASK                    (0x07000000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_P0_BUFF1_A1_GAIN_IDX_LSB                    (16)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P0_BUFF1_A1_GAIN_IDX_WIDTH                  (5)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P0_BUFF1_A1_GAIN_IDX_MASK                   (0x001F0000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_P0_BUFF1_A0_LNA_IDX_LSB                     (8)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P0_BUFF1_A0_LNA_IDX_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P0_BUFF1_A0_LNA_IDX_MASK                    (0x00000700)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_P0_BUFF1_A0_GAIN_IDX_LSB                    (0)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P0_BUFF1_A0_GAIN_IDX_WIDTH                  (5)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P0_BUFF1_A0_GAIN_IDX_MASK                   (0x0000001F)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_P1_BUFF1_A1_LNA_IDX_LSB                     (24)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P1_BUFF1_A1_LNA_IDX_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P1_BUFF1_A1_LNA_IDX_MASK                    (0x07000000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_P1_BUFF1_A1_GAIN_IDX_LSB                    (16)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P1_BUFF1_A1_GAIN_IDX_WIDTH                  (5)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P1_BUFF1_A1_GAIN_IDX_MASK                   (0x001F0000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_P1_BUFF1_A0_LNA_IDX_LSB                     (8)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P1_BUFF1_A0_LNA_IDX_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P1_BUFF1_A0_LNA_IDX_MASK                    (0x00000700)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_P1_BUFF1_A0_GAIN_IDX_LSB                    (0)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P1_BUFF1_A0_GAIN_IDX_WIDTH                  (5)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P1_BUFF1_A0_GAIN_IDX_MASK                   (0x0000001F)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF1_EXP_LSB                        (16)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF1_EXP_WIDTH                      (3)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF1_EXP_MASK                       (0x00070000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF1_MAN_LSB                        (0)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF1_MAN_WIDTH                      (8)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF1_MAN_MASK                       (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF1_EXP_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF1_EXP_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF1_EXP_MASK                    (0x00070000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF1_MAN_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF1_MAN_WIDTH                   (8)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF1_MAN_MASK                    (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_TRANS_DUR_LSB                (16)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_TRANS_DUR_WIDTH              (6)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_EXP_LSB                      (4)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_EXP_WIDTH                    (5)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_EXP_MASK                     (0x000001F0)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_TIA_LSB                      (2)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_TIA_WIDTH                    (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_TIA_MASK                     (0x00000004)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_TIA_BIT                      (0x00000004)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_ABB_BYP_LSB                  (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_ABB_BYP_WIDTH                (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF1_EXP_LSB                        (16)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF1_EXP_WIDTH                      (3)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF1_EXP_MASK                       (0x00070000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF1_MAN_LSB                        (0)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF1_MAN_WIDTH                      (8)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF1_MAN_MASK                       (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF1_EXP_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF1_EXP_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF1_EXP_MASK                    (0x00070000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF1_MAN_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF1_MAN_WIDTH                   (8)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF1_MAN_MASK                    (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_TRANS_DUR_LSB                (16)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_TRANS_DUR_WIDTH              (6)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_EXP_LSB                      (4)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_EXP_WIDTH                    (5)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_EXP_MASK                     (0x000001F0)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_TIA_LSB                      (2)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_TIA_WIDTH                    (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_TIA_MASK                     (0x00000004)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_TIA_BIT                      (0x00000004)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_ABB_BYP_LSB                  (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_ABB_BYP_WIDTH                (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF1_EXP_LSB                        (16)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF1_EXP_WIDTH                      (3)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF1_EXP_MASK                       (0x00070000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF1_MAN_LSB                        (0)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF1_MAN_WIDTH                      (8)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF1_MAN_MASK                       (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF1_EXP_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF1_EXP_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF1_EXP_MASK                    (0x00070000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF1_MAN_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF1_MAN_WIDTH                   (8)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF1_MAN_MASK                    (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_TRANS_DUR_LSB                (16)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_TRANS_DUR_WIDTH              (6)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_EXP_LSB                      (4)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_EXP_WIDTH                    (5)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_EXP_MASK                     (0x000001F0)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_TIA_LSB                      (2)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_TIA_WIDTH                    (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_TIA_MASK                     (0x00000004)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_TIA_BIT                      (0x00000004)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_ABB_BYP_LSB                  (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_ABB_BYP_WIDTH                (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF1_EXP_LSB                        (16)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF1_EXP_WIDTH                      (3)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF1_EXP_MASK                       (0x00070000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF1_MAN_LSB                        (0)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF1_MAN_WIDTH                      (8)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF1_MAN_MASK                       (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF1_EXP_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF1_EXP_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF1_EXP_MASK                    (0x00070000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF1_MAN_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF1_MAN_WIDTH                   (8)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF1_MAN_MASK                    (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_TRANS_DUR_LSB                (16)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_TRANS_DUR_WIDTH              (6)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_EXP_LSB                      (4)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_EXP_WIDTH                    (5)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_EXP_MASK                     (0x000001F0)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_TIA_LSB                      (2)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_TIA_WIDTH                    (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_TIA_MASK                     (0x00000004)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_TIA_BIT                      (0x00000004)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_ABB_BYP_LSB                  (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_ABB_BYP_WIDTH                (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_RX_DUMP_REPORT_SFBD_C0_A0_BUFF1_FRAME_CNT_LSB                     (21)
#define FEC_L_RX_DUMP_REPORT_SFBD_C0_A0_BUFF1_FRAME_CNT_WIDTH                   (11)
#define FEC_L_RX_DUMP_REPORT_SFBD_C0_A0_BUFF1_FRAME_CNT_MASK                    (0xFFE00000)

#define FEC_L_RX_DUMP_REPORT_SFBD_C0_A0_BUFF1_S_CNT_LSB                         (0)
#define FEC_L_RX_DUMP_REPORT_SFBD_C0_A0_BUFF1_S_CNT_WIDTH                       (21)
#define FEC_L_RX_DUMP_REPORT_SFBD_C0_A0_BUFF1_S_CNT_MASK                        (0x001FFFFF)

#define FEC_L_RX_DUMP_REPORT_SFBD_C0_A1_BUFF1_FRAME_CNT_LSB                     (21)
#define FEC_L_RX_DUMP_REPORT_SFBD_C0_A1_BUFF1_FRAME_CNT_WIDTH                   (11)
#define FEC_L_RX_DUMP_REPORT_SFBD_C0_A1_BUFF1_FRAME_CNT_MASK                    (0xFFE00000)

#define FEC_L_RX_DUMP_REPORT_SFBD_C0_A1_BUFF1_S_CNT_LSB                         (0)
#define FEC_L_RX_DUMP_REPORT_SFBD_C0_A1_BUFF1_S_CNT_WIDTH                       (21)
#define FEC_L_RX_DUMP_REPORT_SFBD_C0_A1_BUFF1_S_CNT_MASK                        (0x001FFFFF)

#define FEC_L_RX_DUMP_REPORT_SFBD_C1_A0_BUFF1_FRAME_CNT_LSB                     (21)
#define FEC_L_RX_DUMP_REPORT_SFBD_C1_A0_BUFF1_FRAME_CNT_WIDTH                   (11)
#define FEC_L_RX_DUMP_REPORT_SFBD_C1_A0_BUFF1_FRAME_CNT_MASK                    (0xFFE00000)

#define FEC_L_RX_DUMP_REPORT_SFBD_C1_A0_BUFF1_S_CNT_LSB                         (0)
#define FEC_L_RX_DUMP_REPORT_SFBD_C1_A0_BUFF1_S_CNT_WIDTH                       (21)
#define FEC_L_RX_DUMP_REPORT_SFBD_C1_A0_BUFF1_S_CNT_MASK                        (0x001FFFFF)

#define FEC_L_RX_DUMP_REPORT_SFBD_C1_A1_BUFF1_FRAME_CNT_LSB                     (21)
#define FEC_L_RX_DUMP_REPORT_SFBD_C1_A1_BUFF1_FRAME_CNT_WIDTH                   (11)
#define FEC_L_RX_DUMP_REPORT_SFBD_C1_A1_BUFF1_FRAME_CNT_MASK                    (0xFFE00000)

#define FEC_L_RX_DUMP_REPORT_SFBD_C1_A1_BUFF1_S_CNT_LSB                         (0)
#define FEC_L_RX_DUMP_REPORT_SFBD_C1_A1_BUFF1_S_CNT_WIDTH                       (21)
#define FEC_L_RX_DUMP_REPORT_SFBD_C1_A1_BUFF1_S_CNT_MASK                        (0x001FFFFF)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G0_BUFF1_A1_S_CNT_LSB              (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G0_BUFF1_A1_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G0_BUFF1_A1_S_CNT_MASK             (0xFFFF0000)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G0_BUFF1_A0_S_CNT_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G0_BUFF1_A0_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G0_BUFF1_A0_S_CNT_MASK             (0x0000FFFF)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G0_BUFF1_A1_S_CNT_LSB              (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G0_BUFF1_A1_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G0_BUFF1_A1_S_CNT_MASK             (0xFFFF0000)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G0_BUFF1_A0_S_CNT_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G0_BUFF1_A0_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G0_BUFF1_A0_S_CNT_MASK             (0x0000FFFF)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G1_BUFF1_A1_S_CNT_LSB              (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G1_BUFF1_A1_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G1_BUFF1_A1_S_CNT_MASK             (0xFFFF0000)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G1_BUFF1_A0_S_CNT_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G1_BUFF1_A0_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G1_BUFF1_A0_S_CNT_MASK             (0x0000FFFF)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G1_BUFF1_A1_S_CNT_LSB              (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G1_BUFF1_A1_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G1_BUFF1_A1_S_CNT_MASK             (0xFFFF0000)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G1_BUFF1_A0_S_CNT_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G1_BUFF1_A0_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G1_BUFF1_A0_S_CNT_MASK             (0x0000FFFF)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G2_BUFF1_A1_S_CNT_LSB              (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G2_BUFF1_A1_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G2_BUFF1_A1_S_CNT_MASK             (0xFFFF0000)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G2_BUFF1_A0_S_CNT_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G2_BUFF1_A0_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G2_BUFF1_A0_S_CNT_MASK             (0x0000FFFF)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G2_BUFF1_A1_S_CNT_LSB              (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G2_BUFF1_A1_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G2_BUFF1_A1_S_CNT_MASK             (0xFFFF0000)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G2_BUFF1_A0_S_CNT_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G2_BUFF1_A0_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G2_BUFF1_A0_S_CNT_MASK             (0x0000FFFF)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G3_BUFF1_A1_S_CNT_LSB              (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G3_BUFF1_A1_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G3_BUFF1_A1_S_CNT_MASK             (0xFFFF0000)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G3_BUFF1_A0_S_CNT_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G3_BUFF1_A0_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G3_BUFF1_A0_S_CNT_MASK             (0x0000FFFF)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G3_BUFF1_A1_S_CNT_LSB              (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G3_BUFF1_A1_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G3_BUFF1_A1_S_CNT_MASK             (0xFFFF0000)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G3_BUFF1_A0_S_CNT_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G3_BUFF1_A0_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G3_BUFF1_A0_S_CNT_MASK             (0x0000FFFF)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G4_BUFF1_A1_S_CNT_LSB              (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G4_BUFF1_A1_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G4_BUFF1_A1_S_CNT_MASK             (0xFFFF0000)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G4_BUFF1_A0_S_CNT_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G4_BUFF1_A0_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G4_BUFF1_A0_S_CNT_MASK             (0x0000FFFF)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G4_BUFF1_A1_S_CNT_LSB              (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G4_BUFF1_A1_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G4_BUFF1_A1_S_CNT_MASK             (0xFFFF0000)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G4_BUFF1_A0_S_CNT_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G4_BUFF1_A0_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G4_BUFF1_A0_S_CNT_MASK             (0x0000FFFF)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G5_BUFF1_A1_S_CNT_LSB              (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G5_BUFF1_A1_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G5_BUFF1_A1_S_CNT_MASK             (0xFFFF0000)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G5_BUFF1_A0_S_CNT_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G5_BUFF1_A0_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G5_BUFF1_A0_S_CNT_MASK             (0x0000FFFF)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G5_BUFF1_A1_S_CNT_LSB              (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G5_BUFF1_A1_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G5_BUFF1_A1_S_CNT_MASK             (0xFFFF0000)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G5_BUFF1_A0_S_CNT_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G5_BUFF1_A0_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G5_BUFF1_A0_S_CNT_MASK             (0x0000FFFF)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF1_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF1_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF1_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF1_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF1_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF1_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF1_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF1_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF1_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF1_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF1_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF1_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF1_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF1_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF1_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF1_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF1_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF1_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF1_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF1_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF1_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF1_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF1_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF1_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF1_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF1_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF1_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF1_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF1_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF1_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF1_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF1_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF1_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF1_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF1_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF1_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF1_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF1_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF1_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF1_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF1_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF1_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF1_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF1_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF1_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF1_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF1_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF1_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF1_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF1_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF1_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF1_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF1_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF1_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF1_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF1_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF1_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF1_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF1_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF1_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF1_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF1_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF1_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF1_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF1_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF1_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF1_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF1_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF1_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF1_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF1_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF1_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF1_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF1_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF1_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF1_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF1_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF1_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF1_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF1_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF1_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF1_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF1_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF1_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF1_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF1_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF1_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF1_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF1_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF1_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF1_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF1_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF1_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF1_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF1_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF1_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF1_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF1_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF1_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF1_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF1_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF1_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF1_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF1_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF1_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF1_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF1_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF1_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF1_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF1_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF1_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF1_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF1_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF1_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF1_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF1_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF1_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF1_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF1_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF1_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF1_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF1_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF1_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF1_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF1_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF1_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF1_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF1_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF1_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF1_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF1_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF1_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF1_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF1_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF1_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF1_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF1_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF1_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF1_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF1_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF1_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF1_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF1_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF1_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF1_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF1_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF1_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF1_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF1_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF1_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF1_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF1_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF1_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF1_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF1_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF1_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF1_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF1_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF1_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF1_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF1_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF1_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF1_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF1_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF1_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF1_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF1_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF1_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF1_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF1_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF1_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF1_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF1_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF1_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF1_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF1_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF1_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF1_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF1_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF1_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF1_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF1_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF1_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF1_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF1_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF1_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF1_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF1_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF1_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF1_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF1_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF1_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF1_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF1_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF1_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF1_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF1_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF1_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF1_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF1_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF1_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF1_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF1_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF1_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF1_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF1_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF1_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF1_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF1_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF1_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF1_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF1_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF1_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF1_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF1_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF1_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF1_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF1_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF1_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF1_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF1_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF1_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF1_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF1_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF1_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF1_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF1_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF1_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF1_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF1_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF1_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF1_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF1_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF1_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF1_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF1_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF1_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF1_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF1_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF1_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF1_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF1_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF1_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF1_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF1_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF1_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF1_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF1_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF1_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF1_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF1_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF1_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF1_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF1_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF1_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF1_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF1_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF1_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF1_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF1_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF1_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF1_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF1_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF1_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF1_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF1_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF1_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF1_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF1_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF1_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF1_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF1_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF1_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF1_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF1_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF1_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF1_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF1_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF1_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF1_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF1_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF1_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF1_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF1_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF1_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF1_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF1_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF1_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF1_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF1_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF1_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF1_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF1_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF1_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF1_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF1_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF1_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF1_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF1_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF1_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF1_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF1_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF1_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF1_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF1_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF1_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF1_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF1_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF1_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF1_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF1_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF1_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF1_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF1_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF1_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF1_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF1_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF1_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF1_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF1_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF1_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF1_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF1_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF1_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF1_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF1_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF1_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF1_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF1_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF1_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF1_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF1_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF1_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF1_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF1_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF1_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF1_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF1_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF1_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF1_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF1_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF1_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF1_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF1_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF1_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF1_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF1_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF1_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF1_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF1_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF1_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF1_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF1_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF1_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF1_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF1_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF1_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF1_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF1_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF1_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF1_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF1_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF1_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF1_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF1_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF1_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF1_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF1_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF1_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF1_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF1_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF1_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF1_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF1_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF1_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF1_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF1_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF1_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF1_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF1_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF1_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF1_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF1_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF1_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF1_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF1_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF1_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF1_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF1_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF1_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF1_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF1_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF1_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF1_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF1_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF1_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF1_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF1_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF1_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF1_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF1_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF1_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF1_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF1_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF1_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF1_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF1_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF1_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF1_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF1_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF1_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF1_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF1_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF1_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF1_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF1_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF1_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF1_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF1_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF1_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF1_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF1_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF1_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF1_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF1_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF1_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF1_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF1_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF1_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF1_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF1_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF1_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_PS_RSSI_REPORT_C0_A0_BUFF2_RSSI_DBM_LSB                        (0)
#define FEC_L_RX_PS_RSSI_REPORT_C0_A0_BUFF2_RSSI_DBM_WIDTH                      (32)
#define FEC_L_RX_PS_RSSI_REPORT_C0_A0_BUFF2_RSSI_DBM_MASK                       (0xFFFFFFFF)

#define FEC_L_RX_PS_RSSI_REPORT_C0_A1_BUFF2_RSSI_DBM_LSB                        (0)
#define FEC_L_RX_PS_RSSI_REPORT_C0_A1_BUFF2_RSSI_DBM_WIDTH                      (32)
#define FEC_L_RX_PS_RSSI_REPORT_C0_A1_BUFF2_RSSI_DBM_MASK                       (0xFFFFFFFF)

#define FEC_L_RX_PS_RSSI_REPORT_C1_A0_BUFF2_RSSI_DBM_LSB                        (0)
#define FEC_L_RX_PS_RSSI_REPORT_C1_A0_BUFF2_RSSI_DBM_WIDTH                      (32)
#define FEC_L_RX_PS_RSSI_REPORT_C1_A0_BUFF2_RSSI_DBM_MASK                       (0xFFFFFFFF)

#define FEC_L_RX_PS_RSSI_REPORT_C1_A1_BUFF2_RSSI_DBM_LSB                        (0)
#define FEC_L_RX_PS_RSSI_REPORT_C1_A1_BUFF2_RSSI_DBM_WIDTH                      (32)
#define FEC_L_RX_PS_RSSI_REPORT_C1_A1_BUFF2_RSSI_DBM_MASK                       (0xFFFFFFFF)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A1_CS_VLD_LSB                        (11)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A1_CS_VLD_WIDTH                      (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A1_CS_VLD_MASK                       (0x00000800)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A1_CS_VLD_BIT                        (0x00000800)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A0_CS_VLD_LSB                        (10)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A0_CS_VLD_WIDTH                      (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A0_CS_VLD_MASK                       (0x00000400)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A0_CS_VLD_BIT                        (0x00000400)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A1_CS_VLD_LSB                        (9)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A1_CS_VLD_WIDTH                      (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A1_CS_VLD_MASK                       (0x00000200)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A1_CS_VLD_BIT                        (0x00000200)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A0_CS_VLD_LSB                        (8)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A0_CS_VLD_WIDTH                      (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A0_CS_VLD_MASK                       (0x00000100)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A0_CS_VLD_BIT                        (0x00000100)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A1_TRK_VLD_LSB                       (3)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A1_TRK_VLD_WIDTH                     (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A1_TRK_VLD_MASK                      (0x00000008)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A1_TRK_VLD_BIT                       (0x00000008)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A0_TRK_VLD_LSB                       (2)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A0_TRK_VLD_WIDTH                     (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A0_TRK_VLD_MASK                      (0x00000004)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A0_TRK_VLD_BIT                       (0x00000004)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A1_TRK_VLD_LSB                       (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A1_TRK_VLD_WIDTH                     (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A1_TRK_VLD_MASK                      (0x00000002)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A1_TRK_VLD_BIT                       (0x00000002)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A0_TRK_VLD_LSB                       (0)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A0_TRK_VLD_WIDTH                     (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A0_TRK_VLD_MASK                      (0x00000001)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A0_TRK_VLD_BIT                       (0x00000001)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_P0_BUFF2_A1_LNA_IDX_LSB                     (24)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P0_BUFF2_A1_LNA_IDX_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P0_BUFF2_A1_LNA_IDX_MASK                    (0x07000000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_P0_BUFF2_A1_GAIN_IDX_LSB                    (16)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P0_BUFF2_A1_GAIN_IDX_WIDTH                  (5)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P0_BUFF2_A1_GAIN_IDX_MASK                   (0x001F0000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_P0_BUFF2_A0_LNA_IDX_LSB                     (8)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P0_BUFF2_A0_LNA_IDX_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P0_BUFF2_A0_LNA_IDX_MASK                    (0x00000700)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_P0_BUFF2_A0_GAIN_IDX_LSB                    (0)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P0_BUFF2_A0_GAIN_IDX_WIDTH                  (5)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P0_BUFF2_A0_GAIN_IDX_MASK                   (0x0000001F)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_P1_BUFF2_A1_LNA_IDX_LSB                     (24)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P1_BUFF2_A1_LNA_IDX_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P1_BUFF2_A1_LNA_IDX_MASK                    (0x07000000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_P1_BUFF2_A1_GAIN_IDX_LSB                    (16)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P1_BUFF2_A1_GAIN_IDX_WIDTH                  (5)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P1_BUFF2_A1_GAIN_IDX_MASK                   (0x001F0000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_P1_BUFF2_A0_LNA_IDX_LSB                     (8)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P1_BUFF2_A0_LNA_IDX_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P1_BUFF2_A0_LNA_IDX_MASK                    (0x00000700)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_P1_BUFF2_A0_GAIN_IDX_LSB                    (0)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P1_BUFF2_A0_GAIN_IDX_WIDTH                  (5)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_P1_BUFF2_A0_GAIN_IDX_MASK                   (0x0000001F)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF2_EXP_LSB                        (16)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF2_EXP_WIDTH                      (3)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF2_EXP_MASK                       (0x00070000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF2_MAN_LSB                        (0)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF2_MAN_WIDTH                      (8)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF2_MAN_MASK                       (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF2_EXP_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF2_EXP_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF2_EXP_MASK                    (0x00070000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF2_MAN_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF2_MAN_WIDTH                   (8)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF2_MAN_MASK                    (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_TRANS_DUR_LSB                (16)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_TRANS_DUR_WIDTH              (6)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_EXP_LSB                      (4)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_EXP_WIDTH                    (5)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_EXP_MASK                     (0x000001F0)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_TIA_LSB                      (2)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_TIA_WIDTH                    (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_TIA_MASK                     (0x00000004)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_TIA_BIT                      (0x00000004)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_ABB_BYP_LSB                  (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_ABB_BYP_WIDTH                (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF2_EXP_LSB                        (16)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF2_EXP_WIDTH                      (3)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF2_EXP_MASK                       (0x00070000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF2_MAN_LSB                        (0)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF2_MAN_WIDTH                      (8)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF2_MAN_MASK                       (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF2_EXP_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF2_EXP_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF2_EXP_MASK                    (0x00070000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF2_MAN_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF2_MAN_WIDTH                   (8)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF2_MAN_MASK                    (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_TRANS_DUR_LSB                (16)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_TRANS_DUR_WIDTH              (6)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_EXP_LSB                      (4)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_EXP_WIDTH                    (5)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_EXP_MASK                     (0x000001F0)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_TIA_LSB                      (2)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_TIA_WIDTH                    (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_TIA_MASK                     (0x00000004)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_TIA_BIT                      (0x00000004)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_ABB_BYP_LSB                  (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_ABB_BYP_WIDTH                (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF2_EXP_LSB                        (16)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF2_EXP_WIDTH                      (3)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF2_EXP_MASK                       (0x00070000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF2_MAN_LSB                        (0)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF2_MAN_WIDTH                      (8)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF2_MAN_MASK                       (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF2_EXP_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF2_EXP_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF2_EXP_MASK                    (0x00070000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF2_MAN_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF2_MAN_WIDTH                   (8)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF2_MAN_MASK                    (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_TRANS_DUR_LSB                (16)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_TRANS_DUR_WIDTH              (6)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_EXP_LSB                      (4)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_EXP_WIDTH                    (5)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_EXP_MASK                     (0x000001F0)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_TIA_LSB                      (2)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_TIA_WIDTH                    (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_TIA_MASK                     (0x00000004)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_TIA_BIT                      (0x00000004)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_ABB_BYP_LSB                  (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_ABB_BYP_WIDTH                (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF2_EXP_LSB                        (16)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF2_EXP_WIDTH                      (3)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF2_EXP_MASK                       (0x00070000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF2_MAN_LSB                        (0)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF2_MAN_WIDTH                      (8)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF2_MAN_MASK                       (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF2_EXP_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF2_EXP_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF2_EXP_MASK                    (0x00070000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF2_MAN_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF2_MAN_WIDTH                   (8)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF2_MAN_MASK                    (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_TRANS_DUR_LSB                (16)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_TRANS_DUR_WIDTH              (6)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_EXP_LSB                      (4)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_EXP_WIDTH                    (5)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_EXP_MASK                     (0x000001F0)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_TIA_LSB                      (2)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_TIA_WIDTH                    (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_TIA_MASK                     (0x00000004)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_TIA_BIT                      (0x00000004)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_ABB_BYP_LSB                  (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_ABB_BYP_WIDTH                (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_RX_DUMP_REPORT_SFBD_C0_A0_BUFF2_FRAME_CNT_LSB                     (21)
#define FEC_L_RX_DUMP_REPORT_SFBD_C0_A0_BUFF2_FRAME_CNT_WIDTH                   (11)
#define FEC_L_RX_DUMP_REPORT_SFBD_C0_A0_BUFF2_FRAME_CNT_MASK                    (0xFFE00000)

#define FEC_L_RX_DUMP_REPORT_SFBD_C0_A0_BUFF2_S_CNT_LSB                         (0)
#define FEC_L_RX_DUMP_REPORT_SFBD_C0_A0_BUFF2_S_CNT_WIDTH                       (21)
#define FEC_L_RX_DUMP_REPORT_SFBD_C0_A0_BUFF2_S_CNT_MASK                        (0x001FFFFF)

#define FEC_L_RX_DUMP_REPORT_SFBD_C0_A1_BUFF2_FRAME_CNT_LSB                     (21)
#define FEC_L_RX_DUMP_REPORT_SFBD_C0_A1_BUFF2_FRAME_CNT_WIDTH                   (11)
#define FEC_L_RX_DUMP_REPORT_SFBD_C0_A1_BUFF2_FRAME_CNT_MASK                    (0xFFE00000)

#define FEC_L_RX_DUMP_REPORT_SFBD_C0_A1_BUFF2_S_CNT_LSB                         (0)
#define FEC_L_RX_DUMP_REPORT_SFBD_C0_A1_BUFF2_S_CNT_WIDTH                       (21)
#define FEC_L_RX_DUMP_REPORT_SFBD_C0_A1_BUFF2_S_CNT_MASK                        (0x001FFFFF)

#define FEC_L_RX_DUMP_REPORT_SFBD_C1_A0_BUFF2_FRAME_CNT_LSB                     (21)
#define FEC_L_RX_DUMP_REPORT_SFBD_C1_A0_BUFF2_FRAME_CNT_WIDTH                   (11)
#define FEC_L_RX_DUMP_REPORT_SFBD_C1_A0_BUFF2_FRAME_CNT_MASK                    (0xFFE00000)

#define FEC_L_RX_DUMP_REPORT_SFBD_C1_A0_BUFF2_S_CNT_LSB                         (0)
#define FEC_L_RX_DUMP_REPORT_SFBD_C1_A0_BUFF2_S_CNT_WIDTH                       (21)
#define FEC_L_RX_DUMP_REPORT_SFBD_C1_A0_BUFF2_S_CNT_MASK                        (0x001FFFFF)

#define FEC_L_RX_DUMP_REPORT_SFBD_C1_A1_BUFF2_FRAME_CNT_LSB                     (21)
#define FEC_L_RX_DUMP_REPORT_SFBD_C1_A1_BUFF2_FRAME_CNT_WIDTH                   (11)
#define FEC_L_RX_DUMP_REPORT_SFBD_C1_A1_BUFF2_FRAME_CNT_MASK                    (0xFFE00000)

#define FEC_L_RX_DUMP_REPORT_SFBD_C1_A1_BUFF2_S_CNT_LSB                         (0)
#define FEC_L_RX_DUMP_REPORT_SFBD_C1_A1_BUFF2_S_CNT_WIDTH                       (21)
#define FEC_L_RX_DUMP_REPORT_SFBD_C1_A1_BUFF2_S_CNT_MASK                        (0x001FFFFF)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G0_BUFF2_A1_S_CNT_LSB              (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G0_BUFF2_A1_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G0_BUFF2_A1_S_CNT_MASK             (0xFFFF0000)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G0_BUFF2_A0_S_CNT_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G0_BUFF2_A0_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G0_BUFF2_A0_S_CNT_MASK             (0x0000FFFF)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G0_BUFF2_A1_S_CNT_LSB              (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G0_BUFF2_A1_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G0_BUFF2_A1_S_CNT_MASK             (0xFFFF0000)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G0_BUFF2_A0_S_CNT_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G0_BUFF2_A0_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G0_BUFF2_A0_S_CNT_MASK             (0x0000FFFF)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G1_BUFF2_A1_S_CNT_LSB              (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G1_BUFF2_A1_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G1_BUFF2_A1_S_CNT_MASK             (0xFFFF0000)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G1_BUFF2_A0_S_CNT_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G1_BUFF2_A0_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G1_BUFF2_A0_S_CNT_MASK             (0x0000FFFF)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G1_BUFF2_A1_S_CNT_LSB              (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G1_BUFF2_A1_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G1_BUFF2_A1_S_CNT_MASK             (0xFFFF0000)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G1_BUFF2_A0_S_CNT_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G1_BUFF2_A0_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G1_BUFF2_A0_S_CNT_MASK             (0x0000FFFF)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G2_BUFF2_A1_S_CNT_LSB              (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G2_BUFF2_A1_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G2_BUFF2_A1_S_CNT_MASK             (0xFFFF0000)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G2_BUFF2_A0_S_CNT_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G2_BUFF2_A0_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G2_BUFF2_A0_S_CNT_MASK             (0x0000FFFF)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G2_BUFF2_A1_S_CNT_LSB              (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G2_BUFF2_A1_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G2_BUFF2_A1_S_CNT_MASK             (0xFFFF0000)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G2_BUFF2_A0_S_CNT_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G2_BUFF2_A0_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G2_BUFF2_A0_S_CNT_MASK             (0x0000FFFF)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G3_BUFF2_A1_S_CNT_LSB              (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G3_BUFF2_A1_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G3_BUFF2_A1_S_CNT_MASK             (0xFFFF0000)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G3_BUFF2_A0_S_CNT_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G3_BUFF2_A0_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G3_BUFF2_A0_S_CNT_MASK             (0x0000FFFF)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G3_BUFF2_A1_S_CNT_LSB              (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G3_BUFF2_A1_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G3_BUFF2_A1_S_CNT_MASK             (0xFFFF0000)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G3_BUFF2_A0_S_CNT_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G3_BUFF2_A0_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G3_BUFF2_A0_S_CNT_MASK             (0x0000FFFF)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G4_BUFF2_A1_S_CNT_LSB              (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G4_BUFF2_A1_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G4_BUFF2_A1_S_CNT_MASK             (0xFFFF0000)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G4_BUFF2_A0_S_CNT_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G4_BUFF2_A0_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G4_BUFF2_A0_S_CNT_MASK             (0x0000FFFF)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G4_BUFF2_A1_S_CNT_LSB              (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G4_BUFF2_A1_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G4_BUFF2_A1_S_CNT_MASK             (0xFFFF0000)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G4_BUFF2_A0_S_CNT_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G4_BUFF2_A0_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G4_BUFF2_A0_S_CNT_MASK             (0x0000FFFF)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G5_BUFF2_A1_S_CNT_LSB              (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G5_BUFF2_A1_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G5_BUFF2_A1_S_CNT_MASK             (0xFFFF0000)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G5_BUFF2_A0_S_CNT_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G5_BUFF2_A0_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C0_G5_BUFF2_A0_S_CNT_MASK             (0x0000FFFF)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G5_BUFF2_A1_S_CNT_LSB              (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G5_BUFF2_A1_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G5_BUFF2_A1_S_CNT_MASK             (0xFFFF0000)

#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G5_BUFF2_A0_S_CNT_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G5_BUFF2_A0_S_CNT_WIDTH            (16)
#define FEC_L_RX_DUMP_REPORT_GAIN_UPD_OFT_C1_G5_BUFF2_A0_S_CNT_MASK             (0x0000FFFF)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF2_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF2_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF2_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF2_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF2_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF2_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF2_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF2_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF2_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF2_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF2_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF2_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF2_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF2_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF2_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF2_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF2_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G0_BUFF2_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF2_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF2_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF2_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF2_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF2_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF2_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF2_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF2_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF2_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF2_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF2_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF2_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF2_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF2_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF2_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF2_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF2_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G0_BUFF2_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF2_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF2_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF2_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF2_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF2_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF2_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF2_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF2_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF2_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF2_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF2_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF2_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF2_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF2_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF2_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF2_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF2_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G0_BUFF2_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF2_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF2_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF2_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF2_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF2_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF2_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF2_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF2_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF2_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF2_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF2_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF2_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF2_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF2_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF2_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF2_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF2_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G0_BUFF2_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF2_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF2_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF2_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF2_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF2_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF2_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF2_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF2_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF2_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF2_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF2_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF2_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF2_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF2_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF2_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF2_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF2_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G1_BUFF2_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF2_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF2_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF2_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF2_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF2_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF2_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF2_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF2_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF2_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF2_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF2_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF2_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF2_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF2_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF2_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF2_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF2_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G1_BUFF2_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF2_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF2_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF2_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF2_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF2_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF2_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF2_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF2_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF2_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF2_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF2_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF2_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF2_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF2_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF2_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF2_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF2_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G1_BUFF2_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF2_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF2_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF2_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF2_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF2_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF2_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF2_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF2_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF2_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF2_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF2_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF2_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF2_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF2_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF2_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF2_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF2_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G1_BUFF2_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF2_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF2_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF2_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF2_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF2_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF2_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF2_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF2_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF2_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF2_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF2_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF2_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF2_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF2_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF2_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF2_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF2_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G2_BUFF2_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF2_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF2_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF2_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF2_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF2_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF2_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF2_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF2_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF2_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF2_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF2_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF2_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF2_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF2_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF2_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF2_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF2_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G2_BUFF2_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF2_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF2_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF2_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF2_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF2_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF2_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF2_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF2_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF2_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF2_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF2_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF2_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF2_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF2_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF2_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF2_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF2_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G2_BUFF2_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF2_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF2_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF2_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF2_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF2_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF2_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF2_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF2_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF2_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF2_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF2_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF2_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF2_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF2_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF2_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF2_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF2_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G2_BUFF2_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF2_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF2_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF2_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF2_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF2_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF2_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF2_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF2_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF2_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF2_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF2_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF2_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF2_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF2_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF2_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF2_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF2_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G3_BUFF2_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF2_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF2_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF2_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF2_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF2_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF2_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF2_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF2_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF2_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF2_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF2_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF2_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF2_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF2_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF2_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF2_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF2_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G3_BUFF2_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF2_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF2_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF2_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF2_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF2_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF2_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF2_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF2_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF2_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF2_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF2_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF2_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF2_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF2_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF2_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF2_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF2_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G3_BUFF2_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF2_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF2_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF2_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF2_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF2_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF2_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF2_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF2_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF2_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF2_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF2_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF2_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF2_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF2_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF2_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF2_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF2_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G3_BUFF2_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF2_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF2_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF2_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF2_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF2_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF2_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF2_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF2_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF2_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF2_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF2_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF2_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF2_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF2_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF2_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF2_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF2_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G4_BUFF2_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF2_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF2_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF2_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF2_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF2_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF2_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF2_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF2_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF2_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF2_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF2_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF2_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF2_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF2_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF2_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF2_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF2_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G4_BUFF2_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF2_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF2_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF2_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF2_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF2_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF2_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF2_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF2_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF2_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF2_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF2_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF2_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF2_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF2_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF2_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF2_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF2_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G4_BUFF2_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF2_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF2_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF2_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF2_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF2_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF2_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF2_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF2_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF2_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF2_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF2_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF2_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF2_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF2_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF2_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF2_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF2_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G4_BUFF2_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF2_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF2_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF2_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF2_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF2_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF2_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF2_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF2_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF2_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF2_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF2_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF2_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF2_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF2_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF2_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF2_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF2_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A0_G5_BUFF2_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF2_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF2_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF2_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF2_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF2_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF2_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF2_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF2_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF2_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF2_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF2_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF2_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF2_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF2_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF2_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF2_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF2_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C0_A1_G5_BUFF2_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF2_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF2_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF2_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF2_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF2_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF2_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF2_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF2_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF2_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF2_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF2_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF2_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF2_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF2_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF2_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF2_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF2_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A0_G5_BUFF2_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF2_TRANS_DUR_LSB                  (16)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF2_TRANS_DUR_WIDTH                (6)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF2_TRANS_DUR_MASK                 (0x003F0000)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF2_EXP_LSB                        (4)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF2_EXP_WIDTH                      (5)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF2_EXP_MASK                       (0x000001F0)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF2_TIA_LSB                        (2)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF2_TIA_WIDTH                      (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF2_TIA_MASK                       (0x00000004)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF2_TIA_BIT                        (0x00000004)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF2_ABB_BYP_LSB                    (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF2_ABB_BYP_WIDTH                  (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF2_ABB_BYP_MASK                   (0x00000002)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF2_ABB_BYP_BIT                    (0x00000002)

#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF2_GAIN_CHG_FLAG_LSB              (0)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF2_GAIN_CHG_FLAG_WIDTH            (1)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF2_GAIN_CHG_FLAG_MASK             (0x00000001)
#define FEC_L_RX_DUMP_REPORT_INFO_C1_A1_G5_BUFF2_GAIN_CHG_FLAG_BIT              (0x00000001)

#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP2_C1_A1_LSB                              (14)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP2_C1_A1_WIDTH                            (1)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP2_C1_A1_MASK                             (0x00004000)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP2_C1_A1_BIT                              (0x00004000)

#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP1_C1_A1_LSB                              (13)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP1_C1_A1_WIDTH                            (1)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP1_C1_A1_MASK                             (0x00002000)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP1_C1_A1_BIT                              (0x00002000)

#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP0_C1_A1_LSB                              (12)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP0_C1_A1_WIDTH                            (1)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP0_C1_A1_MASK                             (0x00001000)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP0_C1_A1_BIT                              (0x00001000)

#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP2_C1_A0_LSB                              (10)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP2_C1_A0_WIDTH                            (1)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP2_C1_A0_MASK                             (0x00000400)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP2_C1_A0_BIT                              (0x00000400)

#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP1_C1_A0_LSB                              (9)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP1_C1_A0_WIDTH                            (1)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP1_C1_A0_MASK                             (0x00000200)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP1_C1_A0_BIT                              (0x00000200)

#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP0_C1_A0_LSB                              (8)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP0_C1_A0_WIDTH                            (1)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP0_C1_A0_MASK                             (0x00000100)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP0_C1_A0_BIT                              (0x00000100)

#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP2_C0_A1_LSB                              (6)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP2_C0_A1_WIDTH                            (1)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP2_C0_A1_MASK                             (0x00000040)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP2_C0_A1_BIT                              (0x00000040)

#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP1_C0_A1_LSB                              (5)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP1_C0_A1_WIDTH                            (1)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP1_C0_A1_MASK                             (0x00000020)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP1_C0_A1_BIT                              (0x00000020)

#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP0_C0_A1_LSB                              (4)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP0_C0_A1_WIDTH                            (1)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP0_C0_A1_MASK                             (0x00000010)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP0_C0_A1_BIT                              (0x00000010)

#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP2_C0_A0_LSB                              (2)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP2_C0_A0_WIDTH                            (1)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP2_C0_A0_MASK                             (0x00000004)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP2_C0_A0_BIT                              (0x00000004)

#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP1_C0_A0_LSB                              (1)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP1_C0_A0_WIDTH                            (1)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP1_C0_A0_MASK                             (0x00000002)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP1_C0_A0_BIT                              (0x00000002)

#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP0_C0_A0_LSB                              (0)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP0_C0_A0_WIDTH                            (1)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP0_C0_A0_MASK                             (0x00000001)
#define FEC_L_RX_NBI_TDT_VALID_BUFF1_SP0_C0_A0_BIT                              (0x00000001)

#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP2_C1_A1_LSB                              (14)
#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP2_C1_A1_WIDTH                            (1)
#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP2_C1_A1_MASK                             (0x00004000)
#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP2_C1_A1_BIT                              (0x00004000)

#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP1_C1_A1_LSB                              (13)
#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP1_C1_A1_WIDTH                            (1)
#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP1_C1_A1_MASK                             (0x00002000)
#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP1_C1_A1_BIT                              (0x00002000)

#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP2_C1_A0_LSB                              (10)
#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP2_C1_A0_WIDTH                            (1)
#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP2_C1_A0_MASK                             (0x00000400)
#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP2_C1_A0_BIT                              (0x00000400)

#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP1_C1_A0_LSB                              (9)
#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP1_C1_A0_WIDTH                            (1)
#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP1_C1_A0_MASK                             (0x00000200)
#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP1_C1_A0_BIT                              (0x00000200)

#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP2_C0_A1_LSB                              (6)
#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP2_C0_A1_WIDTH                            (1)
#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP2_C0_A1_MASK                             (0x00000040)
#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP2_C0_A1_BIT                              (0x00000040)

#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP1_C0_A1_LSB                              (5)
#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP1_C0_A1_WIDTH                            (1)
#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP1_C0_A1_MASK                             (0x00000020)
#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP1_C0_A1_BIT                              (0x00000020)

#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP2_C0_A0_LSB                              (2)
#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP2_C0_A0_WIDTH                            (1)
#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP2_C0_A0_MASK                             (0x00000004)
#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP2_C0_A0_BIT                              (0x00000004)

#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP1_C0_A0_LSB                              (1)
#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP1_C0_A0_WIDTH                            (1)
#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP1_C0_A0_MASK                             (0x00000002)
#define FEC_L_RX_NBI_TRK_VALID_BUFF1_SP1_C0_A0_BIT                              (0x00000002)

#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C0_A0_BUFF1_MS_RESULT_LSB                (0)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C0_A0_BUFF1_MS_RESULT_WIDTH              (32)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C0_A0_BUFF1_MS_RESULT_MASK               (0xFFFFFFFF)

#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C0_A0_BUFF1_MS_RESULT_LSB                (0)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C0_A0_BUFF1_MS_RESULT_WIDTH              (32)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C0_A0_BUFF1_MS_RESULT_MASK               (0xFFFFFFFF)

#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C0_A0_BUFF1_MS_RESULT_LSB                (0)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C0_A0_BUFF1_MS_RESULT_WIDTH              (32)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C0_A0_BUFF1_MS_RESULT_MASK               (0xFFFFFFFF)

#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C1_A0_BUFF1_MS_RESULT_LSB                (0)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C1_A0_BUFF1_MS_RESULT_WIDTH              (32)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C1_A0_BUFF1_MS_RESULT_MASK               (0xFFFFFFFF)

#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C1_A0_BUFF1_MS_RESULT_LSB                (0)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C1_A0_BUFF1_MS_RESULT_WIDTH              (32)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C1_A0_BUFF1_MS_RESULT_MASK               (0xFFFFFFFF)

#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C1_A0_BUFF1_MS_RESULT_LSB                (0)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C1_A0_BUFF1_MS_RESULT_WIDTH              (32)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C1_A0_BUFF1_MS_RESULT_MASK               (0xFFFFFFFF)

#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C0_A1_BUFF1_MS_RESULT_LSB                (0)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C0_A1_BUFF1_MS_RESULT_WIDTH              (32)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C0_A1_BUFF1_MS_RESULT_MASK               (0xFFFFFFFF)

#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C0_A1_BUFF1_MS_RESULT_LSB                (0)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C0_A1_BUFF1_MS_RESULT_WIDTH              (32)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C0_A1_BUFF1_MS_RESULT_MASK               (0xFFFFFFFF)

#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C0_A1_BUFF1_MS_RESULT_LSB                (0)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C0_A1_BUFF1_MS_RESULT_WIDTH              (32)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C0_A1_BUFF1_MS_RESULT_MASK               (0xFFFFFFFF)

#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C1_A1_BUFF1_MS_RESULT_LSB                (0)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C1_A1_BUFF1_MS_RESULT_WIDTH              (32)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C1_A1_BUFF1_MS_RESULT_MASK               (0xFFFFFFFF)

#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C1_A1_BUFF1_MS_RESULT_LSB                (0)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C1_A1_BUFF1_MS_RESULT_WIDTH              (32)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C1_A1_BUFF1_MS_RESULT_MASK               (0xFFFFFFFF)

#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C1_A1_BUFF1_MS_RESULT_LSB                (0)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C1_A1_BUFF1_MS_RESULT_WIDTH              (32)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C1_A1_BUFF1_MS_RESULT_MASK               (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C0_A0_BUFF1_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C0_A0_BUFF1_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C0_A0_BUFF1_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C0_A0_BUFF1_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C0_A0_BUFF1_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C0_A0_BUFF1_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C0_A0_BUFF1_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C0_A0_BUFF1_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C0_A0_BUFF1_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C0_A0_BUFF1_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C0_A0_BUFF1_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C0_A0_BUFF1_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C1_A0_BUFF1_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C1_A0_BUFF1_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C1_A0_BUFF1_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C1_A0_BUFF1_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C1_A0_BUFF1_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C1_A0_BUFF1_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C1_A0_BUFF1_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C1_A0_BUFF1_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C1_A0_BUFF1_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C1_A0_BUFF1_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C1_A0_BUFF1_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C1_A0_BUFF1_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C0_A1_BUFF1_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C0_A1_BUFF1_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C0_A1_BUFF1_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C0_A1_BUFF1_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C0_A1_BUFF1_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C0_A1_BUFF1_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C0_A1_BUFF1_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C0_A1_BUFF1_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C0_A1_BUFF1_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C0_A1_BUFF1_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C0_A1_BUFF1_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C0_A1_BUFF1_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C1_A1_BUFF1_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C1_A1_BUFF1_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C1_A1_BUFF1_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C1_A1_BUFF1_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C1_A1_BUFF1_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C1_A1_BUFF1_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C1_A1_BUFF1_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C1_A1_BUFF1_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C1_A1_BUFF1_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C1_A1_BUFF1_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C1_A1_BUFF1_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C1_A1_BUFF1_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_IB_MS_RESULT_C0_A0_BUFF1_MS_RESULT_LSB                     (0)
#define FEC_L_RX_NBI_IB_MS_RESULT_C0_A0_BUFF1_MS_RESULT_WIDTH                   (32)
#define FEC_L_RX_NBI_IB_MS_RESULT_C0_A0_BUFF1_MS_RESULT_MASK                    (0xFFFFFFFF)

#define FEC_L_RX_NBI_IB_MS_RESULT_C1_A0_BUFF1_MS_RESULT_LSB                     (0)
#define FEC_L_RX_NBI_IB_MS_RESULT_C1_A0_BUFF1_MS_RESULT_WIDTH                   (32)
#define FEC_L_RX_NBI_IB_MS_RESULT_C1_A0_BUFF1_MS_RESULT_MASK                    (0xFFFFFFFF)

#define FEC_L_RX_NBI_IB_MS_RESULT_C0_A1_BUFF1_MS_RESULT_LSB                     (0)
#define FEC_L_RX_NBI_IB_MS_RESULT_C0_A1_BUFF1_MS_RESULT_WIDTH                   (32)
#define FEC_L_RX_NBI_IB_MS_RESULT_C0_A1_BUFF1_MS_RESULT_MASK                    (0xFFFFFFFF)

#define FEC_L_RX_NBI_IB_MS_RESULT_C1_A1_BUFF1_MS_RESULT_LSB                     (0)
#define FEC_L_RX_NBI_IB_MS_RESULT_C1_A1_BUFF1_MS_RESULT_WIDTH                   (32)
#define FEC_L_RX_NBI_IB_MS_RESULT_C1_A1_BUFF1_MS_RESULT_MASK                    (0xFFFFFFFF)

#define FEC_L_RX_NBI_MS_LEN_C0_BUFF1_MS_LENGTH_LSB                              (0)
#define FEC_L_RX_NBI_MS_LEN_C0_BUFF1_MS_LENGTH_WIDTH                            (32)
#define FEC_L_RX_NBI_MS_LEN_C0_BUFF1_MS_LENGTH_MASK                             (0xFFFFFFFF)

#define FEC_L_RX_NBI_MS_LEN_C1_BUFF1_MS_LENGTH_LSB                              (0)
#define FEC_L_RX_NBI_MS_LEN_C1_BUFF1_MS_LENGTH_WIDTH                            (32)
#define FEC_L_RX_NBI_MS_LEN_C1_BUFF1_MS_LENGTH_MASK                             (0xFFFFFFFF)

#define FEC_L_RX_NBI_IB_MS_LEN_C0_BUFF1_MS_LENGTH_LSB                           (0)
#define FEC_L_RX_NBI_IB_MS_LEN_C0_BUFF1_MS_LENGTH_WIDTH                         (32)
#define FEC_L_RX_NBI_IB_MS_LEN_C0_BUFF1_MS_LENGTH_MASK                          (0xFFFFFFFF)

#define FEC_L_RX_NBI_IB_MS_LEN_C1_BUFF1_MS_LENGTH_LSB                           (0)
#define FEC_L_RX_NBI_IB_MS_LEN_C1_BUFF1_MS_LENGTH_WIDTH                         (32)
#define FEC_L_RX_NBI_IB_MS_LEN_C1_BUFF1_MS_LENGTH_MASK                          (0xFFFFFFFF)

#define FEC_L_RX_NBI_DAGC_C0_A0_BUFF1_EXP_LSB                                   (16)
#define FEC_L_RX_NBI_DAGC_C0_A0_BUFF1_EXP_WIDTH                                 (3)
#define FEC_L_RX_NBI_DAGC_C0_A0_BUFF1_EXP_MASK                                  (0x00070000)

#define FEC_L_RX_NBI_DAGC_C0_A0_BUFF1_MAN_LSB                                   (0)
#define FEC_L_RX_NBI_DAGC_C0_A0_BUFF1_MAN_WIDTH                                 (8)
#define FEC_L_RX_NBI_DAGC_C0_A0_BUFF1_MAN_MASK                                  (0x000000FF)

#define FEC_L_RX_NBI_DAGC_C1_A0_BUFF1_EXP_LSB                                   (16)
#define FEC_L_RX_NBI_DAGC_C1_A0_BUFF1_EXP_WIDTH                                 (3)
#define FEC_L_RX_NBI_DAGC_C1_A0_BUFF1_EXP_MASK                                  (0x00070000)

#define FEC_L_RX_NBI_DAGC_C1_A0_BUFF1_MAN_LSB                                   (0)
#define FEC_L_RX_NBI_DAGC_C1_A0_BUFF1_MAN_WIDTH                                 (8)
#define FEC_L_RX_NBI_DAGC_C1_A0_BUFF1_MAN_MASK                                  (0x000000FF)

#define FEC_L_RX_NBI_DAGC_C0_A1_BUFF1_EXP_LSB                                   (16)
#define FEC_L_RX_NBI_DAGC_C0_A1_BUFF1_EXP_WIDTH                                 (3)
#define FEC_L_RX_NBI_DAGC_C0_A1_BUFF1_EXP_MASK                                  (0x00070000)

#define FEC_L_RX_NBI_DAGC_C0_A1_BUFF1_MAN_LSB                                   (0)
#define FEC_L_RX_NBI_DAGC_C0_A1_BUFF1_MAN_WIDTH                                 (8)
#define FEC_L_RX_NBI_DAGC_C0_A1_BUFF1_MAN_MASK                                  (0x000000FF)

#define FEC_L_RX_NBI_DAGC_C1_A1_BUFF1_EXP_LSB                                   (16)
#define FEC_L_RX_NBI_DAGC_C1_A1_BUFF1_EXP_WIDTH                                 (3)
#define FEC_L_RX_NBI_DAGC_C1_A1_BUFF1_EXP_MASK                                  (0x00070000)

#define FEC_L_RX_NBI_DAGC_C1_A1_BUFF1_MAN_LSB                                   (0)
#define FEC_L_RX_NBI_DAGC_C1_A1_BUFF1_MAN_WIDTH                                 (8)
#define FEC_L_RX_NBI_DAGC_C1_A1_BUFF1_MAN_MASK                                  (0x000000FF)

#define FEC_L_RX_NBI_LOCK_UPDATE_BUFF1_SYNC_BIT_LSB                             (0)
#define FEC_L_RX_NBI_LOCK_UPDATE_BUFF1_SYNC_BIT_WIDTH                           (1)
#define FEC_L_RX_NBI_LOCK_UPDATE_BUFF1_SYNC_BIT_MASK                            (0x00000001)
#define FEC_L_RX_NBI_LOCK_UPDATE_BUFF1_SYNC_BIT_BIT                             (0x00000001)

#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP2_C1_A1_LSB                              (14)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP2_C1_A1_WIDTH                            (1)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP2_C1_A1_MASK                             (0x00004000)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP2_C1_A1_BIT                              (0x00004000)

#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP1_C1_A1_LSB                              (13)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP1_C1_A1_WIDTH                            (1)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP1_C1_A1_MASK                             (0x00002000)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP1_C1_A1_BIT                              (0x00002000)

#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP0_C1_A1_LSB                              (12)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP0_C1_A1_WIDTH                            (1)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP0_C1_A1_MASK                             (0x00001000)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP0_C1_A1_BIT                              (0x00001000)

#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP2_C1_A0_LSB                              (10)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP2_C1_A0_WIDTH                            (1)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP2_C1_A0_MASK                             (0x00000400)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP2_C1_A0_BIT                              (0x00000400)

#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP1_C1_A0_LSB                              (9)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP1_C1_A0_WIDTH                            (1)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP1_C1_A0_MASK                             (0x00000200)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP1_C1_A0_BIT                              (0x00000200)

#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP0_C1_A0_LSB                              (8)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP0_C1_A0_WIDTH                            (1)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP0_C1_A0_MASK                             (0x00000100)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP0_C1_A0_BIT                              (0x00000100)

#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP2_C0_A1_LSB                              (6)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP2_C0_A1_WIDTH                            (1)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP2_C0_A1_MASK                             (0x00000040)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP2_C0_A1_BIT                              (0x00000040)

#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP1_C0_A1_LSB                              (5)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP1_C0_A1_WIDTH                            (1)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP1_C0_A1_MASK                             (0x00000020)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP1_C0_A1_BIT                              (0x00000020)

#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP0_C0_A1_LSB                              (4)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP0_C0_A1_WIDTH                            (1)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP0_C0_A1_MASK                             (0x00000010)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP0_C0_A1_BIT                              (0x00000010)

#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP2_C0_A0_LSB                              (2)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP2_C0_A0_WIDTH                            (1)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP2_C0_A0_MASK                             (0x00000004)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP2_C0_A0_BIT                              (0x00000004)

#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP1_C0_A0_LSB                              (1)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP1_C0_A0_WIDTH                            (1)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP1_C0_A0_MASK                             (0x00000002)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP1_C0_A0_BIT                              (0x00000002)

#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP0_C0_A0_LSB                              (0)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP0_C0_A0_WIDTH                            (1)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP0_C0_A0_MASK                             (0x00000001)
#define FEC_L_RX_NBI_TDT_VALID_BUFF2_SP0_C0_A0_BIT                              (0x00000001)

#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP2_C1_A1_LSB                              (14)
#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP2_C1_A1_WIDTH                            (1)
#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP2_C1_A1_MASK                             (0x00004000)
#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP2_C1_A1_BIT                              (0x00004000)

#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP1_C1_A1_LSB                              (13)
#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP1_C1_A1_WIDTH                            (1)
#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP1_C1_A1_MASK                             (0x00002000)
#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP1_C1_A1_BIT                              (0x00002000)

#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP2_C1_A0_LSB                              (10)
#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP2_C1_A0_WIDTH                            (1)
#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP2_C1_A0_MASK                             (0x00000400)
#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP2_C1_A0_BIT                              (0x00000400)

#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP1_C1_A0_LSB                              (9)
#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP1_C1_A0_WIDTH                            (1)
#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP1_C1_A0_MASK                             (0x00000200)
#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP1_C1_A0_BIT                              (0x00000200)

#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP2_C0_A1_LSB                              (6)
#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP2_C0_A1_WIDTH                            (1)
#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP2_C0_A1_MASK                             (0x00000040)
#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP2_C0_A1_BIT                              (0x00000040)

#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP1_C0_A1_LSB                              (5)
#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP1_C0_A1_WIDTH                            (1)
#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP1_C0_A1_MASK                             (0x00000020)
#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP1_C0_A1_BIT                              (0x00000020)

#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP2_C0_A0_LSB                              (2)
#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP2_C0_A0_WIDTH                            (1)
#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP2_C0_A0_MASK                             (0x00000004)
#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP2_C0_A0_BIT                              (0x00000004)

#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP1_C0_A0_LSB                              (1)
#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP1_C0_A0_WIDTH                            (1)
#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP1_C0_A0_MASK                             (0x00000002)
#define FEC_L_RX_NBI_TRK_VALID_BUFF2_SP1_C0_A0_BIT                              (0x00000002)

#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C0_A0_BUFF2_POW_CAL_EN_SR_LSB            (1)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C0_A0_BUFF2_POW_CAL_EN_SR_WIDTH          (1)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C0_A0_BUFF2_POW_CAL_EN_SR_MASK           (0x00000002)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C0_A0_BUFF2_POW_CAL_EN_SR_BIT            (0x00000002)

#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C0_A0_BUFF2_UPC_ON_SR_LSB                (0)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C0_A0_BUFF2_UPC_ON_SR_WIDTH              (1)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C0_A0_BUFF2_UPC_ON_SR_MASK               (0x00000001)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C0_A0_BUFF2_UPC_ON_SR_BIT                (0x00000001)

#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C0_A0_BUFF2_PTAR_REALQ_SR_LSB            (16)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C0_A0_BUFF2_PTAR_REALQ_SR_WIDTH          (12)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C0_A0_BUFF2_PTAR_REALQ_SR_MASK           (0x0FFF0000)

#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C1_A0_BUFF2_PTAR_REALP_SR_LSB            (0)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C1_A0_BUFF2_PTAR_REALP_SR_WIDTH          (12)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C1_A0_BUFF2_PTAR_REALP_SR_MASK           (0x00000FFF)

#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C1_A0_BUFF2_PDPCCH_COMP_SR_LSB           (0)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C1_A0_BUFF2_PDPCCH_COMP_SR_WIDTH         (13)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C1_A0_BUFF2_PDPCCH_COMP_SR_MASK          (0x00001FFF)

#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C1_A0_BUFF2_PRF_Q_DLY_SR_LSB             (16)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C1_A0_BUFF2_PRF_Q_DLY_SR_WIDTH           (12)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C1_A0_BUFF2_PRF_Q_DLY_SR_MASK            (0x0FFF0000)

#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C0_A1_BUFF2_PRF_P_SR_LSB                 (0)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C0_A1_BUFF2_PRF_P_SR_WIDTH               (12)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C0_A1_BUFF2_PRF_P_SR_MASK                (0x00000FFF)

#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C0_A1_BUFF2_PRF_RQSTQ_DLY_SR_LSB         (16)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C0_A1_BUFF2_PRF_RQSTQ_DLY_SR_WIDTH       (12)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C0_A1_BUFF2_PRF_RQSTQ_DLY_SR_MASK        (0x0FFF0000)

#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C0_A1_BUFF2_PRF_RQSTP_SR_LSB             (0)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C0_A1_BUFF2_PRF_RQSTP_SR_WIDTH           (12)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C0_A1_BUFF2_PRF_RQSTP_SR_MASK            (0x00000FFF)

#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C1_A1_BUFF2_PRF_TARQ_DLY_LSB             (16)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C1_A1_BUFF2_PRF_TARQ_DLY_WIDTH           (12)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP0_C1_A1_BUFF2_PRF_TARQ_DLY_MASK            (0x0FFF0000)

#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C1_A1_BUFF2_PRF_TARP_LSB                 (0)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C1_A1_BUFF2_PRF_TARP_WIDTH               (12)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP1_C1_A1_BUFF2_PRF_TARP_MASK                (0x00000FFF)

#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C1_A1_BUFF2_MS_RESULT_LSB                (0)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C1_A1_BUFF2_MS_RESULT_WIDTH              (32)
#define FEC_L_RX_NBI_TDT_MS_RESULT_SP2_C1_A1_BUFF2_MS_RESULT_MASK               (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C0_A0_BUFF2_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C0_A0_BUFF2_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C0_A0_BUFF2_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C0_A0_BUFF2_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C0_A0_BUFF2_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C0_A0_BUFF2_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C0_A0_BUFF2_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C0_A0_BUFF2_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C0_A0_BUFF2_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C0_A0_BUFF2_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C0_A0_BUFF2_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C0_A0_BUFF2_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C1_A0_BUFF2_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C1_A0_BUFF2_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C1_A0_BUFF2_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C1_A0_BUFF2_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C1_A0_BUFF2_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C1_A0_BUFF2_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C1_A0_BUFF2_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C1_A0_BUFF2_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C1_A0_BUFF2_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C1_A0_BUFF2_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C1_A0_BUFF2_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C1_A0_BUFF2_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C0_A1_BUFF2_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C0_A1_BUFF2_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C0_A1_BUFF2_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C0_A1_BUFF2_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C0_A1_BUFF2_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C0_A1_BUFF2_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C0_A1_BUFF2_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C0_A1_BUFF2_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C0_A1_BUFF2_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C0_A1_BUFF2_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C0_A1_BUFF2_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C0_A1_BUFF2_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C1_A1_BUFF2_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C1_A1_BUFF2_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP1_C1_A1_BUFF2_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C1_A1_BUFF2_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C1_A1_BUFF2_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP1_C1_A1_BUFF2_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C1_A1_BUFF2_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C1_A1_BUFF2_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_I_SP2_C1_A1_BUFF2_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C1_A1_BUFF2_MS_RESULT_LSB              (0)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C1_A1_BUFF2_MS_RESULT_WIDTH            (32)
#define FEC_L_RX_NBI_TRK_MS_RESULT_Q_SP2_C1_A1_BUFF2_MS_RESULT_MASK             (0xFFFFFFFF)

#define FEC_L_RX_NBI_IB_MS_RESULT_C0_A0_BUFF2_MS_RESULT_LSB                     (0)
#define FEC_L_RX_NBI_IB_MS_RESULT_C0_A0_BUFF2_MS_RESULT_WIDTH                   (32)
#define FEC_L_RX_NBI_IB_MS_RESULT_C0_A0_BUFF2_MS_RESULT_MASK                    (0xFFFFFFFF)

#define FEC_L_RX_NBI_IB_MS_RESULT_C1_A0_BUFF2_MS_RESULT_LSB                     (0)
#define FEC_L_RX_NBI_IB_MS_RESULT_C1_A0_BUFF2_MS_RESULT_WIDTH                   (32)
#define FEC_L_RX_NBI_IB_MS_RESULT_C1_A0_BUFF2_MS_RESULT_MASK                    (0xFFFFFFFF)

#define FEC_L_RX_NBI_IB_MS_RESULT_C0_A1_BUFF2_MS_RESULT_LSB                     (0)
#define FEC_L_RX_NBI_IB_MS_RESULT_C0_A1_BUFF2_MS_RESULT_WIDTH                   (32)
#define FEC_L_RX_NBI_IB_MS_RESULT_C0_A1_BUFF2_MS_RESULT_MASK                    (0xFFFFFFFF)

#define FEC_L_RX_NBI_IB_MS_RESULT_C1_A1_BUFF2_MS_RESULT_LSB                     (0)
#define FEC_L_RX_NBI_IB_MS_RESULT_C1_A1_BUFF2_MS_RESULT_WIDTH                   (32)
#define FEC_L_RX_NBI_IB_MS_RESULT_C1_A1_BUFF2_MS_RESULT_MASK                    (0xFFFFFFFF)

#define FEC_L_RX_NBI_MS_LEN_C0_BUFF2_MS_LENGTH_LSB                              (0)
#define FEC_L_RX_NBI_MS_LEN_C0_BUFF2_MS_LENGTH_WIDTH                            (32)
#define FEC_L_RX_NBI_MS_LEN_C0_BUFF2_MS_LENGTH_MASK                             (0xFFFFFFFF)

#define FEC_L_RX_NBI_MS_LEN_C1_BUFF2_MS_LENGTH_LSB                              (0)
#define FEC_L_RX_NBI_MS_LEN_C1_BUFF2_MS_LENGTH_WIDTH                            (32)
#define FEC_L_RX_NBI_MS_LEN_C1_BUFF2_MS_LENGTH_MASK                             (0xFFFFFFFF)

#define FEC_L_RX_NBI_IB_MS_LEN_C0_BUFF2_MS_LENGTH_LSB                           (0)
#define FEC_L_RX_NBI_IB_MS_LEN_C0_BUFF2_MS_LENGTH_WIDTH                         (32)
#define FEC_L_RX_NBI_IB_MS_LEN_C0_BUFF2_MS_LENGTH_MASK                          (0xFFFFFFFF)

#define FEC_L_RX_NBI_IB_MS_LEN_C1_BUFF2_MS_LENGTH_LSB                           (0)
#define FEC_L_RX_NBI_IB_MS_LEN_C1_BUFF2_MS_LENGTH_WIDTH                         (32)
#define FEC_L_RX_NBI_IB_MS_LEN_C1_BUFF2_MS_LENGTH_MASK                          (0xFFFFFFFF)

#define FEC_L_RX_NBI_DAGC_C0_A0_BUFF2_EXP_LSB                                   (16)
#define FEC_L_RX_NBI_DAGC_C0_A0_BUFF2_EXP_WIDTH                                 (3)
#define FEC_L_RX_NBI_DAGC_C0_A0_BUFF2_EXP_MASK                                  (0x00070000)

#define FEC_L_RX_NBI_DAGC_C0_A0_BUFF2_MAN_LSB                                   (0)
#define FEC_L_RX_NBI_DAGC_C0_A0_BUFF2_MAN_WIDTH                                 (8)
#define FEC_L_RX_NBI_DAGC_C0_A0_BUFF2_MAN_MASK                                  (0x000000FF)

#define FEC_L_RX_NBI_DAGC_C1_A0_BUFF2_EXP_LSB                                   (16)
#define FEC_L_RX_NBI_DAGC_C1_A0_BUFF2_EXP_WIDTH                                 (3)
#define FEC_L_RX_NBI_DAGC_C1_A0_BUFF2_EXP_MASK                                  (0x00070000)

#define FEC_L_RX_NBI_DAGC_C1_A0_BUFF2_MAN_LSB                                   (0)
#define FEC_L_RX_NBI_DAGC_C1_A0_BUFF2_MAN_WIDTH                                 (8)
#define FEC_L_RX_NBI_DAGC_C1_A0_BUFF2_MAN_MASK                                  (0x000000FF)

#define FEC_L_RX_NBI_DAGC_C0_A1_BUFF2_EXP_LSB                                   (16)
#define FEC_L_RX_NBI_DAGC_C0_A1_BUFF2_EXP_WIDTH                                 (3)
#define FEC_L_RX_NBI_DAGC_C0_A1_BUFF2_EXP_MASK                                  (0x00070000)

#define FEC_L_RX_NBI_DAGC_C0_A1_BUFF2_MAN_LSB                                   (0)
#define FEC_L_RX_NBI_DAGC_C0_A1_BUFF2_MAN_WIDTH                                 (8)
#define FEC_L_RX_NBI_DAGC_C0_A1_BUFF2_MAN_MASK                                  (0x000000FF)

#define FEC_L_RX_NBI_DAGC_C1_A1_BUFF2_EXP_LSB                                   (16)
#define FEC_L_RX_NBI_DAGC_C1_A1_BUFF2_EXP_WIDTH                                 (3)
#define FEC_L_RX_NBI_DAGC_C1_A1_BUFF2_EXP_MASK                                  (0x00070000)

#define FEC_L_RX_NBI_DAGC_C1_A1_BUFF2_MAN_LSB                                   (0)
#define FEC_L_RX_NBI_DAGC_C1_A1_BUFF2_MAN_WIDTH                                 (8)
#define FEC_L_RX_NBI_DAGC_C1_A1_BUFF2_MAN_MASK                                  (0x000000FF)

#define FEC_L_RX_NBI_LOCK_UPDATE_BUFF2_SYNC_BIT_LSB                             (0)
#define FEC_L_RX_NBI_LOCK_UPDATE_BUFF2_SYNC_BIT_WIDTH                           (1)
#define FEC_L_RX_NBI_LOCK_UPDATE_BUFF2_SYNC_BIT_MASK                            (0x00000001)
#define FEC_L_RX_NBI_LOCK_UPDATE_BUFF2_SYNC_BIT_BIT                             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF0_FRAME_CNT_LSB                    (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF0_FRAME_CNT_WIDTH                  (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF0_FRAME_CNT_MASK                   (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF0_S_CNT_LSB                        (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF0_S_CNT_WIDTH                      (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF0_S_CNT_MASK                       (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF0_FRAME_CNT_LSB                    (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF0_FRAME_CNT_WIDTH                  (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF0_FRAME_CNT_MASK                   (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF0_S_CNT_LSB                        (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF0_S_CNT_WIDTH                      (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF0_S_CNT_MASK                       (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF0_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF0_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF0_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF0_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF0_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF0_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF0_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF0_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF0_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF0_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF0_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF0_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF0_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF0_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF0_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF0_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF0_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF0_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF0_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF0_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF0_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF0_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF0_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF0_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF0_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF0_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF0_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF0_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF0_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF0_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF0_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF0_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF0_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF0_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF0_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF0_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF0_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF0_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF0_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF0_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF0_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF0_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF0_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF0_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF0_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF0_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF0_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF0_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF0_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF0_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF0_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF0_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF0_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF0_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF0_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF0_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF0_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF0_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF0_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF0_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF0_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF0_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF0_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF0_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF0_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF0_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF0_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF0_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF0_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF0_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF0_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF0_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF0_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF0_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF0_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF0_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF0_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF0_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF0_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF0_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF0_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF0_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF0_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF0_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF0_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF0_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF0_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF0_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF0_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF0_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF0_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF0_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF0_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF0_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF0_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF0_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF0_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF0_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF0_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF0_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF0_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF0_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF0_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF0_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF0_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF0_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF0_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF0_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF0_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF0_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF0_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF0_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF0_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF0_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF0_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF0_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF0_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF0_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF0_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF0_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF0_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF0_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF0_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF0_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF0_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF0_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF0_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF0_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF0_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF0_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF0_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF0_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF0_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF0_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF0_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF0_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF0_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF0_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF0_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF0_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF0_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF0_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF0_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF0_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF0_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF0_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF0_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF0_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF0_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF0_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF0_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF0_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF0_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF0_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF0_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF0_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF0_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF0_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF0_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF0_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF0_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF0_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF0_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF0_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF0_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF0_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF0_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF0_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF0_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF0_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF0_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF0_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF0_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF0_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF0_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF0_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF0_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF0_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF0_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF0_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF0_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF0_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF0_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF0_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF0_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF0_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF0_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF0_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF0_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF0_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF0_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF0_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF0_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF0_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF0_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF0_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF0_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF0_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF0_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF0_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF0_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF0_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF0_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF0_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF0_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF0_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF0_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF0_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF0_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF0_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF0_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF0_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF0_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF0_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF0_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF0_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF0_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF0_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF0_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF0_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF0_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF0_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF0_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF0_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF0_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF0_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF0_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF0_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF0_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF0_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF0_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF0_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF0_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF0_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF0_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF0_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF0_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF0_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF0_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF0_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF0_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF0_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF0_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF0_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF0_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF0_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF0_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF0_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF0_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF0_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF0_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF0_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF1_FRAME_CNT_LSB                    (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF1_FRAME_CNT_WIDTH                  (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF1_FRAME_CNT_MASK                   (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF1_S_CNT_LSB                        (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF1_S_CNT_WIDTH                      (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF1_S_CNT_MASK                       (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF1_FRAME_CNT_LSB                    (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF1_FRAME_CNT_WIDTH                  (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF1_FRAME_CNT_MASK                   (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF1_S_CNT_LSB                        (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF1_S_CNT_WIDTH                      (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF1_S_CNT_MASK                       (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF1_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF1_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF1_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF1_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF1_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF1_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF1_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF1_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF1_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF1_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF1_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF1_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF1_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF1_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF1_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF1_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF1_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF1_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF1_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF1_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF1_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF1_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF1_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF1_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF1_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF1_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF1_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF1_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF1_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF1_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF1_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF1_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF1_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF1_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF1_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF1_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF2_FRAME_CNT_LSB                    (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF2_FRAME_CNT_WIDTH                  (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF2_FRAME_CNT_MASK                   (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF2_S_CNT_LSB                        (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF2_S_CNT_WIDTH                      (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF2_S_CNT_MASK                       (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF2_FRAME_CNT_LSB                    (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF2_FRAME_CNT_WIDTH                  (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF2_FRAME_CNT_MASK                   (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF2_S_CNT_LSB                        (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF2_S_CNT_WIDTH                      (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF2_S_CNT_MASK                       (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF2_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF2_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF2_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF2_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF2_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF2_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF2_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF2_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF2_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF2_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF2_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF2_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF2_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF2_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF2_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF2_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF2_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF2_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF2_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF2_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF2_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF2_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF2_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF2_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF2_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF2_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF2_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF2_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF2_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF2_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF2_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF2_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF2_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF2_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF2_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF2_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF3_FRAME_CNT_LSB                    (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF3_FRAME_CNT_WIDTH                  (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF3_FRAME_CNT_MASK                   (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF3_S_CNT_LSB                        (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF3_S_CNT_WIDTH                      (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF3_S_CNT_MASK                       (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF3_FRAME_CNT_LSB                    (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF3_FRAME_CNT_WIDTH                  (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF3_FRAME_CNT_MASK                   (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF3_S_CNT_LSB                        (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF3_S_CNT_WIDTH                      (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF3_S_CNT_MASK                       (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF3_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF3_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF3_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF3_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF3_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF3_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF3_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF3_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF3_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF3_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF3_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF3_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF3_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF3_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF3_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF3_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF3_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF3_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF3_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF3_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF3_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF3_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF3_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF3_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF3_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF3_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF3_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF3_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF3_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF3_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF3_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF3_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF3_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF3_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF3_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF3_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF4_FRAME_CNT_LSB                    (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF4_FRAME_CNT_WIDTH                  (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF4_FRAME_CNT_MASK                   (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF4_S_CNT_LSB                        (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF4_S_CNT_WIDTH                      (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF4_S_CNT_MASK                       (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF4_FRAME_CNT_LSB                    (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF4_FRAME_CNT_WIDTH                  (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF4_FRAME_CNT_MASK                   (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF4_S_CNT_LSB                        (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF4_S_CNT_WIDTH                      (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF4_S_CNT_MASK                       (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF4_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF4_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF4_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF4_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF4_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF4_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF4_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF4_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF4_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF4_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF4_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF4_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF4_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF4_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF4_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF4_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF4_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF4_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF4_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF4_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF4_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF4_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF4_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF4_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF4_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF4_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF4_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF4_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF4_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF4_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF4_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF4_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF4_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF4_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF4_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF4_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF4_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF4_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF4_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF4_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF4_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF4_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF4_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF4_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF4_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF4_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF4_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF4_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF4_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF4_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF4_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF4_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF4_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF4_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF4_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF4_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF4_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF4_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF4_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF4_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF4_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF4_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF4_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF4_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF4_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF4_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF4_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF4_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF4_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF4_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF4_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF4_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF4_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF4_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF4_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF4_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF4_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF4_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF4_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF4_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF4_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF4_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF4_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF4_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF4_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF4_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF4_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF4_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF4_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF4_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF4_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF4_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF4_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF4_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF4_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF4_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF4_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF4_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF4_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF4_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF4_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF4_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF4_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF4_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF4_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF4_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF4_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF4_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF4_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF4_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF4_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF4_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF4_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF4_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF4_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF4_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF4_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF4_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF4_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF4_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF4_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF4_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF4_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF4_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF4_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF4_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF4_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF4_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF4_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF4_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF4_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF4_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF4_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF4_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF4_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF4_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF4_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF4_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF4_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF4_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF4_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF4_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF4_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF4_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF4_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF4_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF4_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF4_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF4_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF4_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF4_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF4_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF4_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF4_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF4_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF4_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF4_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF4_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF4_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF4_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF4_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF4_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF4_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF4_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF4_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF4_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF4_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF4_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF4_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF4_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF4_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF4_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF4_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF4_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF4_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF4_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF4_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF4_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF4_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF4_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF4_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF4_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF4_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF4_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF4_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF4_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF4_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF4_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF4_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF4_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF4_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF4_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF4_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF4_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF4_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF4_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF4_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF4_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF4_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF4_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF4_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF4_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF4_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF4_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF4_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF4_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF4_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF4_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF4_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF4_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF4_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF4_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF4_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF4_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF4_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF4_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF4_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF4_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF4_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF4_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF4_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF4_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF4_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF4_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF4_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF4_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF4_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF4_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF4_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF4_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF4_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF4_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF4_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF4_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF4_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF4_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF4_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF4_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF4_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF4_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF4_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF4_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF4_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF4_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF4_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF4_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF4_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF4_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF4_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF4_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF4_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF4_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF5_FRAME_CNT_LSB                    (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF5_FRAME_CNT_WIDTH                  (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF5_FRAME_CNT_MASK                   (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF5_S_CNT_LSB                        (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF5_S_CNT_WIDTH                      (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF5_S_CNT_MASK                       (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF5_FRAME_CNT_LSB                    (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF5_FRAME_CNT_WIDTH                  (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF5_FRAME_CNT_MASK                   (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF5_S_CNT_LSB                        (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF5_S_CNT_WIDTH                      (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF5_S_CNT_MASK                       (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF5_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF5_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF5_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF5_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF5_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF5_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF5_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF5_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF5_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF5_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF5_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF5_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF5_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF5_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF5_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF5_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF5_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF5_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF5_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF5_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF5_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF5_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF5_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF5_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF5_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF5_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF5_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF5_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF5_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF5_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF5_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF5_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF5_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF5_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF5_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF5_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF5_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF5_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF5_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF5_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF5_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF5_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF5_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF5_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF5_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF5_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF5_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF5_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF5_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF5_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF5_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF5_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF5_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF5_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF5_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF5_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF5_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF5_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF5_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF5_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF5_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF5_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF5_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF5_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF5_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF5_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF5_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF5_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF5_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF5_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF5_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF5_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF5_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF5_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF5_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF5_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF5_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF5_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF5_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF5_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF5_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF5_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF5_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF5_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF5_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF5_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF5_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF5_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF5_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF5_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF5_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF5_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF5_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF5_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF5_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF5_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF5_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF5_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF5_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF5_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF5_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF5_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF5_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF5_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF5_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF5_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF5_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF5_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF5_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF5_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF5_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF5_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF5_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF5_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF5_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF5_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF5_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF5_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF5_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF5_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF5_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF5_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF5_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF5_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF5_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF5_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF5_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF5_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF5_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF5_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF5_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF5_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF5_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF5_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF5_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF5_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF5_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF5_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF5_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF5_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF5_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF5_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF5_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF5_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF5_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF5_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF5_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF5_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF5_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF5_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF5_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF5_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF5_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF5_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF5_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF5_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF5_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF5_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF5_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF5_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF5_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF5_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF5_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF5_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF5_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF5_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF5_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF5_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF5_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF5_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF5_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF5_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF5_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF5_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF5_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF5_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF5_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF5_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF5_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF5_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF5_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF5_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF5_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF5_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF5_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF5_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF5_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF5_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF5_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF5_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF5_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF5_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF5_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF5_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF5_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF5_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF5_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF5_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF5_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF5_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF5_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF5_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF5_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF5_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF5_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF5_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF5_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF5_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF5_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF5_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF5_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF5_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF5_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF5_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF5_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF5_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF5_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF5_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF5_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF5_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF5_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF5_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF5_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF5_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF5_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF5_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF5_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF5_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF5_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF5_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF5_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF5_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF5_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF5_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF5_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF5_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF5_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF5_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF5_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF5_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF5_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF5_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF5_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF5_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF5_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF5_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF5_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF5_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF5_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF5_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF5_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF5_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF6_FRAME_CNT_LSB                    (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF6_FRAME_CNT_WIDTH                  (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF6_FRAME_CNT_MASK                   (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF6_S_CNT_LSB                        (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF6_S_CNT_WIDTH                      (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF6_S_CNT_MASK                       (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF6_FRAME_CNT_LSB                    (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF6_FRAME_CNT_WIDTH                  (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF6_FRAME_CNT_MASK                   (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF6_S_CNT_LSB                        (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF6_S_CNT_WIDTH                      (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF6_S_CNT_MASK                       (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF6_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF6_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF6_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF6_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF6_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF6_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF6_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF6_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF6_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF6_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF6_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF6_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF6_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF6_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF6_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF6_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF6_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF6_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF6_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF6_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF6_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF6_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF6_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF6_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF6_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF6_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF6_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF6_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF6_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF6_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF6_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF6_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF6_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF6_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF6_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF6_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF6_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF6_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF6_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF6_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF6_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF6_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF6_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF6_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF6_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF6_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF6_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF6_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF6_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF6_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF6_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF6_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF6_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF6_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF6_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF6_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF6_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF6_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF6_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF6_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF6_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF6_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF6_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF6_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF6_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF6_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF6_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF6_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF6_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF6_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF6_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF6_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF6_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF6_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF6_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF6_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF6_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF6_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF6_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF6_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF6_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF6_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF6_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF6_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF6_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF6_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF6_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF6_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF6_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF6_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF6_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF6_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF6_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF6_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF6_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF6_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF6_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF6_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF6_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF6_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF6_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF6_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF6_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF6_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF6_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF6_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF6_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF6_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF6_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF6_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF6_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF6_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF6_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF6_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF6_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF6_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF6_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF6_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF6_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF6_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF6_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF6_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF6_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF6_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF6_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF6_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF6_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF6_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF6_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF6_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF6_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF6_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF6_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF6_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF6_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF6_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF6_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF6_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF6_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF6_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF6_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF6_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF6_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF6_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF6_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF6_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF6_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF6_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF6_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF6_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF6_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF6_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF6_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF6_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF6_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF6_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF6_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF6_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF6_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF6_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF6_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF6_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF6_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF6_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF6_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF6_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF6_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF6_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF6_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF6_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF6_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF6_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF6_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF6_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF6_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF6_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF6_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF6_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF6_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF6_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF6_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF6_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF6_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF6_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF6_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF6_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF6_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF6_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF6_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF6_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF6_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF6_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF6_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF6_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF6_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF6_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF6_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF6_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF6_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF6_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF6_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF6_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF6_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF6_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF6_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF6_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF6_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF6_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF6_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF6_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF6_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF6_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF6_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF6_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF6_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF6_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF6_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF6_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF6_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF6_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF6_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF6_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF6_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF6_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF6_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF6_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF6_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF6_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF6_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF6_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF6_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF6_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF6_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF6_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF6_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF6_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF6_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF6_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF6_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF6_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF6_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF6_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF6_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF6_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF6_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF6_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF6_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF6_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF6_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF6_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF6_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF6_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF7_FRAME_CNT_LSB                    (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF7_FRAME_CNT_WIDTH                  (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF7_FRAME_CNT_MASK                   (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF7_S_CNT_LSB                        (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF7_S_CNT_WIDTH                      (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF7_S_CNT_MASK                       (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF7_FRAME_CNT_LSB                    (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF7_FRAME_CNT_WIDTH                  (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF7_FRAME_CNT_MASK                   (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF7_S_CNT_LSB                        (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF7_S_CNT_WIDTH                      (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF7_S_CNT_MASK                       (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF7_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF7_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF7_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF7_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF7_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF7_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF7_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF7_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF7_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF7_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF7_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF7_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF7_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF7_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF7_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF7_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF7_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF7_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF7_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF7_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF7_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF7_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF7_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF7_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF7_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF7_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF7_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF7_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF7_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF7_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF7_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF7_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF7_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF7_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF7_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF7_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF7_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF7_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF7_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF7_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF7_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF7_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF7_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF7_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF7_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF7_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF7_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF7_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF7_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF7_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF7_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF7_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF7_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF7_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF7_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF7_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF7_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF7_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF7_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF7_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF7_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF7_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF7_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF7_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF7_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF7_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF7_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF7_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF7_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF7_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF7_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF7_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF7_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF7_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF7_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF7_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF7_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF7_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF7_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF7_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF7_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF7_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF7_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF7_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF7_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF7_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF7_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF7_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF7_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF7_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF7_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF7_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF7_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF7_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF7_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF7_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF7_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF7_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF7_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF7_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF7_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF7_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF7_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF7_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF7_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF7_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF7_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF7_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF7_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF7_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF7_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF7_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF7_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF7_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF7_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF7_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF7_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF7_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF7_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF7_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF7_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF7_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF7_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF7_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF7_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF7_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF7_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF7_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF7_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF7_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF7_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF7_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF7_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF7_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF7_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF7_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF7_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF7_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF7_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF7_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF7_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF7_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF7_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF7_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF7_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF7_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF7_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF7_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF7_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF7_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF7_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF7_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF7_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF7_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF7_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF7_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF7_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF7_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF7_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF7_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF7_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF7_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF7_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF7_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF7_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF7_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF7_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF7_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF7_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF7_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF7_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF7_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF7_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF7_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF7_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF7_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF7_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF7_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF7_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF7_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF7_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF7_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF7_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF7_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF7_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF7_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF7_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF7_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF7_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF7_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF7_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF7_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF7_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF7_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF7_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF7_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF7_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF7_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF7_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF7_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF7_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF7_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF7_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF7_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF7_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF7_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF7_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF7_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF7_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF7_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF7_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF7_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF7_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF7_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF7_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF7_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF7_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF7_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF7_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF7_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF7_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF7_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF7_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF7_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF7_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF7_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF7_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF7_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF7_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF7_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF7_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF7_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF7_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF7_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF7_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF7_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF7_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF7_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF7_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF7_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF7_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF7_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF7_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF7_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF7_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF7_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF7_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF7_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF7_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF7_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF7_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF7_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF8_FRAME_CNT_LSB                    (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF8_FRAME_CNT_WIDTH                  (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF8_FRAME_CNT_MASK                   (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF8_S_CNT_LSB                        (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF8_S_CNT_WIDTH                      (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF8_S_CNT_MASK                       (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF8_FRAME_CNT_LSB                    (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF8_FRAME_CNT_WIDTH                  (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF8_FRAME_CNT_MASK                   (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF8_S_CNT_LSB                        (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF8_S_CNT_WIDTH                      (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF8_S_CNT_MASK                       (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF8_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF8_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF8_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF8_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF8_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF8_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF8_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF8_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF8_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF8_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF8_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF8_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF8_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF8_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF8_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF8_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF8_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF8_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF8_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF8_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF8_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF8_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF8_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF8_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF8_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF8_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF8_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF8_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF8_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF8_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF8_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF8_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF8_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF8_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF8_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF8_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF8_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF8_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF8_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF8_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF8_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF8_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF8_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF8_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF8_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF8_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF8_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF8_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF8_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF8_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF8_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF8_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF8_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF8_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF8_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF8_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF8_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF8_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF8_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF8_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF8_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF8_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF8_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF8_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF8_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF8_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF8_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF8_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF8_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF8_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF8_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF8_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF8_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF8_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF8_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF8_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF8_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF8_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF8_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF8_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF8_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF8_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF8_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF8_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF8_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF8_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF8_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF8_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF8_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF8_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF8_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF8_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF8_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF8_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF8_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF8_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF8_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF8_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF8_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF8_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF8_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF8_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF8_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF8_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF8_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF8_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF8_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF8_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF8_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF8_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF8_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF8_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF8_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF8_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF8_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF8_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF8_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF8_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF8_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF8_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF8_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF8_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF8_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF8_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF8_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF8_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF8_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF8_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF8_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF8_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF8_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF8_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF8_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF8_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF8_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF8_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF8_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF8_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF8_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF8_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF8_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF8_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF8_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF8_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF8_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF8_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF8_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF8_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF8_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF8_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF8_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF8_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF8_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF8_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF8_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF8_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF8_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF8_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF8_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF8_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF8_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF8_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF8_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF8_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF8_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF8_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF8_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF8_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF8_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF8_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF8_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF8_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF8_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF8_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF8_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF8_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF8_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF8_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF8_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF8_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF8_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF8_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF8_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF8_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF8_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF8_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF8_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF8_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF8_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF8_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF8_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF8_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF8_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF8_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF8_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF8_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF8_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF8_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF8_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF8_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF8_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF8_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF8_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF8_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF8_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF8_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF8_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF8_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF8_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF8_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF8_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF8_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF8_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF8_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF8_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF8_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF8_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF8_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF8_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF8_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF8_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF8_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF8_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF8_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF8_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF8_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF8_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF8_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF8_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF8_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF8_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF8_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF8_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF8_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF8_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF8_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF8_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF8_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF8_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF8_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF8_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF8_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF8_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF8_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF8_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF8_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF8_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF8_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF8_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF8_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF8_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF8_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF9_FRAME_CNT_LSB                    (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF9_FRAME_CNT_WIDTH                  (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF9_FRAME_CNT_MASK                   (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF9_S_CNT_LSB                        (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF9_S_CNT_WIDTH                      (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF9_S_CNT_MASK                       (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF9_FRAME_CNT_LSB                    (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF9_FRAME_CNT_WIDTH                  (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF9_FRAME_CNT_MASK                   (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF9_S_CNT_LSB                        (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF9_S_CNT_WIDTH                      (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF9_S_CNT_MASK                       (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF9_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF9_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF9_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF9_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF9_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF9_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF9_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF9_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF9_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF9_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF9_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF9_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF9_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF9_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF9_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF9_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF9_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF9_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF9_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF9_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF9_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF9_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF9_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF9_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF9_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF9_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF9_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF9_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF9_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF9_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF9_A1_S_CNT_LSB             (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF9_A1_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF9_A1_S_CNT_MASK            (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF9_A0_S_CNT_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF9_A0_S_CNT_WIDTH           (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF9_A0_S_CNT_MASK            (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF9_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF9_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF9_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF9_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF9_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF9_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF9_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF9_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF9_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF9_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF9_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF9_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF9_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF9_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF9_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF9_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF9_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF9_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF9_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF9_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF9_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF9_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF9_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF9_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF9_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF9_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF9_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF9_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF9_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF9_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF9_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF9_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF9_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF9_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF9_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF9_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF9_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF9_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF9_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF9_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF9_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF9_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF9_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF9_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF9_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF9_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF9_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF9_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF9_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF9_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF9_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF9_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF9_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF9_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF9_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF9_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF9_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF9_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF9_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF9_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF9_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF9_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF9_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF9_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF9_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF9_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF9_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF9_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF9_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF9_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF9_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF9_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF9_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF9_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF9_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF9_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF9_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF9_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF9_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF9_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF9_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF9_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF9_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF9_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF9_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF9_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF9_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF9_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF9_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF9_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF9_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF9_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF9_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF9_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF9_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF9_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF9_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF9_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF9_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF9_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF9_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF9_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF9_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF9_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF9_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF9_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF9_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF9_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF9_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF9_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF9_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF9_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF9_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF9_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF9_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF9_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF9_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF9_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF9_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF9_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF9_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF9_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF9_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF9_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF9_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF9_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF9_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF9_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF9_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF9_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF9_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF9_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF9_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF9_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF9_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF9_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF9_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF9_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF9_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF9_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF9_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF9_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF9_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF9_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF9_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF9_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF9_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF9_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF9_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF9_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF9_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF9_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF9_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF9_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF9_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF9_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF9_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF9_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF9_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF9_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF9_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF9_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF9_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF9_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF9_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF9_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF9_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF9_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF9_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF9_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF9_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF9_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF9_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF9_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF9_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF9_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF9_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF9_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF9_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF9_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF9_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF9_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF9_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF9_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF9_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF9_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF9_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF9_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF9_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF9_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF9_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF9_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF9_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF9_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF9_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF9_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF9_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF9_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF9_TRANS_DUR_LSB                 (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF9_TRANS_DUR_WIDTH               (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF9_TRANS_DUR_MASK                (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF9_EXP_LSB                       (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF9_EXP_WIDTH                     (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF9_EXP_MASK                      (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF9_TIA_LSB                       (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF9_TIA_WIDTH                     (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF9_TIA_MASK                      (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF9_TIA_BIT                       (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF9_ABB_BYP_LSB                   (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF9_ABB_BYP_WIDTH                 (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF9_ABB_BYP_MASK                  (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF9_ABB_BYP_BIT                   (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF9_GAIN_CHG_FLAG_LSB             (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF9_GAIN_CHG_FLAG_WIDTH           (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF9_GAIN_CHG_FLAG_MASK            (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF9_GAIN_CHG_FLAG_BIT             (0x00000001)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF10_FRAME_CNT_LSB                   (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF10_FRAME_CNT_WIDTH                 (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF10_FRAME_CNT_MASK                  (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF10_S_CNT_LSB                       (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF10_S_CNT_WIDTH                     (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF10_S_CNT_MASK                      (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF10_FRAME_CNT_LSB                   (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF10_FRAME_CNT_WIDTH                 (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF10_FRAME_CNT_MASK                  (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF10_S_CNT_LSB                       (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF10_S_CNT_WIDTH                     (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF10_S_CNT_MASK                      (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF10_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF10_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF10_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF10_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF10_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF10_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF10_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF10_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF10_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF10_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF10_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF10_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF10_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF10_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF10_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF10_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF10_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF10_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF10_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF10_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF10_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF10_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF10_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF10_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF10_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF10_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF10_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF10_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF10_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF10_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF10_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF10_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF10_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF10_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF10_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF10_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF10_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF10_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF10_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF10_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF10_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF10_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF10_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF10_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF10_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF10_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF10_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF10_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF10_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF10_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF10_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF10_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF10_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF10_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF10_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF10_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF10_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF10_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF10_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF10_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF10_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF10_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF10_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF10_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF10_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF10_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF10_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF10_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF10_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF10_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF10_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF10_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF10_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF10_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF10_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF10_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF10_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF10_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF10_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF10_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF10_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF10_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF10_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF10_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF10_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF10_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF10_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF10_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF10_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF10_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF10_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF10_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF10_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF10_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF10_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF10_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF10_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF10_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF10_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF10_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF10_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF10_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF10_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF10_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF10_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF10_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF10_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF10_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF10_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF10_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF10_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF10_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF10_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF10_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF10_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF10_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF10_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF10_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF10_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF10_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF10_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF10_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF10_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF10_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF10_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF10_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF10_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF10_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF10_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF10_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF10_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF10_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF10_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF10_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF10_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF10_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF10_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF10_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF10_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF10_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF10_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF10_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF10_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF10_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF10_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF10_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF10_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF10_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF10_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF10_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF10_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF10_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF10_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF10_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF10_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF10_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF10_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF10_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF10_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF10_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF10_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF10_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF10_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF10_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF10_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF10_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF10_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF10_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF10_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF10_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF10_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF10_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF10_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF10_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF10_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF10_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF10_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF10_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF10_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF10_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF10_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF10_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF10_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF10_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF10_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF10_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF10_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF10_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF10_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF10_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF10_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF10_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF10_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF10_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF10_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF10_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF10_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF10_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF10_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF10_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF10_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF10_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF10_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF10_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF10_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF10_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF10_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF10_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF10_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF10_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF10_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF10_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF10_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF10_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF10_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF10_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF10_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF10_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF10_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF10_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF10_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF10_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF10_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF10_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF10_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF10_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF10_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF10_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF10_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF10_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF10_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF10_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF10_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF10_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF10_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF10_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF10_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF10_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF10_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF10_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF10_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF10_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF10_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF10_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF10_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF10_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF10_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF10_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF10_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF10_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF10_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF10_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF11_FRAME_CNT_LSB                   (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF11_FRAME_CNT_WIDTH                 (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF11_FRAME_CNT_MASK                  (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF11_S_CNT_LSB                       (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF11_S_CNT_WIDTH                     (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF11_S_CNT_MASK                      (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF11_FRAME_CNT_LSB                   (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF11_FRAME_CNT_WIDTH                 (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF11_FRAME_CNT_MASK                  (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF11_S_CNT_LSB                       (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF11_S_CNT_WIDTH                     (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF11_S_CNT_MASK                      (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF11_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF11_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF11_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF11_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF11_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF11_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF11_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF11_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF11_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF11_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF11_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF11_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF11_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF11_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF11_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF11_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF11_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF11_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF11_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF11_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF11_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF11_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF11_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF11_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF11_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF11_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF11_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF11_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF11_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF11_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF11_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF11_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF11_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF11_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF11_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF11_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF11_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF11_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF11_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF11_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF11_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF11_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF11_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF11_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF11_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF11_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF11_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF11_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF11_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF11_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF11_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF11_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF11_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF11_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF11_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF11_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF11_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF11_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF11_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF11_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF11_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF11_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF11_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF11_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF11_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF11_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF11_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF11_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF11_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF11_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF11_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF11_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF11_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF11_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF11_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF11_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF11_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF11_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF11_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF11_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF11_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF11_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF11_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF11_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF11_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF11_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF11_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF11_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF11_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF11_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF11_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF11_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF11_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF11_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF11_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF11_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF11_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF11_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF11_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF11_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF11_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF11_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF11_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF11_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF11_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF11_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF11_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF11_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF11_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF11_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF11_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF11_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF11_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF11_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF11_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF11_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF11_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF11_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF11_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF11_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF11_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF11_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF11_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF11_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF11_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF11_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF11_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF11_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF11_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF11_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF11_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF11_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF11_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF11_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF11_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF11_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF11_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF11_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF11_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF11_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF11_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF11_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF11_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF11_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF11_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF11_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF11_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF11_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF11_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF11_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF11_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF11_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF11_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF11_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF11_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF11_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF11_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF11_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF11_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF11_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF11_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF11_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF11_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF11_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF11_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF11_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF11_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF11_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF11_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF11_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF11_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF11_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF11_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF11_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF11_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF11_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF11_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF11_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF11_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF11_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF11_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF11_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF11_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF11_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF11_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF11_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF11_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF11_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF11_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF11_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF11_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF11_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF11_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF11_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF11_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF11_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF11_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF11_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF11_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF11_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF11_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF11_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF11_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF11_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF11_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF11_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF11_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF11_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF11_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF11_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF11_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF11_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF11_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF11_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF11_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF11_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF11_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF11_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF11_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF11_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF11_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF11_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF11_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF11_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF11_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF11_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF11_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF11_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF11_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF11_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF11_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF11_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF11_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF11_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF11_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF11_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF11_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF11_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF11_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF11_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF11_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF11_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF11_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF11_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF11_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF11_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF11_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF11_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF11_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF11_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF11_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF11_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF12_FRAME_CNT_LSB                   (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF12_FRAME_CNT_WIDTH                 (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF12_FRAME_CNT_MASK                  (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF12_S_CNT_LSB                       (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF12_S_CNT_WIDTH                     (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF12_S_CNT_MASK                      (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF12_FRAME_CNT_LSB                   (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF12_FRAME_CNT_WIDTH                 (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF12_FRAME_CNT_MASK                  (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF12_S_CNT_LSB                       (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF12_S_CNT_WIDTH                     (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF12_S_CNT_MASK                      (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF12_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF12_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF12_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF12_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF12_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF12_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF12_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF12_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF12_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF12_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF12_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF12_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF12_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF12_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF12_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF12_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF12_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF12_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF12_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF12_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF12_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF12_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF12_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF12_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF12_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF12_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF12_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF12_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF12_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF12_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF12_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF12_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF12_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF12_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF12_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF12_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF12_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF12_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF12_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF12_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF12_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF12_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF12_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF12_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF12_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF12_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF12_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF12_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF12_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF12_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF12_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF12_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF12_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF12_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF12_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF12_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF12_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF12_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF12_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF12_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF12_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF12_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF12_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF12_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF12_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF12_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF12_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF12_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF12_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF12_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF12_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF12_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF12_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF12_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF12_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF12_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF12_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF12_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF12_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF12_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF12_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF12_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF12_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF12_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF12_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF12_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF12_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF12_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF12_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF12_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF12_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF12_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF12_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF12_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF12_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF12_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF12_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF12_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF12_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF12_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF12_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF12_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF12_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF12_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF12_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF12_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF12_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF12_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF12_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF12_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF12_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF12_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF12_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF12_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF12_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF12_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF12_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF12_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF12_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF12_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF12_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF12_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF12_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF12_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF12_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF12_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF12_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF12_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF12_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF12_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF12_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF12_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF12_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF12_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF12_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF12_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF12_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF12_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF12_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF12_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF12_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF12_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF12_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF12_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF12_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF12_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF12_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF12_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF12_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF12_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF12_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF12_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF12_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF12_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF12_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF12_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF12_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF12_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF12_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF12_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF12_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF12_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF12_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF12_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF12_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF12_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF12_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF12_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF12_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF12_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF12_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF12_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF12_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF12_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF12_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF12_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF12_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF12_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF12_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF12_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF12_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF12_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF12_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF12_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF12_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF12_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF12_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF12_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF12_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF12_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF12_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF12_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF12_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF12_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF12_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF12_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF12_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF12_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF12_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF12_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF12_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF12_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF12_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF12_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF12_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF12_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF12_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF12_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF12_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF12_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF12_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF12_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF12_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF12_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF12_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF12_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF12_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF12_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF12_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF12_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF12_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF12_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF12_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF12_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF12_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF12_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF12_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF12_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF12_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF12_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF12_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF12_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF12_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF12_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF12_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF12_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF12_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF12_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF12_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF12_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF12_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF12_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF12_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF12_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF12_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF12_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF12_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF12_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF12_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF12_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF12_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF12_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF13_FRAME_CNT_LSB                   (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF13_FRAME_CNT_WIDTH                 (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF13_FRAME_CNT_MASK                  (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF13_S_CNT_LSB                       (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF13_S_CNT_WIDTH                     (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF13_S_CNT_MASK                      (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF13_FRAME_CNT_LSB                   (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF13_FRAME_CNT_WIDTH                 (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF13_FRAME_CNT_MASK                  (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF13_S_CNT_LSB                       (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF13_S_CNT_WIDTH                     (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF13_S_CNT_MASK                      (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF13_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF13_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF13_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF13_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF13_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF13_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF13_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF13_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF13_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF13_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF13_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF13_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF13_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF13_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF13_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF13_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF13_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF13_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF13_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF13_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF13_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF13_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF13_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF13_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF13_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF13_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF13_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF13_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF13_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF13_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF13_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF13_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF13_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF13_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF13_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF13_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF13_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF13_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF13_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF13_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF13_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF13_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF13_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF13_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF13_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF13_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF13_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF13_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF13_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF13_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF13_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF13_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF13_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF13_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF13_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF13_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF13_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF13_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF13_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF13_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF13_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF13_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF13_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF13_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF13_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF13_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF13_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF13_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF13_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF13_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF13_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF13_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF13_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF13_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF13_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF13_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF13_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF13_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF13_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF13_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF13_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF13_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF13_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF13_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF13_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF13_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF13_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF13_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF13_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF13_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF13_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF13_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF13_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF13_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF13_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF13_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF13_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF13_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF13_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF13_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF13_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF13_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF13_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF13_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF13_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF13_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF13_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF13_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF13_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF13_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF13_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF13_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF13_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF13_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF13_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF13_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF13_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF13_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF13_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF13_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF13_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF13_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF13_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF13_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF13_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF13_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF13_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF13_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF13_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF13_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF13_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF13_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF13_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF13_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF13_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF13_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF13_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF13_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF13_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF13_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF13_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF13_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF13_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF13_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF13_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF13_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF13_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF13_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF13_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF13_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF13_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF13_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF13_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF13_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF13_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF13_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF13_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF13_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF13_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF13_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF13_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF13_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF13_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF13_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF13_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF13_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF13_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF13_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF13_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF13_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF13_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF13_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF13_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF13_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF13_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF13_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF13_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF13_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF13_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF13_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF13_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF13_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF13_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF13_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF13_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF13_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF13_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF13_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF13_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF13_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF13_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF13_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF13_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF13_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF13_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF13_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF13_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF13_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF13_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF13_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF13_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF13_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF13_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF13_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF13_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF13_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF13_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF13_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF13_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF13_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF13_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF13_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF13_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF13_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF13_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF13_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF13_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF13_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF13_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF13_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF13_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF13_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF13_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF13_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF13_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF13_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF13_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF13_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF13_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF13_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF13_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF13_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF13_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF13_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF13_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF13_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF13_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF13_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF13_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF13_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF13_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF13_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF13_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF13_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF13_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF13_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF13_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF13_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF13_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF13_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF13_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF13_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF14_FRAME_CNT_LSB                   (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF14_FRAME_CNT_WIDTH                 (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF14_FRAME_CNT_MASK                  (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF14_S_CNT_LSB                       (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF14_S_CNT_WIDTH                     (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF14_S_CNT_MASK                      (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF14_FRAME_CNT_LSB                   (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF14_FRAME_CNT_WIDTH                 (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF14_FRAME_CNT_MASK                  (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF14_S_CNT_LSB                       (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF14_S_CNT_WIDTH                     (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF14_S_CNT_MASK                      (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF14_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF14_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF14_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF14_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF14_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF14_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF14_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF14_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF14_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF14_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF14_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF14_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF14_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF14_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF14_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF14_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF14_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF14_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF14_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF14_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF14_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF14_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF14_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF14_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF14_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF14_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF14_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF14_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF14_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF14_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF14_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF14_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF14_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF14_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF14_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF14_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF14_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF14_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF14_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF14_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF14_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF14_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF14_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF14_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF14_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF14_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF14_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF14_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF14_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF14_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF14_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF14_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF14_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF14_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF14_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF14_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF14_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF14_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF14_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF14_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF14_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF14_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF14_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF14_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF14_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF14_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF14_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF14_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF14_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF14_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF14_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF14_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF14_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF14_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF14_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF14_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF14_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF14_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF14_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF14_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF14_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF14_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF14_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF14_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF14_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF14_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF14_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF14_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF14_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF14_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF14_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF14_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF14_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF14_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF14_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF14_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF14_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF14_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF14_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF14_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF14_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF14_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF14_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF14_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF14_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF14_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF14_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF14_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF14_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF14_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF14_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF14_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF14_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF14_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF14_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF14_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF14_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF14_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF14_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF14_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF14_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF14_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF14_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF14_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF14_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF14_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF14_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF14_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF14_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF14_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF14_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF14_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF14_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF14_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF14_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF14_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF14_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF14_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF14_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF14_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF14_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF14_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF14_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF14_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF14_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF14_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF14_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF14_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF14_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF14_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF14_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF14_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF14_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF14_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF14_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF14_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF14_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF14_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF14_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF14_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF14_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF14_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF14_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF14_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF14_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF14_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF14_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF14_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF14_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF14_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF14_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF14_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF14_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF14_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF14_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF14_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF14_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF14_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF14_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF14_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF14_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF14_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF14_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF14_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF14_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF14_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF14_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF14_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF14_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF14_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF14_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF14_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF14_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF14_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF14_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF14_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF14_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF14_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF14_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF14_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF14_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF14_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF14_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF14_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF14_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF14_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF14_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF14_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF14_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF14_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF14_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF14_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF14_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF14_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF14_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF14_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF14_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF14_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF14_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF14_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF14_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF14_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF14_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF14_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF14_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF14_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF14_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF14_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF14_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF14_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF14_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF14_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF14_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF14_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF14_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF14_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF14_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF14_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF14_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF14_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF14_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF14_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF14_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF14_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF14_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF14_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF14_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF14_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF14_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF14_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF14_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF14_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF15_FRAME_CNT_LSB                   (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF15_FRAME_CNT_WIDTH                 (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF15_FRAME_CNT_MASK                  (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF15_S_CNT_LSB                       (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF15_S_CNT_WIDTH                     (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF15_S_CNT_MASK                      (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF15_FRAME_CNT_LSB                   (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF15_FRAME_CNT_WIDTH                 (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF15_FRAME_CNT_MASK                  (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF15_S_CNT_LSB                       (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF15_S_CNT_WIDTH                     (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF15_S_CNT_MASK                      (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF15_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF15_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF15_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF15_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF15_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF15_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF15_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF15_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF15_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF15_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF15_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF15_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF15_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF15_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF15_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF15_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF15_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF15_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF15_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF15_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF15_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF15_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF15_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF15_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF15_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF15_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF15_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF15_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF15_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF15_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF15_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF15_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF15_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF15_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF15_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF15_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF15_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF15_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF15_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF15_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF15_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF15_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF15_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF15_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF15_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF15_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF15_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF15_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF15_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF15_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF15_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF15_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF15_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF15_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF15_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF15_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF15_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF15_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF15_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF15_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF15_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF15_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF15_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF15_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF15_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF15_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF15_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF15_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF15_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF15_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF15_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF15_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF15_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF15_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF15_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF15_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF15_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF15_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF15_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF15_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF15_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF15_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF15_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF15_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF15_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF15_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF15_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF15_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF15_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF15_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF15_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF15_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF15_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF15_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF15_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF15_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF15_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF15_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF15_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF15_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF15_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF15_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF15_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF15_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF15_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF15_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF15_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF15_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF15_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF15_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF15_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF15_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF15_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF15_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF15_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF15_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF15_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF15_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF15_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF15_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF15_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF15_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF15_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF15_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF15_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF15_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF15_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF15_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF15_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF15_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF15_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF15_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF15_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF15_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF15_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF15_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF15_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF15_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF15_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF15_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF15_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF15_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF15_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF15_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF15_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF15_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF15_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF15_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF15_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF15_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF15_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF15_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF15_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF15_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF15_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF15_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF15_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF15_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF15_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF15_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF15_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF15_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF15_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF15_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF15_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF15_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF15_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF15_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF15_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF15_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF15_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF15_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF15_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF15_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF15_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF15_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF15_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF15_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF15_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF15_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF15_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF15_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF15_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF15_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF15_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF15_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF15_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF15_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF15_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF15_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF15_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF15_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF15_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF15_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF15_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF15_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF15_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF15_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF15_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF15_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF15_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF15_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF15_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF15_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF15_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF15_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF15_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF15_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF15_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF15_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF15_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF15_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF15_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF15_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF15_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF15_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF15_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF15_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF15_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF15_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF15_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF15_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF15_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF15_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF15_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF15_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF15_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF15_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF15_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF15_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF15_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF15_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF15_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF15_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF15_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF15_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF15_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF15_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF15_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF15_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF15_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF15_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF15_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF15_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF15_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF15_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF15_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF15_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF15_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF15_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF15_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF15_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF16_FRAME_CNT_LSB                   (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF16_FRAME_CNT_WIDTH                 (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF16_FRAME_CNT_MASK                  (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF16_S_CNT_LSB                       (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF16_S_CNT_WIDTH                     (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF16_S_CNT_MASK                      (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF16_FRAME_CNT_LSB                   (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF16_FRAME_CNT_WIDTH                 (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF16_FRAME_CNT_MASK                  (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF16_S_CNT_LSB                       (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF16_S_CNT_WIDTH                     (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF16_S_CNT_MASK                      (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF16_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF16_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF16_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF16_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF16_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF16_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF16_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF16_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF16_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF16_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF16_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF16_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF16_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF16_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF16_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF16_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF16_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF16_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF16_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF16_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF16_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF16_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF16_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF16_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF16_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF16_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF16_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF16_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF16_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF16_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF16_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF16_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF16_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF16_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF16_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF16_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF16_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF16_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF16_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF16_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF16_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF16_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF16_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF16_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF16_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF16_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF16_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF16_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF16_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF16_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF16_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF16_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF16_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF16_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF16_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF16_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF16_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF16_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF16_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF16_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF16_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF16_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF16_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF16_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF16_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF16_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF16_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF16_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF16_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF16_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF16_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF16_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF16_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF16_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF16_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF16_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF16_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF16_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF16_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF16_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF16_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF16_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF16_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF16_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF16_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF16_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF16_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF16_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF16_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF16_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF16_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF16_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF16_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF16_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF16_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF16_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF16_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF16_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF16_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF16_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF16_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF16_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF16_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF16_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF16_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF16_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF16_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF16_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF16_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF16_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF16_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF16_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF16_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF16_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF16_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF16_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF16_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF16_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF16_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF16_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF16_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF16_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF16_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF16_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF16_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF16_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF16_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF16_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF16_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF16_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF16_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF16_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF16_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF16_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF16_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF16_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF16_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF16_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF16_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF16_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF16_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF16_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF16_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF16_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF16_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF16_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF16_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF16_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF16_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF16_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF16_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF16_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF16_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF16_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF16_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF16_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF16_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF16_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF16_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF16_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF16_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF16_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF16_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF16_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF16_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF16_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF16_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF16_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF16_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF16_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF16_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF16_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF16_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF16_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF16_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF16_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF16_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF16_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF16_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF16_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF16_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF16_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF16_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF16_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF16_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF16_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF16_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF16_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF16_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF16_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF16_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF16_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF16_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF16_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF16_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF16_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF16_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF16_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF16_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF16_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF16_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF16_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF16_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF16_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF16_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF16_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF16_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF16_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF16_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF16_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF16_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF16_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF16_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF16_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF16_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF16_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF16_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF16_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF16_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF16_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF16_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF16_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF16_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF16_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF16_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF16_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF16_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF16_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF16_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF16_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF16_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF16_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF16_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF16_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF16_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF16_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF16_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF16_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF16_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF16_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF16_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF16_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF16_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF16_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF16_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF16_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF16_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF16_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF16_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF16_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF16_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF16_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF17_FRAME_CNT_LSB                   (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF17_FRAME_CNT_WIDTH                 (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF17_FRAME_CNT_MASK                  (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF17_S_CNT_LSB                       (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF17_S_CNT_WIDTH                     (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF17_S_CNT_MASK                      (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF17_FRAME_CNT_LSB                   (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF17_FRAME_CNT_WIDTH                 (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF17_FRAME_CNT_MASK                  (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF17_S_CNT_LSB                       (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF17_S_CNT_WIDTH                     (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF17_S_CNT_MASK                      (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF17_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF17_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF17_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF17_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF17_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF17_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF17_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF17_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF17_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF17_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF17_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF17_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF17_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF17_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF17_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF17_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF17_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF17_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF17_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF17_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF17_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF17_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF17_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF17_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF17_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF17_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF17_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF17_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF17_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF17_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF17_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF17_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF17_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF17_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF17_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF17_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF17_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF17_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF17_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF17_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF17_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF17_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF17_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF17_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF17_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF17_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF17_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF17_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF17_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF17_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF17_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF17_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF17_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF17_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF17_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF17_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF17_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF17_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF17_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF17_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF17_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF17_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF17_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF17_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF17_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF17_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF17_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF17_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF17_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF17_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF17_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF17_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF17_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF17_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF17_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF17_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF17_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF17_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF17_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF17_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF17_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF17_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF17_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF17_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF17_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF17_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF17_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF17_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF17_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF17_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF17_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF17_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF17_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF17_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF17_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF17_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF17_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF17_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF17_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF17_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF17_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF17_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF17_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF17_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF17_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF17_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF17_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF17_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF17_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF17_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF17_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF17_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF17_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF17_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF17_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF17_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF17_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF17_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF17_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF17_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF17_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF17_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF17_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF17_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF17_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF17_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF17_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF17_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF17_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF17_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF17_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF17_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF17_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF17_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF17_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF17_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF17_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF17_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF17_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF17_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF17_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF17_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF17_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF17_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF17_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF17_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF17_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF17_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF17_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF17_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF17_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF17_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF17_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF17_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF17_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF17_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF17_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF17_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF17_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF17_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF17_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF17_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF17_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF17_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF17_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF17_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF17_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF17_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF17_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF17_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF17_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF17_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF17_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF17_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF17_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF17_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF17_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF17_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF17_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF17_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF17_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF17_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF17_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF17_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF17_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF17_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF17_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF17_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF17_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF17_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF17_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF17_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF17_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF17_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF17_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF17_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF17_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF17_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF17_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF17_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF17_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF17_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF17_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF17_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF17_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF17_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF17_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF17_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF17_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF17_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF17_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF17_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF17_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF17_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF17_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF17_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF17_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF17_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF17_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF17_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF17_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF17_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF17_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF17_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF17_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF17_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF17_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF17_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF17_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF17_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF17_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF17_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF17_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF17_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF17_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF17_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF17_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF17_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF17_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF17_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF17_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF17_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF17_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF17_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF17_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF17_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF17_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF17_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF17_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF17_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF17_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF17_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF18_FRAME_CNT_LSB                   (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF18_FRAME_CNT_WIDTH                 (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF18_FRAME_CNT_MASK                  (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF18_S_CNT_LSB                       (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF18_S_CNT_WIDTH                     (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF18_S_CNT_MASK                      (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF18_FRAME_CNT_LSB                   (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF18_FRAME_CNT_WIDTH                 (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF18_FRAME_CNT_MASK                  (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF18_S_CNT_LSB                       (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF18_S_CNT_WIDTH                     (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF18_S_CNT_MASK                      (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF18_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF18_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF18_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF18_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF18_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF18_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF18_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF18_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF18_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF18_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF18_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF18_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF18_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF18_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF18_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF18_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF18_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF18_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF18_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF18_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF18_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF18_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF18_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF18_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF18_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF18_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF18_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF18_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF18_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF18_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF18_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF18_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF18_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF18_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF18_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF18_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF18_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF18_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF18_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF18_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF18_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF18_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF18_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF18_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF18_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF18_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF18_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF18_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF18_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF18_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF18_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF18_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF18_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF18_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF18_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF18_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF18_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF18_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF18_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF18_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF18_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF18_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF18_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF18_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF18_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF18_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF18_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF18_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF18_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF18_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF18_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF18_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF18_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF18_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF18_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF18_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF18_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF18_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF18_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF18_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF18_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF18_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF18_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF18_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF18_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF18_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF18_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF18_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF18_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF18_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF18_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF18_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF18_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF18_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF18_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF18_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF18_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF18_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF18_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF18_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF18_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF18_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF18_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF18_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF18_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF18_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF18_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF18_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF18_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF18_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF18_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF18_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF18_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF18_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF18_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF18_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF18_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF18_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF18_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF18_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF18_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF18_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF18_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF18_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF18_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF18_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF18_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF18_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF18_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF18_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF18_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF18_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF18_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF18_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF18_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF18_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF18_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF18_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF18_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF18_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF18_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF18_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF18_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF18_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF18_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF18_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF18_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF18_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF18_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF18_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF18_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF18_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF18_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF18_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF18_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF18_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF18_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF18_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF18_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF18_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF18_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF18_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF18_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF18_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF18_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF18_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF18_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF18_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF18_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF18_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF18_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF18_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF18_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF18_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF18_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF18_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF18_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF18_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF18_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF18_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF18_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF18_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF18_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF18_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF18_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF18_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF18_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF18_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF18_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF18_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF18_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF18_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF18_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF18_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF18_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF18_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF18_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF18_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF18_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF18_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF18_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF18_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF18_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF18_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF18_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF18_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF18_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF18_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF18_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF18_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF18_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF18_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF18_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF18_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF18_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF18_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF18_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF18_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF18_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF18_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF18_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF18_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF18_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF18_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF18_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF18_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF18_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF18_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF18_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF18_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF18_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF18_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF18_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF18_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF18_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF18_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF18_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF18_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF18_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF18_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF18_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF18_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF18_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF18_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF18_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF18_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF18_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF18_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF18_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF18_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF18_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF18_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF19_FRAME_CNT_LSB                   (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF19_FRAME_CNT_WIDTH                 (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF19_FRAME_CNT_MASK                  (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF19_S_CNT_LSB                       (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF19_S_CNT_WIDTH                     (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF19_S_CNT_MASK                      (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF19_FRAME_CNT_LSB                   (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF19_FRAME_CNT_WIDTH                 (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF19_FRAME_CNT_MASK                  (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF19_S_CNT_LSB                       (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF19_S_CNT_WIDTH                     (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF19_S_CNT_MASK                      (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF19_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF19_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF19_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF19_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF19_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF19_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF19_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF19_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF19_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF19_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF19_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF19_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF19_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF19_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF19_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF19_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF19_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF19_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF19_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF19_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF19_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF19_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF19_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF19_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF19_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF19_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF19_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF19_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF19_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF19_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF19_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF19_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF19_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF19_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF19_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF19_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF19_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF19_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF19_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF19_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF19_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF19_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF19_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF19_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF19_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF19_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF19_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF19_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF19_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF19_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF19_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF19_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF19_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF19_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF19_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF19_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF19_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF19_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF19_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF19_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF19_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF19_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF19_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF19_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF19_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF19_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF19_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF19_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF19_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF19_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF19_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF19_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF19_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF19_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF19_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF19_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF19_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF19_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF19_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF19_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF19_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF19_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF19_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF19_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF19_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF19_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF19_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF19_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF19_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF19_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF19_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF19_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF19_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF19_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF19_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF19_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF19_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF19_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF19_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF19_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF19_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF19_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF19_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF19_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF19_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF19_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF19_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF19_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF19_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF19_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF19_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF19_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF19_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF19_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF19_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF19_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF19_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF19_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF19_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF19_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF19_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF19_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF19_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF19_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF19_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF19_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF19_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF19_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF19_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF19_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF19_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF19_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF19_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF19_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF19_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF19_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF19_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF19_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF19_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF19_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF19_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF19_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF19_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF19_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF19_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF19_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF19_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF19_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF19_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF19_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF19_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF19_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF19_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF19_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF19_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF19_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF19_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF19_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF19_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF19_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF19_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF19_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF19_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF19_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF19_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF19_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF19_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF19_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF19_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF19_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF19_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF19_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF19_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF19_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF19_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF19_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF19_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF19_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF19_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF19_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF19_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF19_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF19_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF19_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF19_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF19_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF19_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF19_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF19_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF19_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF19_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF19_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF19_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF19_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF19_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF19_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF19_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF19_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF19_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF19_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF19_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF19_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF19_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF19_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF19_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF19_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF19_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF19_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF19_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF19_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF19_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF19_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF19_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF19_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF19_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF19_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF19_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF19_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF19_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF19_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF19_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF19_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF19_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF19_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF19_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF19_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF19_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF19_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF19_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF19_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF19_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF19_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF19_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF19_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF19_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF19_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF19_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF19_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF19_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF19_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF19_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF19_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF19_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF19_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF19_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF19_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF19_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF19_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF19_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF19_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF19_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF19_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF20_FRAME_CNT_LSB                   (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF20_FRAME_CNT_WIDTH                 (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF20_FRAME_CNT_MASK                  (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF20_S_CNT_LSB                       (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF20_S_CNT_WIDTH                     (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF20_S_CNT_MASK                      (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF20_FRAME_CNT_LSB                   (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF20_FRAME_CNT_WIDTH                 (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF20_FRAME_CNT_MASK                  (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF20_S_CNT_LSB                       (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF20_S_CNT_WIDTH                     (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF20_S_CNT_MASK                      (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF20_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF20_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF20_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF20_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF20_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF20_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF20_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF20_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF20_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF20_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF20_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF20_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF20_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF20_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF20_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF20_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF20_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF20_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF20_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF20_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF20_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF20_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF20_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF20_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF20_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF20_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF20_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF20_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF20_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF20_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF20_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF20_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF20_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF20_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF20_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF20_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF20_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF20_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF20_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF20_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF20_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF20_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF20_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF20_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF20_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF20_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF20_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF20_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF20_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF20_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF20_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF20_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF20_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF20_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF20_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF20_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF20_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF20_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF20_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF20_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF20_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF20_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF20_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF20_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF20_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF20_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF20_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF20_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF20_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF20_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF20_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF20_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF20_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF20_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF20_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF20_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF20_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF20_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF20_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF20_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF20_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF20_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF20_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF20_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF20_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF20_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF20_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF20_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF20_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF20_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF20_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF20_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF20_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF20_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF20_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF20_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF20_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF20_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF20_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF20_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF20_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF20_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF20_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF20_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF20_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF20_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF20_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF20_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF20_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF20_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF20_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF20_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF20_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF20_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF20_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF20_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF20_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF20_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF20_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF20_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF20_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF20_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF20_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF20_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF20_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF20_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF20_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF20_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF20_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF20_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF20_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF20_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF20_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF20_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF20_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF20_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF20_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF20_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF20_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF20_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF20_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF20_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF20_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF20_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF20_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF20_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF20_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF20_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF20_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF20_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF20_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF20_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF20_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF20_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF20_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF20_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF20_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF20_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF20_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF20_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF20_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF20_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF20_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF20_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF20_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF20_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF20_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF20_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF20_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF20_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF20_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF20_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF20_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF20_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF20_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF20_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF20_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF20_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF20_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF20_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF20_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF20_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF20_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF20_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF20_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF20_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF20_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF20_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF20_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF20_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF20_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF20_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF20_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF20_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF20_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF20_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF20_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF20_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF20_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF20_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF20_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF20_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF20_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF20_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF20_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF20_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF20_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF20_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF20_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF20_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF20_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF20_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF20_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF20_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF20_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF20_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF20_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF20_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF20_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF20_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF20_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF20_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF20_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF20_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF20_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF20_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF20_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF20_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF20_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF20_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF20_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF20_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF20_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF20_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF20_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF20_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF20_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF20_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF20_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF20_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF20_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF20_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF20_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF20_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF20_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF20_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF20_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF20_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF20_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF20_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF20_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF20_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF21_FRAME_CNT_LSB                   (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF21_FRAME_CNT_WIDTH                 (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF21_FRAME_CNT_MASK                  (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF21_S_CNT_LSB                       (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF21_S_CNT_WIDTH                     (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF21_S_CNT_MASK                      (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF21_FRAME_CNT_LSB                   (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF21_FRAME_CNT_WIDTH                 (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF21_FRAME_CNT_MASK                  (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF21_S_CNT_LSB                       (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF21_S_CNT_WIDTH                     (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF21_S_CNT_MASK                      (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF21_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF21_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF21_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF21_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF21_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF21_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF21_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF21_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF21_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF21_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF21_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF21_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF21_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF21_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF21_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF21_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF21_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF21_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF21_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF21_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF21_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF21_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF21_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF21_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF21_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF21_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF21_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF21_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF21_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF21_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF21_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF21_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF21_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF21_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF21_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF21_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF21_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF21_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF21_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF21_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF21_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF21_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF21_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF21_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF21_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF21_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF21_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF21_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF21_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF21_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF21_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF21_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF21_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF21_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF21_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF21_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF21_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF21_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF21_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF21_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF21_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF21_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF21_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF21_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF21_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF21_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF21_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF21_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF21_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF21_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF21_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF21_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF21_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF21_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF21_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF21_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF21_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF21_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF21_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF21_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF21_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF21_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF21_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF21_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF21_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF21_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF21_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF21_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF21_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF21_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF21_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF21_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF21_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF21_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF21_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF21_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF21_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF21_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF21_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF21_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF21_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF21_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF21_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF21_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF21_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF21_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF21_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF21_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF21_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF21_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF21_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF21_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF21_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF21_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF21_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF21_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF21_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF21_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF21_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF21_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF21_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF21_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF21_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF21_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF21_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF21_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF21_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF21_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF21_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF21_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF21_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF21_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF21_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF21_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF21_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF21_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF21_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF21_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF21_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF21_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF21_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF21_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF21_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF21_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF21_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF21_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF21_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF21_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF21_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF21_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF21_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF21_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF21_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF21_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF21_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF21_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF21_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF21_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF21_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF21_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF21_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF21_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF21_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF21_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF21_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF21_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF21_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF21_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF21_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF21_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF21_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF21_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF21_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF21_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF21_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF21_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF21_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF21_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF21_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF21_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF21_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF21_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF21_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF21_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF21_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF21_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF21_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF21_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF21_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF21_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF21_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF21_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF21_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF21_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF21_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF21_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF21_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF21_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF21_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF21_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF21_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF21_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF21_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF21_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF21_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF21_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF21_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF21_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF21_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF21_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF21_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF21_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF21_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF21_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF21_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF21_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF21_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF21_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF21_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF21_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF21_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF21_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF21_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF21_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF21_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF21_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF21_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF21_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF21_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF21_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF21_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF21_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF21_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF21_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF21_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF21_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF21_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF21_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF21_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF21_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF21_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF21_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF21_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF21_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF21_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF21_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF21_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF21_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF21_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF21_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF21_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF21_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF22_FRAME_CNT_LSB                   (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF22_FRAME_CNT_WIDTH                 (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF22_FRAME_CNT_MASK                  (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF22_S_CNT_LSB                       (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF22_S_CNT_WIDTH                     (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF22_S_CNT_MASK                      (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF22_FRAME_CNT_LSB                   (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF22_FRAME_CNT_WIDTH                 (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF22_FRAME_CNT_MASK                  (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF22_S_CNT_LSB                       (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF22_S_CNT_WIDTH                     (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF22_S_CNT_MASK                      (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF22_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF22_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF22_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF22_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF22_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF22_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF22_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF22_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF22_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF22_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF22_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF22_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF22_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF22_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF22_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF22_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF22_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF22_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF22_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF22_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF22_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF22_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF22_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF22_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF22_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF22_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF22_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF22_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF22_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF22_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF22_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF22_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF22_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF22_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF22_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF22_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF22_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF22_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF22_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF22_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF22_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF22_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF22_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF22_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF22_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF22_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF22_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF22_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF22_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF22_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF22_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF22_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF22_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF22_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF22_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF22_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF22_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF22_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF22_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF22_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF22_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF22_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF22_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF22_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF22_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF22_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF22_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF22_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF22_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF22_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF22_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF22_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF22_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF22_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF22_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF22_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF22_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF22_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF22_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF22_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF22_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF22_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF22_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF22_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF22_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF22_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF22_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF22_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF22_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF22_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF22_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF22_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF22_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF22_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF22_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF22_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF22_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF22_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF22_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF22_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF22_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF22_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF22_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF22_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF22_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF22_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF22_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF22_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF22_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF22_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF22_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF22_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF22_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF22_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF22_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF22_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF22_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF22_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF22_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF22_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF22_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF22_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF22_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF22_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF22_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF22_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF22_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF22_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF22_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF22_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF22_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF22_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF22_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF22_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF22_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF22_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF22_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF22_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF22_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF22_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF22_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF22_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF22_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF22_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF22_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF22_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF22_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF22_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF22_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF22_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF22_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF22_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF22_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF22_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF22_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF22_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF22_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF22_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF22_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF22_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF22_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF22_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF22_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF22_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF22_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF22_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF22_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF22_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF22_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF22_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF22_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF22_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF22_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF22_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF22_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF22_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF22_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF22_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF22_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF22_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF22_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF22_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF22_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF22_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF22_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF22_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF22_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF22_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF22_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF22_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF22_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF22_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF22_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF22_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF22_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF22_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF22_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF22_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF22_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF22_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF22_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF22_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF22_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF22_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF22_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF22_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF22_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF22_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF22_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF22_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF22_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF22_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF22_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF22_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF22_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF22_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF22_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF22_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF22_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF22_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF22_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF22_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF22_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF22_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF22_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF22_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF22_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF22_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF22_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF22_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF22_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF22_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF22_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF22_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF22_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF22_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF22_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF22_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF22_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF22_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF22_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF22_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF22_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF22_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF22_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF22_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF22_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF22_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF22_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF22_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF22_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF22_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF23_FRAME_CNT_LSB                   (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF23_FRAME_CNT_WIDTH                 (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF23_FRAME_CNT_MASK                  (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF23_S_CNT_LSB                       (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF23_S_CNT_WIDTH                     (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A0_BUFF23_S_CNT_MASK                      (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF23_FRAME_CNT_LSB                   (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF23_FRAME_CNT_WIDTH                 (11)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF23_FRAME_CNT_MASK                  (0xFFE00000)

#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF23_S_CNT_LSB                       (0)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF23_S_CNT_WIDTH                     (21)
#define FEC_L_POS_DUMP_REPORT_SFBD_CC_A1_BUFF23_S_CNT_MASK                      (0x001FFFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF23_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF23_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF23_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF23_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF23_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF23_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF23_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF23_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF23_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF23_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF23_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF23_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF23_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF23_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF23_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF23_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF23_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF23_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF23_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF23_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF23_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF23_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF23_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF23_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF23_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF23_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF23_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF23_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF23_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF23_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF23_A1_S_CNT_LSB            (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF23_A1_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF23_A1_S_CNT_MASK           (0xFFFF0000)

#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF23_A0_S_CNT_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF23_A0_S_CNT_WIDTH          (16)
#define FEC_L_POS_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF23_A0_S_CNT_MASK           (0x0000FFFF)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF23_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF23_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF23_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF23_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF23_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF23_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF23_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF23_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF23_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF23_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF23_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF23_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF23_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF23_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF23_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF23_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF23_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G0_BUFF23_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF23_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF23_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF23_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF23_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF23_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF23_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF23_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF23_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF23_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF23_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF23_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF23_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF23_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF23_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF23_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF23_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF23_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G0_BUFF23_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF23_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF23_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF23_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF23_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF23_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF23_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF23_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF23_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF23_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF23_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF23_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF23_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF23_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF23_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF23_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF23_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF23_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G1_BUFF23_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF23_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF23_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF23_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF23_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF23_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF23_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF23_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF23_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF23_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF23_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF23_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF23_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF23_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF23_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF23_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF23_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF23_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G1_BUFF23_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF23_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF23_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF23_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF23_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF23_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF23_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF23_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF23_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF23_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF23_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF23_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF23_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF23_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF23_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF23_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF23_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF23_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G2_BUFF23_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF23_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF23_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF23_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF23_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF23_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF23_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF23_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF23_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF23_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF23_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF23_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF23_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF23_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF23_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF23_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF23_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF23_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G2_BUFF23_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF23_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF23_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF23_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF23_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF23_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF23_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF23_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF23_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF23_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF23_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF23_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF23_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF23_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF23_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF23_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF23_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF23_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G3_BUFF23_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF23_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF23_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF23_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF23_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF23_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF23_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF23_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF23_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF23_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF23_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF23_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF23_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF23_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF23_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF23_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF23_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF23_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G3_BUFF23_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF23_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF23_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF23_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF23_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF23_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF23_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF23_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF23_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF23_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF23_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF23_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF23_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF23_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF23_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF23_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF23_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF23_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G4_BUFF23_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF23_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF23_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF23_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF23_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF23_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF23_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF23_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF23_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF23_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF23_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF23_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF23_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF23_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF23_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF23_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF23_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF23_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G4_BUFF23_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF23_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF23_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF23_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF23_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF23_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF23_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF23_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF23_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF23_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF23_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF23_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF23_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF23_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF23_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF23_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF23_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF23_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A0_G5_BUFF23_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF23_TRANS_DUR_LSB                (16)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF23_TRANS_DUR_WIDTH              (6)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF23_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF23_EXP_LSB                      (4)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF23_EXP_WIDTH                    (5)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF23_EXP_MASK                     (0x000001F0)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF23_TIA_LSB                      (2)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF23_TIA_WIDTH                    (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF23_TIA_MASK                     (0x00000004)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF23_TIA_BIT                      (0x00000004)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF23_ABB_BYP_LSB                  (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF23_ABB_BYP_WIDTH                (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF23_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF23_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF23_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF23_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF23_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_POS_DUMP_REPORT_INFO_CC_A1_G5_BUFF23_GAIN_CHG_FLAG_BIT            (0x00000001)

#endif //#ifndef __CMIF_LTE_FEC_H_
