$date
	Sat Oct 22 22:32:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#94170
b110 &
b110 %
1$
b110 !
1"
#94171
0"
#94174
b11 &
b11 %
#94178
b1010 &
b1010 %
#94182
b101 &
b101 %
#94186
b10000 &
b10000 %
#94190
b1000 &
b1000 %
#94194
b100 &
b100 %
#94198
b10 &
b10 %
#94202
b1 &
b1 %
1#
#94206
b0 &
0#
b0 %
0$
#1071459
b11000 !
1"
#1071462
b11000 &
b11000 %
1$
#1071463
0"
#1071466
b1100 &
b1100 %
#1071470
b110 &
b110 %
#1071474
b11 &
b11 %
#1071478
b1010 &
b1010 %
#1071482
b101 &
b101 %
#1071486
b10000 &
b10000 %
#1071490
b1000 &
b1000 %
#1071494
b100 &
b100 %
#1071498
b10 &
b10 %
#1071502
b1 &
1#
b1 %
#1071506
b0 &
b0 %
0#
0$
#2134761
b11100 !
1"
#2134762
b11100 &
b11100 %
1$
#2134763
0"
#2134766
b1110 &
b1110 %
#2134770
b111 &
b111 %
#2134774
b10110 &
b10110 %
#2134778
b1011 &
b1011 %
#2134782
b100010 &
b100010 %
#2134786
b10001 &
b10001 %
#2134790
b110100 &
b110100 %
#2134794
b11010 &
b11010 %
#2134798
b1101 &
b1101 %
#2134802
b101000 &
b101000 %
#2134806
b10100 &
b10100 %
#2134810
b1010 &
b1010 %
#2134814
b101 &
b101 %
#2134818
b10000 &
b10000 %
#2134822
b1000 &
b1000 %
#2134826
b100 &
b100 %
#2134830
b10 &
b10 %
#2134834
b1 &
b1 %
1#
#2134838
b0 &
0#
b0 %
0$
#4500012
