INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/AnandTharad_20018/binary to gray/binary to gray.srcs/sources_1/new/convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convert
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/AnandTharad_20018/binary to gray/binary to gray.srcs/sim_1/new/convert_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convert_tb
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [/home/student/AnandTharad_20018/binary to gray/binary to gray.srcs/sim_1/new/convert_tb.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/AnandTharad_20018/binary to gray/binary to gray.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
