Timing Analyzer report for R3_PVP
Thu Jul 07 19:23:33 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'mem_clk'
 15. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'mem_clk'
 19. Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Metastability Summary
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 0C Model Setup: 'mem_clk'
 32. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 34. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Hold: 'mem_clk'
 36. Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 39. Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Metastability Summary
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 47. Fast 1200mV 0C Model Setup: 'mem_clk'
 48. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 50. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Hold: 'mem_clk'
 52. Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 53. Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 55. Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Metastability Summary
 57. Multicorner Timing Analysis Summary
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths Summary
 70. Clock Status Summary
 71. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; R3_PVP                                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.41        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.1%      ;
;     Processor 3            ;   7.5%      ;
;     Processor 4            ;   5.6%      ;
;     Processors 5-8         ;   3.6%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Thu Jul 07 19:23:31 2022 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                               ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+
; clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                      ;                                                        ; { clk }                                                  ;
; mem_clk                                              ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]   ; { sdram_clk }                                            ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[2] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 86.3 MHz   ; 86.3 MHz        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 159.74 MHz ; 159.74 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.057  ; 0.000         ;
; mem_clk                                              ; 11.282 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.211 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.401 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
; mem_clk                                              ; 1.993 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 14.771 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 36.195 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.688 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.106 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.314  ; 0.000         ;
; mem_clk                                              ; 4.314  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.692  ; 0.000         ;
; clk                                                  ; 9.858  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.718 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                              ;
+-------+--------------+--------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 6.057 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 6.290      ;
; 6.063 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 6.284      ;
; 6.168 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.568     ; 6.175      ;
; 6.187 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 6.155      ;
; 6.200 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.566     ; 6.145      ;
; 6.204 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.566     ; 6.141      ;
; 6.262 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.567     ; 6.082      ;
; 6.312 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.568     ; 6.031      ;
; 6.336 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 6.027      ;
; 6.336 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 6.027      ;
; 6.340 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.553     ; 6.018      ;
; 6.341 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.553     ; 6.017      ;
; 6.367 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.980      ;
; 6.369 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.978      ;
; 6.373 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.553     ; 5.985      ;
; 6.392 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.553     ; 5.966      ;
; 6.403 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.570     ; 5.938      ;
; 6.408 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data2[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.546     ; 5.957      ;
; 6.409 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data1[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.546     ; 5.956      ;
; 6.453 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.894      ;
; 6.453 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.894      ;
; 6.474 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 5.895      ;
; 6.475 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data0[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 5.894      ;
; 6.498 ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.844      ;
; 6.504 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 5.859      ;
; 6.505 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 5.858      ;
; 6.518 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 5.851      ;
; 6.518 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 5.851      ;
; 6.521 ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.826      ;
; 6.542 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.553     ; 5.816      ;
; 6.544 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.553     ; 5.814      ;
; 6.576 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.771      ;
; 6.594 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.753      ;
; 6.608 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.566     ; 5.737      ;
; 6.618 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.568     ; 5.725      ;
; 6.621 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.721      ;
; 6.632 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.549     ; 5.730      ;
; 6.635 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.549     ; 5.727      ;
; 6.660 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.687      ;
; 6.660 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.549     ; 5.702      ;
; 6.660 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.549     ; 5.702      ;
; 6.662 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.685      ;
; 6.671 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.676      ;
; 6.681 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.568     ; 5.662      ;
; 6.682 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data0[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.576     ; 5.653      ;
; 6.683 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 5.686      ;
; 6.683 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 5.686      ;
; 6.683 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.576     ; 5.652      ;
; 6.688 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.553     ; 5.670      ;
; 6.696 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.553     ; 5.662      ;
; 6.696 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.646      ;
; 6.697 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.553     ; 5.661      ;
; 6.697 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.645      ;
; 6.699 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.648      ;
; 6.699 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.643      ;
; 6.702 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.566     ; 5.643      ;
; 6.705 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.642      ;
; 6.716 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.631      ;
; 6.717 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.630      ;
; 6.723 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.624      ;
; 6.726 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 5.643      ;
; 6.728 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.619      ;
; 6.729 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 5.640      ;
; 6.730 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.617      ;
; 6.733 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.614      ;
; 6.737 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.610      ;
; 6.743 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.599      ;
; 6.755 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.567     ; 5.589      ;
; 6.763 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.579      ;
; 6.767 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.575      ;
; 6.793 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.567     ; 5.551      ;
; 6.797 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.566     ; 5.548      ;
; 6.806 ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.566     ; 5.539      ;
; 6.807 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.535      ;
; 6.808 ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.566     ; 5.537      ;
; 6.810 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.532      ;
; 6.812 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.546     ; 5.553      ;
; 6.812 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.546     ; 5.553      ;
; 6.815 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.570     ; 5.526      ;
; 6.834 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.568     ; 5.509      ;
; 6.859 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 5.504      ;
; 6.862 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 5.501      ;
; 6.865 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.574     ; 5.472      ;
; 6.865 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.574     ; 5.472      ;
; 6.873 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data2[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.546     ; 5.492      ;
; 6.875 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data1[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.546     ; 5.490      ;
; 6.891 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 5.472      ;
; 6.892 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 5.471      ;
; 6.933 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 5.436      ;
; 6.934 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 5.435      ;
; 6.957 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.546     ; 5.408      ;
; 6.961 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.546     ; 5.404      ;
; 6.967 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 5.402      ;
; 6.969 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 5.400      ;
; 7.041 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.553     ; 5.317      ;
; 7.041 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.553     ; 5.317      ;
; 7.173 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.574     ; 5.164      ;
; 7.195 ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.546     ; 5.170      ;
; 7.196 ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.546     ; 5.169      ;
; 7.203 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 5.160      ;
+-------+--------------+--------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mem_clk'                                                                                                                                           ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 11.282 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.193      ; 8.301      ;
; 11.469 ; SDRAM_DP64_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.197      ; 8.118      ;
; 11.500 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.194      ; 8.084      ;
; 11.708 ; SDRAM_DP64_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.197      ; 7.879      ;
; 11.710 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.193      ; 7.873      ;
; 12.007 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.196      ; 7.579      ;
; 13.787 ; SDRAM_DP64_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 5.802      ;
; 13.850 ; SDRAM_DP64_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.198      ; 5.738      ;
; 13.985 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.193      ; 5.598      ;
; 13.991 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.193      ; 5.592      ;
; 14.061 ; SDRAM_DP64_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 5.528      ;
; 14.136 ; SDRAM_DP64_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.200      ; 5.454      ;
; 14.270 ; SDRAM_DP64_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.200      ; 5.320      ;
; 14.274 ; SDRAM_DP64_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.198      ; 5.314      ;
; 14.338 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.193      ; 5.245      ;
; 14.351 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.194      ; 5.233      ;
; 14.463 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.194      ; 5.121      ;
; 14.513 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.193      ; 5.070      ;
; 14.515 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.193      ; 5.068      ;
; 14.542 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.194      ; 5.042      ;
; 14.544 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.193      ; 5.039      ;
; 14.544 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.193      ; 5.039      ;
; 14.565 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.194      ; 5.019      ;
; 14.571 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.193      ; 5.012      ;
; 14.576 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.193      ; 5.007      ;
; 14.582 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.194      ; 5.002      ;
; 14.585 ; SDRAM_DP64_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.198      ; 5.003      ;
; 14.588 ; SDRAM_DP64_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.197      ; 4.999      ;
; 14.592 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.193      ; 4.991      ;
; 14.605 ; SDRAM_DP64_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.196      ; 4.981      ;
; 14.613 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.193      ; 4.970      ;
; 14.613 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.193      ; 4.970      ;
; 14.618 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.193      ; 4.965      ;
; 14.618 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.193      ; 4.965      ;
; 14.623 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.193      ; 4.960      ;
; 14.653 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.196      ; 4.933      ;
; 14.672 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.193      ; 4.911      ;
; 14.677 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.193      ; 4.906      ;
; 14.677 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.193      ; 4.906      ;
; 14.677 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.193      ; 4.906      ;
; 14.677 ; SDRAM_DP64_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.196      ; 4.909      ;
; 14.681 ; SDRAM_DP64_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.196      ; 4.905      ;
; 14.683 ; SDRAM_DP64_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.196      ; 4.903      ;
; 14.708 ; SDRAM_DP64_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 4.881      ;
; 14.709 ; SDRAM_DP64_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.196      ; 4.877      ;
; 14.740 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.196      ; 4.846      ;
; 14.758 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.192      ; 4.824      ;
; 14.770 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.192      ; 4.812      ;
; 14.777 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.196      ; 4.809      ;
; 14.806 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.194      ; 4.778      ;
; 14.828 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.194      ; 4.756      ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.211 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[6]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.579     ; 5.211      ;
; 14.502 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[2]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.579     ; 4.920      ;
; 14.502 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[4]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.579     ; 4.920      ;
; 14.523 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.591     ; 4.887      ;
; 14.533 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.579     ; 4.889      ;
; 14.547 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[3]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.591     ; 4.863      ;
; 14.623 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a5~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[5]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.578     ; 4.800      ;
; 14.934 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a5~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[7]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.578     ; 4.489      ;
; 14.994 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 4.857      ;
; 15.135 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a5~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 4.729      ;
; 15.355 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.185     ; 4.508      ;
; 15.364 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.185     ; 4.499      ;
; 17.843 ; VGA:VGA_inst|VGA_mode                                                                                                       ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 1.976      ;
; 17.945 ; hex_low[3]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.200     ; 1.856      ;
; 18.215 ; hex_high[3]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 1.588      ;
; 18.286 ; hex_low[4]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 1.531      ;
; 18.469 ; hex_low[0]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 1.333      ;
; 18.519 ; hex_high[0]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 1.296      ;
; 18.521 ; hex_low[1]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.185     ; 1.295      ;
; 18.522 ; hex_high[2]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 1.293      ;
; 18.525 ; hex_high[1]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 1.290      ;
; 18.552 ; hex_low[6]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 1.265      ;
; 18.552 ; hex_low[5]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 1.265      ;
; 18.553 ; hex_high[4]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.185     ; 1.263      ;
; 18.554 ; hex_high[5]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.185     ; 1.262      ;
; 18.559 ; hex_low[2]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.185     ; 1.257      ;
; 18.566 ; hex_high[7]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.185     ; 1.250      ;
; 18.566 ; hex_high[6]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.185     ; 1.250      ;
; 18.568 ; hex_low[7]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 1.249      ;
; 33.740 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 6.182      ;
; 33.763 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 6.159      ;
; 34.082 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 5.840      ;
; 34.631 ; VGA:VGA_inst|MC6847_gen3:VDG|MCM_data_s[5]                                                                                  ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.427     ; 4.943      ;
; 34.685 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 5.240      ;
; 34.766 ; VGA:VGA_inst|MC6847_gen3:VDG|MCM_data_s[1]                                                                                  ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.427     ; 4.808      ;
; 34.780 ; button_debounce:debounce_inst|clk_div[5]                                                                                    ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 5.124      ;
; 34.780 ; button_debounce:debounce_inst|clk_div[5]                                                                                    ; button_debounce:debounce_inst|button_1_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 5.124      ;
; 34.780 ; button_debounce:debounce_inst|clk_div[5]                                                                                    ; button_debounce:debounce_inst|button_1_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 5.124      ;
; 34.833 ; button_debounce:debounce_inst|clk_div[15]                                                                                   ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 5.071      ;
; 34.833 ; button_debounce:debounce_inst|clk_div[15]                                                                                   ; button_debounce:debounce_inst|button_1_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 5.071      ;
; 34.833 ; button_debounce:debounce_inst|clk_div[15]                                                                                   ; button_debounce:debounce_inst|button_1_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 5.071      ;
; 34.863 ; button_debounce:debounce_inst|button_1_count[0]                                                                             ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 5.041      ;
; 34.863 ; button_debounce:debounce_inst|button_1_count[0]                                                                             ; button_debounce:debounce_inst|button_1_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 5.041      ;
; 34.863 ; button_debounce:debounce_inst|button_1_count[0]                                                                             ; button_debounce:debounce_inst|button_1_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 5.041      ;
; 34.901 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 5.021      ;
; 34.920 ; button_debounce:debounce_inst|clk_div[7]                                                                                    ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.984      ;
; 34.920 ; button_debounce:debounce_inst|clk_div[7]                                                                                    ; button_debounce:debounce_inst|button_1_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.984      ;
; 34.920 ; button_debounce:debounce_inst|clk_div[7]                                                                                    ; button_debounce:debounce_inst|button_1_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.984      ;
; 34.922 ; button_debounce:debounce_inst|clk_div[5]                                                                                    ; button_debounce:debounce_inst|button_3_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.982      ;
; 34.922 ; button_debounce:debounce_inst|clk_div[5]                                                                                    ; button_debounce:debounce_inst|button_3_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.982      ;
; 34.922 ; button_debounce:debounce_inst|clk_div[5]                                                                                    ; button_debounce:debounce_inst|button_3_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.982      ;
; 34.924 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.998      ;
; 34.933 ; VGA:VGA_inst|MC6847_gen3:VDG|MCM_data_s[7]                                                                                  ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.427     ; 4.641      ;
; 34.979 ; button_debounce:debounce_inst|clk_div[9]                                                                                    ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.925      ;
; 34.979 ; button_debounce:debounce_inst|clk_div[9]                                                                                    ; button_debounce:debounce_inst|button_1_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.925      ;
; 34.979 ; button_debounce:debounce_inst|clk_div[9]                                                                                    ; button_debounce:debounce_inst|button_1_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.925      ;
; 34.981 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.936      ;
; 34.981 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.936      ;
; 34.981 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.936      ;
; 34.989 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.928      ;
; 34.989 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.928      ;
; 34.989 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.928      ;
; 34.999 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.926      ;
; 35.009 ; button_debounce:debounce_inst|clk_div[15]                                                                                   ; button_debounce:debounce_inst|button_3_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.895      ;
; 35.009 ; button_debounce:debounce_inst|clk_div[15]                                                                                   ; button_debounce:debounce_inst|button_3_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.895      ;
; 35.009 ; button_debounce:debounce_inst|clk_div[15]                                                                                   ; button_debounce:debounce_inst|button_3_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.895      ;
; 35.018 ; button_debounce:debounce_inst|clk_div[6]                                                                                    ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.886      ;
; 35.018 ; button_debounce:debounce_inst|clk_div[6]                                                                                    ; button_debounce:debounce_inst|button_1_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.886      ;
; 35.018 ; button_debounce:debounce_inst|clk_div[6]                                                                                    ; button_debounce:debounce_inst|button_1_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.886      ;
; 35.028 ; button_debounce:debounce_inst|clk_div[14]                                                                                   ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.876      ;
; 35.028 ; button_debounce:debounce_inst|clk_div[14]                                                                                   ; button_debounce:debounce_inst|button_1_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.876      ;
; 35.028 ; button_debounce:debounce_inst|clk_div[14]                                                                                   ; button_debounce:debounce_inst|button_1_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.876      ;
; 35.082 ; button_debounce:debounce_inst|clk_div[7]                                                                                    ; button_debounce:debounce_inst|button_3_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.822      ;
; 35.082 ; button_debounce:debounce_inst|clk_div[7]                                                                                    ; button_debounce:debounce_inst|button_3_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.822      ;
; 35.082 ; button_debounce:debounce_inst|clk_div[7]                                                                                    ; button_debounce:debounce_inst|button_3_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.822      ;
; 35.084 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.841      ;
; 35.087 ; button_debounce:debounce_inst|clk_div[5]                                                                                    ; button_debounce:debounce_inst|button_2_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.834      ;
; 35.087 ; button_debounce:debounce_inst|clk_div[5]                                                                                    ; button_debounce:debounce_inst|button_2_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.834      ;
; 35.087 ; button_debounce:debounce_inst|clk_div[5]                                                                                    ; button_debounce:debounce_inst|button_2_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.834      ;
; 35.125 ; VGA:VGA_inst|MC6847_gen3:VDG|MCM_data_s[4]                                                                                  ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.427     ; 4.449      ;
; 35.136 ; VGA:VGA_inst|MC6847_gen3:VDG|MCM_data_s[3]                                                                                  ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.427     ; 4.438      ;
; 35.139 ; button_debounce:debounce_inst|clk_div[13]                                                                                   ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.765      ;
; 35.139 ; button_debounce:debounce_inst|clk_div[13]                                                                                   ; button_debounce:debounce_inst|button_1_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.765      ;
; 35.139 ; button_debounce:debounce_inst|clk_div[13]                                                                                   ; button_debounce:debounce_inst|button_1_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.765      ;
; 35.151 ; button_debounce:debounce_inst|clk_div[9]                                                                                    ; button_debounce:debounce_inst|button_3_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.753      ;
; 35.151 ; button_debounce:debounce_inst|clk_div[9]                                                                                    ; button_debounce:debounce_inst|button_3_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.753      ;
; 35.151 ; button_debounce:debounce_inst|clk_div[9]                                                                                    ; button_debounce:debounce_inst|button_3_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.753      ;
; 35.153 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.776      ;
; 35.153 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.776      ;
; 35.153 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.776      ;
; 35.153 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.776      ;
; 35.153 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.776      ;
; 35.153 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.776      ;
; 35.153 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.776      ;
; 35.153 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.776      ;
; 35.163 ; button_debounce:debounce_inst|clk_div[10]                                                                                   ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.741      ;
; 35.163 ; button_debounce:debounce_inst|clk_div[10]                                                                                   ; button_debounce:debounce_inst|button_1_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.741      ;
; 35.163 ; button_debounce:debounce_inst|clk_div[10]                                                                                   ; button_debounce:debounce_inst|button_1_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 4.741      ;
; 35.163 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.754      ;
; 35.163 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.754      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[14]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.136      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[0]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.142      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[5]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.485      ; 1.141      ;
; 0.403 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[14]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a12~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.141      ;
; 0.403 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[10]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.144      ;
; 0.403 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[8]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.138      ;
; 0.404 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[12]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a7~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.142      ;
; 0.404 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[10]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.141      ;
; 0.405 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[3]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.485      ; 1.144      ;
; 0.405 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[4]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.485      ; 1.144      ;
; 0.407 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[11]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a7~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.145      ;
; 0.407 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[2]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.142      ;
; 0.408 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[9]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a7~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.146      ;
; 0.409 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[10]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a7~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.147      ;
; 0.410 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[1]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.148      ;
; 0.410 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[4]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.151      ;
; 0.412 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[2]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.147      ;
; 0.413 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[10]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a7~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.151      ;
; 0.416 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[8]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a7~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.154      ;
; 0.416 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[6]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.485      ; 1.155      ;
; 0.417 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[3]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.485      ; 1.156      ;
; 0.419 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[4]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.160      ;
; 0.420 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[8]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.155      ;
; 0.420 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[0]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.161      ;
; 0.426 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[2]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.167      ;
; 0.432 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[9]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.173      ;
; 0.433 ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard                     ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[12]                 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[12]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[13]                 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[13]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[14]                 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[14]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[0]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[0]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; RIPTIDE_III:CPU_inst|ALU:ALU0|OVF_reg                       ; RIPTIDE_III:CPU_inst|ALU:ALU0|OVF_reg                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[9]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.169      ;
; 0.435 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|alu_op_reg[0] ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|alu_op_reg[0]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|alu_op_reg[1] ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|alu_op_reg[1]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.436 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|prev_hazard   ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|prev_hazard                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[1]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.177      ;
; 0.437 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[13]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.172      ;
; 0.437 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[1]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.172      ;
; 0.440 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[13]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.181      ;
; 0.441 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[6]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.485      ; 1.180      ;
; 0.443 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[11]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a7~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.181      ;
; 0.444 ; RIPTIDE_III:CPU_inst|CALL2                                  ; RIPTIDE_III:CPU_inst|CALL2                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.758      ;
; 0.444 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[2]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.185      ;
; 0.450 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[15]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.183      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[6]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[6]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[7]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[7]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[7]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[7]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[11]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[11]                 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[11]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[12]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[13]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[14]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[6]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[6]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[6]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[6]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[7]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[7]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[7]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[7]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[11]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[11]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[12]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[12]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[13]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[13]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[14]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[14]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|address[0]   ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|address[0]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[9]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.182      ;
; 0.452 ; SDRAM_DP64_I:SDRAM_controller|data_hold[12]                 ; SDRAM_DP64_I:SDRAM_controller|data_hold[12]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_DP64_I:SDRAM_controller|data_hold[28]                 ; SDRAM_DP64_I:SDRAM_controller|data_hold[28]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_DP64_I:SDRAM_controller|data_hold[11]                 ; SDRAM_DP64_I:SDRAM_controller|data_hold[11]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_DP64_I:SDRAM_controller|data_hold[27]                 ; SDRAM_DP64_I:SDRAM_controller|data_hold[27]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_DP64_I:SDRAM_controller|data_hold[10]                 ; SDRAM_DP64_I:SDRAM_controller|data_hold[10]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_DP64_I:SDRAM_controller|data_hold[26]                 ; SDRAM_DP64_I:SDRAM_controller|data_hold[26]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_DP64_I:SDRAM_controller|data_hold[4]                  ; SDRAM_DP64_I:SDRAM_controller|data_hold[4]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_DP64_I:SDRAM_controller|data_hold[20]                 ; SDRAM_DP64_I:SDRAM_controller|data_hold[20]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_DP64_I:SDRAM_controller|data_hold[19]                 ; SDRAM_DP64_I:SDRAM_controller|data_hold[19]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_DP64_I:SDRAM_controller|data_hold[3]                  ; SDRAM_DP64_I:SDRAM_controller|data_hold[3]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[10]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[10]                 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[10]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[9]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[9]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[9]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[2]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[2]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[2]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[3]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[3]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[3]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[3]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[4]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[4]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[4]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[4]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[1]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[1]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[1]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[10]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[9]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[9]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[2]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[2]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[3]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[3]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[3]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[3]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[4]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[4]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[4]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[4]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
+-------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.453 ; button_debounce:debounce_inst|button_out[1]                         ; button_debounce:debounce_inst|button_out[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; button_debounce:debounce_inst|button_1_count[0]                     ; button_debounce:debounce_inst|button_1_count[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; button_debounce:debounce_inst|button_out[0]                         ; button_debounce:debounce_inst|button_out[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; button_debounce:debounce_inst|button_0_count[0]                     ; button_debounce:debounce_inst|button_0_count[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; button_debounce:debounce_inst|button_out[2]                         ; button_debounce:debounce_inst|button_out[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; button_debounce:debounce_inst|button_2_count[0]                     ; button_debounce:debounce_inst|button_2_count[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                            ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; button_debounce:debounce_inst|button_out[3]                         ; button_debounce:debounce_inst|button_out[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; button_debounce:debounce_inst|button_3_count[0]                     ; button_debounce:debounce_inst|button_3_count[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; button_debounce:debounce_inst|clk_div[0]                            ; button_debounce:debounce_inst|clk_div[0]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[0]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[0]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.491 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.784      ;
; 0.501 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.504 ; rst_s                                                               ; rst                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.511 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.804      ;
; 0.517 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.810      ;
; 0.524 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.816      ;
; 0.528 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.625 ; hex_high[5]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.034      ;
; 0.626 ; hex_high[4]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.035      ;
; 0.628 ; hex_low[6]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.037      ;
; 0.628 ; hex_low[5]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.037      ;
; 0.659 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]                         ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.952      ;
; 0.700 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.440      ;
; 0.700 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.725 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.017      ;
; 0.736 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[8]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.028      ;
; 0.737 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.029      ;
; 0.737 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[6]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.029      ;
; 0.737 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[4]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.029      ;
; 0.738 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[14] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[14]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[12] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[12]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[10] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[10]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.030      ;
; 0.739 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[2]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.740 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[9]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[7]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.032      ;
; 0.741 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[15] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[15]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[13] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[13]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[11] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[11]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[5]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[3]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.033      ;
; 0.743 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.745 ; button_debounce:debounce_inst|button_3_count[3]                     ; button_debounce:debounce_inst|button_3_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; button_debounce:debounce_inst|clk_div[11]                           ; button_debounce:debounce_inst|clk_div[11]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; button_debounce:debounce_inst|clk_div[10]                           ; button_debounce:debounce_inst|clk_div[10]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; button_debounce:debounce_inst|clk_div[8]                            ; button_debounce:debounce_inst|clk_div[8]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.750 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.043      ;
; 0.751 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.044      ;
; 0.751 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.044      ;
; 0.754 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.755 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.758 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.050      ;
; 0.759 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[0]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.051      ;
; 0.759 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[1]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.051      ;
; 0.760 ; button_debounce:debounce_inst|button_0_count[2]                     ; button_debounce:debounce_inst|button_0_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.052      ;
; 0.760 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                         ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.762 ; button_debounce:debounce_inst|button_1_count[1]                     ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; button_debounce:debounce_inst|clk_div[6]                            ; button_debounce:debounce_inst|clk_div[6]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; button_debounce:debounce_inst|clk_div[2]                            ; button_debounce:debounce_inst|clk_div[2]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; button_debounce:debounce_inst|clk_div[14]                           ; button_debounce:debounce_inst|clk_div[14]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; button_debounce:debounce_inst|clk_div[4]                            ; button_debounce:debounce_inst|clk_div[4]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; button_debounce:debounce_inst|clk_div[3]                            ; button_debounce:debounce_inst|clk_div[3]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; button_debounce:debounce_inst|clk_div[13]                           ; button_debounce:debounce_inst|clk_div[13]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; button_debounce:debounce_inst|clk_div[12]                           ; button_debounce:debounce_inst|clk_div[12]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; button_debounce:debounce_inst|clk_div[5]                            ; button_debounce:debounce_inst|clk_div[5]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; button_debounce:debounce_inst|clk_div[15]                           ; button_debounce:debounce_inst|clk_div[15]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; button_debounce:debounce_inst|clk_div[9]                            ; button_debounce:debounce_inst|clk_div[9]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; button_debounce:debounce_inst|clk_div[7]                            ; button_debounce:debounce_inst|clk_div[7]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.771 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.512      ;
; 0.772 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.065      ;
; 0.775 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                         ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.068      ;
; 0.776 ; button_debounce:debounce_inst|button_3_count[1]                     ; button_debounce:debounce_inst|button_3_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.068      ;
; 0.780 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.072      ;
; 0.780 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.780 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.780 ; hex_high[6]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.189      ;
; 0.780 ; hex_low[7]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.189      ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mem_clk'                                                                                                                                           ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 1.993 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.569      ; 4.472      ;
; 2.001 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.567      ; 4.478      ;
; 2.006 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.567      ; 4.483      ;
; 2.032 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.566      ; 4.508      ;
; 2.033 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.569      ; 4.512      ;
; 2.037 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.566      ; 4.513      ;
; 2.037 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.566      ; 4.513      ;
; 2.037 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.566      ; 4.513      ;
; 2.041 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.565      ; 4.516      ;
; 2.054 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.565      ; 4.529      ;
; 2.099 ; SDRAM_DP64_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.569      ; 4.578      ;
; 2.107 ; SDRAM_DP64_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.569      ; 4.586      ;
; 2.115 ; SDRAM_DP64_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.569      ; 4.594      ;
; 2.123 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.566      ; 4.599      ;
; 2.125 ; SDRAM_DP64_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.569      ; 4.604      ;
; 2.134 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.566      ; 4.610      ;
; 2.140 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.569      ; 4.619      ;
; 2.140 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.566      ; 4.616      ;
; 2.140 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.566      ; 4.616      ;
; 2.144 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.566      ; 4.620      ;
; 2.144 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.566      ; 4.620      ;
; 2.145 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.566      ; 4.621      ;
; 2.152 ; SDRAM_DP64_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 4.634      ;
; 2.153 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.567      ; 4.630      ;
; 2.154 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.567      ; 4.631      ;
; 2.186 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.566      ; 4.662      ;
; 2.224 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.567      ; 4.701      ;
; 2.238 ; SDRAM_DP64_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.571      ; 4.719      ;
; 2.239 ; SDRAM_DP64_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.570      ; 4.719      ;
; 2.262 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.567      ; 4.739      ;
; 2.265 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.566      ; 4.741      ;
; 2.267 ; SDRAM_DP64_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.569      ; 4.746      ;
; 2.275 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.566      ; 4.751      ;
; 2.275 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.566      ; 4.751      ;
; 2.297 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.566      ; 4.773      ;
; 2.435 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.567      ; 4.912      ;
; 2.467 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.566      ; 4.943      ;
; 2.540 ; SDRAM_DP64_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.571      ; 5.021      ;
; 2.569 ; SDRAM_DP64_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.573      ; 5.052      ;
; 2.606 ; SDRAM_DP64_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.573      ; 5.089      ;
; 2.699 ; SDRAM_DP64_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 5.181      ;
; 2.819 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.566      ; 5.295      ;
; 2.825 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.566      ; 5.301      ;
; 2.878 ; SDRAM_DP64_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 5.360      ;
; 2.927 ; SDRAM_DP64_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.571      ; 5.408      ;
; 4.872 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.569      ; 7.351      ;
; 5.031 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.566      ; 7.507      ;
; 5.071 ; SDRAM_DP64_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.570      ; 7.551      ;
; 5.325 ; SDRAM_DP64_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.570      ; 7.805      ;
; 5.420 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.567      ; 7.897      ;
; 5.466 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.566      ; 7.942      ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                 ;
+--------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.771 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 5.177      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|XEC1                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 5.176      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|NZT1                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 5.176      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 5.179      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 5.179      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 5.179      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 5.179      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.150      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.150      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC1                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.150      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 5.176      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.177      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.177      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.177      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.177      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.177      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.177      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 5.178      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 5.178      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 5.178      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 5.178      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 5.179      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 5.179      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w1                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 5.145      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC3                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 5.145      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC2                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 5.145      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|XEC2                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 5.176      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|NZT2                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 5.176      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren3             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.149      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 5.179      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 5.179      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 5.179      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op3[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.170      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 5.145      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC4                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.149      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.170      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L2[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.150      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D04[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.150      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D03[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.150      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.150      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_mux2            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 5.145      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC6                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.149      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC5                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.149      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC2                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.150      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC3                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.150      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC4                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.150      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 5.176      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.170      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.170      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.177      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.177      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.177      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.177      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.177      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.177      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 5.178      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 5.178      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 5.178      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 5.178      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 5.179      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 5.178      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 5.178      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 5.179      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 5.179      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w3                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 5.145      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w2                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 5.145      ;
; 14.772 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w4                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.149      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 5.143      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 5.143      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source1          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 5.143      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 5.145      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 5.145      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 5.143      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 5.143      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 5.143      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 5.145      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_mux1            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 5.143      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 5.145      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren1             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 5.143      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC1                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 5.143      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren2             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 5.150      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op3[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 5.146      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 5.145      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_b_source3          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 5.145      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 5.145      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source3          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 5.146      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source2          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 5.145      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 5.146      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 5.145      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 5.145      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 5.145      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 5.150      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L3[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 5.150      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 5.150      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 5.150      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L3[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 5.150      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 5.150      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 5.150      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L3[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 5.150      ;
; 14.773 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 5.150      ;
+--------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+--------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 36.195 ; rst       ; button_debounce:debounce_inst|button_1_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.738      ;
; 36.195 ; rst       ; button_debounce:debounce_inst|button_out[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.738      ;
; 36.195 ; rst       ; button_debounce:debounce_inst|button_out[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.738      ;
; 36.195 ; rst       ; button_debounce:debounce_inst|button_0_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.738      ;
; 36.195 ; rst       ; button_debounce:debounce_inst|clk_div[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.738      ;
; 36.239 ; rst       ; button_debounce:debounce_inst|button_1_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.690      ;
; 36.239 ; rst       ; button_debounce:debounce_inst|button_1_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.690      ;
; 36.239 ; rst       ; button_debounce:debounce_inst|button_1_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.690      ;
; 36.240 ; rst       ; button_debounce:debounce_inst|button_out[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 3.694      ;
; 36.240 ; rst       ; button_debounce:debounce_inst|button_2_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 3.694      ;
; 36.240 ; rst       ; button_debounce:debounce_inst|button_2_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 3.694      ;
; 36.240 ; rst       ; button_debounce:debounce_inst|button_2_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 3.694      ;
; 36.240 ; rst       ; button_debounce:debounce_inst|button_2_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 3.694      ;
; 36.615 ; rst       ; button_debounce:debounce_inst|button_0_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 3.319      ;
; 36.615 ; rst       ; button_debounce:debounce_inst|button_0_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 3.319      ;
; 36.615 ; rst       ; button_debounce:debounce_inst|button_0_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 3.319      ;
; 36.653 ; rst       ; button_debounce:debounce_inst|clk_div[15]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.280      ;
; 36.653 ; rst       ; button_debounce:debounce_inst|clk_div[14]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.280      ;
; 36.653 ; rst       ; button_debounce:debounce_inst|clk_div[13]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.280      ;
; 36.653 ; rst       ; button_debounce:debounce_inst|clk_div[12]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.280      ;
; 36.653 ; rst       ; button_debounce:debounce_inst|clk_div[11]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.280      ;
; 36.653 ; rst       ; button_debounce:debounce_inst|clk_div[10]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.280      ;
; 36.653 ; rst       ; button_debounce:debounce_inst|clk_div[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.280      ;
; 36.653 ; rst       ; button_debounce:debounce_inst|clk_div[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.280      ;
; 36.653 ; rst       ; button_debounce:debounce_inst|clk_div[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.280      ;
; 36.653 ; rst       ; button_debounce:debounce_inst|clk_div[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.280      ;
; 36.653 ; rst       ; button_debounce:debounce_inst|clk_div[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.280      ;
; 36.653 ; rst       ; button_debounce:debounce_inst|clk_div[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.280      ;
; 36.653 ; rst       ; button_debounce:debounce_inst|clk_div[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.280      ;
; 36.653 ; rst       ; button_debounce:debounce_inst|clk_div[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.280      ;
; 36.653 ; rst       ; button_debounce:debounce_inst|clk_div[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.280      ;
; 37.287 ; rst       ; button_debounce:debounce_inst|button_3_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.642      ;
; 37.287 ; rst       ; button_debounce:debounce_inst|button_3_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.642      ;
; 37.287 ; rst       ; button_debounce:debounce_inst|button_3_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.642      ;
; 37.335 ; rst       ; button_debounce:debounce_inst|button_out[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.594      ;
; 37.335 ; rst       ; button_debounce:debounce_inst|button_3_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.594      ;
+--------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                 ;
+-------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.688 ; rst                      ; MSC:MSC_inst|p2_flush_req                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 2.120      ;
; 1.688 ; rst                      ; MSC:MSC_inst|prev_p2_flush_reg              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 2.120      ;
; 1.688 ; rst                      ; MSC:MSC_inst|p2_reset_req                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 2.120      ;
; 1.688 ; rst                      ; MSC:MSC_inst|prev_p2_reset_reg              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 2.120      ;
; 1.688 ; rst                      ; MSC:MSC_inst|p2_active                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 2.120      ;
; 1.688 ; rst                      ; MSC:MSC_inst|prev_p2_req                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 2.120      ;
; 1.850 ; rst                      ; MSC:MSC_inst|program_page[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 2.293      ;
; 1.850 ; rst                      ; MSC:MSC_inst|data_page[6]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 2.293      ;
; 1.850 ; rst                      ; MSC:MSC_inst|data_page[5]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 2.293      ;
; 1.850 ; rst                      ; MSC:MSC_inst|data_page[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 2.293      ;
; 1.965 ; rst                      ; MSC:MSC_inst|p1_reset_reg                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.207      ; 2.404      ;
; 2.005 ; rst                      ; MSC:MSC_inst|p2_flush_reg                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 2.437      ;
; 2.005 ; rst                      ; MSC:MSC_inst|p2_control_enable              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 2.437      ;
; 2.005 ; rst                      ; MSC:MSC_inst|p1_control_enable              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 2.437      ;
; 2.005 ; rst                      ; VGA:VGA_inst|VGA_mode                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 2.437      ;
; 2.005 ; rst                      ; MSC:MSC_inst|p2_reset_reg                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 2.437      ;
; 2.221 ; rst                      ; MSC:MSC_inst|data_page[4]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 2.650      ;
; 2.221 ; rst                      ; MSC:MSC_inst|program_page[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 2.650      ;
; 2.221 ; rst                      ; MSC:MSC_inst|program_page[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 2.650      ;
; 2.221 ; rst                      ; MSC:MSC_inst|data_page[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 2.650      ;
; 2.221 ; rst                      ; MSC:MSC_inst|program_page[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 2.650      ;
; 2.221 ; rst                      ; MSC:MSC_inst|data_page[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 2.650      ;
; 2.221 ; rst                      ; MSC:MSC_inst|program_page[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 2.650      ;
; 2.221 ; rst                      ; MSC:MSC_inst|data_page[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 2.650      ;
; 2.221 ; rst                      ; MSC:MSC_inst|program_page[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 2.650      ;
; 2.556 ; rst                      ; MSC:MSC_inst|p1_reset_req                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 2.978      ;
; 2.556 ; rst                      ; MSC:MSC_inst|prev_p1_reset_reg              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 2.978      ;
; 2.556 ; rst                      ; MSC:MSC_inst|p1_active                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 2.978      ;
; 2.556 ; rst                      ; MSC:MSC_inst|prev_p1_req                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 2.978      ;
; 2.615 ; rst                      ; keyboard:keyboard_inst|rx_overwrite         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 3.035      ;
; 2.615 ; rst                      ; keyboard:keyboard_inst|tx_overwrite         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 3.035      ;
; 2.637 ; rst                      ; keyboard:keyboard_inst|to_CPU[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 3.057      ;
; 2.671 ; rst                      ; serial:serial_inst|to_CPU[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.106      ;
; 2.671 ; rst                      ; serial:serial_inst|to_CPU[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.106      ;
; 2.704 ; rst                      ; keyboard:keyboard_inst|to_CPU[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 3.126      ;
; 2.704 ; rst                      ; keyboard:keyboard_inst|to_CPU[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 3.126      ;
; 2.719 ; rst                      ; serial:serial_inst|rx_overwrite             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.198      ; 3.149      ;
; 2.719 ; rst                      ; serial:serial_inst|tx_overwrite             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.198      ; 3.149      ;
; 2.724 ; rst                      ; serial:serial_inst|to_CPU[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.159      ;
; 2.724 ; rst                      ; serial:serial_inst|to_CPU[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.159      ;
; 2.748 ; rst                      ; serial:serial_inst|tx_active                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 3.173      ;
; 2.933 ; rst                      ; keyboard:keyboard_inst|to_CPU[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 3.351      ;
; 2.933 ; rst                      ; keyboard:keyboard_inst|to_CPU[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 3.351      ;
; 2.933 ; rst                      ; keyboard:keyboard_inst|to_CPU[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 3.351      ;
; 2.933 ; rst                      ; keyboard:keyboard_inst|to_CPU[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 3.351      ;
; 2.933 ; rst                      ; keyboard:keyboard_inst|to_CPU[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 3.351      ;
; 2.946 ; rst                      ; serial:serial_inst|to_CPU[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.199      ; 3.377      ;
; 3.321 ; rst                      ; serial:serial_inst|to_CPU[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 3.750      ;
; 3.321 ; rst                      ; serial:serial_inst|to_CPU[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 3.750      ;
; 3.321 ; rst                      ; serial:serial_inst|to_CPU[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 3.750      ;
; 4.003 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.606      ; 4.821      ;
; 4.003 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.606      ; 4.821      ;
; 4.003 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.606      ; 4.821      ;
; 4.003 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.606      ; 4.821      ;
; 4.003 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.606      ; 4.821      ;
; 4.003 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|CALL2                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.606      ; 4.821      ;
; 4.004 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.603      ; 4.819      ;
; 4.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.586      ; 4.818      ;
; 4.027 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[13]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 4.817      ;
; 4.027 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[14]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 4.817      ;
; 4.027 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.580      ; 4.819      ;
; 4.027 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.580      ; 4.819      ;
; 4.027 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.580      ; 4.819      ;
; 4.047 ; rst                      ; keyboard:keyboard_inst|tx_active            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 4.481      ;
; 4.061 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.564      ; 4.837      ;
; 4.061 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.564      ; 4.837      ;
; 4.061 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.564      ; 4.837      ;
; 4.480 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[15]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.125      ; 4.817      ;
; 4.480 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[10]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.125      ; 4.817      ;
; 4.480 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[9]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.125      ; 4.817      ;
; 4.480 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.125      ; 4.817      ;
; 4.480 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[11]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.125      ; 4.817      ;
; 4.480 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[12]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.125      ; 4.817      ;
; 4.480 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.127      ; 4.819      ;
; 4.480 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[12]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.127      ; 4.819      ;
; 4.480 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.127      ; 4.819      ;
; 4.480 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.127      ; 4.819      ;
; 4.480 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[12]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.127      ; 4.819      ;
; 4.480 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[12]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.127      ; 4.819      ;
; 4.480 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.127      ; 4.819      ;
; 4.480 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.127      ; 4.819      ;
; 4.480 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.127      ; 4.819      ;
; 4.480 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.127      ; 4.819      ;
; 4.480 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|prev_XEC        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.126      ; 4.818      ;
; 4.481 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.125      ; 4.818      ;
; 4.481 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.125      ; 4.818      ;
; 4.481 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.125      ; 4.818      ;
; 4.481 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.125      ; 4.818      ;
; 4.481 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.125      ; 4.818      ;
; 4.481 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.125      ; 4.818      ;
; 4.481 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.125      ; 4.818      ;
; 4.481 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 4.809      ;
; 4.481 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 4.809      ;
; 4.481 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 4.809      ;
; 4.481 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 4.809      ;
; 4.481 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op3[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 4.809      ;
; 4.481 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 4.809      ;
; 4.481 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 4.809      ;
; 4.481 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 4.809      ;
; 4.481 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 4.809      ;
+-------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+-------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.106 ; rst       ; button_debounce:debounce_inst|button_out[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.406      ;
; 2.106 ; rst       ; button_debounce:debounce_inst|button_3_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.406      ;
; 2.156 ; rst       ; button_debounce:debounce_inst|button_3_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.456      ;
; 2.156 ; rst       ; button_debounce:debounce_inst|button_3_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.456      ;
; 2.156 ; rst       ; button_debounce:debounce_inst|button_3_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.456      ;
; 2.664 ; rst       ; button_debounce:debounce_inst|clk_div[15]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.981      ;
; 2.664 ; rst       ; button_debounce:debounce_inst|clk_div[14]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.981      ;
; 2.664 ; rst       ; button_debounce:debounce_inst|clk_div[13]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.981      ;
; 2.664 ; rst       ; button_debounce:debounce_inst|clk_div[12]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.981      ;
; 2.664 ; rst       ; button_debounce:debounce_inst|clk_div[11]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.981      ;
; 2.664 ; rst       ; button_debounce:debounce_inst|clk_div[10]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.981      ;
; 2.664 ; rst       ; button_debounce:debounce_inst|clk_div[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.981      ;
; 2.664 ; rst       ; button_debounce:debounce_inst|clk_div[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.981      ;
; 2.664 ; rst       ; button_debounce:debounce_inst|clk_div[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.981      ;
; 2.664 ; rst       ; button_debounce:debounce_inst|clk_div[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.981      ;
; 2.664 ; rst       ; button_debounce:debounce_inst|clk_div[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.981      ;
; 2.664 ; rst       ; button_debounce:debounce_inst|clk_div[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.981      ;
; 2.664 ; rst       ; button_debounce:debounce_inst|clk_div[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.981      ;
; 2.664 ; rst       ; button_debounce:debounce_inst|clk_div[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.981      ;
; 2.664 ; rst       ; button_debounce:debounce_inst|clk_div[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.981      ;
; 2.712 ; rst       ; button_debounce:debounce_inst|button_0_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 3.029      ;
; 2.712 ; rst       ; button_debounce:debounce_inst|button_0_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 3.029      ;
; 2.712 ; rst       ; button_debounce:debounce_inst|button_0_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 3.029      ;
; 3.014 ; rst       ; button_debounce:debounce_inst|button_out[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.332      ;
; 3.014 ; rst       ; button_debounce:debounce_inst|button_2_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.332      ;
; 3.014 ; rst       ; button_debounce:debounce_inst|button_2_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.332      ;
; 3.014 ; rst       ; button_debounce:debounce_inst|button_2_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.332      ;
; 3.014 ; rst       ; button_debounce:debounce_inst|button_2_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.332      ;
; 3.041 ; rst       ; button_debounce:debounce_inst|button_1_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.342      ;
; 3.041 ; rst       ; button_debounce:debounce_inst|button_1_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.342      ;
; 3.041 ; rst       ; button_debounce:debounce_inst|button_1_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.342      ;
; 3.086 ; rst       ; button_debounce:debounce_inst|button_1_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 3.403      ;
; 3.086 ; rst       ; button_debounce:debounce_inst|button_out[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 3.403      ;
; 3.086 ; rst       ; button_debounce:debounce_inst|button_out[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 3.403      ;
; 3.086 ; rst       ; button_debounce:debounce_inst|button_0_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 3.403      ;
; 3.086 ; rst       ; button_debounce:debounce_inst|clk_div[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 3.403      ;
+-------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 53.327 ns




+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 93.17 MHz  ; 93.17 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 170.47 MHz ; 170.47 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.971  ; 0.000         ;
; mem_clk                                              ; 12.095 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.678 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.378 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
; mem_clk                                              ; 1.669 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 15.102 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 36.423 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.514 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.887 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.314  ; 0.000         ;
; mem_clk                                              ; 4.314  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.665  ; 0.000         ;
; clk                                                  ; 9.855  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.717 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                               ;
+-------+--------------+--------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 6.971 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.367     ; 5.574      ;
; 6.977 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.367     ; 5.568      ;
; 7.073 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.370     ; 5.469      ;
; 7.081 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 5.458      ;
; 7.089 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.369     ; 5.454      ;
; 7.094 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.369     ; 5.449      ;
; 7.156 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.371     ; 5.385      ;
; 7.197 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.370     ; 5.345      ;
; 7.227 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.359     ; 5.326      ;
; 7.229 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.359     ; 5.324      ;
; 7.236 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.355     ; 5.321      ;
; 7.236 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.355     ; 5.321      ;
; 7.256 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.367     ; 5.289      ;
; 7.258 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.367     ; 5.287      ;
; 7.261 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.359     ; 5.292      ;
; 7.276 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.359     ; 5.277      ;
; 7.284 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.374     ; 5.254      ;
; 7.312 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data2[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.350     ; 5.250      ;
; 7.313 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data1[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.350     ; 5.249      ;
; 7.332 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.366     ; 5.214      ;
; 7.333 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.366     ; 5.213      ;
; 7.366 ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 5.173      ;
; 7.368 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.348     ; 5.196      ;
; 7.368 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data0[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.348     ; 5.196      ;
; 7.383 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.355     ; 5.174      ;
; 7.384 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.355     ; 5.173      ;
; 7.403 ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.367     ; 5.142      ;
; 7.404 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.359     ; 5.149      ;
; 7.405 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.348     ; 5.159      ;
; 7.405 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.348     ; 5.159      ;
; 7.406 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.359     ; 5.147      ;
; 7.436 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.367     ; 5.109      ;
; 7.458 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.366     ; 5.088      ;
; 7.472 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.369     ; 5.071      ;
; 7.477 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 5.062      ;
; 7.481 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.370     ; 5.061      ;
; 7.486 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.356     ; 5.070      ;
; 7.488 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.356     ; 5.068      ;
; 7.506 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.356     ; 5.050      ;
; 7.506 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.356     ; 5.050      ;
; 7.513 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.366     ; 5.033      ;
; 7.521 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.366     ; 5.025      ;
; 7.525 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.366     ; 5.021      ;
; 7.535 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.370     ; 5.007      ;
; 7.539 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.359     ; 5.014      ;
; 7.541 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.359     ; 5.012      ;
; 7.541 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.359     ; 5.012      ;
; 7.542 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data0[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.379     ; 4.991      ;
; 7.543 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.367     ; 5.002      ;
; 7.543 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.379     ; 4.990      ;
; 7.547 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 4.992      ;
; 7.548 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.367     ; 4.997      ;
; 7.548 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 4.991      ;
; 7.548 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 4.991      ;
; 7.552 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.369     ; 4.991      ;
; 7.552 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.348     ; 5.012      ;
; 7.552 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.348     ; 5.012      ;
; 7.566 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.367     ; 4.979      ;
; 7.569 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.367     ; 4.976      ;
; 7.569 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.367     ; 4.976      ;
; 7.572 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.367     ; 4.973      ;
; 7.574 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.367     ; 4.971      ;
; 7.582 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 4.957      ;
; 7.583 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.366     ; 4.963      ;
; 7.584 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.348     ; 4.980      ;
; 7.586 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.348     ; 4.978      ;
; 7.587 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.366     ; 4.959      ;
; 7.601 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.371     ; 4.940      ;
; 7.604 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 4.935      ;
; 7.607 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 4.932      ;
; 7.639 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.371     ; 4.902      ;
; 7.640 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.369     ; 4.903      ;
; 7.648 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 4.891      ;
; 7.651 ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.369     ; 4.892      ;
; 7.651 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 4.888      ;
; 7.653 ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.369     ; 4.890      ;
; 7.660 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.374     ; 4.878      ;
; 7.669 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.350     ; 4.893      ;
; 7.669 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.350     ; 4.893      ;
; 7.675 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.370     ; 4.867      ;
; 7.707 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.355     ; 4.850      ;
; 7.710 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.355     ; 4.847      ;
; 7.716 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.378     ; 4.818      ;
; 7.716 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.378     ; 4.818      ;
; 7.728 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data2[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.350     ; 4.834      ;
; 7.729 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data1[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.350     ; 4.833      ;
; 7.740 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.355     ; 4.817      ;
; 7.742 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.355     ; 4.815      ;
; 7.779 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.348     ; 4.785      ;
; 7.780 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.348     ; 4.784      ;
; 7.799 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.348     ; 4.765      ;
; 7.799 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.350     ; 4.763      ;
; 7.801 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.348     ; 4.763      ;
; 7.803 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.350     ; 4.759      ;
; 7.850 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.359     ; 4.703      ;
; 7.850 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.359     ; 4.703      ;
; 7.968 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.378     ; 4.566      ;
; 8.006 ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.350     ; 4.556      ;
; 8.006 ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.350     ; 4.556      ;
; 8.008 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p1_data0[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.356     ; 4.548      ;
+-------+--------------+--------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mem_clk'                                                                                                                                            ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 12.095 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 7.314      ;
; 12.206 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 7.203      ;
; 12.293 ; SDRAM_DP64_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.021      ; 7.118      ;
; 12.500 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 6.909      ;
; 12.561 ; SDRAM_DP64_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.021      ; 6.850      ;
; 12.764 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.021      ; 6.647      ;
; 14.037 ; SDRAM_DP64_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.023      ; 5.376      ;
; 14.121 ; SDRAM_DP64_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.022      ; 5.291      ;
; 14.312 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 5.097      ;
; 14.318 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 5.091      ;
; 14.320 ; SDRAM_DP64_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.023      ; 5.093      ;
; 14.373 ; SDRAM_DP64_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.024      ; 5.041      ;
; 14.521 ; SDRAM_DP64_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.024      ; 4.893      ;
; 14.532 ; SDRAM_DP64_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.022      ; 4.880      ;
; 14.596 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 4.813      ;
; 14.621 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 4.788      ;
; 14.714 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 4.695      ;
; 14.760 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 4.649      ;
; 14.792 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 4.617      ;
; 14.809 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 4.600      ;
; 14.824 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 4.585      ;
; 14.830 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 4.579      ;
; 14.831 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 4.578      ;
; 14.831 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 4.578      ;
; 14.834 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 4.575      ;
; 14.837 ; SDRAM_DP64_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.022      ; 4.575      ;
; 14.844 ; SDRAM_DP64_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.021      ; 4.567      ;
; 14.848 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 4.561      ;
; 14.859 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 4.550      ;
; 14.859 ; SDRAM_DP64_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.021      ; 4.552      ;
; 14.891 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 4.518      ;
; 14.891 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 4.518      ;
; 14.897 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 4.512      ;
; 14.897 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 4.512      ;
; 14.900 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 4.509      ;
; 14.916 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.021      ; 4.495      ;
; 14.922 ; SDRAM_DP64_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.021      ; 4.489      ;
; 14.930 ; SDRAM_DP64_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.021      ; 4.481      ;
; 14.931 ; SDRAM_DP64_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.021      ; 4.480      ;
; 14.947 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 4.462      ;
; 14.949 ; SDRAM_DP64_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.023      ; 4.464      ;
; 14.951 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 4.458      ;
; 14.951 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 4.458      ;
; 14.951 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 4.458      ;
; 14.957 ; SDRAM_DP64_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.021      ; 4.454      ;
; 15.000 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.021      ; 4.411      ;
; 15.015 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.018      ; 4.393      ;
; 15.037 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.018      ; 4.371      ;
; 15.038 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.021      ; 4.373      ;
; 15.049 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 4.360      ;
; 15.067 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 4.342      ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.678 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[6]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.512     ; 4.812      ;
; 14.961 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[4]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.512     ; 4.529      ;
; 14.964 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[2]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.512     ; 4.526      ;
; 14.984 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.520     ; 4.498      ;
; 14.998 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.512     ; 4.492      ;
; 15.014 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[3]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.520     ; 4.468      ;
; 15.080 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a5~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[5]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.508     ; 4.414      ;
; 15.379 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 4.489      ;
; 15.384 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a5~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[7]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.508     ; 4.110      ;
; 15.522 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a5~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 4.358      ;
; 15.728 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 4.148      ;
; 15.735 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 4.141      ;
; 17.964 ; VGA:VGA_inst|VGA_mode                                                                                                       ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 1.878      ;
; 18.060 ; hex_low[3]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.175     ; 1.767      ;
; 18.334 ; hex_high[3]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 1.495      ;
; 18.388 ; hex_low[4]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.162     ; 1.452      ;
; 18.546 ; hex_low[0]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 1.283      ;
; 18.628 ; hex_low[1]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.164     ; 1.210      ;
; 18.630 ; hex_high[2]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.164     ; 1.208      ;
; 18.632 ; hex_high[1]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.164     ; 1.206      ;
; 18.632 ; hex_high[0]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.164     ; 1.206      ;
; 18.678 ; hex_high[7]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 1.161      ;
; 18.683 ; hex_low[2]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.164     ; 1.155      ;
; 18.685 ; hex_high[6]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 1.154      ;
; 18.688 ; hex_low[7]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.162     ; 1.152      ;
; 18.696 ; hex_low[6]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.162     ; 1.144      ;
; 18.696 ; hex_low[5]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.162     ; 1.144      ;
; 18.697 ; hex_high[4]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 1.142      ;
; 18.698 ; hex_high[5]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 1.141      ;
; 34.134 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 5.798      ;
; 34.138 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 5.794      ;
; 34.419 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 5.513      ;
; 34.981 ; VGA:VGA_inst|MC6847_gen3:VDG|MCM_data_s[5]                                                                                  ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.378     ; 4.643      ;
; 35.014 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 4.917      ;
; 35.078 ; VGA:VGA_inst|MC6847_gen3:VDG|MCM_data_s[1]                                                                                  ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.378     ; 4.546      ;
; 35.217 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.715      ;
; 35.221 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.711      ;
; 35.223 ; button_debounce:debounce_inst|clk_div[5]                                                                                    ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 4.694      ;
; 35.223 ; button_debounce:debounce_inst|clk_div[5]                                                                                    ; button_debounce:debounce_inst|button_1_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 4.694      ;
; 35.223 ; button_debounce:debounce_inst|clk_div[5]                                                                                    ; button_debounce:debounce_inst|button_1_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 4.694      ;
; 35.223 ; button_debounce:debounce_inst|clk_div[5]                                                                                    ; button_debounce:debounce_inst|button_3_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 4.693      ;
; 35.223 ; button_debounce:debounce_inst|clk_div[5]                                                                                    ; button_debounce:debounce_inst|button_3_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 4.693      ;
; 35.223 ; button_debounce:debounce_inst|clk_div[5]                                                                                    ; button_debounce:debounce_inst|button_3_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 4.693      ;
; 35.257 ; VGA:VGA_inst|MC6847_gen3:VDG|MCM_data_s[7]                                                                                  ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.378     ; 4.367      ;
; 35.266 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 4.665      ;
; 35.270 ; button_debounce:debounce_inst|clk_div[15]                                                                                   ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 4.647      ;
; 35.270 ; button_debounce:debounce_inst|clk_div[15]                                                                                   ; button_debounce:debounce_inst|button_1_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 4.647      ;
; 35.270 ; button_debounce:debounce_inst|clk_div[15]                                                                                   ; button_debounce:debounce_inst|button_1_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 4.647      ;
; 35.275 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.655      ;
; 35.275 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.655      ;
; 35.275 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.655      ;
; 35.276 ; button_debounce:debounce_inst|button_1_count[0]                                                                             ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 4.641      ;
; 35.276 ; button_debounce:debounce_inst|button_1_count[0]                                                                             ; button_debounce:debounce_inst|button_1_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 4.641      ;
; 35.276 ; button_debounce:debounce_inst|button_1_count[0]                                                                             ; button_debounce:debounce_inst|button_1_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 4.641      ;
; 35.280 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.650      ;
; 35.280 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.650      ;
; 35.280 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.650      ;
; 35.334 ; button_debounce:debounce_inst|clk_div[15]                                                                                   ; button_debounce:debounce_inst|button_3_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 4.582      ;
; 35.334 ; button_debounce:debounce_inst|clk_div[15]                                                                                   ; button_debounce:debounce_inst|button_3_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 4.582      ;
; 35.334 ; button_debounce:debounce_inst|clk_div[15]                                                                                   ; button_debounce:debounce_inst|button_3_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 4.582      ;
; 35.342 ; button_debounce:debounce_inst|clk_div[7]                                                                                    ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 4.575      ;
; 35.342 ; button_debounce:debounce_inst|clk_div[7]                                                                                    ; button_debounce:debounce_inst|button_1_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 4.575      ;
; 35.342 ; button_debounce:debounce_inst|clk_div[7]                                                                                    ; button_debounce:debounce_inst|button_1_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 4.575      ;
; 35.355 ; button_debounce:debounce_inst|clk_div[5]                                                                                    ; button_debounce:debounce_inst|button_2_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.575      ;
; 35.355 ; button_debounce:debounce_inst|clk_div[5]                                                                                    ; button_debounce:debounce_inst|button_2_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.575      ;
; 35.355 ; button_debounce:debounce_inst|clk_div[5]                                                                                    ; button_debounce:debounce_inst|button_2_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.575      ;
; 35.367 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 4.564      ;
; 35.373 ; button_debounce:debounce_inst|clk_div[7]                                                                                    ; button_debounce:debounce_inst|button_3_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 4.543      ;
; 35.373 ; button_debounce:debounce_inst|clk_div[7]                                                                                    ; button_debounce:debounce_inst|button_3_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 4.543      ;
; 35.373 ; button_debounce:debounce_inst|clk_div[7]                                                                                    ; button_debounce:debounce_inst|button_3_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 4.543      ;
; 35.399 ; button_debounce:debounce_inst|clk_div[9]                                                                                    ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 4.518      ;
; 35.399 ; button_debounce:debounce_inst|clk_div[9]                                                                                    ; button_debounce:debounce_inst|button_1_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 4.518      ;
; 35.399 ; button_debounce:debounce_inst|clk_div[9]                                                                                    ; button_debounce:debounce_inst|button_1_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 4.518      ;
; 35.427 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.503      ;
; 35.427 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.503      ;
; 35.427 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.503      ;
; 35.430 ; VGA:VGA_inst|MC6847_gen3:VDG|MCM_data_s[3]                                                                                  ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.378     ; 4.194      ;
; 35.431 ; button_debounce:debounce_inst|clk_div[9]                                                                                    ; button_debounce:debounce_inst|button_3_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 4.485      ;
; 35.431 ; button_debounce:debounce_inst|clk_div[9]                                                                                    ; button_debounce:debounce_inst|button_3_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 4.485      ;
; 35.431 ; button_debounce:debounce_inst|clk_div[9]                                                                                    ; button_debounce:debounce_inst|button_3_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 4.485      ;
; 35.435 ; button_debounce:debounce_inst|clk_div[6]                                                                                    ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 4.482      ;
; 35.435 ; button_debounce:debounce_inst|clk_div[6]                                                                                    ; button_debounce:debounce_inst|button_1_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 4.482      ;
; 35.435 ; button_debounce:debounce_inst|clk_div[6]                                                                                    ; button_debounce:debounce_inst|button_1_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 4.482      ;
; 35.439 ; VGA:VGA_inst|MC6847_gen3:VDG|MCM_data_s[4]                                                                                  ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.378     ; 4.185      ;
; 35.445 ; button_debounce:debounce_inst|clk_div[14]                                                                                   ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 4.472      ;
; 35.445 ; button_debounce:debounce_inst|clk_div[14]                                                                                   ; button_debounce:debounce_inst|button_1_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 4.472      ;
; 35.445 ; button_debounce:debounce_inst|clk_div[14]                                                                                   ; button_debounce:debounce_inst|button_1_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 4.472      ;
; 35.466 ; button_debounce:debounce_inst|clk_div[15]                                                                                   ; button_debounce:debounce_inst|button_2_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.464      ;
; 35.466 ; button_debounce:debounce_inst|clk_div[15]                                                                                   ; button_debounce:debounce_inst|button_2_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.464      ;
; 35.466 ; button_debounce:debounce_inst|clk_div[15]                                                                                   ; button_debounce:debounce_inst|button_2_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.464      ;
; 35.467 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.474      ;
; 35.467 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.474      ;
; 35.467 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.474      ;
; 35.467 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.474      ;
; 35.467 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.474      ;
; 35.467 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.474      ;
; 35.467 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.474      ;
; 35.467 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.474      ;
; 35.502 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.430      ;
; 35.505 ; button_debounce:debounce_inst|clk_div[7]                                                                                    ; button_debounce:debounce_inst|button_2_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.425      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.378 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[14]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a12~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.036      ;
; 0.379 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[5]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.037      ;
; 0.380 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[12]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a7~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.038      ;
; 0.381 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[4]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.039      ;
; 0.382 ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard                     ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[11]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a7~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.040      ;
; 0.382 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[3]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.040      ;
; 0.383 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[0]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[0]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; RIPTIDE_III:CPU_inst|ALU:ALU0|OVF_reg                       ; RIPTIDE_III:CPU_inst|ALU:ALU0|OVF_reg                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[9]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a7~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.041      ;
; 0.384 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|prev_hazard   ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|prev_hazard                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[12]                 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[12]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[13]                 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[13]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[14]                 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[14]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[1]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.043      ;
; 0.384 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[10]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a7~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.042      ;
; 0.385 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|alu_op_reg[0] ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|alu_op_reg[0]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|alu_op_reg[1] ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|alu_op_reg[1]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[0]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.046      ;
; 0.386 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[10]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.430      ; 1.046      ;
; 0.387 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[14]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.042      ;
; 0.387 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[8]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.042      ;
; 0.388 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[10]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a7~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.046      ;
; 0.388 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[10]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.049      ;
; 0.389 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[8]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a7~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.047      ;
; 0.389 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[6]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.047      ;
; 0.390 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[3]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.048      ;
; 0.391 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[2]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.045      ;
; 0.394 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[4]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.055      ;
; 0.397 ; RIPTIDE_III:CPU_inst|CALL2                                  ; RIPTIDE_III:CPU_inst|CALL2                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.684      ;
; 0.397 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[2]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.051      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[10]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[10]                 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[10]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[9]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[9]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[9]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[5]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[5]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[6]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[6]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[6]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[6]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[7]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[7]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[7]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[7]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[8]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[0]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[0]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[1]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[1]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[1]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[11]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[11]                 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[11]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[12]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[13]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[14]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[10]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[9]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[9]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[5]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[5]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[5]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[5]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[6]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[6]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[6]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[6]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[7]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[7]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[7]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[7]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[8]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[8]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[10]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[0]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[0]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[0]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[0]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[1]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[1]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[1]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[1]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[11]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[11]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[12]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[12]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[13]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[13]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[14]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[14]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|address[0]   ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|address[0]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_active                 ; serial:serial_inst|UART:UART_inst|tx_active                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]          ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]          ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|tx_active                                ; serial:serial_inst|tx_active                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[3]          ; serial:serial_inst|queue_8_8:tx_queue|read_addr[3]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]          ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|rx_overwrite                         ; keyboard:keyboard_inst|rx_overwrite                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[3]      ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[3]                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|tx_overwrite                         ; keyboard:keyboard_inst|tx_overwrite                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]      ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[1]      ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[1]                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]      ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[3]     ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[3]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]      ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]      ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done       ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]     ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]     ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]                   ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]                   ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]                   ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[5]                    ; SDRAM_DP64_I:SDRAM_controller|sdram_a[5]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[4]                    ; SDRAM_DP64_I:SDRAM_controller|sdram_a[4]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[3]                    ; SDRAM_DP64_I:SDRAM_controller|sdram_a[3]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
+-------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.401 ; button_debounce:debounce_inst|button_out[1]                         ; button_debounce:debounce_inst|button_out[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; button_debounce:debounce_inst|button_1_count[0]                     ; button_debounce:debounce_inst|button_1_count[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; button_debounce:debounce_inst|button_out[0]                         ; button_debounce:debounce_inst|button_out[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; button_debounce:debounce_inst|button_0_count[0]                     ; button_debounce:debounce_inst|button_0_count[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                            ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; button_debounce:debounce_inst|button_out[3]                         ; button_debounce:debounce_inst|button_out[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; button_debounce:debounce_inst|button_3_count[0]                     ; button_debounce:debounce_inst|button_3_count[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; button_debounce:debounce_inst|button_out[2]                         ; button_debounce:debounce_inst|button_out[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; button_debounce:debounce_inst|button_2_count[0]                     ; button_debounce:debounce_inst|button_2_count[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; button_debounce:debounce_inst|clk_div[0]                            ; button_debounce:debounce_inst|clk_div[0]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[0]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[0]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.456 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.723      ;
; 0.463 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.730      ;
; 0.473 ; rst_s                                                               ; rst                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.478 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.745      ;
; 0.483 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.489 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.757      ;
; 0.585 ; hex_high[5]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 0.957      ;
; 0.586 ; hex_high[4]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 0.958      ;
; 0.588 ; hex_low[6]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 0.960      ;
; 0.588 ; hex_low[5]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 0.960      ;
; 0.610 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]                         ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.878      ;
; 0.647 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.307      ;
; 0.648 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.915      ;
; 0.655 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.922      ;
; 0.656 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.923      ;
; 0.684 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[8]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.951      ;
; 0.684 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[6]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.951      ;
; 0.685 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[12] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[12]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.952      ;
; 0.685 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[4]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.952      ;
; 0.686 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[14] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[14]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.687 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[10] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[10]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.688 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[15] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[15]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[2]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[9]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[11] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[11]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[7]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[5]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[13] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[13]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[3]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.694 ; button_debounce:debounce_inst|clk_div[11]                           ; button_debounce:debounce_inst|clk_div[11]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; button_debounce:debounce_inst|clk_div[8]                            ; button_debounce:debounce_inst|clk_div[8]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; button_debounce:debounce_inst|clk_div[10]                           ; button_debounce:debounce_inst|clk_div[10]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.698 ; button_debounce:debounce_inst|button_3_count[3]                     ; button_debounce:debounce_inst|button_3_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.966      ;
; 0.700 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.967      ;
; 0.703 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.971      ;
; 0.704 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; button_debounce:debounce_inst|clk_div[6]                            ; button_debounce:debounce_inst|clk_div[6]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; button_debounce:debounce_inst|clk_div[13]                           ; button_debounce:debounce_inst|clk_div[13]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; button_debounce:debounce_inst|clk_div[5]                            ; button_debounce:debounce_inst|clk_div[5]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; button_debounce:debounce_inst|clk_div[3]                            ; button_debounce:debounce_inst|clk_div[3]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; button_debounce:debounce_inst|clk_div[2]                            ; button_debounce:debounce_inst|clk_div[2]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; button_debounce:debounce_inst|clk_div[14]                           ; button_debounce:debounce_inst|clk_div[14]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; button_debounce:debounce_inst|clk_div[12]                           ; button_debounce:debounce_inst|clk_div[12]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; button_debounce:debounce_inst|clk_div[4]                            ; button_debounce:debounce_inst|clk_div[4]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; button_debounce:debounce_inst|clk_div[15]                           ; button_debounce:debounce_inst|clk_div[15]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                         ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[0]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; button_debounce:debounce_inst|button_0_count[2]                     ; button_debounce:debounce_inst|button_0_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[1]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.371      ;
; 0.711 ; button_debounce:debounce_inst|clk_div[9]                            ; button_debounce:debounce_inst|clk_div[9]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; button_debounce:debounce_inst|clk_div[7]                            ; button_debounce:debounce_inst|clk_div[7]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.714 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.981      ;
; 0.716 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.716 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.717 ; button_debounce:debounce_inst|button_1_count[1]                     ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.717 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.717 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.719 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                         ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.987      ;
; 0.722 ; button_debounce:debounce_inst|button_3_count[1]                     ; button_debounce:debounce_inst|button_3_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.989      ;
; 0.723 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.990      ;
; 0.725 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.992      ;
; 0.725 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.992      ;
; 0.727 ; hex_low[0]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 1.088      ;
; 0.728 ; button_debounce:debounce_inst|clk_div[1]                            ; button_debounce:debounce_inst|clk_div[1]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.996      ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mem_clk'                                                                                                                                            ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 1.669 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.371      ; 3.950      ;
; 1.671 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.370      ; 3.951      ;
; 1.677 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.370      ; 3.957      ;
; 1.693 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.369      ; 3.972      ;
; 1.698 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.369      ; 3.977      ;
; 1.698 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.369      ; 3.977      ;
; 1.698 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.369      ; 3.977      ;
; 1.709 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.371      ; 3.990      ;
; 1.711 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.368      ; 3.989      ;
; 1.717 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.368      ; 3.995      ;
; 1.767 ; SDRAM_DP64_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.371      ; 4.048      ;
; 1.771 ; SDRAM_DP64_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.371      ; 4.052      ;
; 1.779 ; SDRAM_DP64_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.371      ; 4.060      ;
; 1.786 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.369      ; 4.065      ;
; 1.788 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.369      ; 4.067      ;
; 1.789 ; SDRAM_DP64_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.371      ; 4.070      ;
; 1.792 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.369      ; 4.071      ;
; 1.792 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.369      ; 4.071      ;
; 1.797 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.369      ; 4.076      ;
; 1.797 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.369      ; 4.076      ;
; 1.803 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.370      ; 4.083      ;
; 1.805 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.371      ; 4.086      ;
; 1.806 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.369      ; 4.085      ;
; 1.811 ; SDRAM_DP64_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.373      ; 4.094      ;
; 1.813 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.370      ; 4.093      ;
; 1.844 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.369      ; 4.123      ;
; 1.876 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.370      ; 4.156      ;
; 1.899 ; SDRAM_DP64_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.372      ; 4.181      ;
; 1.899 ; SDRAM_DP64_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.372      ; 4.181      ;
; 1.908 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.369      ; 4.187      ;
; 1.912 ; SDRAM_DP64_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.371      ; 4.193      ;
; 1.915 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.369      ; 4.194      ;
; 1.915 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.369      ; 4.194      ;
; 1.916 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.370      ; 4.196      ;
; 1.945 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.369      ; 4.224      ;
; 2.054 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.370      ; 4.334      ;
; 2.093 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.369      ; 4.372      ;
; 2.158 ; SDRAM_DP64_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.372      ; 4.440      ;
; 2.182 ; SDRAM_DP64_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.374      ; 4.466      ;
; 2.211 ; SDRAM_DP64_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.374      ; 4.495      ;
; 2.299 ; SDRAM_DP64_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.373      ; 4.582      ;
; 2.401 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.369      ; 4.680      ;
; 2.407 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.369      ; 4.686      ;
; 2.460 ; SDRAM_DP64_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.373      ; 4.743      ;
; 2.499 ; SDRAM_DP64_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.372      ; 4.781      ;
; 4.119 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.371      ; 6.400      ;
; 4.239 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.369      ; 6.518      ;
; 4.379 ; SDRAM_DP64_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.372      ; 6.661      ;
; 4.562 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.370      ; 6.842      ;
; 4.586 ; SDRAM_DP64_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.372      ; 6.868      ;
; 4.641 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.369      ; 6.920      ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                  ;
+--------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|XEC1                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 4.852      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|NZT1                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 4.852      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 4.857      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 4.857      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 4.857      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 4.857      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 4.852      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 4.853      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 4.853      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 4.853      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 4.853      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 4.857      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 4.857      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|XEC2                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 4.852      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|NZT2                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 4.852      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 4.857      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 4.857      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 4.857      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op3[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.847      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.847      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 4.853      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 4.852      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.847      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.847      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 4.853      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 4.853      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 4.853      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 4.853      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 4.857      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 4.853      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 4.853      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 4.857      ;
; 15.102 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 4.857      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 4.823      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 4.823      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.829      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.829      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 4.823      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC1                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.829      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 4.823      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 4.852      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 4.852      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 4.852      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 4.852      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 4.852      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 4.852      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w1                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 4.824      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC3                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 4.824      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC2                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 4.824      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren3             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.828      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren2             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.827      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 4.823      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_b_source3          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 4.823      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 4.823      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 4.824      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source2          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 4.823      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 4.823      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 4.823      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 4.823      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC4                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.828      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.827      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L3[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.827      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.827      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.827      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L3[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.827      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.827      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.827      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L3[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.827      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.827      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L2[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.829      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D04[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.829      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D03[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.829      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.829      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 4.823      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 4.823      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_mux2            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 4.824      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC6                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.828      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC5                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.828      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC2                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.829      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC3                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.829      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC4                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.829      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 4.852      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 4.852      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 4.852      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 4.852      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 4.852      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 4.852      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w3                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 4.824      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w2                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 4.824      ;
; 15.103 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w4                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.828      ;
; 15.104 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.821      ;
; 15.104 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.821      ;
; 15.104 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source1          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.821      ;
; 15.104 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.821      ;
; 15.104 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.821      ;
; 15.104 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.821      ;
; 15.104 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_mux1            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.821      ;
; 15.104 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren1             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.821      ;
; 15.104 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC1                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.821      ;
; 15.104 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op3[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 4.825      ;
+--------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+--------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 36.423 ; rst       ; button_debounce:debounce_inst|button_1_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.519      ;
; 36.423 ; rst       ; button_debounce:debounce_inst|button_out[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.519      ;
; 36.423 ; rst       ; button_debounce:debounce_inst|button_out[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.519      ;
; 36.423 ; rst       ; button_debounce:debounce_inst|button_0_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.519      ;
; 36.423 ; rst       ; button_debounce:debounce_inst|clk_div[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.519      ;
; 36.471 ; rst       ; button_debounce:debounce_inst|button_1_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.469      ;
; 36.471 ; rst       ; button_debounce:debounce_inst|button_1_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.469      ;
; 36.471 ; rst       ; button_debounce:debounce_inst|button_1_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.469      ;
; 36.473 ; rst       ; button_debounce:debounce_inst|button_out[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 3.470      ;
; 36.473 ; rst       ; button_debounce:debounce_inst|button_2_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 3.470      ;
; 36.473 ; rst       ; button_debounce:debounce_inst|button_2_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 3.470      ;
; 36.473 ; rst       ; button_debounce:debounce_inst|button_2_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 3.470      ;
; 36.473 ; rst       ; button_debounce:debounce_inst|button_2_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 3.470      ;
; 36.816 ; rst       ; button_debounce:debounce_inst|button_0_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 3.127      ;
; 36.816 ; rst       ; button_debounce:debounce_inst|button_0_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 3.127      ;
; 36.816 ; rst       ; button_debounce:debounce_inst|button_0_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 3.127      ;
; 36.854 ; rst       ; button_debounce:debounce_inst|clk_div[15]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.088      ;
; 36.854 ; rst       ; button_debounce:debounce_inst|clk_div[14]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.088      ;
; 36.854 ; rst       ; button_debounce:debounce_inst|clk_div[13]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.088      ;
; 36.854 ; rst       ; button_debounce:debounce_inst|clk_div[12]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.088      ;
; 36.854 ; rst       ; button_debounce:debounce_inst|clk_div[11]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.088      ;
; 36.854 ; rst       ; button_debounce:debounce_inst|clk_div[10]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.088      ;
; 36.854 ; rst       ; button_debounce:debounce_inst|clk_div[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.088      ;
; 36.854 ; rst       ; button_debounce:debounce_inst|clk_div[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.088      ;
; 36.854 ; rst       ; button_debounce:debounce_inst|clk_div[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.088      ;
; 36.854 ; rst       ; button_debounce:debounce_inst|clk_div[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.088      ;
; 36.854 ; rst       ; button_debounce:debounce_inst|clk_div[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.088      ;
; 36.854 ; rst       ; button_debounce:debounce_inst|clk_div[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.088      ;
; 36.854 ; rst       ; button_debounce:debounce_inst|clk_div[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.088      ;
; 36.854 ; rst       ; button_debounce:debounce_inst|clk_div[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.088      ;
; 36.854 ; rst       ; button_debounce:debounce_inst|clk_div[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.088      ;
; 37.457 ; rst       ; button_debounce:debounce_inst|button_3_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.482      ;
; 37.457 ; rst       ; button_debounce:debounce_inst|button_3_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.482      ;
; 37.457 ; rst       ; button_debounce:debounce_inst|button_3_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.482      ;
; 37.506 ; rst       ; button_debounce:debounce_inst|button_out[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.433      ;
; 37.506 ; rst       ; button_debounce:debounce_inst|button_3_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 2.433      ;
+--------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                  ;
+-------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.514 ; rst                      ; MSC:MSC_inst|p2_flush_req                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.905      ;
; 1.514 ; rst                      ; MSC:MSC_inst|prev_p2_flush_reg              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.905      ;
; 1.514 ; rst                      ; MSC:MSC_inst|p2_reset_req                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.905      ;
; 1.514 ; rst                      ; MSC:MSC_inst|prev_p2_reset_reg              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.905      ;
; 1.514 ; rst                      ; MSC:MSC_inst|p2_active                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.905      ;
; 1.514 ; rst                      ; MSC:MSC_inst|prev_p2_req                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.905      ;
; 1.651 ; rst                      ; MSC:MSC_inst|program_page[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 2.052      ;
; 1.651 ; rst                      ; MSC:MSC_inst|data_page[6]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 2.052      ;
; 1.651 ; rst                      ; MSC:MSC_inst|data_page[5]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 2.052      ;
; 1.651 ; rst                      ; MSC:MSC_inst|data_page[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 2.052      ;
; 1.771 ; rst                      ; MSC:MSC_inst|p1_reset_reg                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 2.170      ;
; 1.793 ; rst                      ; MSC:MSC_inst|p2_flush_reg                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 2.185      ;
; 1.793 ; rst                      ; MSC:MSC_inst|p2_control_enable              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 2.185      ;
; 1.793 ; rst                      ; MSC:MSC_inst|p1_control_enable              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 2.185      ;
; 1.793 ; rst                      ; VGA:VGA_inst|VGA_mode                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 2.185      ;
; 1.793 ; rst                      ; MSC:MSC_inst|p2_reset_reg                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 2.185      ;
; 1.981 ; rst                      ; MSC:MSC_inst|data_page[4]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 2.371      ;
; 1.981 ; rst                      ; MSC:MSC_inst|program_page[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 2.371      ;
; 1.981 ; rst                      ; MSC:MSC_inst|program_page[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 2.371      ;
; 1.981 ; rst                      ; MSC:MSC_inst|data_page[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 2.371      ;
; 1.981 ; rst                      ; MSC:MSC_inst|program_page[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 2.371      ;
; 1.981 ; rst                      ; MSC:MSC_inst|data_page[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 2.371      ;
; 1.981 ; rst                      ; MSC:MSC_inst|program_page[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 2.371      ;
; 1.981 ; rst                      ; MSC:MSC_inst|data_page[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 2.371      ;
; 1.981 ; rst                      ; MSC:MSC_inst|program_page[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 2.371      ;
; 2.278 ; rst                      ; MSC:MSC_inst|p1_reset_req                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.168      ; 2.661      ;
; 2.278 ; rst                      ; MSC:MSC_inst|prev_p1_reset_reg              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.168      ; 2.661      ;
; 2.278 ; rst                      ; MSC:MSC_inst|p1_active                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.168      ; 2.661      ;
; 2.278 ; rst                      ; MSC:MSC_inst|prev_p1_req                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.168      ; 2.661      ;
; 2.348 ; rst                      ; keyboard:keyboard_inst|rx_overwrite         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.167      ; 2.730      ;
; 2.348 ; rst                      ; keyboard:keyboard_inst|tx_overwrite         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.167      ; 2.730      ;
; 2.368 ; rst                      ; keyboard:keyboard_inst|to_CPU[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.165      ; 2.748      ;
; 2.398 ; rst                      ; serial:serial_inst|to_CPU[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 2.792      ;
; 2.398 ; rst                      ; serial:serial_inst|to_CPU[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 2.792      ;
; 2.430 ; rst                      ; keyboard:keyboard_inst|to_CPU[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.168      ; 2.813      ;
; 2.430 ; rst                      ; keyboard:keyboard_inst|to_CPU[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.168      ; 2.813      ;
; 2.442 ; rst                      ; serial:serial_inst|to_CPU[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 2.836      ;
; 2.442 ; rst                      ; serial:serial_inst|rx_overwrite             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 2.835      ;
; 2.442 ; rst                      ; serial:serial_inst|to_CPU[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 2.836      ;
; 2.442 ; rst                      ; serial:serial_inst|tx_overwrite             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 2.835      ;
; 2.464 ; rst                      ; serial:serial_inst|tx_active                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.172      ; 2.851      ;
; 2.627 ; rst                      ; keyboard:keyboard_inst|to_CPU[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 3.006      ;
; 2.627 ; rst                      ; keyboard:keyboard_inst|to_CPU[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 3.006      ;
; 2.627 ; rst                      ; keyboard:keyboard_inst|to_CPU[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 3.006      ;
; 2.627 ; rst                      ; keyboard:keyboard_inst|to_CPU[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 3.006      ;
; 2.627 ; rst                      ; keyboard:keyboard_inst|to_CPU[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 3.006      ;
; 2.640 ; rst                      ; serial:serial_inst|to_CPU[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 3.034      ;
; 2.980 ; rst                      ; serial:serial_inst|to_CPU[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 3.372      ;
; 2.980 ; rst                      ; serial:serial_inst|to_CPU[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 3.372      ;
; 2.980 ; rst                      ; serial:serial_inst|to_CPU[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 3.372      ;
; 3.566 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.565      ; 4.326      ;
; 3.566 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.565      ; 4.326      ;
; 3.566 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.565      ; 4.326      ;
; 3.566 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.565      ; 4.326      ;
; 3.566 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.565      ; 4.326      ;
; 3.566 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|CALL2                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.565      ; 4.326      ;
; 3.569 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.561      ; 4.325      ;
; 3.592 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.538      ; 4.325      ;
; 3.597 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.534      ; 4.326      ;
; 3.597 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.534      ; 4.326      ;
; 3.597 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.534      ; 4.326      ;
; 3.599 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[13]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.530      ; 4.324      ;
; 3.599 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[14]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.530      ; 4.324      ;
; 3.623 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.521      ; 4.339      ;
; 3.623 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.521      ; 4.339      ;
; 3.623 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.521      ; 4.339      ;
; 3.668 ; rst                      ; keyboard:keyboard_inst|tx_active            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 4.061      ;
; 4.017 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[7]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.114      ; 4.326      ;
; 4.017 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.114      ; 4.326      ;
; 4.017 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.114      ; 4.326      ;
; 4.017 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.114      ; 4.326      ;
; 4.017 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.114      ; 4.326      ;
; 4.017 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.114      ; 4.326      ;
; 4.017 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[7]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.114      ; 4.326      ;
; 4.017 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[7]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.114      ; 4.326      ;
; 4.017 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.114      ; 4.326      ;
; 4.017 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.114      ; 4.326      ;
; 4.018 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.113      ; 4.326      ;
; 4.018 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[12]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.113      ; 4.326      ;
; 4.018 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.113      ; 4.326      ;
; 4.018 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.113      ; 4.326      ;
; 4.018 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[12]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.113      ; 4.326      ;
; 4.018 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[12]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.113      ; 4.326      ;
; 4.018 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.113      ; 4.326      ;
; 4.018 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.113      ; 4.326      ;
; 4.018 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.113      ; 4.326      ;
; 4.018 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.113      ; 4.326      ;
; 4.018 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|prev_XEC        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.112      ; 4.325      ;
; 4.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.316      ;
; 4.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.316      ;
; 4.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.316      ;
; 4.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.316      ;
; 4.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op3[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.316      ;
; 4.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.316      ;
; 4.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.316      ;
; 4.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.316      ;
; 4.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.316      ;
; 4.021 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[15]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.324      ;
; 4.021 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 4.325      ;
; 4.021 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 4.325      ;
+-------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+-------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.887 ; rst       ; button_debounce:debounce_inst|button_out[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.163      ;
; 1.887 ; rst       ; button_debounce:debounce_inst|button_3_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.163      ;
; 1.926 ; rst       ; button_debounce:debounce_inst|button_3_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.202      ;
; 1.926 ; rst       ; button_debounce:debounce_inst|button_3_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.202      ;
; 1.926 ; rst       ; button_debounce:debounce_inst|button_3_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.202      ;
; 2.391 ; rst       ; button_debounce:debounce_inst|clk_div[15]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.681      ;
; 2.391 ; rst       ; button_debounce:debounce_inst|clk_div[14]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.681      ;
; 2.391 ; rst       ; button_debounce:debounce_inst|clk_div[13]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.681      ;
; 2.391 ; rst       ; button_debounce:debounce_inst|clk_div[12]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.681      ;
; 2.391 ; rst       ; button_debounce:debounce_inst|clk_div[11]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.681      ;
; 2.391 ; rst       ; button_debounce:debounce_inst|clk_div[10]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.681      ;
; 2.391 ; rst       ; button_debounce:debounce_inst|clk_div[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.681      ;
; 2.391 ; rst       ; button_debounce:debounce_inst|clk_div[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.681      ;
; 2.391 ; rst       ; button_debounce:debounce_inst|clk_div[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.681      ;
; 2.391 ; rst       ; button_debounce:debounce_inst|clk_div[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.681      ;
; 2.391 ; rst       ; button_debounce:debounce_inst|clk_div[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.681      ;
; 2.391 ; rst       ; button_debounce:debounce_inst|clk_div[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.681      ;
; 2.391 ; rst       ; button_debounce:debounce_inst|clk_div[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.681      ;
; 2.391 ; rst       ; button_debounce:debounce_inst|clk_div[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.681      ;
; 2.391 ; rst       ; button_debounce:debounce_inst|clk_div[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.681      ;
; 2.437 ; rst       ; button_debounce:debounce_inst|button_0_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.727      ;
; 2.437 ; rst       ; button_debounce:debounce_inst|button_0_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.727      ;
; 2.437 ; rst       ; button_debounce:debounce_inst|button_0_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.727      ;
; 2.703 ; rst       ; button_debounce:debounce_inst|button_out[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.993      ;
; 2.703 ; rst       ; button_debounce:debounce_inst|button_2_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.993      ;
; 2.703 ; rst       ; button_debounce:debounce_inst|button_2_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.993      ;
; 2.703 ; rst       ; button_debounce:debounce_inst|button_2_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.993      ;
; 2.703 ; rst       ; button_debounce:debounce_inst|button_2_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.993      ;
; 2.718 ; rst       ; button_debounce:debounce_inst|button_1_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.995      ;
; 2.718 ; rst       ; button_debounce:debounce_inst|button_1_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.995      ;
; 2.718 ; rst       ; button_debounce:debounce_inst|button_1_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.995      ;
; 2.761 ; rst       ; button_debounce:debounce_inst|button_1_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.051      ;
; 2.761 ; rst       ; button_debounce:debounce_inst|button_out[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.051      ;
; 2.761 ; rst       ; button_debounce:debounce_inst|button_out[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.051      ;
; 2.761 ; rst       ; button_debounce:debounce_inst|button_0_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.051      ;
; 2.761 ; rst       ; button_debounce:debounce_inst|clk_div[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.051      ;
+-------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 53.703 ns




+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.460  ; 0.000         ;
; mem_clk                                              ; 14.349 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.713 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.131 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
; mem_clk                                              ; 0.386 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 17.492 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 38.229 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.683 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.900 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; 9.423  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.543  ; 0.000         ;
; mem_clk                                              ; 9.543  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.732  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.734 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                ;
+--------+--------------+--------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 9.460  ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.491      ;
; 9.466  ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.485      ;
; 9.496  ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.454      ;
; 9.500  ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.450      ;
; 9.517  ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.429      ;
; 9.530  ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.420      ;
; 9.563  ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.949     ; 3.385      ;
; 9.574  ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.376      ;
; 9.577  ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.942     ; 3.378      ;
; 9.578  ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.942     ; 3.377      ;
; 9.624  ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.944     ; 3.329      ;
; 9.626  ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.944     ; 3.327      ;
; 9.636  ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.315      ;
; 9.638  ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.313      ;
; 9.639  ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.944     ; 3.314      ;
; 9.643  ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.942     ; 3.312      ;
; 9.644  ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.942     ; 3.311      ;
; 9.652  ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.944     ; 3.301      ;
; 9.656  ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data2[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.936     ; 3.305      ;
; 9.657  ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data1[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.936     ; 3.304      ;
; 9.663  ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.952     ; 3.282      ;
; 9.671  ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.935     ; 3.291      ;
; 9.672  ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.935     ; 3.290      ;
; 9.675  ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.945     ; 3.277      ;
; 9.675  ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.945     ; 3.277      ;
; 9.686  ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.935     ; 3.276      ;
; 9.687  ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data0[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.935     ; 3.275      ;
; 9.691  ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.255      ;
; 9.720  ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.944     ; 3.233      ;
; 9.722  ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.944     ; 3.231      ;
; 9.738  ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.213      ;
; 9.740  ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.211      ;
; 9.757  ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.945     ; 3.195      ;
; 9.758  ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data0[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.957     ; 3.182      ;
; 9.760  ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.957     ; 3.180      ;
; 9.763  ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.940     ; 3.194      ;
; 9.765  ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.185      ;
; 9.766  ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.940     ; 3.191      ;
; 9.767  ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.183      ;
; 9.771  ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.945     ; 3.181      ;
; 9.773  ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.173      ;
; 9.775  ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.940     ; 3.182      ;
; 9.775  ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.940     ; 3.182      ;
; 9.785  ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.944     ; 3.168      ;
; 9.785  ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.935     ; 3.177      ;
; 9.787  ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.944     ; 3.166      ;
; 9.788  ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.945     ; 3.164      ;
; 9.788  ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.935     ; 3.174      ;
; 9.789  ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.945     ; 3.163      ;
; 9.791  ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.155      ;
; 9.791  ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.935     ; 3.171      ;
; 9.791  ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.935     ; 3.171      ;
; 9.791  ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.155      ;
; 9.792  ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.154      ;
; 9.793  ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.158      ;
; 9.795  ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.155      ;
; 9.797  ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.153      ;
; 9.798  ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.153      ;
; 9.804  ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.944     ; 3.149      ;
; 9.805  ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.146      ;
; 9.808  ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.143      ;
; 9.808  ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.143      ;
; 9.808  ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.143      ;
; 9.811  ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.945     ; 3.141      ;
; 9.815  ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.945     ; 3.137      ;
; 9.815  ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.136      ;
; 9.816  ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.130      ;
; 9.821  ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.125      ;
; 9.824  ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.122      ;
; 9.836  ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.949     ; 3.112      ;
; 9.840  ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.942     ; 3.115      ;
; 9.843  ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.942     ; 3.112      ;
; 9.851  ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.942     ; 3.104      ;
; 9.853  ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.942     ; 3.102      ;
; 9.855  ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.091      ;
; 9.856  ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.936     ; 3.105      ;
; 9.856  ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.936     ; 3.105      ;
; 9.856  ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.094      ;
; 9.857  ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.956     ; 3.084      ;
; 9.858  ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.088      ;
; 9.858  ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.956     ; 3.083      ;
; 9.862  ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.088      ;
; 9.863  ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.087      ;
; 9.867  ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.949     ; 3.081      ;
; 9.870  ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.952     ; 3.075      ;
; 9.878  ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.072      ;
; 9.879  ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.934     ; 3.084      ;
; 9.880  ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.934     ; 3.083      ;
; 9.881  ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.936     ; 3.080      ;
; 9.885  ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.936     ; 3.076      ;
; 9.893  ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data2[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.936     ; 3.068      ;
; 9.894  ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data1[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.936     ; 3.067      ;
; 9.919  ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.935     ; 3.043      ;
; 9.921  ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.935     ; 3.041      ;
; 9.968  ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.956     ; 2.973      ;
; 9.974  ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.944     ; 2.979      ;
; 9.974  ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.944     ; 2.979      ;
; 9.984  ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.936     ; 2.977      ;
; 9.985  ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.936     ; 2.976      ;
; 10.005 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.941     ; 2.951      ;
+--------+--------------+--------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mem_clk'                                                                                                                                            ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 14.349 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 4.816      ;
; 14.449 ; SDRAM_DP64_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.777      ; 4.718      ;
; 14.472 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 4.693      ;
; 14.567 ; SDRAM_DP64_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.777      ; 4.600      ;
; 14.593 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 4.572      ;
; 14.728 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.777      ; 4.439      ;
; 16.236 ; SDRAM_DP64_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.778      ; 2.932      ;
; 16.253 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 2.912      ;
; 16.259 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 2.906      ;
; 16.293 ; SDRAM_DP64_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.779      ; 2.876      ;
; 16.398 ; SDRAM_DP64_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.779      ; 2.771      ;
; 16.417 ; SDRAM_DP64_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.780      ; 2.753      ;
; 16.447 ; SDRAM_DP64_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.780      ; 2.723      ;
; 16.478 ; SDRAM_DP64_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.778      ; 2.690      ;
; 16.501 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 2.664      ;
; 16.540 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 2.625      ;
; 16.579 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 2.586      ;
; 16.579 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 2.586      ;
; 16.581 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 2.584      ;
; 16.594 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 2.571      ;
; 16.610 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 2.555      ;
; 16.611 ; SDRAM_DP64_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.778      ; 2.557      ;
; 16.611 ; SDRAM_DP64_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.777      ; 2.556      ;
; 16.618 ; SDRAM_DP64_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.776      ; 2.548      ;
; 16.640 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 2.525      ;
; 16.640 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 2.525      ;
; 16.644 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 2.521      ;
; 16.644 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 2.521      ;
; 16.645 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 2.520      ;
; 16.661 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 2.504      ;
; 16.677 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 2.488      ;
; 16.677 ; SDRAM_DP64_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.779      ; 2.492      ;
; 16.685 ; SDRAM_DP64_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.776      ; 2.481      ;
; 16.686 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.777      ; 2.481      ;
; 16.691 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 2.474      ;
; 16.691 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 2.474      ;
; 16.691 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 2.474      ;
; 16.692 ; SDRAM_DP64_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.776      ; 2.474      ;
; 16.695 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 2.470      ;
; 16.695 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 2.470      ;
; 16.698 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 2.467      ;
; 16.699 ; SDRAM_DP64_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.776      ; 2.467      ;
; 16.706 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 2.459      ;
; 16.709 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 2.456      ;
; 16.717 ; SDRAM_DP64_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.776      ; 2.449      ;
; 16.733 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.774      ; 2.431      ;
; 16.746 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.774      ; 2.418      ;
; 16.747 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.777      ; 2.420      ;
; 16.769 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 2.396      ;
; 16.770 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 2.395      ;
; 16.783 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.777      ; 2.384      ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.713 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[6]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.276     ; 1.998      ;
; 17.828 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[2]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.276     ; 1.883      ;
; 17.830 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[4]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.276     ; 1.881      ;
; 17.845 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.276     ; 1.866      ;
; 17.859 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.279     ; 1.849      ;
; 17.866 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[3]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.279     ; 1.842      ;
; 17.922 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a5~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[5]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.272     ; 1.793      ;
; 17.995 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 1.910      ;
; 18.047 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a5~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[7]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.272     ; 1.668      ;
; 18.099 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a5~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 1.813      ;
; 18.161 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 1.747      ;
; 18.166 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 1.742      ;
; 19.002 ; VGA:VGA_inst|VGA_mode                                                                                                       ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 0.898      ;
; 19.097 ; hex_low[3]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 0.796      ;
; 19.208 ; hex_high[3]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 0.687      ;
; 19.264 ; hex_low[4]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 0.635      ;
; 19.324 ; hex_low[0]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 0.570      ;
; 19.354 ; hex_low[5]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 0.545      ;
; 19.355 ; hex_low[6]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 0.544      ;
; 19.357 ; hex_high[4]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 0.543      ;
; 19.358 ; hex_low[1]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 0.540      ;
; 19.359 ; hex_high[5]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 0.541      ;
; 19.361 ; hex_high[2]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 0.538      ;
; 19.361 ; hex_high[0]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 0.538      ;
; 19.363 ; hex_high[1]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 0.536      ;
; 19.378 ; hex_low[2]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 0.520      ;
; 19.383 ; hex_high[7]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 0.517      ;
; 19.383 ; hex_low[7]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 0.516      ;
; 19.384 ; hex_high[6]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 0.516      ;
; 37.192 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.757      ;
; 37.198 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.751      ;
; 37.360 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.589      ;
; 37.618 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.332      ;
; 37.634 ; VGA:VGA_inst|MC6847_gen3:VDG|MCM_data_s[5]                                                                                  ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.201     ; 2.152      ;
; 37.690 ; VGA:VGA_inst|MC6847_gen3:VDG|MCM_data_s[1]                                                                                  ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.201     ; 2.096      ;
; 37.708 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.241      ;
; 37.714 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.235      ;
; 37.735 ; button_debounce:debounce_inst|button_1_count[0]                                                                             ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.208      ;
; 37.735 ; button_debounce:debounce_inst|button_1_count[0]                                                                             ; button_debounce:debounce_inst|button_1_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.208      ;
; 37.735 ; button_debounce:debounce_inst|button_1_count[0]                                                                             ; button_debounce:debounce_inst|button_1_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.208      ;
; 37.763 ; button_debounce:debounce_inst|clk_div[5]                                                                                    ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.180      ;
; 37.763 ; button_debounce:debounce_inst|clk_div[5]                                                                                    ; button_debounce:debounce_inst|button_1_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.180      ;
; 37.763 ; button_debounce:debounce_inst|clk_div[5]                                                                                    ; button_debounce:debounce_inst|button_1_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.180      ;
; 37.765 ; button_debounce:debounce_inst|clk_div[5]                                                                                    ; button_debounce:debounce_inst|button_3_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.178      ;
; 37.765 ; button_debounce:debounce_inst|clk_div[5]                                                                                    ; button_debounce:debounce_inst|button_3_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.178      ;
; 37.765 ; button_debounce:debounce_inst|clk_div[5]                                                                                    ; button_debounce:debounce_inst|button_3_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.178      ;
; 37.768 ; VGA:VGA_inst|MC6847_gen3:VDG|MCM_data_s[7]                                                                                  ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.201     ; 2.018      ;
; 37.782 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.175      ;
; 37.782 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.175      ;
; 37.782 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.175      ;
; 37.782 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.175      ;
; 37.782 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.175      ;
; 37.782 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.175      ;
; 37.782 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.175      ;
; 37.782 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.175      ;
; 37.800 ; button_debounce:debounce_inst|clk_div[15]                                                                                   ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.143      ;
; 37.800 ; button_debounce:debounce_inst|clk_div[15]                                                                                   ; button_debounce:debounce_inst|button_1_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.143      ;
; 37.800 ; button_debounce:debounce_inst|clk_div[15]                                                                                   ; button_debounce:debounce_inst|button_1_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.143      ;
; 37.802 ; button_debounce:debounce_inst|clk_div[15]                                                                                   ; button_debounce:debounce_inst|button_3_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.141      ;
; 37.802 ; button_debounce:debounce_inst|clk_div[15]                                                                                   ; button_debounce:debounce_inst|button_3_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.141      ;
; 37.802 ; button_debounce:debounce_inst|clk_div[15]                                                                                   ; button_debounce:debounce_inst|button_3_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.141      ;
; 37.814 ; VGA:VGA_inst|MC6847_gen3:VDG|MCM_data_s[4]                                                                                  ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.201     ; 1.972      ;
; 37.815 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.135      ;
; 37.816 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.136      ;
; 37.816 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.136      ;
; 37.816 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.136      ;
; 37.817 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.135      ;
; 37.817 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.135      ;
; 37.817 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.135      ;
; 37.827 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.123      ;
; 37.835 ; VGA:VGA_inst|MC6847_gen3:VDG|MCM_data_s[2]                                                                                  ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.201     ; 1.951      ;
; 37.840 ; VGA:VGA_inst|MC6847_gen3:VDG|MCM_data_s[3]                                                                                  ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.201     ; 1.946      ;
; 37.842 ; button_debounce:debounce_inst|clk_div[7]                                                                                    ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.101      ;
; 37.842 ; button_debounce:debounce_inst|clk_div[7]                                                                                    ; button_debounce:debounce_inst|button_1_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.101      ;
; 37.842 ; button_debounce:debounce_inst|clk_div[7]                                                                                    ; button_debounce:debounce_inst|button_1_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.101      ;
; 37.844 ; button_debounce:debounce_inst|clk_div[7]                                                                                    ; button_debounce:debounce_inst|button_3_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.099      ;
; 37.844 ; button_debounce:debounce_inst|clk_div[7]                                                                                    ; button_debounce:debounce_inst|button_3_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.099      ;
; 37.844 ; button_debounce:debounce_inst|clk_div[7]                                                                                    ; button_debounce:debounce_inst|button_3_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.099      ;
; 37.869 ; button_debounce:debounce_inst|clk_div[9]                                                                                    ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.074      ;
; 37.869 ; button_debounce:debounce_inst|clk_div[9]                                                                                    ; button_debounce:debounce_inst|button_1_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.074      ;
; 37.869 ; button_debounce:debounce_inst|clk_div[9]                                                                                    ; button_debounce:debounce_inst|button_1_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.074      ;
; 37.871 ; button_debounce:debounce_inst|clk_div[9]                                                                                    ; button_debounce:debounce_inst|button_3_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.072      ;
; 37.871 ; button_debounce:debounce_inst|clk_div[9]                                                                                    ; button_debounce:debounce_inst|button_3_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.072      ;
; 37.871 ; button_debounce:debounce_inst|clk_div[9]                                                                                    ; button_debounce:debounce_inst|button_3_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.072      ;
; 37.876 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.073      ;
; 37.876 ; button_debounce:debounce_inst|clk_div[5]                                                                                    ; button_debounce:debounce_inst|button_2_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.075      ;
; 37.876 ; button_debounce:debounce_inst|clk_div[5]                                                                                    ; button_debounce:debounce_inst|button_2_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.075      ;
; 37.876 ; button_debounce:debounce_inst|clk_div[5]                                                                                    ; button_debounce:debounce_inst|button_2_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.075      ;
; 37.881 ; VGA:VGA_inst|MC6847_gen3:VDG|MCM_data_s[6]                                                                                  ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.201     ; 1.905      ;
; 37.884 ; button_debounce:debounce_inst|clk_div[6]                                                                                    ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.059      ;
; 37.884 ; button_debounce:debounce_inst|clk_div[6]                                                                                    ; button_debounce:debounce_inst|button_1_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.059      ;
; 37.884 ; button_debounce:debounce_inst|clk_div[6]                                                                                    ; button_debounce:debounce_inst|button_1_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.059      ;
; 37.886 ; button_debounce:debounce_inst|clk_div[6]                                                                                    ; button_debounce:debounce_inst|button_3_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.057      ;
; 37.886 ; button_debounce:debounce_inst|clk_div[6]                                                                                    ; button_debounce:debounce_inst|button_3_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.057      ;
; 37.886 ; button_debounce:debounce_inst|clk_div[6]                                                                                    ; button_debounce:debounce_inst|button_3_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.057      ;
; 37.890 ; button_debounce:debounce_inst|clk_div[14]                                                                                   ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.053      ;
; 37.890 ; button_debounce:debounce_inst|clk_div[14]                                                                                   ; button_debounce:debounce_inst|button_1_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.053      ;
; 37.890 ; button_debounce:debounce_inst|clk_div[14]                                                                                   ; button_debounce:debounce_inst|button_1_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.053      ;
; 37.892 ; button_debounce:debounce_inst|clk_div[14]                                                                                   ; button_debounce:debounce_inst|button_3_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.051      ;
; 37.892 ; button_debounce:debounce_inst|clk_div[14]                                                                                   ; button_debounce:debounce_inst|button_3_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.051      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.131 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[0]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.463      ;
; 0.132 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[10]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.464      ;
; 0.137 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[10]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.468      ;
; 0.139 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[0]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.471      ;
; 0.140 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[5]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.470      ;
; 0.140 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[8]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.465      ;
; 0.141 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[11]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a7~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.470      ;
; 0.141 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[2]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.466      ;
; 0.142 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[4]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.472      ;
; 0.142 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[14]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a12~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.470      ;
; 0.142 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[4]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.474      ;
; 0.142 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[4]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.474      ;
; 0.143 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[9]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a7~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.472      ;
; 0.143 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[1]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.475      ;
; 0.143 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[2]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.468      ;
; 0.144 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[8]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a7~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.473      ;
; 0.144 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[10]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a7~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.473      ;
; 0.144 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[3]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.474      ;
; 0.144 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[9]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.476      ;
; 0.144 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[14]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.469      ;
; 0.145 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[12]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a7~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.474      ;
; 0.145 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[3]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.475      ;
; 0.146 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[10]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a7~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.475      ;
; 0.146 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[6]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.476      ;
; 0.146 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[13]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.478      ;
; 0.146 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[2]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.478      ;
; 0.147 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[1]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.476      ;
; 0.147 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[2]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.479      ;
; 0.149 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[9]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.473      ;
; 0.152 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[6]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.482      ;
; 0.152 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[13]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.477      ;
; 0.152 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[1]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.477      ;
; 0.152 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[1]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.484      ;
; 0.153 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[11]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a7~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.482      ;
; 0.153 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[10]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.485      ;
; 0.153 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[3]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.485      ;
; 0.154 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[8]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[9]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.479      ;
; 0.156 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[5]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.478      ;
; 0.157 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[15]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.478      ;
; 0.158 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[5]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.481      ;
; 0.158 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[5]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.481      ;
; 0.159 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[11]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.480      ;
; 0.162 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[15]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 0.482      ;
; 0.164 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[4]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.489      ;
; 0.165 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[4]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.490      ;
; 0.169 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[15]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.490      ;
; 0.170 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[11]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.491      ;
; 0.170 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[0]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 0.516      ;
; 0.172 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[12]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.493      ;
; 0.173 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[13]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.496      ;
; 0.173 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[7]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.495      ;
; 0.174 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[9]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.499      ;
; 0.176 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[6]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.497      ;
; 0.177 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[5]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.499      ;
; 0.178 ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard                     ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[12]                 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[12]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[13]                 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[13]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[14]                 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[14]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[12]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.499      ;
; 0.179 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[0]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[0]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; RIPTIDE_III:CPU_inst|ALU:ALU0|OVF_reg                       ; RIPTIDE_III:CPU_inst|ALU:ALU0|OVF_reg                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|alu_op_reg[0] ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|alu_op_reg[0]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|prev_hazard   ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|prev_hazard                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|alu_op_reg[1] ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|alu_op_reg[1]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[14]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.502      ;
; 0.182 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[14]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 0.528      ;
; 0.183 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[15]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 0.503      ;
; 0.183 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[10]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 0.529      ;
; 0.183 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[6]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.504      ;
; 0.185 ; RIPTIDE_III:CPU_inst|CALL2                                  ; RIPTIDE_III:CPU_inst|CALL2                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[12]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 0.505      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_active                 ; serial:serial_inst|UART:UART_inst|tx_active                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]          ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]          ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|tx_active                                ; serial:serial_inst|tx_active                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[3]          ; serial:serial_inst|queue_8_8:tx_queue|read_addr[3]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]          ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|rx_active                 ; serial:serial_inst|UART:UART_inst|rx_active                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]                   ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]                   ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]                   ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]                    ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]                    ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[7]                    ; SDRAM_DP64_I:SDRAM_controller|sdram_a[7]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[6]                    ; SDRAM_DP64_I:SDRAM_controller|sdram_a[6]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[5]                    ; SDRAM_DP64_I:SDRAM_controller|sdram_a[5]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[4]                    ; SDRAM_DP64_I:SDRAM_controller|sdram_a[4]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[3]                    ; SDRAM_DP64_I:SDRAM_controller|sdram_a[3]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[2]                    ; SDRAM_DP64_I:SDRAM_controller|sdram_a[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]                    ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|data_out[15]                  ; SDRAM_DP64_I:SDRAM_controller|data_out[15]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|data_out[14]                  ; SDRAM_DP64_I:SDRAM_controller|data_out[14]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|data_hold[62]                 ; SDRAM_DP64_I:SDRAM_controller|data_hold[62]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|data_hold[46]                 ; SDRAM_DP64_I:SDRAM_controller|data_hold[46]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|data_hold[61]                 ; SDRAM_DP64_I:SDRAM_controller|data_hold[61]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|data_hold[45]                 ; SDRAM_DP64_I:SDRAM_controller|data_hold[45]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|data_out[12]                  ; SDRAM_DP64_I:SDRAM_controller|data_out[12]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
+-------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.187 ; button_debounce:debounce_inst|button_out[1]                         ; button_debounce:debounce_inst|button_out[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; button_debounce:debounce_inst|button_1_count[0]                     ; button_debounce:debounce_inst|button_1_count[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; button_debounce:debounce_inst|button_out[0]                         ; button_debounce:debounce_inst|button_out[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; button_debounce:debounce_inst|button_0_count[0]                     ; button_debounce:debounce_inst|button_0_count[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; button_debounce:debounce_inst|button_out[2]                         ; button_debounce:debounce_inst|button_out[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; button_debounce:debounce_inst|button_2_count[0]                     ; button_debounce:debounce_inst|button_2_count[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                            ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; button_debounce:debounce_inst|button_out[3]                         ; button_debounce:debounce_inst|button_out[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; button_debounce:debounce_inst|button_3_count[0]                     ; button_debounce:debounce_inst|button_3_count[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[0]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[0]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; button_debounce:debounce_inst|clk_div[0]                            ; button_debounce:debounce_inst|clk_div[0]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; rst_s                                                               ; rst                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.199 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.206 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.210 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.216 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.336      ;
; 0.222 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.342      ;
; 0.229 ; hex_high[5]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.416      ;
; 0.230 ; hex_high[4]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.417      ;
; 0.230 ; hex_low[6]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.418      ;
; 0.230 ; hex_low[5]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.418      ;
; 0.266 ; hex_low[7]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.454      ;
; 0.267 ; hex_high[6]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.454      ;
; 0.269 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]                         ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; hex_low[2]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.455      ;
; 0.270 ; hex_high[7]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.457      ;
; 0.272 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.601      ;
; 0.277 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.278 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.282 ; hex_high[1]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.468      ;
; 0.283 ; hex_high[2]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.469      ;
; 0.284 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.405      ;
; 0.284 ; hex_high[0]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.470      ;
; 0.285 ; hex_low[1]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.471      ;
; 0.292 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[8]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[6]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[14] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[14]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[12] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[12]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[10] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[10]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[4]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; button_debounce:debounce_inst|button_3_count[3]                     ; button_debounce:debounce_inst|button_3_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[15] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[15]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[9]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[7]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[2]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[13] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[13]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[11] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[11]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[5]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[3]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.627      ;
; 0.299 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; button_debounce:debounce_inst|clk_div[11]                           ; button_debounce:debounce_inst|clk_div[11]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; button_debounce:debounce_inst|clk_div[8]                            ; button_debounce:debounce_inst|clk_div[8]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[1]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; button_debounce:debounce_inst|button_0_count[2]                     ; button_debounce:debounce_inst|button_0_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; button_debounce:debounce_inst|clk_div[10]                           ; button_debounce:debounce_inst|clk_div[10]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.422      ;
; 0.301 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[0]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; button_debounce:debounce_inst|button_1_count[1]                     ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; hex_low[0]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.485      ;
; 0.304 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; button_debounce:debounce_inst|clk_div[15]                           ; button_debounce:debounce_inst|clk_div[15]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; button_debounce:debounce_inst|clk_div[6]                            ; button_debounce:debounce_inst|clk_div[6]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; button_debounce:debounce_inst|clk_div[14]                           ; button_debounce:debounce_inst|clk_div[14]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; button_debounce:debounce_inst|clk_div[13]                           ; button_debounce:debounce_inst|clk_div[13]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; button_debounce:debounce_inst|clk_div[5]                            ; button_debounce:debounce_inst|clk_div[5]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; button_debounce:debounce_inst|clk_div[4]                            ; button_debounce:debounce_inst|clk_div[4]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; button_debounce:debounce_inst|clk_div[3]                            ; button_debounce:debounce_inst|clk_div[3]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; button_debounce:debounce_inst|clk_div[2]                            ; button_debounce:debounce_inst|clk_div[2]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; button_debounce:debounce_inst|clk_div[12]                           ; button_debounce:debounce_inst|clk_div[12]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; button_debounce:debounce_inst|clk_div[9]                            ; button_debounce:debounce_inst|clk_div[9]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; button_debounce:debounce_inst|clk_div[7]                            ; button_debounce:debounce_inst|clk_div[7]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                         ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; button_debounce:debounce_inst|button_3_count[1]                     ; button_debounce:debounce_inst|button_3_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mem_clk'                                                                                                                                            ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.386 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.948      ; 2.244      ;
; 0.389 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.948      ; 2.247      ;
; 0.392 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.950      ; 2.252      ;
; 0.410 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.946      ; 2.266      ;
; 0.415 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.946      ; 2.271      ;
; 0.421 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.950      ; 2.281      ;
; 0.421 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.947      ; 2.278      ;
; 0.437 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.947      ; 2.294      ;
; 0.437 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.947      ; 2.294      ;
; 0.437 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.947      ; 2.294      ;
; 0.438 ; SDRAM_DP64_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.949      ; 2.297      ;
; 0.455 ; SDRAM_DP64_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.952      ; 2.317      ;
; 0.456 ; SDRAM_DP64_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.949      ; 2.315      ;
; 0.459 ; SDRAM_DP64_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.949      ; 2.318      ;
; 0.460 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.948      ; 2.318      ;
; 0.460 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.947      ; 2.317      ;
; 0.462 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.950      ; 2.322      ;
; 0.462 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.947      ; 2.319      ;
; 0.462 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.947      ; 2.319      ;
; 0.463 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.947      ; 2.320      ;
; 0.465 ; SDRAM_DP64_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.949      ; 2.324      ;
; 0.468 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.947      ; 2.325      ;
; 0.468 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.947      ; 2.325      ;
; 0.471 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.947      ; 2.328      ;
; 0.474 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.948      ; 2.332      ;
; 0.489 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.947      ; 2.346      ;
; 0.491 ; SDRAM_DP64_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.949      ; 2.350      ;
; 0.504 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.948      ; 2.362      ;
; 0.514 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.947      ; 2.371      ;
; 0.519 ; SDRAM_DP64_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.950      ; 2.379      ;
; 0.521 ; SDRAM_DP64_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.950      ; 2.381      ;
; 0.523 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.948      ; 2.381      ;
; 0.525 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.947      ; 2.382      ;
; 0.525 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.947      ; 2.382      ;
; 0.544 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.947      ; 2.401      ;
; 0.575 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.948      ; 2.433      ;
; 0.615 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.947      ; 2.472      ;
; 0.622 ; SDRAM_DP64_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.952      ; 2.484      ;
; 0.637 ; SDRAM_DP64_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.950      ; 2.497      ;
; 0.653 ; SDRAM_DP64_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.952      ; 2.515      ;
; 0.708 ; SDRAM_DP64_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.952      ; 2.570      ;
; 0.781 ; SDRAM_DP64_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.950      ; 2.641      ;
; 0.789 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.947      ; 2.646      ;
; 0.795 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.947      ; 2.652      ;
; 0.798 ; SDRAM_DP64_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.952      ; 2.660      ;
; 2.160 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.950      ; 4.020      ;
; 2.271 ; SDRAM_DP64_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.950      ; 4.131      ;
; 2.274 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.947      ; 4.131      ;
; 2.357 ; SDRAM_DP64_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.950      ; 4.217      ;
; 2.365 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.948      ; 4.223      ;
; 2.466 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.947      ; 4.323      ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                  ;
+--------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.492 ; rst                      ; keyboard:keyboard_inst|tx_active            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 2.418      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|XEC1                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.020     ; 2.437      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|NZT1                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.020     ; 2.437      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.017     ; 2.440      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.017     ; 2.440      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.017     ; 2.440      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.017     ; 2.440      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.020     ; 2.437      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.019     ; 2.438      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.019     ; 2.438      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.019     ; 2.438      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.019     ; 2.438      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.019     ; 2.438      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.019     ; 2.438      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.018     ; 2.439      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.018     ; 2.439      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.018     ; 2.439      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.018     ; 2.439      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.017     ; 2.440      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.017     ; 2.440      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|XEC2                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.020     ; 2.437      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|NZT2                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.020     ; 2.437      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.017     ; 2.440      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.017     ; 2.440      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.017     ; 2.440      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.020     ; 2.437      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.019     ; 2.438      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.019     ; 2.438      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.019     ; 2.438      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.019     ; 2.438      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.019     ; 2.438      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.019     ; 2.438      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.018     ; 2.439      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.018     ; 2.439      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.018     ; 2.439      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.018     ; 2.439      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.017     ; 2.440      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.018     ; 2.439      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.018     ; 2.439      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.017     ; 2.440      ;
; 17.530 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.017     ; 2.440      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.416      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.416      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source1          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.416      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 2.417      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 2.417      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.416      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.416      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.416      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.422      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.422      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 2.417      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_mux1            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.416      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC1                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.422      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 2.417      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren1             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.416      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC1                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.416      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren3             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.422      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren2             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 2.421      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 2.417      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_b_source3          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 2.417      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 2.417      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op3[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 2.431      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source2          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 2.417      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 2.417      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 2.417      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 2.417      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC4                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.422      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 2.421      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L3[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 2.421      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 2.421      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 2.421      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L3[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 2.421      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 2.421      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 2.421      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L3[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 2.421      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 2.421      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 2.431      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L2[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.422      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D04[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.422      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D03[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.422      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.422      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 2.417      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 2.417      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC6                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.422      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC5                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.422      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC2                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.422      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC3                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.422      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC4                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.422      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.018     ; 2.438      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 2.431      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 2.431      ;
; 17.531 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w4                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.422      ;
; 17.532 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w1                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.417      ;
; 17.532 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC3                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.417      ;
; 17.532 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC2                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.417      ;
; 17.532 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op3[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.418      ;
; 17.532 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.417      ;
; 17.532 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source3          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.418      ;
; 17.532 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.418      ;
+--------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+--------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 38.229 ; rst       ; button_debounce:debounce_inst|button_1_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.729      ;
; 38.229 ; rst       ; button_debounce:debounce_inst|button_out[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.729      ;
; 38.229 ; rst       ; button_debounce:debounce_inst|button_out[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.729      ;
; 38.229 ; rst       ; button_debounce:debounce_inst|button_0_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.729      ;
; 38.229 ; rst       ; button_debounce:debounce_inst|clk_div[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.729      ;
; 38.268 ; rst       ; button_debounce:debounce_inst|button_out[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.690      ;
; 38.268 ; rst       ; button_debounce:debounce_inst|button_2_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.690      ;
; 38.268 ; rst       ; button_debounce:debounce_inst|button_2_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.690      ;
; 38.268 ; rst       ; button_debounce:debounce_inst|button_2_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.690      ;
; 38.268 ; rst       ; button_debounce:debounce_inst|button_2_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.690      ;
; 38.273 ; rst       ; button_debounce:debounce_inst|button_1_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.685      ;
; 38.273 ; rst       ; button_debounce:debounce_inst|button_1_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.685      ;
; 38.273 ; rst       ; button_debounce:debounce_inst|button_1_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.685      ;
; 38.413 ; rst       ; button_debounce:debounce_inst|button_0_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.545      ;
; 38.413 ; rst       ; button_debounce:debounce_inst|button_0_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.545      ;
; 38.413 ; rst       ; button_debounce:debounce_inst|button_0_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.545      ;
; 38.439 ; rst       ; button_debounce:debounce_inst|clk_div[15]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.519      ;
; 38.439 ; rst       ; button_debounce:debounce_inst|clk_div[14]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.519      ;
; 38.439 ; rst       ; button_debounce:debounce_inst|clk_div[13]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.519      ;
; 38.439 ; rst       ; button_debounce:debounce_inst|clk_div[12]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.519      ;
; 38.439 ; rst       ; button_debounce:debounce_inst|clk_div[11]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.519      ;
; 38.439 ; rst       ; button_debounce:debounce_inst|clk_div[10]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.519      ;
; 38.439 ; rst       ; button_debounce:debounce_inst|clk_div[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.519      ;
; 38.439 ; rst       ; button_debounce:debounce_inst|clk_div[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.519      ;
; 38.439 ; rst       ; button_debounce:debounce_inst|clk_div[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.519      ;
; 38.439 ; rst       ; button_debounce:debounce_inst|clk_div[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.519      ;
; 38.439 ; rst       ; button_debounce:debounce_inst|clk_div[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.519      ;
; 38.439 ; rst       ; button_debounce:debounce_inst|clk_div[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.519      ;
; 38.439 ; rst       ; button_debounce:debounce_inst|clk_div[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.519      ;
; 38.439 ; rst       ; button_debounce:debounce_inst|clk_div[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.519      ;
; 38.439 ; rst       ; button_debounce:debounce_inst|clk_div[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.519      ;
; 38.725 ; rst       ; button_debounce:debounce_inst|button_3_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.233      ;
; 38.725 ; rst       ; button_debounce:debounce_inst|button_3_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.233      ;
; 38.725 ; rst       ; button_debounce:debounce_inst|button_3_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.233      ;
; 38.747 ; rst       ; button_debounce:debounce_inst|button_out[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.211      ;
; 38.747 ; rst       ; button_debounce:debounce_inst|button_3_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.211      ;
+--------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                  ;
+-------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.683 ; rst                      ; MSC:MSC_inst|p2_flush_req                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 0.882      ;
; 0.683 ; rst                      ; MSC:MSC_inst|prev_p2_flush_reg              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 0.882      ;
; 0.683 ; rst                      ; MSC:MSC_inst|p2_reset_req                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 0.882      ;
; 0.683 ; rst                      ; MSC:MSC_inst|prev_p2_reset_reg              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 0.882      ;
; 0.683 ; rst                      ; MSC:MSC_inst|p2_active                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 0.882      ;
; 0.683 ; rst                      ; MSC:MSC_inst|prev_p2_req                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 0.882      ;
; 0.757 ; rst                      ; MSC:MSC_inst|program_page[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.960      ;
; 0.757 ; rst                      ; MSC:MSC_inst|data_page[6]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.960      ;
; 0.757 ; rst                      ; MSC:MSC_inst|data_page[5]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.960      ;
; 0.757 ; rst                      ; MSC:MSC_inst|data_page[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.960      ;
; 0.822 ; rst                      ; MSC:MSC_inst|p2_flush_reg                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.023      ;
; 0.822 ; rst                      ; MSC:MSC_inst|p2_control_enable              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.023      ;
; 0.822 ; rst                      ; MSC:MSC_inst|p1_control_enable              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.023      ;
; 0.822 ; rst                      ; VGA:VGA_inst|VGA_mode                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.023      ;
; 0.822 ; rst                      ; MSC:MSC_inst|p2_reset_reg                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.023      ;
; 0.828 ; rst                      ; MSC:MSC_inst|p1_reset_reg                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.031      ;
; 0.914 ; rst                      ; MSC:MSC_inst|data_page[4]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 1.112      ;
; 0.914 ; rst                      ; MSC:MSC_inst|program_page[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 1.112      ;
; 0.914 ; rst                      ; MSC:MSC_inst|program_page[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 1.112      ;
; 0.914 ; rst                      ; MSC:MSC_inst|data_page[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 1.112      ;
; 0.914 ; rst                      ; MSC:MSC_inst|program_page[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 1.112      ;
; 0.914 ; rst                      ; MSC:MSC_inst|data_page[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 1.112      ;
; 0.914 ; rst                      ; MSC:MSC_inst|program_page[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 1.112      ;
; 0.914 ; rst                      ; MSC:MSC_inst|data_page[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 1.112      ;
; 0.914 ; rst                      ; MSC:MSC_inst|program_page[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 1.112      ;
; 1.063 ; rst                      ; MSC:MSC_inst|p1_reset_req                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.254      ;
; 1.063 ; rst                      ; MSC:MSC_inst|prev_p1_reset_reg              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.254      ;
; 1.063 ; rst                      ; MSC:MSC_inst|p1_active                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.254      ;
; 1.063 ; rst                      ; MSC:MSC_inst|prev_p1_req                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.254      ;
; 1.121 ; rst                      ; keyboard:keyboard_inst|rx_overwrite         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.310      ;
; 1.121 ; rst                      ; keyboard:keyboard_inst|tx_overwrite         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.310      ;
; 1.129 ; rst                      ; keyboard:keyboard_inst|to_CPU[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.317      ;
; 1.149 ; rst                      ; keyboard:keyboard_inst|to_CPU[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.341      ;
; 1.149 ; rst                      ; keyboard:keyboard_inst|to_CPU[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.341      ;
; 1.151 ; rst                      ; serial:serial_inst|to_CPU[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 1.353      ;
; 1.151 ; rst                      ; serial:serial_inst|to_CPU[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 1.353      ;
; 1.163 ; rst                      ; serial:serial_inst|to_CPU[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 1.365      ;
; 1.163 ; rst                      ; serial:serial_inst|to_CPU[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 1.365      ;
; 1.172 ; rst                      ; serial:serial_inst|rx_overwrite             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.373      ;
; 1.172 ; rst                      ; serial:serial_inst|tx_overwrite             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.373      ;
; 1.179 ; rst                      ; serial:serial_inst|tx_active                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.374      ;
; 1.250 ; rst                      ; keyboard:keyboard_inst|to_CPU[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.438      ;
; 1.250 ; rst                      ; keyboard:keyboard_inst|to_CPU[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.438      ;
; 1.250 ; rst                      ; keyboard:keyboard_inst|to_CPU[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.438      ;
; 1.250 ; rst                      ; keyboard:keyboard_inst|to_CPU[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.438      ;
; 1.250 ; rst                      ; keyboard:keyboard_inst|to_CPU[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.438      ;
; 1.276 ; rst                      ; serial:serial_inst|to_CPU[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 1.478      ;
; 1.437 ; rst                      ; serial:serial_inst|to_CPU[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.638      ;
; 1.437 ; rst                      ; serial:serial_inst|to_CPU[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.638      ;
; 1.437 ; rst                      ; serial:serial_inst|to_CPU[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.638      ;
; 1.824 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.256      ; 2.164      ;
; 1.824 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.256      ; 2.164      ;
; 1.824 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.256      ; 2.164      ;
; 1.824 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.256      ; 2.164      ;
; 1.824 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.256      ; 2.164      ;
; 1.824 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|CALL2                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.256      ; 2.164      ;
; 1.828 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.253      ; 2.165      ;
; 1.830 ; rst                      ; keyboard:keyboard_inst|tx_active            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 2.027      ;
; 1.831 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.248      ; 2.163      ;
; 1.835 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.246      ; 2.165      ;
; 1.835 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.246      ; 2.165      ;
; 1.835 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.246      ; 2.165      ;
; 1.836 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[13]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 2.163      ;
; 1.836 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[14]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 2.163      ;
; 1.848 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.171      ;
; 1.848 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.171      ;
; 1.848 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.171      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[15]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.163      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.163      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.163      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[10]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.163      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[9]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.163      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.163      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.163      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.163      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.163      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.163      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.163      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[11]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.163      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[12]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.163      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.154      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.154      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.154      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.154      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.165      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[12]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.165      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.165      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.165      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op3[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.154      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.154      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren4             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.149      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.154      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.154      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.154      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[12]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.165      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[12]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.165      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.165      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.165      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.165      ;
; 2.020 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.165      ;
+-------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+-------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.900 ; rst       ; button_debounce:debounce_inst|button_out[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.027      ;
; 0.900 ; rst       ; button_debounce:debounce_inst|button_3_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.027      ;
; 0.912 ; rst       ; button_debounce:debounce_inst|button_3_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.039      ;
; 0.912 ; rst       ; button_debounce:debounce_inst|button_3_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.039      ;
; 0.912 ; rst       ; button_debounce:debounce_inst|button_3_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.039      ;
; 1.163 ; rst       ; button_debounce:debounce_inst|clk_div[15]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.298      ;
; 1.163 ; rst       ; button_debounce:debounce_inst|clk_div[14]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.298      ;
; 1.163 ; rst       ; button_debounce:debounce_inst|clk_div[13]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.298      ;
; 1.163 ; rst       ; button_debounce:debounce_inst|clk_div[12]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.298      ;
; 1.163 ; rst       ; button_debounce:debounce_inst|clk_div[11]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.298      ;
; 1.163 ; rst       ; button_debounce:debounce_inst|clk_div[10]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.298      ;
; 1.163 ; rst       ; button_debounce:debounce_inst|clk_div[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.298      ;
; 1.163 ; rst       ; button_debounce:debounce_inst|clk_div[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.298      ;
; 1.163 ; rst       ; button_debounce:debounce_inst|clk_div[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.298      ;
; 1.163 ; rst       ; button_debounce:debounce_inst|clk_div[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.298      ;
; 1.163 ; rst       ; button_debounce:debounce_inst|clk_div[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.298      ;
; 1.163 ; rst       ; button_debounce:debounce_inst|clk_div[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.298      ;
; 1.163 ; rst       ; button_debounce:debounce_inst|clk_div[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.298      ;
; 1.163 ; rst       ; button_debounce:debounce_inst|clk_div[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.298      ;
; 1.163 ; rst       ; button_debounce:debounce_inst|clk_div[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.298      ;
; 1.178 ; rst       ; button_debounce:debounce_inst|button_0_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.313      ;
; 1.178 ; rst       ; button_debounce:debounce_inst|button_0_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.313      ;
; 1.178 ; rst       ; button_debounce:debounce_inst|button_0_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.313      ;
; 1.311 ; rst       ; button_debounce:debounce_inst|button_1_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.439      ;
; 1.311 ; rst       ; button_debounce:debounce_inst|button_1_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.439      ;
; 1.311 ; rst       ; button_debounce:debounce_inst|button_1_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.439      ;
; 1.314 ; rst       ; button_debounce:debounce_inst|button_out[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.449      ;
; 1.314 ; rst       ; button_debounce:debounce_inst|button_2_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.449      ;
; 1.314 ; rst       ; button_debounce:debounce_inst|button_2_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.449      ;
; 1.314 ; rst       ; button_debounce:debounce_inst|button_2_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.449      ;
; 1.314 ; rst       ; button_debounce:debounce_inst|button_2_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.449      ;
; 1.332 ; rst       ; button_debounce:debounce_inst|button_1_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.467      ;
; 1.332 ; rst       ; button_debounce:debounce_inst|button_out[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.467      ;
; 1.332 ; rst       ; button_debounce:debounce_inst|button_out[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.467      ;
; 1.332 ; rst       ; button_debounce:debounce_inst|button_0_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.467      ;
; 1.332 ; rst       ; button_debounce:debounce_inst|clk_div[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.467      ;
+-------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 56.990 ns




+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 6.057  ; 0.131 ; 14.771   ; 0.683   ; 4.314               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.211 ; 0.187 ; 36.195   ; 0.900   ; 19.717              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.057  ; 0.131 ; 14.771   ; 0.683   ; 9.665               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; N/A    ; N/A   ; N/A      ; N/A     ; 4.314               ;
;  clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  mem_clk                                              ; 11.282 ; 0.386 ; N/A      ; N/A     ; 4.314               ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  mem_clk                                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TXD           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_scl       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSYNC         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VSYNC         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_sda       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i2c_sda                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[0]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[4]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[5]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[6]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[7]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[8]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[9]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[10]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[11]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[12]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[13]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[14]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[15]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; reset                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_clk_d               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_data_d              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[3]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[1]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[0]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; RXD                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[2]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; i2c_scl       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; R             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; G             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; B             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; i2c_sda       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; i2c_scl       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; R             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; G             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; B             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; i2c_sda       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; i2c_scl       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; R             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; G             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; B             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; HSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; seg_sel[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_sel[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_sel[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; i2c_sda       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk                                              ; 51       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2095     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 31       ; 0        ; 0        ; 0        ;
; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 128      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1004     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 143171   ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk                                              ; 51       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2095     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 31       ; 0        ; 0        ; 0        ;
; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 128      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1004     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 143171   ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 36       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 51       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 236      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 36       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 51       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 236      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; clk                                                  ; clk                                                  ; Base      ; Constrained ;
; sdram_clk                                            ; mem_clk                                              ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Jul 07 19:23:30 2022
Info: Command: quartus_sta RIPTIDE-III_SDRAM -c R3_PVP
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 6.057
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.057               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    11.282               0.000 mem_clk 
    Info (332119):    14.211               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.453               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.993               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 14.771
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.771               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    36.195               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.688
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.688               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.106               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.314               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.314               0.000 mem_clk 
    Info (332119):     9.692               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.858               0.000 clk 
    Info (332119):    19.718               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 53.327 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.971
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.971               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    12.095               0.000 mem_clk 
    Info (332119):    14.678               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.378
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.378               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.401               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.669               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 15.102
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.102               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    36.423               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.514
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.514               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.887               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.314               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.314               0.000 mem_clk 
    Info (332119):     9.665               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.855               0.000 clk 
    Info (332119):    19.717               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 53.703 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 9.460
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.460               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    14.349               0.000 mem_clk 
    Info (332119):    17.713               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.131
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.131               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.187               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.386               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 17.492
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.492               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    38.229               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.683
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.683               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.900               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.423               0.000 clk 
    Info (332119):     9.543               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.543               0.000 mem_clk 
    Info (332119):     9.732               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.734               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 56.990 ns
    Info (332114): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4848 megabytes
    Info: Processing ended: Thu Jul 07 19:23:33 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


