TimeQuest Timing Analyzer report for lab1
Tue Nov 15 16:34:06 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_25mhz'
 13. Slow 1200mV 85C Model Hold: 'clk_25mhz'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk_25mhz'
 22. Slow 1200mV 0C Model Hold: 'clk_25mhz'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk_25mhz'
 30. Fast 1200mV 0C Model Hold: 'clk_25mhz'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; lab1                                                    ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6E22C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processors 3-4         ;   0.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets       ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; clk_25mhz  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_25mhz } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 333.11 MHz ; 250.0 MHz       ; clk_25mhz  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-----------+--------+----------------+
; Clock     ; Slack  ; End Point TNS  ;
+-----------+--------+----------------+
; clk_25mhz ; -2.002 ; -33.230        ;
+-----------+--------+----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-----------+-------+----------------+
; Clock     ; Slack ; End Point TNS  ;
+-----------+-------+----------------+
; clk_25mhz ; 0.600 ; 0.000          ;
+-----------+-------+----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-----------+--------+------------------------------+
; Clock     ; Slack  ; End Point TNS                ;
+-----------+--------+------------------------------+
; clk_25mhz ; -3.000 ; -37.201                      ;
+-----------+--------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_25mhz'                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.002 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 3.398      ;
; -1.914 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 3.310      ;
; -1.887 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 3.283      ;
; -1.859 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 3.255      ;
; -1.856 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 3.252      ;
; -1.826 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 3.222      ;
; -1.775 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.077     ; 2.699      ;
; -1.768 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 3.164      ;
; -1.761 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 3.157      ;
; -1.745 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 3.141      ;
; -1.744 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.077     ; 2.668      ;
; -1.741 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 3.137      ;
; -1.714 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.077     ; 2.638      ;
; -1.713 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 3.109      ;
; -1.713 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 3.109      ;
; -1.710 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 3.106      ;
; -1.683 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 3.079      ;
; -1.680 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 3.076      ;
; -1.656 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.077     ; 2.580      ;
; -1.633 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.077     ; 2.557      ;
; -1.629 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.077     ; 2.553      ;
; -1.622 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 3.018      ;
; -1.615 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 3.011      ;
; -1.615 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 3.011      ;
; -1.601 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.080     ; 2.522      ;
; -1.601 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.077     ; 2.525      ;
; -1.599 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.995      ;
; -1.599 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.995      ;
; -1.595 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.991      ;
; -1.571 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.077     ; 2.495      ;
; -1.568 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.077     ; 2.492      ;
; -1.567 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.963      ;
; -1.567 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.963      ;
; -1.567 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.963      ;
; -1.564 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.960      ;
; -1.537 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.933      ;
; -1.537 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.933      ;
; -1.534 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.930      ;
; -1.513 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.080     ; 2.434      ;
; -1.503 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.077     ; 2.427      ;
; -1.487 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.077     ; 2.411      ;
; -1.487 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.077     ; 2.411      ;
; -1.486 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.080     ; 2.407      ;
; -1.479 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.100     ; 2.380      ;
; -1.477 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.873      ;
; -1.476 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.872      ;
; -1.469 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.865      ;
; -1.469 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.865      ;
; -1.458 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.080     ; 2.379      ;
; -1.455 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.080     ; 2.376      ;
; -1.455 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.077     ; 2.379      ;
; -1.453 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.849      ;
; -1.453 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.849      ;
; -1.450 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.846      ;
; -1.449 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.845      ;
; -1.425 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.077     ; 2.349      ;
; -1.425 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.077     ; 2.349      ;
; -1.425 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.080     ; 2.346      ;
; -1.421 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.817      ;
; -1.421 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.817      ;
; -1.421 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.817      ;
; -1.420 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.816      ;
; -1.418 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.814      ;
; -1.391 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.787      ;
; -1.391 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.787      ;
; -1.391 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.787      ;
; -1.388 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.100     ; 2.289      ;
; -1.388 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.784      ;
; -1.367 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.080     ; 2.288      ;
; -1.361 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.100     ; 2.262      ;
; -1.360 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.080     ; 2.281      ;
; -1.357 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.077     ; 2.281      ;
; -1.344 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.080     ; 2.265      ;
; -1.341 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.077     ; 2.265      ;
; -1.340 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.080     ; 2.261      ;
; -1.338 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.077     ; 2.262      ;
; -1.333 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.100     ; 2.234      ;
; -1.331 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.727      ;
; -1.330 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.100     ; 2.231      ;
; -1.330 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.726      ;
; -1.330 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.726      ;
; -1.323 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.719      ;
; -1.323 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.719      ;
; -1.312 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.080     ; 2.233      ;
; -1.312 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.080     ; 2.233      ;
; -1.309 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.080     ; 2.230      ;
; -1.309 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.077     ; 2.233      ;
; -1.307 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.703      ;
; -1.307 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.703      ;
; -1.304 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.700      ;
; -1.303 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.699      ;
; -1.303 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.100     ; 2.204      ;
; -1.282 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.080     ; 2.203      ;
; -1.279 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.077     ; 2.203      ;
; -1.279 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.077     ; 2.203      ;
; -1.279 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.080     ; 2.200      ;
; -1.277 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.392      ; 2.670      ;
; -1.275 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.671      ;
; -1.275 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.671      ;
; -1.275 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.395      ; 2.671      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_25mhz'                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.600 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.572      ; 1.384      ;
; 0.618 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.572      ; 1.402      ;
; 0.718 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.100      ; 1.030      ;
; 0.719 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.100      ; 1.031      ;
; 0.720 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.100      ; 1.032      ;
; 0.720 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.100      ; 1.032      ;
; 0.720 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.100      ; 1.032      ;
; 0.720 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.100      ; 1.032      ;
; 0.722 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.100      ; 1.034      ;
; 0.722 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.100      ; 1.034      ;
; 0.731 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.572      ; 1.515      ;
; 0.737 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.029      ;
; 0.738 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.030      ;
; 0.739 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.740 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.572      ; 1.524      ;
; 0.740 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.572      ; 1.524      ;
; 0.741 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.033      ;
; 0.749 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.572      ; 1.533      ;
; 0.753 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.575      ; 1.540      ;
; 0.755 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.100      ; 1.067      ;
; 0.756 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.048      ;
; 0.758 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.572      ; 1.542      ;
; 0.871 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.572      ; 1.655      ;
; 0.871 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.572      ; 1.655      ;
; 0.877 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.575      ; 1.664      ;
; 0.880 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.572      ; 1.664      ;
; 0.880 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.572      ; 1.664      ;
; 0.884 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.575      ; 1.671      ;
; 0.889 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.572      ; 1.673      ;
; 0.893 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.575      ; 1.680      ;
; 0.894 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.575      ; 1.681      ;
; 0.898 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.572      ; 1.682      ;
; 1.008 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.575      ; 1.795      ;
; 1.011 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.572      ; 1.795      ;
; 1.011 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.572      ; 1.795      ;
; 1.017 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.575      ; 1.804      ;
; 1.017 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.575      ; 1.804      ;
; 1.020 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.572      ; 1.804      ;
; 1.020 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.572      ; 1.804      ;
; 1.024 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.575      ; 1.811      ;
; 1.025 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.575      ; 1.812      ;
; 1.029 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.572      ; 1.813      ;
; 1.033 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.575      ; 1.820      ;
; 1.034 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.575      ; 1.821      ;
; 1.034 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.575      ; 1.821      ;
; 1.038 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.572      ; 1.822      ;
; 1.073 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.100      ; 1.385      ;
; 1.073 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.100      ; 1.385      ;
; 1.074 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.100      ; 1.386      ;
; 1.074 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.100      ; 1.386      ;
; 1.081 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.100      ; 1.393      ;
; 1.081 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.100      ; 1.393      ;
; 1.083 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.100      ; 1.395      ;
; 1.083 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.100      ; 1.395      ;
; 1.090 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.100      ; 1.402      ;
; 1.090 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.100      ; 1.402      ;
; 1.092 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.100      ; 1.404      ;
; 1.092 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.100      ; 1.404      ;
; 1.093 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.385      ;
; 1.093 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.385      ;
; 1.096 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.083      ; 1.391      ;
; 1.100 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.393      ;
; 1.102 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.394      ;
; 1.102 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.394      ;
; 1.105 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.083      ; 1.400      ;
; 1.109 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.401      ;
; 1.111 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.403      ;
; 1.111 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.080      ; 1.403      ;
; 1.148 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.575      ; 1.935      ;
; 1.148 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.575      ; 1.935      ;
; 1.151 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.572      ; 1.935      ;
; 1.151 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.572      ; 1.935      ;
; 1.157 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.575      ; 1.944      ;
; 1.157 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.575      ; 1.944      ;
; 1.158 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.575      ; 1.945      ;
; 1.160 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.572      ; 1.944      ;
; 1.160 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.572      ; 1.944      ;
; 1.164 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.575      ; 1.951      ;
; 1.165 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.575      ; 1.952      ;
; 1.165 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.575      ; 1.952      ;
; 1.169 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.572      ; 1.953      ;
; 1.173 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.575      ; 1.960      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 380.66 MHz ; 250.0 MHz       ; clk_25mhz  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; clk_25mhz ; -1.627 ; -27.071       ;
+-----------+--------+---------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; clk_25mhz ; 0.549 ; 0.000         ;
+-----------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-----------+--------+-----------------------------+
; Clock     ; Slack  ; End Point TNS               ;
+-----------+--------+-----------------------------+
; clk_25mhz ; -3.000 ; -37.201                     ;
+-----------+--------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_25mhz'                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.627 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 3.003      ;
; -1.548 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.924      ;
; -1.548 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.924      ;
; -1.505 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.881      ;
; -1.501 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.877      ;
; -1.488 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.070     ; 2.420      ;
; -1.462 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.838      ;
; -1.441 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.070     ; 2.373      ;
; -1.427 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.803      ;
; -1.422 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.798      ;
; -1.422 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.798      ;
; -1.415 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.791      ;
; -1.402 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.070     ; 2.334      ;
; -1.379 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.755      ;
; -1.379 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.755      ;
; -1.375 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.751      ;
; -1.367 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.070     ; 2.299      ;
; -1.362 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.070     ; 2.294      ;
; -1.362 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.070     ; 2.294      ;
; -1.340 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.716      ;
; -1.336 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.712      ;
; -1.319 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.070     ; 2.251      ;
; -1.317 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.072     ; 2.247      ;
; -1.301 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.677      ;
; -1.301 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.677      ;
; -1.296 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.672      ;
; -1.296 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.672      ;
; -1.289 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.665      ;
; -1.289 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.665      ;
; -1.280 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.070     ; 2.212      ;
; -1.276 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.070     ; 2.208      ;
; -1.253 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.629      ;
; -1.253 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.629      ;
; -1.253 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.629      ;
; -1.249 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.625      ;
; -1.241 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.070     ; 2.173      ;
; -1.241 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.070     ; 2.173      ;
; -1.238 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.072     ; 2.168      ;
; -1.238 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.072     ; 2.168      ;
; -1.229 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.070     ; 2.161      ;
; -1.214 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.090     ; 2.126      ;
; -1.214 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.590      ;
; -1.214 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.590      ;
; -1.210 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.586      ;
; -1.195 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.072     ; 2.125      ;
; -1.193 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.070     ; 2.125      ;
; -1.191 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.072     ; 2.121      ;
; -1.175 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.551      ;
; -1.175 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.551      ;
; -1.170 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.546      ;
; -1.170 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.546      ;
; -1.170 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.546      ;
; -1.170 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.546      ;
; -1.163 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.539      ;
; -1.163 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.539      ;
; -1.154 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.070     ; 2.086      ;
; -1.154 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.070     ; 2.086      ;
; -1.152 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.072     ; 2.082      ;
; -1.131 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.090     ; 2.043      ;
; -1.131 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.090     ; 2.043      ;
; -1.127 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.503      ;
; -1.127 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.503      ;
; -1.127 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.503      ;
; -1.126 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.502      ;
; -1.123 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.499      ;
; -1.117 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.072     ; 2.047      ;
; -1.115 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.070     ; 2.047      ;
; -1.112 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.072     ; 2.042      ;
; -1.112 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.072     ; 2.042      ;
; -1.110 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.070     ; 2.042      ;
; -1.105 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.072     ; 2.035      ;
; -1.103 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.070     ; 2.035      ;
; -1.088 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.090     ; 2.000      ;
; -1.088 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.464      ;
; -1.088 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.464      ;
; -1.088 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.464      ;
; -1.085 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.090     ; 1.997      ;
; -1.084 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.460      ;
; -1.069 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.072     ; 1.999      ;
; -1.069 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.072     ; 1.999      ;
; -1.067 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.070     ; 1.999      ;
; -1.065 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.072     ; 1.995      ;
; -1.049 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.090     ; 1.961      ;
; -1.049 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.425      ;
; -1.049 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.425      ;
; -1.044 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.420      ;
; -1.044 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.420      ;
; -1.044 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.420      ;
; -1.044 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.420      ;
; -1.044 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.420      ;
; -1.037 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.413      ;
; -1.037 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.374      ; 2.413      ;
; -1.030 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.072     ; 1.960      ;
; -1.028 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.070     ; 1.960      ;
; -1.028 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.070     ; 1.960      ;
; -1.026 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.072     ; 1.956      ;
; -1.005 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.090     ; 1.917      ;
; -1.005 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.090     ; 1.917      ;
; -1.005 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.090     ; 1.917      ;
; -1.005 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.090     ; 1.917      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_25mhz'                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.549 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.534      ; 1.278      ;
; 0.561 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.534      ; 1.290      ;
; 0.643 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.534      ; 1.372      ;
; 0.666 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.534      ; 1.395      ;
; 0.668 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.090      ; 0.953      ;
; 0.669 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.090      ; 0.954      ;
; 0.669 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.090      ; 0.954      ;
; 0.670 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.534      ; 1.399      ;
; 0.670 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.090      ; 0.955      ;
; 0.671 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.090      ; 0.956      ;
; 0.671 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.090      ; 0.956      ;
; 0.671 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.534      ; 1.400      ;
; 0.674 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.090      ; 0.959      ;
; 0.674 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.090      ; 0.959      ;
; 0.678 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.536      ; 1.409      ;
; 0.683 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.534      ; 1.412      ;
; 0.685 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 0.952      ;
; 0.686 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 0.953      ;
; 0.687 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 0.954      ;
; 0.688 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 0.957      ;
; 0.700 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.090      ; 0.985      ;
; 0.707 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 0.974      ;
; 0.764 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.534      ; 1.493      ;
; 0.765 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.534      ; 1.494      ;
; 0.785 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.536      ; 1.516      ;
; 0.788 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.534      ; 1.517      ;
; 0.790 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.536      ; 1.521      ;
; 0.792 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.534      ; 1.521      ;
; 0.793 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.534      ; 1.522      ;
; 0.800 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.536      ; 1.531      ;
; 0.800 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.536      ; 1.531      ;
; 0.805 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.534      ; 1.534      ;
; 0.884 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.536      ; 1.615      ;
; 0.886 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.534      ; 1.615      ;
; 0.887 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.534      ; 1.616      ;
; 0.907 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.536      ; 1.638      ;
; 0.907 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.536      ; 1.638      ;
; 0.910 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.534      ; 1.639      ;
; 0.912 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.536      ; 1.643      ;
; 0.913 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.536      ; 1.644      ;
; 0.914 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.534      ; 1.643      ;
; 0.915 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.534      ; 1.644      ;
; 0.922 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.536      ; 1.653      ;
; 0.922 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.536      ; 1.653      ;
; 0.923 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.536      ; 1.654      ;
; 0.927 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.534      ; 1.656      ;
; 0.988 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.090      ; 1.273      ;
; 0.988 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.090      ; 1.273      ;
; 0.990 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.090      ; 1.275      ;
; 0.991 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.090      ; 1.276      ;
; 0.991 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.090      ; 1.276      ;
; 0.994 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.090      ; 1.279      ;
; 0.995 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.090      ; 1.280      ;
; 0.995 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.090      ; 1.280      ;
; 1.003 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.090      ; 1.288      ;
; 1.003 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.074      ; 1.272      ;
; 1.003 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.090      ; 1.288      ;
; 1.005 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 1.272      ;
; 1.006 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.536      ; 1.737      ;
; 1.007 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.536      ; 1.738      ;
; 1.008 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 1.275      ;
; 1.008 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.534      ; 1.737      ;
; 1.008 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.090      ; 1.293      ;
; 1.008 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.090      ; 1.293      ;
; 1.009 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.534      ; 1.738      ;
; 1.010 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 1.277      ;
; 1.010 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 1.277      ;
; 1.011 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 1.278      ;
; 1.011 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 1.278      ;
; 1.012 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 1.279      ;
; 1.018 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.074      ; 1.287      ;
; 1.020 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 1.287      ;
; 1.020 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 1.287      ;
; 1.021 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 1.288      ;
; 1.024 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 1.291      ;
; 1.024 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.072      ; 1.291      ;
; 1.029 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.536      ; 1.760      ;
; 1.029 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.536      ; 1.760      ;
; 1.030 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.536      ; 1.761      ;
; 1.032 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.534      ; 1.761      ;
; 1.034 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.536      ; 1.765      ;
; 1.035 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.536      ; 1.766      ;
; 1.035 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.536      ; 1.766      ;
; 1.036 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.534      ; 1.765      ;
; 1.037 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.534      ; 1.766      ;
; 1.044 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.536      ; 1.775      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; clk_25mhz ; -0.357 ; -2.730        ;
+-----------+--------+---------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; clk_25mhz ; 0.246 ; 0.000         ;
+-----------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-----------+--------+-----------------------------+
; Clock     ; Slack  ; End Point TNS               ;
+-----------+--------+-----------------------------+
; clk_25mhz ; -3.000 ; -33.284                     ;
+-----------+--------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_25mhz'                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.357 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.499      ;
; -0.312 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.454      ;
; -0.293 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.435      ;
; -0.293 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.435      ;
; -0.289 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.431      ;
; -0.283 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.425      ;
; -0.246 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.388      ;
; -0.244 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.386      ;
; -0.229 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.371      ;
; -0.225 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.367      ;
; -0.225 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.367      ;
; -0.225 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.367      ;
; -0.221 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.363      ;
; -0.215 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.357      ;
; -0.215 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.357      ;
; -0.211 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.035     ; 1.163      ;
; -0.207 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.035     ; 1.159      ;
; -0.201 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.035     ; 1.153      ;
; -0.178 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.320      ;
; -0.177 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.319      ;
; -0.176 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.318      ;
; -0.162 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.035     ; 1.114      ;
; -0.161 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.303      ;
; -0.161 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.303      ;
; -0.157 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.299      ;
; -0.157 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.299      ;
; -0.157 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.299      ;
; -0.157 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.299      ;
; -0.153 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.295      ;
; -0.148 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.290      ;
; -0.147 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.289      ;
; -0.147 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.035     ; 1.099      ;
; -0.147 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.289      ;
; -0.143 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.035     ; 1.095      ;
; -0.143 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.035     ; 1.095      ;
; -0.140 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.036     ; 1.091      ;
; -0.133 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.035     ; 1.085      ;
; -0.133 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.035     ; 1.085      ;
; -0.110 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.252      ;
; -0.109 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.251      ;
; -0.108 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.250      ;
; -0.108 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.250      ;
; -0.096 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.035     ; 1.048      ;
; -0.095 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.036     ; 1.046      ;
; -0.093 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.235      ;
; -0.093 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.235      ;
; -0.093 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.235      ;
; -0.089 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.231      ;
; -0.089 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.231      ;
; -0.089 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.231      ;
; -0.089 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.231      ;
; -0.089 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.231      ;
; -0.085 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.227      ;
; -0.085 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.044     ; 1.028      ;
; -0.080 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.222      ;
; -0.080 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.222      ;
; -0.079 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.035     ; 1.031      ;
; -0.079 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.221      ;
; -0.079 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.035     ; 1.031      ;
; -0.079 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.221      ;
; -0.076 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.036     ; 1.027      ;
; -0.076 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.036     ; 1.027      ;
; -0.075 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.035     ; 1.027      ;
; -0.072 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.036     ; 1.023      ;
; -0.066 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.035     ; 1.018      ;
; -0.066 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.036     ; 1.017      ;
; -0.065 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.035     ; 1.017      ;
; -0.042 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.184      ;
; -0.041 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.183      ;
; -0.041 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.183      ;
; -0.040 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.182      ;
; -0.040 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.182      ;
; -0.037 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.044     ; 0.980      ;
; -0.029 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.036     ; 0.980      ;
; -0.027 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.035     ; 0.979      ;
; -0.027 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.036     ; 0.978      ;
; -0.025 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.167      ;
; -0.025 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.167      ;
; -0.025 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.167      ;
; -0.025 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.167      ;
; -0.022 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.154      ; 1.163      ;
; -0.021 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.044     ; 0.964      ;
; -0.021 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.163      ;
; -0.021 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.163      ;
; -0.021 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.163      ;
; -0.021 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.163      ;
; -0.017 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.044     ; 0.960      ;
; -0.013 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.044     ; 0.956      ;
; -0.012 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.154      ;
; -0.012 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.154      ;
; -0.012 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.036     ; 0.963      ;
; -0.011 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.153      ;
; -0.011 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.035     ; 0.963      ;
; -0.011 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.035     ; 0.963      ;
; -0.011 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; 0.155      ; 1.153      ;
; -0.008 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.036     ; 0.959      ;
; -0.008 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.036     ; 0.959      ;
; -0.008 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.036     ; 0.959      ;
; -0.007 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.044     ; 0.950      ;
; -0.007 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk_25mhz    ; clk_25mhz   ; 1.000        ; -0.035     ; 0.959      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_25mhz'                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.246 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.234      ; 0.564      ;
; 0.258 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.234      ; 0.576      ;
; 0.286 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.044      ; 0.414      ;
; 0.287 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.044      ; 0.415      ;
; 0.288 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.044      ; 0.416      ;
; 0.288 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.044      ; 0.416      ;
; 0.293 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.303 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.044      ; 0.431      ;
; 0.303 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.423      ;
; 0.309 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.234      ; 0.627      ;
; 0.311 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.234      ; 0.629      ;
; 0.312 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.234      ; 0.630      ;
; 0.321 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.234      ; 0.639      ;
; 0.321 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.235      ; 0.640      ;
; 0.324 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.234      ; 0.642      ;
; 0.374 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.234      ; 0.692      ;
; 0.375 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.234      ; 0.693      ;
; 0.376 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.235      ; 0.695      ;
; 0.377 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.234      ; 0.695      ;
; 0.378 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.234      ; 0.696      ;
; 0.384 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.235      ; 0.703      ;
; 0.387 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.234      ; 0.705      ;
; 0.387 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.235      ; 0.706      ;
; 0.388 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.235      ; 0.707      ;
; 0.390 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.234      ; 0.708      ;
; 0.435 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.044      ; 0.563      ;
; 0.436 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.044      ; 0.564      ;
; 0.436 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.044      ; 0.564      ;
; 0.436 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.044      ; 0.564      ;
; 0.439 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.235      ; 0.758      ;
; 0.440 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.234      ; 0.758      ;
; 0.441 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.234      ; 0.759      ;
; 0.442 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.235      ; 0.761      ;
; 0.443 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.235      ; 0.762      ;
; 0.443 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.234      ; 0.761      ;
; 0.444 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.234      ; 0.762      ;
; 0.445 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.044      ; 0.573      ;
; 0.445 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.044      ; 0.573      ;
; 0.446 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.044      ; 0.574      ;
; 0.446 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.044      ; 0.574      ;
; 0.448 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.044      ; 0.576      ;
; 0.448 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.044      ; 0.576      ;
; 0.449 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.044      ; 0.577      ;
; 0.449 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.044      ; 0.577      ;
; 0.450 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.037      ; 0.571      ;
; 0.450 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.235      ; 0.769      ;
; 0.451 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.235      ; 0.770      ;
; 0.452 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.234      ; 0.771      ;
; 0.453 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.235      ; 0.772      ;
; 0.454 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[16] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.235      ; 0.773      ;
; 0.454 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[14] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.235      ; 0.773      ;
; 0.455 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[10] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[8]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.234      ; 0.774      ;
; 0.457 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[6]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.577      ;
; 0.498 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.044      ; 0.626      ;
; 0.499 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.044      ; 0.627      ;
; 0.499 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[21] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.044      ; 0.627      ;
; 0.501 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[20] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.044      ; 0.629      ;
; 0.502 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[18] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.044      ; 0.630      ;
; 0.502 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[22] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.044      ; 0.630      ;
; 0.505 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[17] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.235      ; 0.824      ;
; 0.505 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.625      ;
; 0.506 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[15] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.235      ; 0.825      ;
; 0.506 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[13] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[19] ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.234      ; 0.824      ;
; 0.506 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[5]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.626      ;
; 0.507 ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_t8i:auto_generated|counter_reg_bit[9]  ; clk_25mhz    ; clk_25mhz   ; 0.000        ; 0.036      ; 0.627      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.002  ; 0.246 ; N/A      ; N/A     ; -3.000              ;
;  clk_25mhz       ; -2.002  ; 0.246 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -33.23  ; 0.0   ; 0.0      ; 0.0     ; -37.201             ;
;  clk_25mhz       ; -33.230 ; 0.000 ; N/A      ; N/A     ; -37.201             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led0          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led3          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led4          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led5          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led6          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led7          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sw[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk_25mhz               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; pbb                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pba                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led5          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led6          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led7          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led5          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led6          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led7          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led5          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led6          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led7          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; clk_25mhz  ; clk_25mhz ; 276      ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; clk_25mhz  ; clk_25mhz ; 276      ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 54    ; 54   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+--------------------------------------------+
; Clock Status Summary                       ;
+-----------+-----------+------+-------------+
; Target    ; Clock     ; Type ; Status      ;
+-----------+-----------+------+-------------+
; clk_25mhz ; clk_25mhz ; Base ; Constrained ;
+-----------+-----------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; pba        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pbb        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led0        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led2        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led3        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led4        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led5        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led6        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led7        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; pba        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pbb        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led0        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led2        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led3        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led4        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led5        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led6        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led7        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Tue Nov 15 16:34:02 2016
Info: Command: quartus_sta lab1 -c lab1
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_25mhz clk_25mhz
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.002
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.002             -33.230 clk_25mhz 
Info (332146): Worst-case hold slack is 0.600
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.600               0.000 clk_25mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -37.201 clk_25mhz 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.627
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.627             -27.071 clk_25mhz 
Info (332146): Worst-case hold slack is 0.549
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.549               0.000 clk_25mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -37.201 clk_25mhz 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.357              -2.730 clk_25mhz 
Info (332146): Worst-case hold slack is 0.246
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.246               0.000 clk_25mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -33.284 clk_25mhz 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 882 megabytes
    Info: Processing ended: Tue Nov 15 16:34:06 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


