<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › m68k › include › asm › m5272sim.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>m5272sim.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	m5272sim.h -- ColdFire 5272 System Integration Module support.</span>
<span class="cm"> *</span>
<span class="cm"> *	(C) Copyright 1999, Greg Ungerer (gerg@snapgear.com)</span>
<span class="cm"> * 	(C) Copyright 2000, Lineo Inc. (www.lineo.com) </span>
<span class="cm"> */</span>

<span class="cm">/****************************************************************************/</span>
<span class="cp">#ifndef	m5272sim_h</span>
<span class="cp">#define	m5272sim_h</span>
<span class="cm">/****************************************************************************/</span>

<span class="cp">#define	CPU_NAME		&quot;COLDFIRE(m5272)&quot;</span>
<span class="cp">#define	CPU_INSTR_PER_JIFFY	3</span>
<span class="cp">#define	MCF_BUSCLK		MCF_CLK</span>

<span class="cp">#include &lt;asm/m52xxacr.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> *	Define the 5272 SIM register set addresses.</span>
<span class="cm"> */</span>
<span class="cp">#define	MCFSIM_SCR		0x04		</span><span class="cm">/* SIM Config reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_SPR		0x06		</span><span class="cm">/* System Protection reg (r/w)*/</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_PMR		0x08		</span><span class="cm">/* Power Management reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_APMR		0x0e		</span><span class="cm">/* Active Low Power reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DIR		0x10		</span><span class="cm">/* Device Identity reg (r/w) */</span><span class="cp"></span>

<span class="cp">#define	MCFSIM_ICR1		0x20		</span><span class="cm">/* Intr Ctrl reg 1 (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR2		0x24		</span><span class="cm">/* Intr Ctrl reg 2 (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR3		0x28		</span><span class="cm">/* Intr Ctrl reg 3 (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR4		0x2c		</span><span class="cm">/* Intr Ctrl reg 4 (r/w) */</span><span class="cp"></span>

<span class="cp">#define MCFSIM_ISR		0x30		</span><span class="cm">/* Interrupt Source reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define MCFSIM_PITR		0x34		</span><span class="cm">/* Interrupt Transition (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_PIWR		0x38		</span><span class="cm">/* Interrupt Wakeup reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_PIVR		0x3f		</span><span class="cm">/* Interrupt Vector reg (r/w( */</span><span class="cp"></span>

<span class="cp">#define	MCFSIM_WRRR		0x280		</span><span class="cm">/* Watchdog reference (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_WIRR		0x284		</span><span class="cm">/* Watchdog interrupt (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_WCR		0x288		</span><span class="cm">/* Watchdog counter (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_WER		0x28c		</span><span class="cm">/* Watchdog event (r/w) */</span><span class="cp"></span>

<span class="cp">#define	MCFSIM_CSBR0		0x40		</span><span class="cm">/* CS0 Base Address (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSOR0		0x44		</span><span class="cm">/* CS0 Option (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSBR1		0x48		</span><span class="cm">/* CS1 Base Address (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSOR1		0x4c		</span><span class="cm">/* CS1 Option (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSBR2		0x50		</span><span class="cm">/* CS2 Base Address (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSOR2		0x54		</span><span class="cm">/* CS2 Option (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSBR3		0x58		</span><span class="cm">/* CS3 Base Address (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSOR3		0x5c		</span><span class="cm">/* CS3 Option (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSBR4		0x60		</span><span class="cm">/* CS4 Base Address (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSOR4		0x64		</span><span class="cm">/* CS4 Option (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSBR5		0x68		</span><span class="cm">/* CS5 Base Address (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSOR5		0x6c		</span><span class="cm">/* CS5 Option (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSBR6		0x70		</span><span class="cm">/* CS6 Base Address (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSOR6		0x74		</span><span class="cm">/* CS6 Option (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSBR7		0x78		</span><span class="cm">/* CS7 Base Address (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSOR7		0x7c		</span><span class="cm">/* CS7 Option (r/w) */</span><span class="cp"></span>

<span class="cp">#define	MCFSIM_SDCR		0x180		</span><span class="cm">/* SDRAM Configuration (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_SDTR		0x184		</span><span class="cm">/* SDRAM Timing (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DCAR0		0x4c		</span><span class="cm">/* DRAM 0 Address reg(r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DCMR0		0x50		</span><span class="cm">/* DRAM 0 Mask reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DCCR0		0x57		</span><span class="cm">/* DRAM 0 Control reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DCAR1		0x58		</span><span class="cm">/* DRAM 1 Address reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DCMR1		0x5c		</span><span class="cm">/* DRAM 1 Mask reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DCCR1		0x63		</span><span class="cm">/* DRAM 1 Control reg (r/w) */</span><span class="cp"></span>

<span class="cp">#define	MCFUART_BASE0		(MCF_MBAR + 0x100) </span><span class="cm">/* Base address UART0 */</span><span class="cp"></span>
<span class="cp">#define	MCFUART_BASE1		(MCF_MBAR + 0x140) </span><span class="cm">/* Base address UART1 */</span><span class="cp"></span>

<span class="cp">#define	MCFSIM_PACNT		(MCF_MBAR + 0x80) </span><span class="cm">/* Port A Control (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_PADDR		(MCF_MBAR + 0x84) </span><span class="cm">/* Port A Direction (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_PADAT		(MCF_MBAR + 0x86) </span><span class="cm">/* Port A Data (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_PBCNT		(MCF_MBAR + 0x88) </span><span class="cm">/* Port B Control (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_PBDDR		(MCF_MBAR + 0x8c) </span><span class="cm">/* Port B Direction (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_PBDAT		(MCF_MBAR + 0x8e) </span><span class="cm">/* Port B Data (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_PCDDR		(MCF_MBAR + 0x94) </span><span class="cm">/* Port C Direction (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_PCDAT		(MCF_MBAR + 0x96) </span><span class="cm">/* Port C Data (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_PDCNT		(MCF_MBAR + 0x98) </span><span class="cm">/* Port D Control (r/w) */</span><span class="cp"></span>

<span class="cp">#define	MCFDMA_BASE0		(MCF_MBAR + 0xe0) </span><span class="cm">/* Base address DMA 0 */</span><span class="cp"></span>

<span class="cp">#define	MCFTIMER_BASE1		(MCF_MBAR + 0x200) </span><span class="cm">/* Base address TIMER1 */</span><span class="cp"></span>
<span class="cp">#define	MCFTIMER_BASE2		(MCF_MBAR + 0x220) </span><span class="cm">/* Base address TIMER2 */</span><span class="cp"></span>
<span class="cp">#define	MCFTIMER_BASE3		(MCF_MBAR + 0x240) </span><span class="cm">/* Base address TIMER4 */</span><span class="cp"></span>
<span class="cp">#define	MCFTIMER_BASE4		(MCF_MBAR + 0x260) </span><span class="cm">/* Base address TIMER3 */</span><span class="cp"></span>

<span class="cp">#define	MCFFEC_BASE0		(MCF_MBAR + 0x840) </span><span class="cm">/* Base FEC ethernet */</span><span class="cp"></span>
<span class="cp">#define	MCFFEC_SIZE0		0x1d0</span>

<span class="cm">/*</span>
<span class="cm"> *	Define system peripheral IRQ usage.</span>
<span class="cm"> */</span>
<span class="cp">#define	MCFINT_VECBASE		64		</span><span class="cm">/* Base of interrupts */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_SPURIOUS	64		</span><span class="cm">/* User Spurious */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_EINT1		65		</span><span class="cm">/* External Interrupt 1 */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_EINT2		66		</span><span class="cm">/* External Interrupt 2 */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_EINT3		67		</span><span class="cm">/* External Interrupt 3 */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_EINT4		68		</span><span class="cm">/* External Interrupt 4 */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_TIMER1		69		</span><span class="cm">/* Timer 1 */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_TIMER2		70		</span><span class="cm">/* Timer 2 */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_TIMER3		71		</span><span class="cm">/* Timer 3 */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_TIMER4		72		</span><span class="cm">/* Timer 4 */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_UART0		73		</span><span class="cm">/* UART 0 */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_UART1		74		</span><span class="cm">/* UART 1 */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_PLIP		75		</span><span class="cm">/* PLIC 2Khz Periodic */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_PLIA		76		</span><span class="cm">/* PLIC Asynchronous */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_USB0		77		</span><span class="cm">/* USB Endpoint 0 */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_USB1		78		</span><span class="cm">/* USB Endpoint 1 */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_USB2		79		</span><span class="cm">/* USB Endpoint 2 */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_USB3		80		</span><span class="cm">/* USB Endpoint 3 */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_USB4		81		</span><span class="cm">/* USB Endpoint 4 */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_USB5		82		</span><span class="cm">/* USB Endpoint 5 */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_USB6		83		</span><span class="cm">/* USB Endpoint 6 */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_USB7		84		</span><span class="cm">/* USB Endpoint 7 */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_DMA		85		</span><span class="cm">/* DMA Controller */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_FECRX0		86		</span><span class="cm">/* Ethernet Receiver */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_FECTX0		87		</span><span class="cm">/* Ethernet Transmitter */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_FECENTC0	88		</span><span class="cm">/* Ethernet Non-Time Critical */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_QSPI		89		</span><span class="cm">/* Queued Serial Interface */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_EINT5		90		</span><span class="cm">/* External Interrupt 5 */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_EINT6		91		</span><span class="cm">/* External Interrupt 6 */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_SWTO		92		</span><span class="cm">/* Software Watchdog */</span><span class="cp"></span>
<span class="cp">#define	MCFINT_VECMAX		95		</span><span class="cm">/* Maxmum interrupt */</span><span class="cp"></span>

<span class="cp">#define	MCF_IRQ_TIMER		MCF_IRQ_TIMER1</span>
<span class="cp">#define	MCF_IRQ_PROFILER	MCF_IRQ_TIMER2</span>

<span class="cm">/*</span>
<span class="cm"> * Generic GPIO support</span>
<span class="cm"> */</span>
<span class="cp">#define MCFGPIO_PIN_MAX			48</span>
<span class="cp">#define MCFGPIO_IRQ_MAX			-1</span>
<span class="cp">#define MCFGPIO_IRQ_VECBASE		-1</span>
<span class="cm">/****************************************************************************/</span>
<span class="cp">#endif	</span><span class="cm">/* m5272sim_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
