# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do VHDL_Final_Project_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {F:/VHDL course project/Final_Project/init_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:07:25 on Jul 18,2023
# vcom -reportprogress 300 -93 -work work F:/VHDL course project/Final_Project/init_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity init_unit
# -- Compiling architecture arc_init_unit of init_unit
# End time: 17:07:25 on Jul 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {F:/VHDL course project/Final_Project/Rx.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:07:25 on Jul 18,2023
# vcom -reportprogress 300 -93 -work work F:/VHDL course project/Final_Project/Rx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Rx
# -- Compiling architecture arc_Rx of Rx
# End time: 17:07:25 on Jul 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {F:/VHDL course project/Final_Project/output_buff.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:07:25 on Jul 18,2023
# vcom -reportprogress 300 -93 -work work F:/VHDL course project/Final_Project/output_buff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity output_buff
# -- Compiling architecture arc_output_buff of output_buff
# End time: 17:07:25 on Jul 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {F:/VHDL course project/Final_Project/ctrl_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:07:25 on Jul 18,2023
# vcom -reportprogress 300 -93 -work work F:/VHDL course project/Final_Project/ctrl_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ctrl_unit
# -- Compiling architecture arc_ctrl_unit of ctrl_unit
# End time: 17:07:25 on Jul 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {F:/VHDL course project/Final_Project/mouse_control.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:07:25 on Jul 18,2023
# vcom -reportprogress 300 -93 -work work F:/VHDL course project/Final_Project/mouse_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mouse_control
# -- Compiling architecture arc_mouse_control of mouse_control
# -- Loading entity ctrl_unit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity Rx
# -- Loading entity output_buff
# -- Loading package NUMERIC_STD
# -- Loading entity init_unit
# End time: 17:07:25 on Jul 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work {F:/VHDL course project/Final_Project/mouse_control_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:08:01 on Jul 18,2023
# vcom -reportprogress 300 -work work F:/VHDL course project/Final_Project/mouse_control_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mouse_control_tb
# -- Compiling architecture arc_mouse_control_tb of mouse_control_tb
# -- Loading entity mouse_control
# End time: 17:08:01 on Jul 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {F:/VHDL course project/Final_Project/mouse_control_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:08:04 on Jul 18,2023
# vcom -reportprogress 300 -work work F:/VHDL course project/Final_Project/mouse_control_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mouse_control_tb
# -- Compiling architecture arc_mouse_control_tb of mouse_control_tb
# -- Loading entity mouse_control
# End time: 17:08:04 on Jul 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mouse_control_tb
# vsim work.mouse_control_tb 
# Start time: 17:08:07 on Jul 18,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mouse_control_tb(arc_mouse_control_tb)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.mouse_control(arc_mouse_control)
# Loading work.ctrl_unit(arc_ctrl_unit)
# Loading work.rx(arc_rx)
# Loading work.output_buff(arc_output_buff)
# Loading work.init_unit(arc_init_unit)
add wave -position insertpoint sim:/mouse_control_tb/*
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mouse_control_tb/DUT/Reciever
run
run
run
run
run
# End time: 17:10:06 on Jul 18,2023, Elapsed time: 0:01:59
# Errors: 0, Warnings: 1
