Test passed !

D:\1111HLS\LabA\LabA_4\solution2\sim\verilog>set PATH= 

D:\1111HLS\LabA\LabA_4\solution2\sim\verilog>call D:/Xilinx/Vivado/2022.1/bin/xelab xil_defaultlib.apatb_axi_interfaces_top glbl -Oenable_linking_all_libraries  -prj axi_interfaces.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib "ieee_proposed=./ieee_proposed" -s axi_interfaces -debug wave 
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_axi_interfaces_top glbl -Oenable_linking_all_libraries -prj axi_interfaces.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s axi_interfaces -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_15
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_17
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_18
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_19
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_20
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_21
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_22
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_23
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_24
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_25
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_26
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_27
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_28
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_29
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_30
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_31
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_i_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_i_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_o_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_o_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_o_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_o_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_o_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_o_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_o_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_axi_s_d_o_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_o_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_deadlock_kernel_monitor_top.v:67]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/axi_interfaces.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_axi_interfaces_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/axi_interfaces.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interfaces
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/axi_interfaces_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interfaces_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/axi_interfaces_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interfaces_regslice_both
INFO: [VRFC 10-311] analyzing module axi_interfaces_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/AESL_deadlock_kernel_monitor_top.v:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.axi_interfaces_control_s_axi
Compiling module xil_defaultlib.axi_interfaces_regslice_both(Dat...
Compiling module xil_defaultlib.axi_interfaces
Compiling module xil_defaultlib.fifo(DEPTH=4,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_d_o_0
Compiling module xil_defaultlib.AESL_axi_s_d_o_1
Compiling module xil_defaultlib.AESL_axi_s_d_o_2
Compiling module xil_defaultlib.AESL_axi_s_d_o_3
Compiling module xil_defaultlib.AESL_axi_s_d_o_4
Compiling module xil_defaultlib.AESL_axi_s_d_o_5
Compiling module xil_defaultlib.AESL_axi_s_d_o_6
Compiling module xil_defaultlib.AESL_axi_s_d_o_7
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_d_i_0
Compiling module xil_defaultlib.AESL_axi_s_d_i_1
Compiling module xil_defaultlib.AESL_axi_s_d_i_2
Compiling module xil_defaultlib.AESL_axi_s_d_i_3
Compiling module xil_defaultlib.AESL_axi_s_d_i_4
Compiling module xil_defaultlib.AESL_axi_s_d_i_5
Compiling module xil_defaultlib.AESL_axi_s_d_i_6
Compiling module xil_defaultlib.AESL_axi_s_d_i_7
Compiling module xil_defaultlib.AESL_axi_s_d_i_8
Compiling module xil_defaultlib.AESL_axi_s_d_i_9
Compiling module xil_defaultlib.AESL_axi_s_d_i_10
Compiling module xil_defaultlib.AESL_axi_s_d_i_11
Compiling module xil_defaultlib.AESL_axi_s_d_i_12
Compiling module xil_defaultlib.AESL_axi_s_d_i_13
Compiling module xil_defaultlib.AESL_axi_s_d_i_14
Compiling module xil_defaultlib.AESL_axi_s_d_i_15
Compiling module xil_defaultlib.AESL_axi_s_d_i_16
Compiling module xil_defaultlib.AESL_axi_s_d_i_17
Compiling module xil_defaultlib.AESL_axi_s_d_i_18
Compiling module xil_defaultlib.AESL_axi_s_d_i_19
Compiling module xil_defaultlib.AESL_axi_s_d_i_20
Compiling module xil_defaultlib.AESL_axi_s_d_i_21
Compiling module xil_defaultlib.AESL_axi_s_d_i_22
Compiling module xil_defaultlib.AESL_axi_s_d_i_23
Compiling module xil_defaultlib.AESL_axi_s_d_i_24
Compiling module xil_defaultlib.AESL_axi_s_d_i_25
Compiling module xil_defaultlib.AESL_axi_s_d_i_26
Compiling module xil_defaultlib.AESL_axi_s_d_i_27
Compiling module xil_defaultlib.AESL_axi_s_d_i_28
Compiling module xil_defaultlib.AESL_axi_s_d_i_29
Compiling module xil_defaultlib.AESL_axi_s_d_i_30
Compiling module xil_defaultlib.AESL_axi_s_d_i_31
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.rewind_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_axi_interfaces_top
Compiling module work.glbl
Built simulation snapshot axi_interfaces

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/axi_interfaces/xsim_script.tcl
# xsim {axi_interfaces} -view {{axi_interfaces_dataflow_ana.wcfg}} -tclbatch {axi_interfaces.tcl} -protoinst {axi_interfaces.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file axi_interfaces.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_axi_interfaces_top/AESL_inst_axi_interfaces//AESL_inst_axi_interfaces_activity
Time resolution is 1 ps
open_wave_config axi_interfaces_dataflow_ana.wcfg
source axi_interfaces.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_7_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_7_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_6_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_6_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_5_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_5_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_4_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_4_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_3_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_3_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_2_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_2_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_1_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_1_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_0_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_0_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_7_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_6_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_5_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_4_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_3_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_2_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_1_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_o_0_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/interrupt -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_control_BRESP -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_control_BREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_control_BVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_control_RRESP -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_control_RDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_control_RREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_control_RVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_control_ARREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_control_ARVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_control_ARADDR -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_control_WSTRB -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_control_WDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_control_WREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_control_WVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_control_AWREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_control_AWVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/s_axi_control_AWADDR -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $cinputgroup]
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_31_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_31_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_30_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_30_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_29_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_29_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_28_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_28_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_27_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_27_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_26_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_26_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_25_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_25_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_24_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_24_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_23_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_23_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_22_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_22_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_21_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_21_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_20_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_20_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_19_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_19_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_18_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_18_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_17_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_17_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_16_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_16_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_15_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_15_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_14_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_14_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_13_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_13_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_12_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_12_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_11_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_11_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_10_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_10_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_9_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_9_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_8_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_8_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_7_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_7_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_6_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_6_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_5_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_5_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_4_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_4_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_3_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_3_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_2_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_2_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_1_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_1_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_0_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_0_TDATA -into $return_group -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_31_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_30_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_29_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_28_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_27_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_26_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_25_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_24_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_7_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_6_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_5_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_4_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_3_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_2_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_1_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_0_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_15_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_14_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_13_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_12_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_11_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_10_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_9_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_8_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_23_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_22_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_21_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_20_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_19_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_18_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_17_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/d_i_16_TVALID -into $return_group -color #ffff00 -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_done -into $blocksiggroup
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_idle -into $blocksiggroup
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_ready -into $blocksiggroup
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_axi_interfaces_top/AESL_inst_axi_interfaces/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_axi_interfaces_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_axi_interfaces_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_axi_interfaces_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_4 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_5 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_6 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_o_7 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_4 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_5 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_6 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_7 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_8 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_9 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_10 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_11 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_12 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_13 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_14 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_15 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_16 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_17 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_18 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_19 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_20 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_21 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_22 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_23 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_24 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_25 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_26 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_27 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_28 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_29 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_30 -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_interfaces_top/LENGTH_d_i_31 -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_axi_interfaces_top/d_o_7_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_7_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_6_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_6_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_5_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_5_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_4_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_4_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_3_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_3_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_2_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_2_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_1_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_1_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_0_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_0_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_7_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_6_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_5_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_4_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_3_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_2_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_1_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_o_0_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/control_INTERRUPT -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/control_BRESP -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/control_BREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/control_BVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/control_RRESP -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/control_RDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/control_RREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/control_RVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/control_ARREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/control_ARVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/control_ARADDR -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/control_WSTRB -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/control_WDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/control_WREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/control_WVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/control_AWREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/control_AWVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/control_AWADDR -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]
## add_wave /apatb_axi_interfaces_top/d_i_31_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_31_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_30_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_30_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_29_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_29_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_28_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_28_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_27_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_27_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_26_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_26_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_25_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_25_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_24_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_24_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_23_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_23_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_22_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_22_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_21_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_21_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_20_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_20_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_19_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_19_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_18_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_18_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_17_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_17_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_16_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_16_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_15_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_15_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_14_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_14_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_13_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_13_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_12_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_12_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_11_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_11_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_10_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_10_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_9_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_9_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_8_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_8_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_7_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_7_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_6_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_6_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_5_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_5_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_4_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_4_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_3_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_3_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_2_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_2_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_1_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_1_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_0_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_0_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_31_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_30_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_29_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_28_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_27_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_26_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_25_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_24_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_7_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_6_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_5_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_4_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_3_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_2_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_1_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_0_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_15_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_14_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_13_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_12_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_11_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_10_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_9_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_8_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_23_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_22_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_21_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_20_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_19_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_18_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_17_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_axi_interfaces_top/d_i_16_TVALID -into $tb_return_group -color #ffff00 -radix hex
## save_wave_config axi_interfaces.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "110000"
// RTL Simulation : 1 / 1 [100.00%] @ "206000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 230 ns : File "D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/axi_interfaces.autotb.v" Line 1840
## quit
Abnormal program termination (EXCEPTION_ACCESS_VIOLATION)
Please check 'D:/1111HLS/LabA/LabA_4/solution2/sim/verilog/hs_err_pid21444.log' for details
Test passed !
