module computer (Clock, Reset, in, pull);
	input Clock;
	input [8:0] in;
	output reg pull;
	wire random;
	reg ps;
	reg ns;
	
	always @(*)
		//ns = pressed;
		LFSR r (Clock, Reset, random);
		add9bits aa (in, random, ns);
		
	always @(posedge Clock)
		ps <= ns;
	
	assign pull = (~ps & ns);

endmodule

module computer_testbench();
		reg CLOCK_50, pressed, pull;
		wire out;
		computer dut (CLOCK_50, pressed, pull);
		
		// Set up the clock.
		parameter CLOCK_PERIOD = 100;
		initial CLOCK_50 = 1;
		always begin
			#(CLOCK_PERIOD/2);
			CLOCK_50 = ~CLOCK_50;
		end

		initial begin
			pressed<= 1;	 @(posedge CLOCK_50);
			pressed<= 0;	 @(posedge CLOCK_50);
			pressed<= 0;	 @(posedge CLOCK_50);
								 @(posedge CLOCK_50);
							  	 @(posedge CLOCK_50);
			pressed<= 1;  	 @(posedge CLOCK_50);
								 @(posedge CLOCK_50);
			$stop;
		end
endmodule