=== Generated schedule for mkKernelTop ===

Method schedule
---------------
Method: m00_axi_awvalid
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Sequenced after (restricted): m00_axi_address_write
 
Method: m00_axi_address_write
Ready signal: True
Conflict-free: m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Sequenced before (restricted): m00_axi_awvalid, m00_axi_awaddr, m00_axi_awlen
Conflicts: m00_axi_address_write
 
Method: m00_axi_awaddr
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Sequenced after (restricted): m00_axi_address_write
 
Method: m00_axi_awlen
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Sequenced after (restricted): m00_axi_address_write
 
Method: m00_axi_wvalid
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Sequenced after (restricted): m00_axi_data_write
 
Method: m00_axi_data_write
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wstrb,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Sequenced before (restricted): m00_axi_wvalid, m00_axi_wdata, m00_axi_wlast
Conflicts: m00_axi_data_write
 
Method: m00_axi_wdata
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Sequenced after (restricted): m00_axi_data_write
 
Method: m00_axi_wstrb
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
 
Method: m00_axi_wlast
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Sequenced after (restricted): m00_axi_data_write
 
Method: m00_axi_write_resp_valid
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Conflicts: m00_axi_write_resp_valid
 
Method: m00_axi_bready
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
 
Method: m00_axi_arvalid
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Sequenced after (restricted): m00_axi_read_address_ready
 
Method: m00_axi_read_address_ready
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Sequenced before (restricted): m00_axi_arvalid, m00_axi_araddr, m00_axi_arlen
Conflicts: m00_axi_read_address_ready
 
Method: m00_axi_araddr
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Sequenced after (restricted): m00_axi_read_address_ready
 
Method: m00_axi_arlen
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Sequenced after (restricted): m00_axi_read_address_ready
 
Method: m00_axi_read_data_valid
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Sequenced before (restricted): m00_axi_rready
Conflicts: m00_axi_read_data_valid
 
Method: m00_axi_rready
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_rready,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Sequenced after (restricted): m00_axi_read_data_valid, m00_axi_read_data
 
Method: m00_axi_read_data
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Sequenced before (restricted): m00_axi_rready
Conflicts: m00_axi_read_data
 
Method: m00_axi_read_data_last
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
 
Method: m01_axi_awvalid
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Sequenced after (restricted): m01_axi_address_write
 
Method: m01_axi_address_write
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Sequenced before (restricted): m01_axi_awvalid, m01_axi_awaddr, m01_axi_awlen
Conflicts: m01_axi_address_write
 
Method: m01_axi_awaddr
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Sequenced after (restricted): m01_axi_address_write
 
Method: m01_axi_awlen
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Sequenced after (restricted): m01_axi_address_write
 
Method: m01_axi_wvalid
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Sequenced after (restricted): m01_axi_data_write
 
Method: m01_axi_data_write
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wstrb,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Sequenced before (restricted): m01_axi_wvalid, m01_axi_wdata, m01_axi_wlast
Conflicts: m01_axi_data_write
 
Method: m01_axi_wdata
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Sequenced after (restricted): m01_axi_data_write
 
Method: m01_axi_wstrb
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
 
Method: m01_axi_wlast
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Sequenced after (restricted): m01_axi_data_write
 
Method: m01_axi_write_resp_valid
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Conflicts: m01_axi_write_resp_valid
 
Method: m01_axi_bready
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
 
Method: m01_axi_arvalid
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Sequenced after (restricted): m01_axi_read_address_ready
 
Method: m01_axi_read_address_ready
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Sequenced before (restricted): m01_axi_arvalid, m01_axi_araddr, m01_axi_arlen
Conflicts: m01_axi_read_address_ready
 
Method: m01_axi_araddr
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Sequenced after (restricted): m01_axi_read_address_ready
 
Method: m01_axi_arlen
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Sequenced after (restricted): m01_axi_read_address_ready
 
Method: m01_axi_read_data_valid
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Sequenced before (restricted): m01_axi_rready
Conflicts: m01_axi_read_data_valid
 
Method: m01_axi_rready
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_rready,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Sequenced after (restricted): m01_axi_read_data_valid, m01_axi_read_data
 
Method: m01_axi_read_data
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
Sequenced before (restricted): m01_axi_rready
Conflicts: m01_axi_read_data
 
Method: m01_axi_read_data_last
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
 
Method: s_axi_control_write_address
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
 
Method: s_axi_control_write_address_valid
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
 
Method: s_axi_control_awready
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
 
Method: s_axi_control_write_data
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
 
Method: s_axi_control_write_data_valid
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
 
Method: s_axi_control_write_data_strb
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
 
Method: s_axi_control_wready
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
 
Method: s_axi_control_bvalid
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
 
Method: s_axi_control_bresp
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
 
Method: s_axi_control_write_response_ready
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
 
Method: s_axi_control_read_address_valid
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
 
Method: s_axi_control_read_address
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
 
Method: s_axi_control_arready
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
 
Method: s_axi_control_rvalid
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
 
Method: s_axi_control_read_data_ready
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
 
Method: s_axi_control_rresp
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
 
Method: s_axi_control_rdata
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
 
Method: interrupt
Ready signal: True
Conflict-free: m00_axi_awvalid,
	       m00_axi_address_write,
	       m00_axi_awaddr,
	       m00_axi_awlen,
	       m00_axi_wvalid,
	       m00_axi_data_write,
	       m00_axi_wdata,
	       m00_axi_wstrb,
	       m00_axi_wlast,
	       m00_axi_write_resp_valid,
	       m00_axi_bready,
	       m00_axi_arvalid,
	       m00_axi_read_address_ready,
	       m00_axi_araddr,
	       m00_axi_arlen,
	       m00_axi_read_data_valid,
	       m00_axi_rready,
	       m00_axi_read_data,
	       m00_axi_read_data_last,
	       m01_axi_awvalid,
	       m01_axi_address_write,
	       m01_axi_awaddr,
	       m01_axi_awlen,
	       m01_axi_wvalid,
	       m01_axi_data_write,
	       m01_axi_wdata,
	       m01_axi_wstrb,
	       m01_axi_wlast,
	       m01_axi_write_resp_valid,
	       m01_axi_bready,
	       m01_axi_arvalid,
	       m01_axi_read_address_ready,
	       m01_axi_araddr,
	       m01_axi_arlen,
	       m01_axi_read_data_valid,
	       m01_axi_rready,
	       m01_axi_read_data,
	       m01_axi_read_data_last,
	       s_axi_control_write_address,
	       s_axi_control_write_address_valid,
	       s_axi_control_awready,
	       s_axi_control_write_data,
	       s_axi_control_write_data_valid,
	       s_axi_control_write_data_strb,
	       s_axi_control_wready,
	       s_axi_control_bvalid,
	       s_axi_control_bresp,
	       s_axi_control_write_response_ready,
	       s_axi_control_read_address_valid,
	       s_axi_control_read_address,
	       s_axi_control_arready,
	       s_axi_control_rvalid,
	       s_axi_control_read_data_ready,
	       s_axi_control_rresp,
	       s_axi_control_rdata,
	       interrupt
 
Rule schedule
-------------
Rule: axi4mem_0_genBurst
Predicate: (axi4mem_0_writeBurstBytesLeft == 64'd0)
	   ? axi4mem_0_writeBurstReqQ.i_notEmpty &&
	     ((axi4mem_0_writeBurstReqQ.first[63:0] <= 64'd4096) ||
	      axi4mem_0_writeBurstSubQ.i_notFull) &&
	     ((! (axi4mem_0_writeBurstReqQ.first[63:0] <= 64'd4096)) ||
	      axi4mem_0_writeBurstSubQ.i_notFull)
	   : axi4mem_0_writeBurstSubQ.i_notFull
Blocking rules: (none)
 
Rule: axi4mem_0_applyAddressWrite
Predicate: (! axi4mem_0_addressWriteReadyW.whas) ||
	   (axi4mem_0_writeBurstSubQ.i_notEmpty &&
	    axi4mem_0_writeBurstCounterQ.i_notFull)
Blocking rules: (none)
 
Rule: axi4mem_0_applyDataWrite
Predicate: (! axi4mem_0_dataWriteReadyW.whas) ||
	   (axi4mem_0_writeWordQ.i_notEmpty &&
	    ((! (axi4mem_0_curBurstLeft == 8'd0)) ||
	     axi4mem_0_writeBurstCounterQ.i_notEmpty))
Blocking rules: (none)
 
Rule: axi4mem_0_genReadBurst
Predicate: (axi4mem_0_readBurstBytesLeft == 64'd0)
	   ? axi4mem_0_readBurstReqQ.i_notEmpty &&
	     ((axi4mem_0_readBurstReqQ.first[63:0] <= 64'd4096) ||
	      axi4mem_0_readBurstSubQ.i_notFull) &&
	     ((! (axi4mem_0_readBurstReqQ.first[63:0] <= 64'd4096)) ||
	      axi4mem_0_readBurstSubQ.i_notFull)
	   : axi4mem_0_readBurstSubQ.i_notFull
Blocking rules: (none)
 
Rule: axi4mem_0_applyReadAddress
Predicate: (! axi4mem_0_readAddressReadyW.whas) ||
	   axi4mem_0_readBurstSubQ.i_notEmpty
Blocking rules: (none)
 
Rule: axi4mem_0_handleReadWord
Predicate: (! axi4mem_0_readWordQ.notFull) ||
	   (! axi4mem_0_readDataValidW.whas) || axi4mem_0_readWordQ.i_notFull
Blocking rules: (none)
 
Rule: axi4mem_1_genBurst
Predicate: (axi4mem_1_writeBurstBytesLeft == 64'd0)
	   ? axi4mem_1_writeBurstReqQ.i_notEmpty &&
	     ((axi4mem_1_writeBurstReqQ.first[63:0] <= 64'd4096) ||
	      axi4mem_1_writeBurstSubQ.i_notFull) &&
	     ((! (axi4mem_1_writeBurstReqQ.first[63:0] <= 64'd4096)) ||
	      axi4mem_1_writeBurstSubQ.i_notFull)
	   : axi4mem_1_writeBurstSubQ.i_notFull
Blocking rules: (none)
 
Rule: axi4mem_1_applyAddressWrite
Predicate: (! axi4mem_1_addressWriteReadyW.whas) ||
	   (axi4mem_1_writeBurstSubQ.i_notEmpty &&
	    axi4mem_1_writeBurstCounterQ.i_notFull)
Blocking rules: (none)
 
Rule: axi4mem_1_applyDataWrite
Predicate: (! axi4mem_1_dataWriteReadyW.whas) ||
	   (axi4mem_1_writeWordQ.i_notEmpty &&
	    ((! (axi4mem_1_curBurstLeft == 8'd0)) ||
	     axi4mem_1_writeBurstCounterQ.i_notEmpty))
Blocking rules: (none)
 
Rule: axi4mem_1_genReadBurst
Predicate: (axi4mem_1_readBurstBytesLeft == 64'd0)
	   ? axi4mem_1_readBurstReqQ.i_notEmpty &&
	     ((axi4mem_1_readBurstReqQ.first[63:0] <= 64'd4096) ||
	      axi4mem_1_readBurstSubQ.i_notFull) &&
	     ((! (axi4mem_1_readBurstReqQ.first[63:0] <= 64'd4096)) ||
	      axi4mem_1_readBurstSubQ.i_notFull)
	   : axi4mem_1_readBurstSubQ.i_notFull
Blocking rules: (none)
 
Rule: axi4mem_1_applyReadAddress
Predicate: (! axi4mem_1_readAddressReadyW.whas) ||
	   axi4mem_1_readBurstSubQ.i_notEmpty
Blocking rules: (none)
 
Rule: axi4mem_1_handleReadWord
Predicate: (! axi4mem_1_readWordQ.notFull) ||
	   (! axi4mem_1_readDataValidW.whas) || axi4mem_1_readWordQ.i_notFull
Blocking rules: (none)
 
Rule: incCycle
Predicate: True
Blocking rules: (none)
 
Rule: kernelMain_incCycle
Predicate: True
Blocking rules: (none)
 
Rule: kernelMain_prociMemReq
Predicate: kernelMain_processor.RDY_iMemReq &&
	   kernelMain_readReqQs_0.i_notFull
Blocking rules: (none)
 
Rule: kernelMain_prociMemResp
Predicate: kernelMain_processor.RDY_iMemResp &&
	   kernelMain_readWordQs_0.i_notEmpty
Blocking rules: (none)
 
Rule: kernelMain_procdMemReq
Predicate: kernelMain_processor.RDY_dMemReq &&
	   kernelMain_writeReqQs_1.i_notFull &&
	   kernelMain_writeWordQs_1.i_notFull &&
	   kernelMain_readReqQs_1.i_notFull
Blocking rules: (none)
 
Rule: kernelMain_procdMemResp
Predicate: kernelMain_processor.RDY_dMemResp &&
	   kernelMain_readWordQs_1.i_notEmpty
Blocking rules: (none)
 
Rule: checkDone
Predicate: kernelMain_kernelDone
Blocking rules: (none)
 
Rule: relayReadReq00
Predicate: kernelMain_readReqQs_0.i_notEmpty &&
	   axi4mem_0_readBurstReqQ.i_notFull
Blocking rules: (none)
 
Rule: relayWriteReq
Predicate: kernelMain_writeReqQs_0.i_notEmpty &&
	   axi4mem_0_writeBurstReqQ.i_notFull
Blocking rules: (none)
 
Rule: relayWriteWord
Predicate: kernelMain_writeWordQs_0.i_notEmpty &&
	   axi4mem_0_writeWordQ.i_notFull
Blocking rules: (none)
 
Rule: relayReadWord
Predicate: axi4mem_0_readWordQ.i_notEmpty && kernelMain_readWordQs_0.i_notFull
Blocking rules: (none)
 
Rule: relayReadReq00_1
Predicate: kernelMain_readReqQs_1.i_notEmpty &&
	   axi4mem_1_readBurstReqQ.i_notFull
Blocking rules: (none)
 
Rule: relayWriteReq_1
Predicate: kernelMain_writeReqQs_1.i_notEmpty &&
	   axi4mem_1_writeBurstReqQ.i_notFull
Blocking rules: (none)
 
Rule: relayWriteWord_1
Predicate: kernelMain_writeWordQs_1.i_notEmpty &&
	   axi4mem_1_writeWordQ.i_notFull
Blocking rules: (none)
 
Rule: relayReadWord_1
Predicate: axi4mem_1_readWordQ.i_notEmpty && kernelMain_readWordQs_1.i_notFull
Blocking rules: (none)
 
Logical execution order: m00_axi_address_write,
			 m00_axi_data_write,
			 m00_axi_wstrb,
			 m00_axi_write_resp_valid,
			 m00_axi_bready,
			 m00_axi_read_address_ready,
			 m00_axi_read_data_valid,
			 m00_axi_read_data,
			 m00_axi_read_data_last,
			 m01_axi_address_write,
			 m01_axi_data_write,
			 m01_axi_wstrb,
			 m01_axi_write_resp_valid,
			 m01_axi_bready,
			 m01_axi_read_address_ready,
			 m01_axi_read_data_valid,
			 m01_axi_read_data,
			 m01_axi_read_data_last,
			 s_axi_control_write_address,
			 s_axi_control_write_address_valid,
			 s_axi_control_awready,
			 s_axi_control_write_data,
			 s_axi_control_write_data_valid,
			 s_axi_control_write_data_strb,
			 s_axi_control_wready,
			 s_axi_control_bvalid,
			 s_axi_control_bresp,
			 s_axi_control_write_response_ready,
			 s_axi_control_read_address_valid,
			 s_axi_control_read_address,
			 s_axi_control_arready,
			 s_axi_control_rvalid,
			 s_axi_control_read_data_ready,
			 s_axi_control_rresp,
			 s_axi_control_rdata,
			 interrupt,
			 incCycle,
			 checkDone,
			 relayReadReq00,
			 relayWriteReq,
			 relayWriteWord,
			 relayReadReq00_1,
			 relayWriteReq_1,
			 relayWriteWord_1,
			 axi4mem_0_genBurst,
			 axi4mem_0_applyAddressWrite,
			 m00_axi_awvalid,
			 m00_axi_awaddr,
			 m00_axi_awlen,
			 axi4mem_0_applyDataWrite,
			 m00_axi_wvalid,
			 m00_axi_wdata,
			 m00_axi_wlast,
			 axi4mem_0_genReadBurst,
			 axi4mem_0_applyReadAddress,
			 m00_axi_arvalid,
			 m00_axi_araddr,
			 m00_axi_arlen,
			 axi4mem_0_handleReadWord,
			 m00_axi_rready,
			 relayReadWord,
			 axi4mem_1_genBurst,
			 axi4mem_1_applyAddressWrite,
			 m01_axi_awvalid,
			 m01_axi_awaddr,
			 m01_axi_awlen,
			 axi4mem_1_applyDataWrite,
			 m01_axi_wvalid,
			 m01_axi_wdata,
			 m01_axi_wlast,
			 axi4mem_1_genReadBurst,
			 axi4mem_1_applyReadAddress,
			 m01_axi_arvalid,
			 m01_axi_araddr,
			 m01_axi_arlen,
			 axi4mem_1_handleReadWord,
			 m01_axi_rready,
			 relayReadWord_1,
			 kernelMain_incCycle,
			 kernelMain_prociMemReq,
			 kernelMain_prociMemResp,
			 kernelMain_procdMemReq,
			 kernelMain_procdMemResp

===========================================
