
B-U585I-IOT02A_ISM330DHCX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000234  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e8e4  08000238  08000238  00010238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000fb8  0800eb20  0800eb20  0001eb20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800fad8  0800fad8  0001fad8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800fae0  0800fae0  0001fae0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800fae4  0800fae4  0001fae4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001e4  20000000  0800fae8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001d44  200001e4  0800fccc  000201e4  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001f28  0800fccc  00021f28  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 10 .comment      00000087  00000000  00000000  0002021a  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001de39  00000000  00000000  000202a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000025aa  00000000  00000000  0003e0da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001990  00000000  00000000  00040688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 000013c7  00000000  00000000  00042018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00034186  00000000  00000000  000433df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00018ebb  00000000  00000000  00077565  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    001465dd  00000000  00000000  00090420  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  000087c0  00000000  00000000  001d6a00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000090  00000000  00000000  001df1c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	; (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	; (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	; (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	200001e4 	.word	0x200001e4
 8000254:	00000000 	.word	0x00000000
 8000258:	0800eb04 	.word	0x0800eb04

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	; (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	; (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	; (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	200001e8 	.word	0x200001e8
 8000274:	0800eb04 	.word	0x0800eb04

08000278 <strlen>:
 8000278:	4603      	mov	r3, r0
 800027a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800027e:	2a00      	cmp	r2, #0
 8000280:	d1fb      	bne.n	800027a <strlen+0x2>
 8000282:	1a18      	subs	r0, r3, r0
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr

08000288 <__aeabi_drsub>:
 8000288:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800028c:	e002      	b.n	8000294 <__adddf3>
 800028e:	bf00      	nop

08000290 <__aeabi_dsub>:
 8000290:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000294 <__adddf3>:
 8000294:	b530      	push	{r4, r5, lr}
 8000296:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800029a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800029e:	ea94 0f05 	teq	r4, r5
 80002a2:	bf08      	it	eq
 80002a4:	ea90 0f02 	teqeq	r0, r2
 80002a8:	bf1f      	itttt	ne
 80002aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002ba:	f000 80e2 	beq.w	8000482 <__adddf3+0x1ee>
 80002be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002c6:	bfb8      	it	lt
 80002c8:	426d      	neglt	r5, r5
 80002ca:	dd0c      	ble.n	80002e6 <__adddf3+0x52>
 80002cc:	442c      	add	r4, r5
 80002ce:	ea80 0202 	eor.w	r2, r0, r2
 80002d2:	ea81 0303 	eor.w	r3, r1, r3
 80002d6:	ea82 0000 	eor.w	r0, r2, r0
 80002da:	ea83 0101 	eor.w	r1, r3, r1
 80002de:	ea80 0202 	eor.w	r2, r0, r2
 80002e2:	ea81 0303 	eor.w	r3, r1, r3
 80002e6:	2d36      	cmp	r5, #54	; 0x36
 80002e8:	bf88      	it	hi
 80002ea:	bd30      	pophi	{r4, r5, pc}
 80002ec:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002f4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002fc:	d002      	beq.n	8000304 <__adddf3+0x70>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000308:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800030c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000310:	d002      	beq.n	8000318 <__adddf3+0x84>
 8000312:	4252      	negs	r2, r2
 8000314:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000318:	ea94 0f05 	teq	r4, r5
 800031c:	f000 80a7 	beq.w	800046e <__adddf3+0x1da>
 8000320:	f1a4 0401 	sub.w	r4, r4, #1
 8000324:	f1d5 0e20 	rsbs	lr, r5, #32
 8000328:	db0d      	blt.n	8000346 <__adddf3+0xb2>
 800032a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800032e:	fa22 f205 	lsr.w	r2, r2, r5
 8000332:	1880      	adds	r0, r0, r2
 8000334:	f141 0100 	adc.w	r1, r1, #0
 8000338:	fa03 f20e 	lsl.w	r2, r3, lr
 800033c:	1880      	adds	r0, r0, r2
 800033e:	fa43 f305 	asr.w	r3, r3, r5
 8000342:	4159      	adcs	r1, r3
 8000344:	e00e      	b.n	8000364 <__adddf3+0xd0>
 8000346:	f1a5 0520 	sub.w	r5, r5, #32
 800034a:	f10e 0e20 	add.w	lr, lr, #32
 800034e:	2a01      	cmp	r2, #1
 8000350:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000354:	bf28      	it	cs
 8000356:	f04c 0c02 	orrcs.w	ip, ip, #2
 800035a:	fa43 f305 	asr.w	r3, r3, r5
 800035e:	18c0      	adds	r0, r0, r3
 8000360:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000364:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000368:	d507      	bpl.n	800037a <__adddf3+0xe6>
 800036a:	f04f 0e00 	mov.w	lr, #0
 800036e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000372:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000376:	eb6e 0101 	sbc.w	r1, lr, r1
 800037a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800037e:	d31b      	bcc.n	80003b8 <__adddf3+0x124>
 8000380:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000384:	d30c      	bcc.n	80003a0 <__adddf3+0x10c>
 8000386:	0849      	lsrs	r1, r1, #1
 8000388:	ea5f 0030 	movs.w	r0, r0, rrx
 800038c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000390:	f104 0401 	add.w	r4, r4, #1
 8000394:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000398:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800039c:	f080 809a 	bcs.w	80004d4 <__adddf3+0x240>
 80003a0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003a4:	bf08      	it	eq
 80003a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003aa:	f150 0000 	adcs.w	r0, r0, #0
 80003ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003b2:	ea41 0105 	orr.w	r1, r1, r5
 80003b6:	bd30      	pop	{r4, r5, pc}
 80003b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003bc:	4140      	adcs	r0, r0
 80003be:	eb41 0101 	adc.w	r1, r1, r1
 80003c2:	3c01      	subs	r4, #1
 80003c4:	bf28      	it	cs
 80003c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003ca:	d2e9      	bcs.n	80003a0 <__adddf3+0x10c>
 80003cc:	f091 0f00 	teq	r1, #0
 80003d0:	bf04      	itt	eq
 80003d2:	4601      	moveq	r1, r0
 80003d4:	2000      	moveq	r0, #0
 80003d6:	fab1 f381 	clz	r3, r1
 80003da:	bf08      	it	eq
 80003dc:	3320      	addeq	r3, #32
 80003de:	f1a3 030b 	sub.w	r3, r3, #11
 80003e2:	f1b3 0220 	subs.w	r2, r3, #32
 80003e6:	da0c      	bge.n	8000402 <__adddf3+0x16e>
 80003e8:	320c      	adds	r2, #12
 80003ea:	dd08      	ble.n	80003fe <__adddf3+0x16a>
 80003ec:	f102 0c14 	add.w	ip, r2, #20
 80003f0:	f1c2 020c 	rsb	r2, r2, #12
 80003f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f8:	fa21 f102 	lsr.w	r1, r1, r2
 80003fc:	e00c      	b.n	8000418 <__adddf3+0x184>
 80003fe:	f102 0214 	add.w	r2, r2, #20
 8000402:	bfd8      	it	le
 8000404:	f1c2 0c20 	rsble	ip, r2, #32
 8000408:	fa01 f102 	lsl.w	r1, r1, r2
 800040c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000410:	bfdc      	itt	le
 8000412:	ea41 010c 	orrle.w	r1, r1, ip
 8000416:	4090      	lslle	r0, r2
 8000418:	1ae4      	subs	r4, r4, r3
 800041a:	bfa2      	ittt	ge
 800041c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000420:	4329      	orrge	r1, r5
 8000422:	bd30      	popge	{r4, r5, pc}
 8000424:	ea6f 0404 	mvn.w	r4, r4
 8000428:	3c1f      	subs	r4, #31
 800042a:	da1c      	bge.n	8000466 <__adddf3+0x1d2>
 800042c:	340c      	adds	r4, #12
 800042e:	dc0e      	bgt.n	800044e <__adddf3+0x1ba>
 8000430:	f104 0414 	add.w	r4, r4, #20
 8000434:	f1c4 0220 	rsb	r2, r4, #32
 8000438:	fa20 f004 	lsr.w	r0, r0, r4
 800043c:	fa01 f302 	lsl.w	r3, r1, r2
 8000440:	ea40 0003 	orr.w	r0, r0, r3
 8000444:	fa21 f304 	lsr.w	r3, r1, r4
 8000448:	ea45 0103 	orr.w	r1, r5, r3
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	f1c4 040c 	rsb	r4, r4, #12
 8000452:	f1c4 0220 	rsb	r2, r4, #32
 8000456:	fa20 f002 	lsr.w	r0, r0, r2
 800045a:	fa01 f304 	lsl.w	r3, r1, r4
 800045e:	ea40 0003 	orr.w	r0, r0, r3
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	fa21 f004 	lsr.w	r0, r1, r4
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	f094 0f00 	teq	r4, #0
 8000472:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000476:	bf06      	itte	eq
 8000478:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800047c:	3401      	addeq	r4, #1
 800047e:	3d01      	subne	r5, #1
 8000480:	e74e      	b.n	8000320 <__adddf3+0x8c>
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf18      	it	ne
 8000488:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800048c:	d029      	beq.n	80004e2 <__adddf3+0x24e>
 800048e:	ea94 0f05 	teq	r4, r5
 8000492:	bf08      	it	eq
 8000494:	ea90 0f02 	teqeq	r0, r2
 8000498:	d005      	beq.n	80004a6 <__adddf3+0x212>
 800049a:	ea54 0c00 	orrs.w	ip, r4, r0
 800049e:	bf04      	itt	eq
 80004a0:	4619      	moveq	r1, r3
 80004a2:	4610      	moveq	r0, r2
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	ea91 0f03 	teq	r1, r3
 80004aa:	bf1e      	ittt	ne
 80004ac:	2100      	movne	r1, #0
 80004ae:	2000      	movne	r0, #0
 80004b0:	bd30      	popne	{r4, r5, pc}
 80004b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004b6:	d105      	bne.n	80004c4 <__adddf3+0x230>
 80004b8:	0040      	lsls	r0, r0, #1
 80004ba:	4149      	adcs	r1, r1
 80004bc:	bf28      	it	cs
 80004be:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004c2:	bd30      	pop	{r4, r5, pc}
 80004c4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c8:	bf3c      	itt	cc
 80004ca:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004ce:	bd30      	popcc	{r4, r5, pc}
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004dc:	f04f 0000 	mov.w	r0, #0
 80004e0:	bd30      	pop	{r4, r5, pc}
 80004e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004e6:	bf1a      	itte	ne
 80004e8:	4619      	movne	r1, r3
 80004ea:	4610      	movne	r0, r2
 80004ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f0:	bf1c      	itt	ne
 80004f2:	460b      	movne	r3, r1
 80004f4:	4602      	movne	r2, r0
 80004f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004fa:	bf06      	itte	eq
 80004fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000500:	ea91 0f03 	teqeq	r1, r3
 8000504:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	bf00      	nop

0800050c <__aeabi_ui2d>:
 800050c:	f090 0f00 	teq	r0, #0
 8000510:	bf04      	itt	eq
 8000512:	2100      	moveq	r1, #0
 8000514:	4770      	bxeq	lr
 8000516:	b530      	push	{r4, r5, lr}
 8000518:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800051c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000520:	f04f 0500 	mov.w	r5, #0
 8000524:	f04f 0100 	mov.w	r1, #0
 8000528:	e750      	b.n	80003cc <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_i2d>:
 800052c:	f090 0f00 	teq	r0, #0
 8000530:	bf04      	itt	eq
 8000532:	2100      	moveq	r1, #0
 8000534:	4770      	bxeq	lr
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800053c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000540:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000544:	bf48      	it	mi
 8000546:	4240      	negmi	r0, r0
 8000548:	f04f 0100 	mov.w	r1, #0
 800054c:	e73e      	b.n	80003cc <__adddf3+0x138>
 800054e:	bf00      	nop

08000550 <__aeabi_f2d>:
 8000550:	0042      	lsls	r2, r0, #1
 8000552:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000556:	ea4f 0131 	mov.w	r1, r1, rrx
 800055a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800055e:	bf1f      	itttt	ne
 8000560:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000564:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000568:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800056c:	4770      	bxne	lr
 800056e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000572:	bf08      	it	eq
 8000574:	4770      	bxeq	lr
 8000576:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800057a:	bf04      	itt	eq
 800057c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000590:	e71c      	b.n	80003cc <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aed8 	beq.w	800037a <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6bd      	b.n	800037a <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__gedf2>:
 8000a24:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a28:	e006      	b.n	8000a38 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__ledf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	e002      	b.n	8000a38 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__cmpdf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a4e:	d01b      	beq.n	8000a88 <__cmpdf2+0x54>
 8000a50:	b001      	add	sp, #4
 8000a52:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a56:	bf0c      	ite	eq
 8000a58:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a5c:	ea91 0f03 	teqne	r1, r3
 8000a60:	bf02      	ittt	eq
 8000a62:	ea90 0f02 	teqeq	r0, r2
 8000a66:	2000      	moveq	r0, #0
 8000a68:	4770      	bxeq	lr
 8000a6a:	f110 0f00 	cmn.w	r0, #0
 8000a6e:	ea91 0f03 	teq	r1, r3
 8000a72:	bf58      	it	pl
 8000a74:	4299      	cmppl	r1, r3
 8000a76:	bf08      	it	eq
 8000a78:	4290      	cmpeq	r0, r2
 8000a7a:	bf2c      	ite	cs
 8000a7c:	17d8      	asrcs	r0, r3, #31
 8000a7e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a82:	f040 0001 	orr.w	r0, r0, #1
 8000a86:	4770      	bx	lr
 8000a88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d102      	bne.n	8000a98 <__cmpdf2+0x64>
 8000a92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a96:	d107      	bne.n	8000aa8 <__cmpdf2+0x74>
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d1d6      	bne.n	8000a50 <__cmpdf2+0x1c>
 8000aa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa6:	d0d3      	beq.n	8000a50 <__cmpdf2+0x1c>
 8000aa8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdrcmple>:
 8000ab0:	4684      	mov	ip, r0
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4662      	mov	r2, ip
 8000ab6:	468c      	mov	ip, r1
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4663      	mov	r3, ip
 8000abc:	e000      	b.n	8000ac0 <__aeabi_cdcmpeq>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdcmpeq>:
 8000ac0:	b501      	push	{r0, lr}
 8000ac2:	f7ff ffb7 	bl	8000a34 <__cmpdf2>
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	bf48      	it	mi
 8000aca:	f110 0f00 	cmnmi.w	r0, #0
 8000ace:	bd01      	pop	{r0, pc}

08000ad0 <__aeabi_dcmpeq>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff fff4 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000ad8:	bf0c      	ite	eq
 8000ada:	2001      	moveq	r0, #1
 8000adc:	2000      	movne	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmplt>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffea 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000aec:	bf34      	ite	cc
 8000aee:	2001      	movcc	r0, #1
 8000af0:	2000      	movcs	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmple>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffe0 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpge>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffce 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b14:	bf94      	ite	ls
 8000b16:	2001      	movls	r0, #1
 8000b18:	2000      	movhi	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpgt>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffc4 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b28:	bf34      	ite	cc
 8000b2a:	2001      	movcc	r0, #1
 8000b2c:	2000      	movcs	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpun>:
 8000b34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x10>
 8000b3e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b42:	d10a      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x20>
 8000b4e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b52:	d102      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	f04f 0001 	mov.w	r0, #1
 8000b5e:	4770      	bx	lr

08000b60 <__aeabi_d2iz>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b68:	d215      	bcs.n	8000b96 <__aeabi_d2iz+0x36>
 8000b6a:	d511      	bpl.n	8000b90 <__aeabi_d2iz+0x30>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d912      	bls.n	8000b9c <__aeabi_d2iz+0x3c>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b86:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	4240      	negne	r0, r0
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d105      	bne.n	8000ba8 <__aeabi_d2iz+0x48>
 8000b9c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba0:	bf08      	it	eq
 8000ba2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <__aeabi_d2uiz>:
 8000bb0:	004a      	lsls	r2, r1, #1
 8000bb2:	d211      	bcs.n	8000bd8 <__aeabi_d2uiz+0x28>
 8000bb4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb8:	d211      	bcs.n	8000bde <__aeabi_d2uiz+0x2e>
 8000bba:	d50d      	bpl.n	8000bd8 <__aeabi_d2uiz+0x28>
 8000bbc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bc4:	d40e      	bmi.n	8000be4 <__aeabi_d2uiz+0x34>
 8000bc6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bce:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bd2:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d102      	bne.n	8000bea <__aeabi_d2uiz+0x3a>
 8000be4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be8:	4770      	bx	lr
 8000bea:	f04f 0000 	mov.w	r0, #0
 8000bee:	4770      	bx	lr

08000bf0 <__aeabi_d2f>:
 8000bf0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bf4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf8:	bf24      	itt	cs
 8000bfa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bfe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c02:	d90d      	bls.n	8000c20 <__aeabi_d2f+0x30>
 8000c04:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c10:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c18:	bf08      	it	eq
 8000c1a:	f020 0001 	biceq.w	r0, r0, #1
 8000c1e:	4770      	bx	lr
 8000c20:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c24:	d121      	bne.n	8000c6a <__aeabi_d2f+0x7a>
 8000c26:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c2a:	bfbc      	itt	lt
 8000c2c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c30:	4770      	bxlt	lr
 8000c32:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c3a:	f1c2 0218 	rsb	r2, r2, #24
 8000c3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c46:	fa20 f002 	lsr.w	r0, r0, r2
 8000c4a:	bf18      	it	ne
 8000c4c:	f040 0001 	orrne.w	r0, r0, #1
 8000c50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c5c:	ea40 000c 	orr.w	r0, r0, ip
 8000c60:	fa23 f302 	lsr.w	r3, r3, r2
 8000c64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c68:	e7cc      	b.n	8000c04 <__aeabi_d2f+0x14>
 8000c6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c6e:	d107      	bne.n	8000c80 <__aeabi_d2f+0x90>
 8000c70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c74:	bf1e      	ittt	ne
 8000c76:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c7a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c7e:	4770      	bxne	lr
 8000c80:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c84:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c88:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop

08000c90 <__aeabi_uldivmod>:
 8000c90:	b953      	cbnz	r3, 8000ca8 <__aeabi_uldivmod+0x18>
 8000c92:	b94a      	cbnz	r2, 8000ca8 <__aeabi_uldivmod+0x18>
 8000c94:	2900      	cmp	r1, #0
 8000c96:	bf08      	it	eq
 8000c98:	2800      	cmpeq	r0, #0
 8000c9a:	bf1c      	itt	ne
 8000c9c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ca0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ca4:	f000 b9b8 	b.w	8001018 <__aeabi_idiv0>
 8000ca8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb0:	f000 f83c 	bl	8000d2c <__udivmoddi4>
 8000cb4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cbc:	b004      	add	sp, #16
 8000cbe:	4770      	bx	lr

08000cc0 <__aeabi_d2lz>:
 8000cc0:	b538      	push	{r3, r4, r5, lr}
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	4604      	mov	r4, r0
 8000cc8:	460d      	mov	r5, r1
 8000cca:	f7ff ff0b 	bl	8000ae4 <__aeabi_dcmplt>
 8000cce:	b928      	cbnz	r0, 8000cdc <__aeabi_d2lz+0x1c>
 8000cd0:	4620      	mov	r0, r4
 8000cd2:	4629      	mov	r1, r5
 8000cd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd8:	f000 b80a 	b.w	8000cf0 <__aeabi_d2ulz>
 8000cdc:	4620      	mov	r0, r4
 8000cde:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000ce2:	f000 f805 	bl	8000cf0 <__aeabi_d2ulz>
 8000ce6:	4240      	negs	r0, r0
 8000ce8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cec:	bd38      	pop	{r3, r4, r5, pc}
 8000cee:	bf00      	nop

08000cf0 <__aeabi_d2ulz>:
 8000cf0:	b5d0      	push	{r4, r6, r7, lr}
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	4b0b      	ldr	r3, [pc, #44]	; (8000d24 <__aeabi_d2ulz+0x34>)
 8000cf6:	4606      	mov	r6, r0
 8000cf8:	460f      	mov	r7, r1
 8000cfa:	f7ff fc81 	bl	8000600 <__aeabi_dmul>
 8000cfe:	f7ff ff57 	bl	8000bb0 <__aeabi_d2uiz>
 8000d02:	4604      	mov	r4, r0
 8000d04:	f7ff fc02 	bl	800050c <__aeabi_ui2d>
 8000d08:	2200      	movs	r2, #0
 8000d0a:	4b07      	ldr	r3, [pc, #28]	; (8000d28 <__aeabi_d2ulz+0x38>)
 8000d0c:	f7ff fc78 	bl	8000600 <__aeabi_dmul>
 8000d10:	4602      	mov	r2, r0
 8000d12:	460b      	mov	r3, r1
 8000d14:	4630      	mov	r0, r6
 8000d16:	4639      	mov	r1, r7
 8000d18:	f7ff faba 	bl	8000290 <__aeabi_dsub>
 8000d1c:	f7ff ff48 	bl	8000bb0 <__aeabi_d2uiz>
 8000d20:	4621      	mov	r1, r4
 8000d22:	bdd0      	pop	{r4, r6, r7, pc}
 8000d24:	3df00000 	.word	0x3df00000
 8000d28:	41f00000 	.word	0x41f00000

08000d2c <__udivmoddi4>:
 8000d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d30:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8000d32:	460d      	mov	r5, r1
 8000d34:	4604      	mov	r4, r0
 8000d36:	460f      	mov	r7, r1
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d146      	bne.n	8000dca <__udivmoddi4+0x9e>
 8000d3c:	428a      	cmp	r2, r1
 8000d3e:	4694      	mov	ip, r2
 8000d40:	d95e      	bls.n	8000e00 <__udivmoddi4+0xd4>
 8000d42:	fab2 f382 	clz	r3, r2
 8000d46:	b143      	cbz	r3, 8000d5a <__udivmoddi4+0x2e>
 8000d48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d4c:	f1c3 0220 	rsb	r2, r3, #32
 8000d50:	409f      	lsls	r7, r3
 8000d52:	409c      	lsls	r4, r3
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	4317      	orrs	r7, r2
 8000d5a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d5e:	fa1f f58c 	uxth.w	r5, ip
 8000d62:	0c22      	lsrs	r2, r4, #16
 8000d64:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d68:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d6c:	fb01 f005 	mul.w	r0, r1, r5
 8000d70:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d74:	4290      	cmp	r0, r2
 8000d76:	d908      	bls.n	8000d8a <__udivmoddi4+0x5e>
 8000d78:	eb1c 0202 	adds.w	r2, ip, r2
 8000d7c:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000d80:	d202      	bcs.n	8000d88 <__udivmoddi4+0x5c>
 8000d82:	4290      	cmp	r0, r2
 8000d84:	f200 8134 	bhi.w	8000ff0 <__udivmoddi4+0x2c4>
 8000d88:	4639      	mov	r1, r7
 8000d8a:	1a12      	subs	r2, r2, r0
 8000d8c:	b2a4      	uxth	r4, r4
 8000d8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d96:	fb00 f505 	mul.w	r5, r0, r5
 8000d9a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d9e:	42a5      	cmp	r5, r4
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x88>
 8000da2:	eb1c 0404 	adds.w	r4, ip, r4
 8000da6:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x86>
 8000dac:	42a5      	cmp	r5, r4
 8000dae:	f200 8119 	bhi.w	8000fe4 <__udivmoddi4+0x2b8>
 8000db2:	4610      	mov	r0, r2
 8000db4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11e      	cbz	r6, 8000dc6 <__udivmoddi4+0x9a>
 8000dbe:	40dc      	lsrs	r4, r3
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0xb4>
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	f000 80fc 	beq.w	8000fcc <__udivmoddi4+0x2a0>
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000de0:	fab3 f183 	clz	r1, r3
 8000de4:	2900      	cmp	r1, #0
 8000de6:	d14c      	bne.n	8000e82 <__udivmoddi4+0x156>
 8000de8:	42ab      	cmp	r3, r5
 8000dea:	f0c0 80f2 	bcc.w	8000fd2 <__udivmoddi4+0x2a6>
 8000dee:	4282      	cmp	r2, r0
 8000df0:	f240 80ef 	bls.w	8000fd2 <__udivmoddi4+0x2a6>
 8000df4:	4608      	mov	r0, r1
 8000df6:	2e00      	cmp	r6, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0x9a>
 8000dfa:	e9c6 4700 	strd	r4, r7, [r6]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0x9a>
 8000e00:	b902      	cbnz	r2, 8000e04 <__udivmoddi4+0xd8>
 8000e02:	deff      	udf	#255	; 0xff
 8000e04:	fab2 f382 	clz	r3, r2
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	f040 809f 	bne.w	8000f4c <__udivmoddi4+0x220>
 8000e0e:	1a8a      	subs	r2, r1, r2
 8000e10:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000e14:	fa1f f78c 	uxth.w	r7, ip
 8000e18:	2101      	movs	r1, #1
 8000e1a:	fbb2 f5fe 	udiv	r5, r2, lr
 8000e1e:	fb0e 2015 	mls	r0, lr, r5, r2
 8000e22:	0c22      	lsrs	r2, r4, #16
 8000e24:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e28:	fb07 f005 	mul.w	r0, r7, r5
 8000e2c:	4290      	cmp	r0, r2
 8000e2e:	d90f      	bls.n	8000e50 <__udivmoddi4+0x124>
 8000e30:	eb1c 0202 	adds.w	r2, ip, r2
 8000e34:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e38:	bf2c      	ite	cs
 8000e3a:	f04f 0901 	movcs.w	r9, #1
 8000e3e:	f04f 0900 	movcc.w	r9, #0
 8000e42:	4290      	cmp	r0, r2
 8000e44:	d903      	bls.n	8000e4e <__udivmoddi4+0x122>
 8000e46:	f1b9 0f00 	cmp.w	r9, #0
 8000e4a:	f000 80ce 	beq.w	8000fea <__udivmoddi4+0x2be>
 8000e4e:	4645      	mov	r5, r8
 8000e50:	1a12      	subs	r2, r2, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e58:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e5c:	fb00 f707 	mul.w	r7, r0, r7
 8000e60:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e64:	42a7      	cmp	r7, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x14e>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x14c>
 8000e72:	42a7      	cmp	r7, r4
 8000e74:	f200 80b3 	bhi.w	8000fde <__udivmoddi4+0x2b2>
 8000e78:	4610      	mov	r0, r2
 8000e7a:	1be4      	subs	r4, r4, r7
 8000e7c:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e80:	e79c      	b.n	8000dbc <__udivmoddi4+0x90>
 8000e82:	f1c1 0420 	rsb	r4, r1, #32
 8000e86:	408b      	lsls	r3, r1
 8000e88:	fa05 fc01 	lsl.w	ip, r5, r1
 8000e8c:	fa22 f704 	lsr.w	r7, r2, r4
 8000e90:	40e5      	lsrs	r5, r4
 8000e92:	408a      	lsls	r2, r1
 8000e94:	431f      	orrs	r7, r3
 8000e96:	fa20 f304 	lsr.w	r3, r0, r4
 8000e9a:	4088      	lsls	r0, r1
 8000e9c:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000ea0:	ea43 030c 	orr.w	r3, r3, ip
 8000ea4:	fa1f fc87 	uxth.w	ip, r7
 8000ea8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000eac:	fbb5 fef8 	udiv	lr, r5, r8
 8000eb0:	fb08 551e 	mls	r5, r8, lr, r5
 8000eb4:	ea49 4505 	orr.w	r5, r9, r5, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a9      	cmp	r9, r5
 8000ebe:	d90e      	bls.n	8000ede <__udivmoddi4+0x1b2>
 8000ec0:	197d      	adds	r5, r7, r5
 8000ec2:	f10e 3aff 	add.w	sl, lr, #4294967295	; 0xffffffff
 8000ec6:	bf2c      	ite	cs
 8000ec8:	f04f 0b01 	movcs.w	fp, #1
 8000ecc:	f04f 0b00 	movcc.w	fp, #0
 8000ed0:	45a9      	cmp	r9, r5
 8000ed2:	d903      	bls.n	8000edc <__udivmoddi4+0x1b0>
 8000ed4:	f1bb 0f00 	cmp.w	fp, #0
 8000ed8:	f000 808d 	beq.w	8000ff6 <__udivmoddi4+0x2ca>
 8000edc:	46d6      	mov	lr, sl
 8000ede:	eba5 0509 	sub.w	r5, r5, r9
 8000ee2:	fa1f f983 	uxth.w	r9, r3
 8000ee6:	fbb5 f3f8 	udiv	r3, r5, r8
 8000eea:	fb08 5513 	mls	r5, r8, r3, r5
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	ea49 4505 	orr.w	r5, r9, r5, lsl #16
 8000ef6:	45ac      	cmp	ip, r5
 8000ef8:	d906      	bls.n	8000f08 <__udivmoddi4+0x1dc>
 8000efa:	197d      	adds	r5, r7, r5
 8000efc:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000f00:	d201      	bcs.n	8000f06 <__udivmoddi4+0x1da>
 8000f02:	45ac      	cmp	ip, r5
 8000f04:	d87e      	bhi.n	8001004 <__udivmoddi4+0x2d8>
 8000f06:	4643      	mov	r3, r8
 8000f08:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000f0c:	eba5 050c 	sub.w	r5, r5, ip
 8000f10:	fba3 9802 	umull	r9, r8, r3, r2
 8000f14:	4545      	cmp	r5, r8
 8000f16:	46ce      	mov	lr, r9
 8000f18:	46c4      	mov	ip, r8
 8000f1a:	d302      	bcc.n	8000f22 <__udivmoddi4+0x1f6>
 8000f1c:	d106      	bne.n	8000f2c <__udivmoddi4+0x200>
 8000f1e:	4548      	cmp	r0, r9
 8000f20:	d204      	bcs.n	8000f2c <__udivmoddi4+0x200>
 8000f22:	3b01      	subs	r3, #1
 8000f24:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f28:	eb68 0c07 	sbc.w	ip, r8, r7
 8000f2c:	2e00      	cmp	r6, #0
 8000f2e:	d06f      	beq.n	8001010 <__udivmoddi4+0x2e4>
 8000f30:	ebb0 020e 	subs.w	r2, r0, lr
 8000f34:	eb65 050c 	sbc.w	r5, r5, ip
 8000f38:	40ca      	lsrs	r2, r1
 8000f3a:	fa05 f404 	lsl.w	r4, r5, r4
 8000f3e:	40cd      	lsrs	r5, r1
 8000f40:	4618      	mov	r0, r3
 8000f42:	4314      	orrs	r4, r2
 8000f44:	2100      	movs	r1, #0
 8000f46:	e9c6 4500 	strd	r4, r5, [r6]
 8000f4a:	e73c      	b.n	8000dc6 <__udivmoddi4+0x9a>
 8000f4c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f50:	f1c3 0220 	rsb	r2, r3, #32
 8000f54:	4099      	lsls	r1, r3
 8000f56:	409c      	lsls	r4, r3
 8000f58:	40d5      	lsrs	r5, r2
 8000f5a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000f5e:	fa20 f202 	lsr.w	r2, r0, r2
 8000f62:	fa1f f78c 	uxth.w	r7, ip
 8000f66:	fbb5 f0fe 	udiv	r0, r5, lr
 8000f6a:	430a      	orrs	r2, r1
 8000f6c:	fb0e 5510 	mls	r5, lr, r0, r5
 8000f70:	0c11      	lsrs	r1, r2, #16
 8000f72:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f76:	fb00 f507 	mul.w	r5, r0, r7
 8000f7a:	428d      	cmp	r5, r1
 8000f7c:	d90e      	bls.n	8000f9c <__udivmoddi4+0x270>
 8000f7e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f82:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f86:	bf2c      	ite	cs
 8000f88:	f04f 0901 	movcs.w	r9, #1
 8000f8c:	f04f 0900 	movcc.w	r9, #0
 8000f90:	428d      	cmp	r5, r1
 8000f92:	d902      	bls.n	8000f9a <__udivmoddi4+0x26e>
 8000f94:	f1b9 0f00 	cmp.w	r9, #0
 8000f98:	d031      	beq.n	8000ffe <__udivmoddi4+0x2d2>
 8000f9a:	4640      	mov	r0, r8
 8000f9c:	1b49      	subs	r1, r1, r5
 8000f9e:	b292      	uxth	r2, r2
 8000fa0:	fbb1 f5fe 	udiv	r5, r1, lr
 8000fa4:	fb0e 1115 	mls	r1, lr, r5, r1
 8000fa8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fac:	fb05 f107 	mul.w	r1, r5, r7
 8000fb0:	4291      	cmp	r1, r2
 8000fb2:	d907      	bls.n	8000fc4 <__udivmoddi4+0x298>
 8000fb4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fb8:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000fbc:	d201      	bcs.n	8000fc2 <__udivmoddi4+0x296>
 8000fbe:	4291      	cmp	r1, r2
 8000fc0:	d823      	bhi.n	800100a <__udivmoddi4+0x2de>
 8000fc2:	4645      	mov	r5, r8
 8000fc4:	1a52      	subs	r2, r2, r1
 8000fc6:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fca:	e726      	b.n	8000e1a <__udivmoddi4+0xee>
 8000fcc:	4631      	mov	r1, r6
 8000fce:	4630      	mov	r0, r6
 8000fd0:	e6f9      	b.n	8000dc6 <__udivmoddi4+0x9a>
 8000fd2:	1a84      	subs	r4, r0, r2
 8000fd4:	eb65 0203 	sbc.w	r2, r5, r3
 8000fd8:	2001      	movs	r0, #1
 8000fda:	4617      	mov	r7, r2
 8000fdc:	e70b      	b.n	8000df6 <__udivmoddi4+0xca>
 8000fde:	4464      	add	r4, ip
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	e74a      	b.n	8000e7a <__udivmoddi4+0x14e>
 8000fe4:	4464      	add	r4, ip
 8000fe6:	3802      	subs	r0, #2
 8000fe8:	e6e4      	b.n	8000db4 <__udivmoddi4+0x88>
 8000fea:	3d02      	subs	r5, #2
 8000fec:	4462      	add	r2, ip
 8000fee:	e72f      	b.n	8000e50 <__udivmoddi4+0x124>
 8000ff0:	3902      	subs	r1, #2
 8000ff2:	4462      	add	r2, ip
 8000ff4:	e6c9      	b.n	8000d8a <__udivmoddi4+0x5e>
 8000ff6:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ffa:	443d      	add	r5, r7
 8000ffc:	e76f      	b.n	8000ede <__udivmoddi4+0x1b2>
 8000ffe:	3802      	subs	r0, #2
 8001000:	4461      	add	r1, ip
 8001002:	e7cb      	b.n	8000f9c <__udivmoddi4+0x270>
 8001004:	3b02      	subs	r3, #2
 8001006:	443d      	add	r5, r7
 8001008:	e77e      	b.n	8000f08 <__udivmoddi4+0x1dc>
 800100a:	3d02      	subs	r5, #2
 800100c:	4462      	add	r2, ip
 800100e:	e7d9      	b.n	8000fc4 <__udivmoddi4+0x298>
 8001010:	4618      	mov	r0, r3
 8001012:	4631      	mov	r1, r6
 8001014:	e6d7      	b.n	8000dc6 <__udivmoddi4+0x9a>
 8001016:	bf00      	nop

08001018 <__aeabi_idiv0>:
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop

0800101c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	/* Initialize mems driver interface */
	dev_ctx.write_reg = platform_write;
 8001022:	4b23      	ldr	r3, [pc, #140]	; (80010b0 <main+0x94>)
 8001024:	4a23      	ldr	r2, [pc, #140]	; (80010b4 <main+0x98>)
 8001026:	601a      	str	r2, [r3, #0]
	dev_ctx.read_reg = platform_read;
 8001028:	4b21      	ldr	r3, [pc, #132]	; (80010b0 <main+0x94>)
 800102a:	4a23      	ldr	r2, [pc, #140]	; (80010b8 <main+0x9c>)
 800102c:	605a      	str	r2, [r3, #4]
	dev_ctx.handle = &hi2c2;
 800102e:	4b20      	ldr	r3, [pc, #128]	; (80010b0 <main+0x94>)
 8001030:	4a22      	ldr	r2, [pc, #136]	; (80010bc <main+0xa0>)
 8001032:	60da      	str	r2, [r3, #12]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001034:	f001 f89c 	bl	8002170 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001038:	f000 f84e 	bl	80010d8 <SystemClock_Config>

  /* Configure the System Power */
  SystemPower_Config();
 800103c:	f000 f8a8 	bl	8001190 <SystemPower_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001040:	f000 f94a 	bl	80012d8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001044:	f000 f8fc 	bl	8001240 <MX_USART1_UART_Init>
  MX_I2C2_Init();
 8001048:	f000 f8b2 	bl	80011b0 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
	KIN1_InitCycleCounter();
 800104c:	4b1c      	ldr	r3, [pc, #112]	; (80010c0 <main+0xa4>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a1b      	ldr	r2, [pc, #108]	; (80010c0 <main+0xa4>)
 8001052:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001056:	6013      	str	r3, [r2, #0]
	KIN1_EnableCycleCounter();
 8001058:	4b1a      	ldr	r3, [pc, #104]	; (80010c4 <main+0xa8>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a19      	ldr	r2, [pc, #100]	; (80010c4 <main+0xa8>)
 800105e:	f043 0301 	orr.w	r3, r3, #1
 8001062:	6013      	str	r3, [r2, #0]
	ism330dhcx_initialize();
 8001064:	f000 fc6a 	bl	800193c <ism330dhcx_initialize>
	if (NEAI_MODE) {
		enum neai_state error_code = neai_classification_init(knowledge);
 8001068:	4817      	ldr	r0, [pc, #92]	; (80010c8 <main+0xac>)
 800106a:	f007 fecb 	bl	8008e04 <neai_classification_init>
 800106e:	4603      	mov	r3, r0
 8001070:	71fb      	strb	r3, [r7, #7]
		if (error_code != NEAI_OK) {
 8001072:	79fb      	ldrb	r3, [r7, #7]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d007      	beq.n	8001088 <main+0x6c>
			printf("Knowledge initialization ERROR: %d\r\n", error_code);
 8001078:	79fb      	ldrb	r3, [r7, #7]
 800107a:	4619      	mov	r1, r3
 800107c:	4813      	ldr	r0, [pc, #76]	; (80010cc <main+0xb0>)
 800107e:	f009 f913 	bl	800a2a8 <iprintf>
			Error_Handler();
 8001082:	f000 fe2b 	bl	8001cdc <Error_Handler>
 8001086:	e002      	b.n	800108e <main+0x72>
		} else {
			printf("Knowledge initialization done\r\n");
 8001088:	4811      	ldr	r0, [pc, #68]	; (80010d0 <main+0xb4>)
 800108a:	f009 f973 	bl	800a374 <puts>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while (1) {
		switch (appState) {
 800108e:	4b11      	ldr	r3, [pc, #68]	; (80010d4 <main+0xb8>)
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	b2db      	uxtb	r3, r3
 8001094:	2b00      	cmp	r3, #0
 8001096:	d008      	beq.n	80010aa <main+0x8e>
 8001098:	2b01      	cmp	r3, #1
 800109a:	d102      	bne.n	80010a2 <main+0x86>
		case LOG:
			// Log(); // Implement if needed
			break;
		case INFERENCE:
			Inference();
 800109c:	f000 fcca 	bl	8001a34 <Inference>
			break;
 80010a0:	e004      	b.n	80010ac <main+0x90>
		default:
			appState = INFERENCE;
 80010a2:	4b0c      	ldr	r3, [pc, #48]	; (80010d4 <main+0xb8>)
 80010a4:	2201      	movs	r2, #1
 80010a6:	701a      	strb	r2, [r3, #0]
			break;
 80010a8:	e000      	b.n	80010ac <main+0x90>
			break;
 80010aa:	bf00      	nop
		switch (appState) {
 80010ac:	e7ef      	b.n	800108e <main+0x72>
 80010ae:	bf00      	nop
 80010b0:	200002ec 	.word	0x200002ec
 80010b4:	080018b9 	.word	0x080018b9
 80010b8:	080018f5 	.word	0x080018f5
 80010bc:	20000200 	.word	0x20000200
 80010c0:	e000edfc 	.word	0xe000edfc
 80010c4:	e0001000 	.word	0xe0001000
 80010c8:	0800ebb0 	.word	0x0800ebb0
 80010cc:	0800eb38 	.word	0x0800eb38
 80010d0:	0800eb60 	.word	0x0800eb60
 80010d4:	20000000 	.word	0x20000000

080010d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b09e      	sub	sp, #120	; 0x78
 80010dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010de:	f107 0318 	add.w	r3, r7, #24
 80010e2:	2260      	movs	r2, #96	; 0x60
 80010e4:	2100      	movs	r1, #0
 80010e6:	4618      	mov	r0, r3
 80010e8:	f009 fa44 	bl	800a574 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010ec:	463b      	mov	r3, r7
 80010ee:	2200      	movs	r2, #0
 80010f0:	601a      	str	r2, [r3, #0]
 80010f2:	605a      	str	r2, [r3, #4]
 80010f4:	609a      	str	r2, [r3, #8]
 80010f6:	60da      	str	r2, [r3, #12]
 80010f8:	611a      	str	r2, [r3, #16]
 80010fa:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80010fc:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 8001100:	f002 fa6a 	bl	80035d8 <HAL_PWREx_ControlVoltageScaling>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <SystemClock_Config+0x36>
  {
    Error_Handler();
 800110a:	f000 fde7 	bl	8001cdc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800110e:	2310      	movs	r3, #16
 8001110:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001112:	2301      	movs	r3, #1
 8001114:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001116:	2310      	movs	r3, #16
 8001118:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 800111a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800111e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001120:	2302      	movs	r3, #2
 8001122:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001124:	2301      	movs	r3, #1
 8001126:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 8001128:	2300      	movs	r3, #0
 800112a:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800112c:	2301      	movs	r3, #1
 800112e:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLN = 80;
 8001130:	2350      	movs	r3, #80	; 0x50
 8001132:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001134:	2302      	movs	r3, #2
 8001136:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001138:	2302      	movs	r3, #2
 800113a:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 800113c:	2302      	movs	r3, #2
 800113e:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_0;
 8001140:	2300      	movs	r3, #0
 8001142:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001144:	2300      	movs	r3, #0
 8001146:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001148:	f107 0318 	add.w	r3, r7, #24
 800114c:	4618      	mov	r0, r3
 800114e:	f002 fb3f 	bl	80037d0 <HAL_RCC_OscConfig>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001158:	f000 fdc0 	bl	8001cdc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800115c:	231f      	movs	r3, #31
 800115e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001160:	2303      	movs	r3, #3
 8001162:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001164:	2300      	movs	r3, #0
 8001166:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001168:	2300      	movs	r3, #0
 800116a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800116c:	2300      	movs	r3, #0
 800116e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8001170:	2300      	movs	r3, #0
 8001172:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001174:	463b      	mov	r3, r7
 8001176:	2104      	movs	r1, #4
 8001178:	4618      	mov	r0, r3
 800117a:	f003 fa05 	bl	8004588 <HAL_RCC_ClockConfig>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001184:	f000 fdaa 	bl	8001cdc <Error_Handler>
  }
}
 8001188:	bf00      	nop
 800118a:	3778      	adds	r7, #120	; 0x78
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}

08001190 <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  HAL_PWREx_EnableVddIO2();
 8001194:	f002 fafc 	bl	8003790 <HAL_PWREx_EnableVddIO2>

  /*
   * Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
   */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001198:	f002 fb0a 	bl	80037b0 <HAL_PWREx_DisableUCPDDeadBattery>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 800119c:	2002      	movs	r0, #2
 800119e:	f002 faa7 	bl	80036f0 <HAL_PWREx_ConfigSupply>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <SystemPower_Config+0x1c>
  {
    Error_Handler();
 80011a8:	f000 fd98 	bl	8001cdc <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 80011ac:	bf00      	nop
 80011ae:	bd80      	pop	{r7, pc}

080011b0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80011b4:	4b1f      	ldr	r3, [pc, #124]	; (8001234 <MX_I2C2_Init+0x84>)
 80011b6:	4a20      	ldr	r2, [pc, #128]	; (8001238 <MX_I2C2_Init+0x88>)
 80011b8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00701F6B;
 80011ba:	4b1e      	ldr	r3, [pc, #120]	; (8001234 <MX_I2C2_Init+0x84>)
 80011bc:	4a1f      	ldr	r2, [pc, #124]	; (800123c <MX_I2C2_Init+0x8c>)
 80011be:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80011c0:	4b1c      	ldr	r3, [pc, #112]	; (8001234 <MX_I2C2_Init+0x84>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011c6:	4b1b      	ldr	r3, [pc, #108]	; (8001234 <MX_I2C2_Init+0x84>)
 80011c8:	2201      	movs	r2, #1
 80011ca:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011cc:	4b19      	ldr	r3, [pc, #100]	; (8001234 <MX_I2C2_Init+0x84>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80011d2:	4b18      	ldr	r3, [pc, #96]	; (8001234 <MX_I2C2_Init+0x84>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80011d8:	4b16      	ldr	r3, [pc, #88]	; (8001234 <MX_I2C2_Init+0x84>)
 80011da:	2200      	movs	r2, #0
 80011dc:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011de:	4b15      	ldr	r3, [pc, #84]	; (8001234 <MX_I2C2_Init+0x84>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011e4:	4b13      	ldr	r3, [pc, #76]	; (8001234 <MX_I2C2_Init+0x84>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80011ea:	4812      	ldr	r0, [pc, #72]	; (8001234 <MX_I2C2_Init+0x84>)
 80011ec:	f001 fb99 	bl	8002922 <HAL_I2C_Init>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80011f6:	f000 fd71 	bl	8001cdc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80011fa:	2100      	movs	r1, #0
 80011fc:	480d      	ldr	r0, [pc, #52]	; (8001234 <MX_I2C2_Init+0x84>)
 80011fe:	f002 f905 	bl	800340c <HAL_I2CEx_ConfigAnalogFilter>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001208:	f000 fd68 	bl	8001cdc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800120c:	2100      	movs	r1, #0
 800120e:	4809      	ldr	r0, [pc, #36]	; (8001234 <MX_I2C2_Init+0x84>)
 8001210:	f002 f947 	bl	80034a2 <HAL_I2CEx_ConfigDigitalFilter>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800121a:	f000 fd5f 	bl	8001cdc <Error_Handler>
  }

  /** I2C Fast mode Plus enable
  */
  if (HAL_I2CEx_ConfigFastModePlus(&hi2c2, I2C_FASTMODEPLUS_ENABLE) != HAL_OK)
 800121e:	2100      	movs	r1, #0
 8001220:	4804      	ldr	r0, [pc, #16]	; (8001234 <MX_I2C2_Init+0x84>)
 8001222:	f002 f98a 	bl	800353a <HAL_I2CEx_ConfigFastModePlus>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MX_I2C2_Init+0x80>
  {
    Error_Handler();
 800122c:	f000 fd56 	bl	8001cdc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001230:	bf00      	nop
 8001232:	bd80      	pop	{r7, pc}
 8001234:	20000200 	.word	0x20000200
 8001238:	40005800 	.word	0x40005800
 800123c:	00701f6b 	.word	0x00701f6b

08001240 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001244:	4b22      	ldr	r3, [pc, #136]	; (80012d0 <MX_USART1_UART_Init+0x90>)
 8001246:	4a23      	ldr	r2, [pc, #140]	; (80012d4 <MX_USART1_UART_Init+0x94>)
 8001248:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800124a:	4b21      	ldr	r3, [pc, #132]	; (80012d0 <MX_USART1_UART_Init+0x90>)
 800124c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001250:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001252:	4b1f      	ldr	r3, [pc, #124]	; (80012d0 <MX_USART1_UART_Init+0x90>)
 8001254:	2200      	movs	r2, #0
 8001256:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001258:	4b1d      	ldr	r3, [pc, #116]	; (80012d0 <MX_USART1_UART_Init+0x90>)
 800125a:	2200      	movs	r2, #0
 800125c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800125e:	4b1c      	ldr	r3, [pc, #112]	; (80012d0 <MX_USART1_UART_Init+0x90>)
 8001260:	2200      	movs	r2, #0
 8001262:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001264:	4b1a      	ldr	r3, [pc, #104]	; (80012d0 <MX_USART1_UART_Init+0x90>)
 8001266:	220c      	movs	r2, #12
 8001268:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800126a:	4b19      	ldr	r3, [pc, #100]	; (80012d0 <MX_USART1_UART_Init+0x90>)
 800126c:	2200      	movs	r2, #0
 800126e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001270:	4b17      	ldr	r3, [pc, #92]	; (80012d0 <MX_USART1_UART_Init+0x90>)
 8001272:	2200      	movs	r2, #0
 8001274:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001276:	4b16      	ldr	r3, [pc, #88]	; (80012d0 <MX_USART1_UART_Init+0x90>)
 8001278:	2200      	movs	r2, #0
 800127a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800127c:	4b14      	ldr	r3, [pc, #80]	; (80012d0 <MX_USART1_UART_Init+0x90>)
 800127e:	2200      	movs	r2, #0
 8001280:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001282:	4b13      	ldr	r3, [pc, #76]	; (80012d0 <MX_USART1_UART_Init+0x90>)
 8001284:	2200      	movs	r2, #0
 8001286:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001288:	4811      	ldr	r0, [pc, #68]	; (80012d0 <MX_USART1_UART_Init+0x90>)
 800128a:	f006 fa5d 	bl	8007748 <HAL_UART_Init>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001294:	f000 fd22 	bl	8001cdc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001298:	2100      	movs	r1, #0
 800129a:	480d      	ldr	r0, [pc, #52]	; (80012d0 <MX_USART1_UART_Init+0x90>)
 800129c:	f006 ff36 	bl	800810c <HAL_UARTEx_SetTxFifoThreshold>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80012a6:	f000 fd19 	bl	8001cdc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012aa:	2100      	movs	r1, #0
 80012ac:	4808      	ldr	r0, [pc, #32]	; (80012d0 <MX_USART1_UART_Init+0x90>)
 80012ae:	f006 ff6b 	bl	8008188 <HAL_UARTEx_SetRxFifoThreshold>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80012b8:	f000 fd10 	bl	8001cdc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80012bc:	4804      	ldr	r0, [pc, #16]	; (80012d0 <MX_USART1_UART_Init+0x90>)
 80012be:	f006 feec 	bl	800809a <HAL_UARTEx_DisableFifoMode>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80012c8:	f000 fd08 	bl	8001cdc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80012cc:	bf00      	nop
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	20000254 	.word	0x20000254
 80012d4:	40013800 	.word	0x40013800

080012d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b08e      	sub	sp, #56	; 0x38
 80012dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012e2:	2200      	movs	r2, #0
 80012e4:	601a      	str	r2, [r3, #0]
 80012e6:	605a      	str	r2, [r3, #4]
 80012e8:	609a      	str	r2, [r3, #8]
 80012ea:	60da      	str	r2, [r3, #12]
 80012ec:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80012ee:	4bbe      	ldr	r3, [pc, #760]	; (80015e8 <MX_GPIO_Init+0x310>)
 80012f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80012f4:	4abc      	ldr	r2, [pc, #752]	; (80015e8 <MX_GPIO_Init+0x310>)
 80012f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80012fa:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80012fe:	4bba      	ldr	r3, [pc, #744]	; (80015e8 <MX_GPIO_Init+0x310>)
 8001300:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001304:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001308:	623b      	str	r3, [r7, #32]
 800130a:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800130c:	4bb6      	ldr	r3, [pc, #728]	; (80015e8 <MX_GPIO_Init+0x310>)
 800130e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001312:	4ab5      	ldr	r2, [pc, #724]	; (80015e8 <MX_GPIO_Init+0x310>)
 8001314:	f043 0304 	orr.w	r3, r3, #4
 8001318:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800131c:	4bb2      	ldr	r3, [pc, #712]	; (80015e8 <MX_GPIO_Init+0x310>)
 800131e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001322:	f003 0304 	and.w	r3, r3, #4
 8001326:	61fb      	str	r3, [r7, #28]
 8001328:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800132a:	4baf      	ldr	r3, [pc, #700]	; (80015e8 <MX_GPIO_Init+0x310>)
 800132c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001330:	4aad      	ldr	r2, [pc, #692]	; (80015e8 <MX_GPIO_Init+0x310>)
 8001332:	f043 0301 	orr.w	r3, r3, #1
 8001336:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800133a:	4bab      	ldr	r3, [pc, #684]	; (80015e8 <MX_GPIO_Init+0x310>)
 800133c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001340:	f003 0301 	and.w	r3, r3, #1
 8001344:	61bb      	str	r3, [r7, #24]
 8001346:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001348:	4ba7      	ldr	r3, [pc, #668]	; (80015e8 <MX_GPIO_Init+0x310>)
 800134a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800134e:	4aa6      	ldr	r2, [pc, #664]	; (80015e8 <MX_GPIO_Init+0x310>)
 8001350:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001354:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001358:	4ba3      	ldr	r3, [pc, #652]	; (80015e8 <MX_GPIO_Init+0x310>)
 800135a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800135e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001362:	617b      	str	r3, [r7, #20]
 8001364:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001366:	4ba0      	ldr	r3, [pc, #640]	; (80015e8 <MX_GPIO_Init+0x310>)
 8001368:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800136c:	4a9e      	ldr	r2, [pc, #632]	; (80015e8 <MX_GPIO_Init+0x310>)
 800136e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001372:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001376:	4b9c      	ldr	r3, [pc, #624]	; (80015e8 <MX_GPIO_Init+0x310>)
 8001378:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800137c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001380:	613b      	str	r3, [r7, #16]
 8001382:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001384:	4b98      	ldr	r3, [pc, #608]	; (80015e8 <MX_GPIO_Init+0x310>)
 8001386:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800138a:	4a97      	ldr	r2, [pc, #604]	; (80015e8 <MX_GPIO_Init+0x310>)
 800138c:	f043 0302 	orr.w	r3, r3, #2
 8001390:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001394:	4b94      	ldr	r3, [pc, #592]	; (80015e8 <MX_GPIO_Init+0x310>)
 8001396:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800139a:	f003 0302 	and.w	r3, r3, #2
 800139e:	60fb      	str	r3, [r7, #12]
 80013a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013a2:	4b91      	ldr	r3, [pc, #580]	; (80015e8 <MX_GPIO_Init+0x310>)
 80013a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80013a8:	4a8f      	ldr	r2, [pc, #572]	; (80015e8 <MX_GPIO_Init+0x310>)
 80013aa:	f043 0308 	orr.w	r3, r3, #8
 80013ae:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80013b2:	4b8d      	ldr	r3, [pc, #564]	; (80015e8 <MX_GPIO_Init+0x310>)
 80013b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80013b8:	f003 0308 	and.w	r3, r3, #8
 80013bc:	60bb      	str	r3, [r7, #8]
 80013be:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80013c0:	4b89      	ldr	r3, [pc, #548]	; (80015e8 <MX_GPIO_Init+0x310>)
 80013c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80013c6:	4a88      	ldr	r2, [pc, #544]	; (80015e8 <MX_GPIO_Init+0x310>)
 80013c8:	f043 0310 	orr.w	r3, r3, #16
 80013cc:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80013d0:	4b85      	ldr	r3, [pc, #532]	; (80015e8 <MX_GPIO_Init+0x310>)
 80013d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80013d6:	f003 0310 	and.w	r3, r3, #16
 80013da:	607b      	str	r3, [r7, #4]
 80013dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80013de:	4b82      	ldr	r3, [pc, #520]	; (80015e8 <MX_GPIO_Init+0x310>)
 80013e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80013e4:	4a80      	ldr	r2, [pc, #512]	; (80015e8 <MX_GPIO_Init+0x310>)
 80013e6:	f043 0320 	orr.w	r3, r3, #32
 80013ea:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80013ee:	4b7e      	ldr	r3, [pc, #504]	; (80015e8 <MX_GPIO_Init+0x310>)
 80013f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80013f4:	f003 0320 	and.w	r3, r3, #32
 80013f8:	603b      	str	r3, [r7, #0]
 80013fa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UCPD_PWR_GPIO_Port, UCPD_PWR_Pin, GPIO_PIN_RESET);
 80013fc:	2200      	movs	r2, #0
 80013fe:	2120      	movs	r1, #32
 8001400:	487a      	ldr	r0, [pc, #488]	; (80015ec <MX_GPIO_Init+0x314>)
 8001402:	f001 fa45 	bl	8002890 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED_RED_Pin|LED_GREEN_Pin|Mems_VL53_xshut_Pin, GPIO_PIN_RESET);
 8001406:	2200      	movs	r2, #0
 8001408:	21c2      	movs	r1, #194	; 0xc2
 800140a:	4879      	ldr	r0, [pc, #484]	; (80015f0 <MX_GPIO_Init+0x318>)
 800140c:	f001 fa40 	bl	8002890 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WRLS_WKUP_B_GPIO_Port, WRLS_WKUP_B_Pin, GPIO_PIN_RESET);
 8001410:	2200      	movs	r2, #0
 8001412:	2140      	movs	r1, #64	; 0x40
 8001414:	4877      	ldr	r0, [pc, #476]	; (80015f4 <MX_GPIO_Init+0x31c>)
 8001416:	f001 fa3b 	bl	8002890 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 800141a:	2200      	movs	r2, #0
 800141c:	2102      	movs	r1, #2
 800141e:	4876      	ldr	r0, [pc, #472]	; (80015f8 <MX_GPIO_Init+0x320>)
 8001420:	f001 fa36 	bl	8002890 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Mems_STSAFE_RESET_Pin|GPIO_PIN_13|WRLS_WKUP_W_Pin, GPIO_PIN_RESET);
 8001424:	2200      	movs	r2, #0
 8001426:	f44f 4128 	mov.w	r1, #43008	; 0xa800
 800142a:	4874      	ldr	r0, [pc, #464]	; (80015fc <MX_GPIO_Init+0x324>)
 800142c:	f001 fa30 	bl	8002890 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : WRLS_FLOW_Pin Mems_VLX_GPIO_Pin Mems_INT_LPS22HH_Pin */
  GPIO_InitStruct.Pin = WRLS_FLOW_Pin|Mems_VLX_GPIO_Pin|Mems_INT_LPS22HH_Pin;
 8001430:	f248 0324 	movw	r3, #32804	; 0x8024
 8001434:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001436:	2300      	movs	r3, #0
 8001438:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143a:	2300      	movs	r3, #0
 800143c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800143e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001442:	4619      	mov	r1, r3
 8001444:	486b      	ldr	r0, [pc, #428]	; (80015f4 <MX_GPIO_Init+0x31c>)
 8001446:	f001 f84b 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : WRLS_UART4_RX_Pin WRLS_UART4_TX_Pin */
  GPIO_InitStruct.Pin = WRLS_UART4_RX_Pin|WRLS_UART4_TX_Pin;
 800144a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800144e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001450:	2302      	movs	r3, #2
 8001452:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001454:	2300      	movs	r3, #0
 8001456:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001458:	2300      	movs	r3, #0
 800145a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800145c:	2308      	movs	r3, #8
 800145e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001460:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001464:	4619      	mov	r1, r3
 8001466:	4864      	ldr	r0, [pc, #400]	; (80015f8 <MX_GPIO_Init+0x320>)
 8001468:	f001 f83a 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_UCPD_CC1_Pin */
  GPIO_InitStruct.Pin = USB_UCPD_CC1_Pin;
 800146c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001470:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001472:	2303      	movs	r3, #3
 8001474:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001476:	2300      	movs	r3, #0
 8001478:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_UCPD_CC1_GPIO_Port, &GPIO_InitStruct);
 800147a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800147e:	4619      	mov	r1, r3
 8001480:	485f      	ldr	r0, [pc, #380]	; (8001600 <MX_GPIO_Init+0x328>)
 8001482:	f001 f82d 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_F_NCS_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_F_NCS_Pin;
 8001486:	2320      	movs	r3, #32
 8001488:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800148a:	2302      	movs	r3, #2
 800148c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148e:	2300      	movs	r3, #0
 8001490:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001492:	2303      	movs	r3, #3
 8001494:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 8001496:	2305      	movs	r3, #5
 8001498:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OCTOSPI_F_NCS_GPIO_Port, &GPIO_InitStruct);
 800149a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800149e:	4619      	mov	r1, r3
 80014a0:	4858      	ldr	r0, [pc, #352]	; (8001604 <MX_GPIO_Init+0x32c>)
 80014a2:	f001 f81d 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_R_IO5_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_IO5_Pin;
 80014a6:	2301      	movs	r3, #1
 80014a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014aa:	2302      	movs	r3, #2
 80014ac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ae:	2300      	movs	r3, #0
 80014b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014b2:	2303      	movs	r3, #3
 80014b4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 80014b6:	2303      	movs	r3, #3
 80014b8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OCTOSPI_R_IO5_GPIO_Port, &GPIO_InitStruct);
 80014ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014be:	4619      	mov	r1, r3
 80014c0:	4850      	ldr	r0, [pc, #320]	; (8001604 <MX_GPIO_Init+0x32c>)
 80014c2:	f001 f80d 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPI_F_IO7_Pin OCTOSPI_F_IO5_Pin OCTOSPI_F_IO6_Pin OCTOSPI_F_IO4_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_F_IO7_Pin|OCTOSPI_F_IO5_Pin|OCTOSPI_F_IO6_Pin|OCTOSPI_F_IO4_Pin;
 80014c6:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
 80014ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014cc:	2302      	movs	r3, #2
 80014ce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d0:	2300      	movs	r3, #0
 80014d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014d4:	2303      	movs	r3, #3
 80014d6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 80014d8:	2305      	movs	r3, #5
 80014da:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80014dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014e0:	4619      	mov	r1, r3
 80014e2:	4843      	ldr	r0, [pc, #268]	; (80015f0 <MX_GPIO_Init+0x318>)
 80014e4:	f000 fffc 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3_BOOT0_Pin */
  GPIO_InitStruct.Pin = PH3_BOOT0_Pin;
 80014e8:	2308      	movs	r3, #8
 80014ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014ec:	2300      	movs	r3, #0
 80014ee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f0:	2300      	movs	r3, #0
 80014f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PH3_BOOT0_GPIO_Port, &GPIO_InitStruct);
 80014f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014f8:	4619      	mov	r1, r3
 80014fa:	483d      	ldr	r0, [pc, #244]	; (80015f0 <MX_GPIO_Init+0x318>)
 80014fc:	f000 fff0 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_PWR_Pin */
  GPIO_InitStruct.Pin = UCPD_PWR_Pin;
 8001500:	2320      	movs	r3, #32
 8001502:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001504:	2301      	movs	r3, #1
 8001506:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001508:	2300      	movs	r3, #0
 800150a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800150c:	2300      	movs	r3, #0
 800150e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(UCPD_PWR_GPIO_Port, &GPIO_InitStruct);
 8001510:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001514:	4619      	mov	r1, r3
 8001516:	4835      	ldr	r0, [pc, #212]	; (80015ec <MX_GPIO_Init+0x314>)
 8001518:	f000 ffe2 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : WRLS_SPI2_MOSI_Pin WRLS_SPI2_MISO_Pin WRLS_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = WRLS_SPI2_MOSI_Pin|WRLS_SPI2_MISO_Pin|WRLS_SPI2_SCK_Pin;
 800151c:	231a      	movs	r3, #26
 800151e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001520:	2302      	movs	r3, #2
 8001522:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001524:	2300      	movs	r3, #0
 8001526:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001528:	2300      	movs	r3, #0
 800152a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800152c:	2305      	movs	r3, #5
 800152e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001530:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001534:	4619      	mov	r1, r3
 8001536:	4834      	ldr	r0, [pc, #208]	; (8001608 <MX_GPIO_Init+0x330>)
 8001538:	f000 ffd2 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_R_DQS_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_DQS_Pin;
 800153c:	2308      	movs	r3, #8
 800153e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001540:	2302      	movs	r3, #2
 8001542:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001544:	2300      	movs	r3, #0
 8001546:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001548:	2303      	movs	r3, #3
 800154a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 800154c:	2303      	movs	r3, #3
 800154e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OCTOSPI_R_DQS_GPIO_Port, &GPIO_InitStruct);
 8001550:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001554:	4619      	mov	r1, r3
 8001556:	482d      	ldr	r0, [pc, #180]	; (800160c <MX_GPIO_Init+0x334>)
 8001558:	f000 ffc2 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB9 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 800155c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001560:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001562:	2312      	movs	r3, #18
 8001564:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001566:	2300      	movs	r3, #0
 8001568:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800156a:	2300      	movs	r3, #0
 800156c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800156e:	2304      	movs	r3, #4
 8001570:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001572:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001576:	4619      	mov	r1, r3
 8001578:	481c      	ldr	r0, [pc, #112]	; (80015ec <MX_GPIO_Init+0x314>)
 800157a:	f000 ffb1 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_R_IO7_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_IO7_Pin;
 800157e:	2380      	movs	r3, #128	; 0x80
 8001580:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001582:	2302      	movs	r3, #2
 8001584:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001586:	2300      	movs	r3, #0
 8001588:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800158a:	2303      	movs	r3, #3
 800158c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 800158e:	230a      	movs	r3, #10
 8001590:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OCTOSPI_R_IO7_GPIO_Port, &GPIO_InitStruct);
 8001592:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001596:	4619      	mov	r1, r3
 8001598:	481b      	ldr	r0, [pc, #108]	; (8001608 <MX_GPIO_Init+0x330>)
 800159a:	f000 ffa1 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPI_F_IO0_Pin OCTOSPI_F_IO1_Pin OCTOSPI_F_IO2_Pin OCTOSPI_F_IO3_Pin
                           OCTOSPI_F_CLK_P_Pin OCTOSPI_F_DQS_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_F_IO0_Pin|OCTOSPI_F_IO1_Pin|OCTOSPI_F_IO2_Pin|OCTOSPI_F_IO3_Pin
 800159e:	f241 031f 	movw	r3, #4127	; 0x101f
 80015a2:	627b      	str	r3, [r7, #36]	; 0x24
                          |OCTOSPI_F_CLK_P_Pin|OCTOSPI_F_DQS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015a4:	2302      	movs	r3, #2
 80015a6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a8:	2300      	movs	r3, #0
 80015aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015ac:	2303      	movs	r3, #3
 80015ae:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 80015b0:	2305      	movs	r3, #5
 80015b2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80015b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015b8:	4619      	mov	r1, r3
 80015ba:	4810      	ldr	r0, [pc, #64]	; (80015fc <MX_GPIO_Init+0x324>)
 80015bc:	f000 ff90 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Button_Pin */
  GPIO_InitStruct.Pin = USER_Button_Pin;
 80015c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015c4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015c6:	2300      	movs	r3, #0
 80015c8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ca:	2300      	movs	r3, #0
 80015cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Button_GPIO_Port, &GPIO_InitStruct);
 80015ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015d2:	4619      	mov	r1, r3
 80015d4:	4808      	ldr	r0, [pc, #32]	; (80015f8 <MX_GPIO_Init+0x320>)
 80015d6:	f000 ff83 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin LED_GREEN_Pin Mems_VL53_xshut_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin|Mems_VL53_xshut_Pin;
 80015da:	23c2      	movs	r3, #194	; 0xc2
 80015dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015de:	2301      	movs	r3, #1
 80015e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e2:	2300      	movs	r3, #0
 80015e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80015e6:	e013      	b.n	8001610 <MX_GPIO_Init+0x338>
 80015e8:	46020c00 	.word	0x46020c00
 80015ec:	42020400 	.word	0x42020400
 80015f0:	42021c00 	.word	0x42021c00
 80015f4:	42021800 	.word	0x42021800
 80015f8:	42020800 	.word	0x42020800
 80015fc:	42021400 	.word	0x42021400
 8001600:	42020000 	.word	0x42020000
 8001604:	42022000 	.word	0x42022000
 8001608:	42020c00 	.word	0x42020c00
 800160c:	42021000 	.word	0x42021000
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001610:	2300      	movs	r3, #0
 8001612:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001614:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001618:	4619      	mov	r1, r3
 800161a:	4888      	ldr	r0, [pc, #544]	; (800183c <MX_GPIO_Init+0x564>)
 800161c:	f000 ff60 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPI_R_IO0_Pin OCTOSPI_R_IO2_Pin OCTOSPI_R_IO1_Pin OCTOSPI_R_IO3_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_IO0_Pin|OCTOSPI_R_IO2_Pin|OCTOSPI_R_IO1_Pin|OCTOSPI_R_IO3_Pin;
 8001620:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001624:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001626:	2302      	movs	r3, #2
 8001628:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162a:	2300      	movs	r3, #0
 800162c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800162e:	2303      	movs	r3, #3
 8001630:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8001632:	230a      	movs	r3, #10
 8001634:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001636:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800163a:	4619      	mov	r1, r3
 800163c:	4880      	ldr	r0, [pc, #512]	; (8001840 <MX_GPIO_Init+0x568>)
 800163e:	f000 ff4f 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_R_IO4_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_IO4_Pin;
 8001642:	2304      	movs	r3, #4
 8001644:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001646:	2302      	movs	r3, #2
 8001648:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800164a:	2300      	movs	r3, #0
 800164c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800164e:	2303      	movs	r3, #3
 8001650:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8001652:	2303      	movs	r3, #3
 8001654:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OCTOSPI_R_IO4_GPIO_Port, &GPIO_InitStruct);
 8001656:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800165a:	4619      	mov	r1, r3
 800165c:	4877      	ldr	r0, [pc, #476]	; (800183c <MX_GPIO_Init+0x564>)
 800165e:	f000 ff3f 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_C_P_Pin USB_C_PA11_Pin */
  GPIO_InitStruct.Pin = USB_C_P_Pin|USB_C_PA11_Pin;
 8001662:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001666:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001668:	2302      	movs	r3, #2
 800166a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166c:	2300      	movs	r3, #0
 800166e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001670:	2300      	movs	r3, #0
 8001672:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8001674:	230a      	movs	r3, #10
 8001676:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001678:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800167c:	4619      	mov	r1, r3
 800167e:	4871      	ldr	r0, [pc, #452]	; (8001844 <MX_GPIO_Init+0x56c>)
 8001680:	f000 ff2e 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MIC_CCK1_Pin */
  GPIO_InitStruct.Pin = MIC_CCK1_Pin;
 8001684:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001688:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800168a:	2302      	movs	r3, #2
 800168c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168e:	2300      	movs	r3, #0
 8001690:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001692:	2300      	movs	r3, #0
 8001694:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_MDF1;
 8001696:	2306      	movs	r3, #6
 8001698:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(MIC_CCK1_GPIO_Port, &GPIO_InitStruct);
 800169a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800169e:	4619      	mov	r1, r3
 80016a0:	4867      	ldr	r0, [pc, #412]	; (8001840 <MX_GPIO_Init+0x568>)
 80016a2:	f000 ff1d 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : MIC_SDINx_Pin MIC_CCK0_Pin */
  GPIO_InitStruct.Pin = MIC_SDINx_Pin|MIC_CCK0_Pin;
 80016a6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80016aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ac:	2302      	movs	r3, #2
 80016ae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b0:	2300      	movs	r3, #0
 80016b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b4:	2300      	movs	r3, #0
 80016b6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_ADF1;
 80016b8:	2303      	movs	r3, #3
 80016ba:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016c0:	4619      	mov	r1, r3
 80016c2:	4861      	ldr	r0, [pc, #388]	; (8001848 <MX_GPIO_Init+0x570>)
 80016c4:	f000 ff0c 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : WRLS_WKUP_B_Pin */
  GPIO_InitStruct.Pin = WRLS_WKUP_B_Pin;
 80016c8:	2340      	movs	r3, #64	; 0x40
 80016ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016cc:	2301      	movs	r3, #1
 80016ce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d0:	2300      	movs	r3, #0
 80016d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d4:	2300      	movs	r3, #0
 80016d6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(WRLS_WKUP_B_GPIO_Port, &GPIO_InitStruct);
 80016d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016dc:	4619      	mov	r1, r3
 80016de:	485b      	ldr	r0, [pc, #364]	; (800184c <MX_GPIO_Init+0x574>)
 80016e0:	f000 fefe 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80016e4:	2302      	movs	r3, #2
 80016e6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016e8:	2301      	movs	r3, #1
 80016ea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80016ec:	2302      	movs	r3, #2
 80016ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016f0:	2303      	movs	r3, #3
 80016f2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016f8:	4619      	mov	r1, r3
 80016fa:	4855      	ldr	r0, [pc, #340]	; (8001850 <MX_GPIO_Init+0x578>)
 80016fc:	f000 fef0 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : WRLS_NOTIFY_Pin Mems_INT_IIS2MDC_Pin USB_IANA_Pin Mems_INT_IIS2MDCD9_Pin */
  GPIO_InitStruct.Pin = WRLS_NOTIFY_Pin|Mems_INT_IIS2MDC_Pin|USB_IANA_Pin|Mems_INT_IIS2MDCD9_Pin;
 8001700:	f44f 43cc 	mov.w	r3, #26112	; 0x6600
 8001704:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001706:	2300      	movs	r3, #0
 8001708:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170a:	2300      	movs	r3, #0
 800170c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800170e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001712:	4619      	mov	r1, r3
 8001714:	484f      	ldr	r0, [pc, #316]	; (8001854 <MX_GPIO_Init+0x57c>)
 8001716:	f000 fee3 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_R_IO6_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_IO6_Pin;
 800171a:	2308      	movs	r3, #8
 800171c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800171e:	2302      	movs	r3, #2
 8001720:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001722:	2300      	movs	r3, #0
 8001724:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001726:	2303      	movs	r3, #3
 8001728:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 800172a:	230a      	movs	r3, #10
 800172c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OCTOSPI_R_IO6_GPIO_Port, &GPIO_InitStruct);
 800172e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001732:	4619      	mov	r1, r3
 8001734:	4846      	ldr	r0, [pc, #280]	; (8001850 <MX_GPIO_Init+0x578>)
 8001736:	f000 fed3 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_UCPD_FLT_Pin */
  GPIO_InitStruct.Pin = USB_UCPD_FLT_Pin;
 800173a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800173e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001740:	2300      	movs	r3, #0
 8001742:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001744:	2300      	movs	r3, #0
 8001746:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_UCPD_FLT_GPIO_Port, &GPIO_InitStruct);
 8001748:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800174c:	4619      	mov	r1, r3
 800174e:	483e      	ldr	r0, [pc, #248]	; (8001848 <MX_GPIO_Init+0x570>)
 8001750:	f000 fec6 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPI_R_CLK_P_Pin OCTOSPI_R_NCS_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_CLK_P_Pin|OCTOSPI_R_NCS_Pin;
 8001754:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001758:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175a:	2302      	movs	r3, #2
 800175c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175e:	2300      	movs	r3, #0
 8001760:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001762:	2303      	movs	r3, #3
 8001764:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8001766:	230a      	movs	r3, #10
 8001768:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800176a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800176e:	4619      	mov	r1, r3
 8001770:	4839      	ldr	r0, [pc, #228]	; (8001858 <MX_GPIO_Init+0x580>)
 8001772:	f000 feb5 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_SENSE_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_SENSE_Pin;
 8001776:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800177a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800177c:	2300      	movs	r3, #0
 800177e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001780:	2300      	movs	r3, #0
 8001782:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001784:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001788:	4619      	mov	r1, r3
 800178a:	482d      	ldr	r0, [pc, #180]	; (8001840 <MX_GPIO_Init+0x568>)
 800178c:	f000 fea8 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : WRLS_SPI2_NSS_Pin */
  GPIO_InitStruct.Pin = WRLS_SPI2_NSS_Pin;
 8001790:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001794:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001796:	2302      	movs	r3, #2
 8001798:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179a:	2300      	movs	r3, #0
 800179c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800179e:	2300      	movs	r3, #0
 80017a0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80017a2:	2305      	movs	r3, #5
 80017a4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(WRLS_SPI2_NSS_GPIO_Port, &GPIO_InitStruct);
 80017a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017aa:	4619      	mov	r1, r3
 80017ac:	482a      	ldr	r0, [pc, #168]	; (8001858 <MX_GPIO_Init+0x580>)
 80017ae:	f000 fe97 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_UCPD_CC2_Pin */
  GPIO_InitStruct.Pin = USB_UCPD_CC2_Pin;
 80017b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80017b6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017b8:	2303      	movs	r3, #3
 80017ba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017bc:	2300      	movs	r3, #0
 80017be:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_UCPD_CC2_GPIO_Port, &GPIO_InitStruct);
 80017c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017c4:	4619      	mov	r1, r3
 80017c6:	4824      	ldr	r0, [pc, #144]	; (8001858 <MX_GPIO_Init+0x580>)
 80017c8:	f000 fe8a 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : Mems_STSAFE_RESET_Pin PF13 WRLS_WKUP_W_Pin */
  GPIO_InitStruct.Pin = Mems_STSAFE_RESET_Pin|GPIO_PIN_13|WRLS_WKUP_W_Pin;
 80017cc:	f44f 4328 	mov.w	r3, #43008	; 0xa800
 80017d0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017d2:	2301      	movs	r3, #1
 80017d4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d6:	2300      	movs	r3, #0
 80017d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017da:	2300      	movs	r3, #0
 80017dc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80017de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017e2:	4619      	mov	r1, r3
 80017e4:	4816      	ldr	r0, [pc, #88]	; (8001840 <MX_GPIO_Init+0x568>)
 80017e6:	f000 fe7b 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ISM330DHCX_INT_Pin */
  GPIO_InitStruct.Pin = ISM330DHCX_INT_Pin;
 80017ea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80017ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017f0:	4b1a      	ldr	r3, [pc, #104]	; (800185c <MX_GPIO_Init+0x584>)
 80017f2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f4:	2300      	movs	r3, #0
 80017f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ISM330DHCX_INT_GPIO_Port, &GPIO_InitStruct);
 80017f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017fc:	4619      	mov	r1, r3
 80017fe:	4812      	ldr	r0, [pc, #72]	; (8001848 <MX_GPIO_Init+0x570>)
 8001800:	f000 fe6e 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MIC_SDIN0_Pin */
  GPIO_InitStruct.Pin = MIC_SDIN0_Pin;
 8001804:	2302      	movs	r3, #2
 8001806:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001808:	2302      	movs	r3, #2
 800180a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180c:	2300      	movs	r3, #0
 800180e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001810:	2300      	movs	r3, #0
 8001812:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_MDF1;
 8001814:	2306      	movs	r3, #6
 8001816:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(MIC_SDIN0_GPIO_Port, &GPIO_InitStruct);
 8001818:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800181c:	4619      	mov	r1, r3
 800181e:	480e      	ldr	r0, [pc, #56]	; (8001858 <MX_GPIO_Init+0x580>)
 8001820:	f000 fe5e 	bl	80024e0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI11_IRQn, 0, 0);
 8001824:	2200      	movs	r2, #0
 8001826:	2100      	movs	r1, #0
 8001828:	2016      	movs	r0, #22
 800182a:	f000 fe24 	bl	8002476 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI11_IRQn);
 800182e:	2016      	movs	r0, #22
 8001830:	f000 fe3b 	bl	80024aa <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001834:	bf00      	nop
 8001836:	3738      	adds	r7, #56	; 0x38
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	42021c00 	.word	0x42021c00
 8001840:	42021400 	.word	0x42021400
 8001844:	42020000 	.word	0x42020000
 8001848:	42021000 	.word	0x42021000
 800184c:	42021800 	.word	0x42021800
 8001850:	42020800 	.word	0x42020800
 8001854:	42020c00 	.word	0x42020c00
 8001858:	42020400 	.word	0x42020400
 800185c:	10110000 	.word	0x10110000

08001860 <__io_putchar>:
/**
 * @brief  Redirecting stdout to USART1 which is connected on the STLINK port
 * @retval
 * @param
 */
int __io_putchar(int ch) {
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
	uint8_t c[1];
	c[0] = ch & 0x00FF;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	b2db      	uxtb	r3, r3
 800186c:	733b      	strb	r3, [r7, #12]
	HAL_UART_Transmit(&huart1, &*c, 1, 10);
 800186e:	f107 010c 	add.w	r1, r7, #12
 8001872:	230a      	movs	r3, #10
 8001874:	2201      	movs	r2, #1
 8001876:	4804      	ldr	r0, [pc, #16]	; (8001888 <__io_putchar+0x28>)
 8001878:	f005 ffb6 	bl	80077e8 <HAL_UART_Transmit>
	return ch;
 800187c:	687b      	ldr	r3, [r7, #4]
}
 800187e:	4618      	mov	r0, r3
 8001880:	3710      	adds	r7, #16
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	20000254 	.word	0x20000254

0800188c <HAL_GPIO_EXTI_Rising_Callback>:
/**
 * @brief  EXTI line detection callback.
 * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
 * @retval None
 */
void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin) {
 800188c:	b480      	push	{r7}
 800188e:	b083      	sub	sp, #12
 8001890:	af00      	add	r7, sp, #0
 8001892:	4603      	mov	r3, r0
 8001894:	80fb      	strh	r3, [r7, #6]
	switch (GPIO_Pin) {
 8001896:	88fb      	ldrh	r3, [r7, #6]
 8001898:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800189c:	d103      	bne.n	80018a6 <HAL_GPIO_EXTI_Rising_Callback+0x1a>
	case ISM330DHCX_INT_Pin:
		drdy = 1;
 800189e:	4b05      	ldr	r3, [pc, #20]	; (80018b4 <HAL_GPIO_EXTI_Rising_Callback+0x28>)
 80018a0:	2201      	movs	r2, #1
 80018a2:	701a      	strb	r2, [r3, #0]
		break;
 80018a4:	bf00      	nop
	}
}
 80018a6:	bf00      	nop
 80018a8:	370c      	adds	r7, #12
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr
 80018b2:	bf00      	nop
 80018b4:	200002ea 	.word	0x200002ea

080018b8 <platform_write>:
 * @param  bufp      pointer to data to write in register reg
 * @param  len       number of consecutive register to write
 *
 */
static int32_t platform_write(void *handle, uint8_t reg, const uint8_t *bufp,
		uint16_t len) {
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b088      	sub	sp, #32
 80018bc:	af04      	add	r7, sp, #16
 80018be:	60f8      	str	r0, [r7, #12]
 80018c0:	607a      	str	r2, [r7, #4]
 80018c2:	461a      	mov	r2, r3
 80018c4:	460b      	mov	r3, r1
 80018c6:	72fb      	strb	r3, [r7, #11]
 80018c8:	4613      	mov	r3, r2
 80018ca:	813b      	strh	r3, [r7, #8]
	HAL_I2C_Mem_Write(handle, ISM330DHCX_I2C_ADD_H, reg, I2C_MEMADD_SIZE_8BIT,
 80018cc:	7afb      	ldrb	r3, [r7, #11]
 80018ce:	b29a      	uxth	r2, r3
 80018d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018d4:	9302      	str	r3, [sp, #8]
 80018d6:	893b      	ldrh	r3, [r7, #8]
 80018d8:	9301      	str	r3, [sp, #4]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	9300      	str	r3, [sp, #0]
 80018de:	2301      	movs	r3, #1
 80018e0:	21d7      	movs	r1, #215	; 0xd7
 80018e2:	68f8      	ldr	r0, [r7, #12]
 80018e4:	f001 f8ac 	bl	8002a40 <HAL_I2C_Mem_Write>
			(uint8_t*) bufp, len, 1000);
	return 0;
 80018e8:	2300      	movs	r3, #0
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	3710      	adds	r7, #16
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
	...

080018f4 <platform_read>:
 * @param  bufp      pointer to buffer that store the data read
 * @param  len       number of consecutive register to read
 *
 */
static int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp,
		uint16_t len) {
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b088      	sub	sp, #32
 80018f8:	af04      	add	r7, sp, #16
 80018fa:	60f8      	str	r0, [r7, #12]
 80018fc:	607a      	str	r2, [r7, #4]
 80018fe:	461a      	mov	r2, r3
 8001900:	460b      	mov	r3, r1
 8001902:	72fb      	strb	r3, [r7, #11]
 8001904:	4613      	mov	r3, r2
 8001906:	813b      	strh	r3, [r7, #8]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8001908:	2201      	movs	r2, #1
 800190a:	2102      	movs	r1, #2
 800190c:	480a      	ldr	r0, [pc, #40]	; (8001938 <platform_read+0x44>)
 800190e:	f000 ffbf 	bl	8002890 <HAL_GPIO_WritePin>
	HAL_I2C_Mem_Read(handle, ISM330DHCX_I2C_ADD_H, reg, I2C_MEMADD_SIZE_8BIT,
 8001912:	7afb      	ldrb	r3, [r7, #11]
 8001914:	b29a      	uxth	r2, r3
 8001916:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800191a:	9302      	str	r3, [sp, #8]
 800191c:	893b      	ldrh	r3, [r7, #8]
 800191e:	9301      	str	r3, [sp, #4]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	9300      	str	r3, [sp, #0]
 8001924:	2301      	movs	r3, #1
 8001926:	21d7      	movs	r1, #215	; 0xd7
 8001928:	68f8      	ldr	r0, [r7, #12]
 800192a:	f001 f99d 	bl	8002c68 <HAL_I2C_Mem_Read>
			bufp, len, 1000);
	return 0;
 800192e:	2300      	movs	r3, #0
}
 8001930:	4618      	mov	r0, r3
 8001932:	3710      	adds	r7, #16
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	42020800 	.word	0x42020800

0800193c <ism330dhcx_initialize>:
 * @param  No
 *
 * @return No
 *
 */
static void ism330dhcx_initialize() {
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
	ism330dhcx_initialize_basics();
 8001940:	f000 f80e 	bl	8001960 <ism330dhcx_initialize_basics>
#if (SENSOR_TYPE == ACCELEROMETER)
	/* Accelelerometer configuration */
	ism330dhcx_xl_data_rate_set(&dev_ctx, ACCELEROMETER_ODR);
 8001944:	2107      	movs	r1, #7
 8001946:	4805      	ldr	r0, [pc, #20]	; (800195c <ism330dhcx_initialize+0x20>)
 8001948:	f006 fd18 	bl	800837c <ism330dhcx_xl_data_rate_set>
	ism330dhcx_xl_full_scale_set(&dev_ctx, ACCELEROMETER_FS);
 800194c:	2100      	movs	r1, #0
 800194e:	4803      	ldr	r0, [pc, #12]	; (800195c <ism330dhcx_initialize+0x20>)
 8001950:	f006 fcee 	bl	8008330 <ism330dhcx_xl_full_scale_set>
#elif (SENSOR_TYPE == GYROSCOPE)
  /* Gyroscope configuration */
  ism330dhcx_gy_data_rate_set(&dev_ctx, GYROSCOPE_ODR);
  ism330dhcx_gy_full_scale_set(&dev_ctx, GYROSCOPE_FS);
#endif
	ism330dhcx_initialize_fifo();
 8001954:	f000 f82c 	bl	80019b0 <ism330dhcx_initialize_fifo>
}
 8001958:	bf00      	nop
 800195a:	bd80      	pop	{r7, pc}
 800195c:	200002ec 	.word	0x200002ec

08001960 <ism330dhcx_initialize_basics>:
 * @param  No
 *
 * @return No
 *
 */
static void ism330dhcx_initialize_basics() {
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
	/* Check device ID */
	whoamI = 0;
 8001964:	4b0f      	ldr	r3, [pc, #60]	; (80019a4 <ism330dhcx_initialize_basics+0x44>)
 8001966:	2200      	movs	r2, #0
 8001968:	701a      	strb	r2, [r3, #0]

	do {
		/* Wait sensor boot time */
		HAL_Delay(10);
 800196a:	200a      	movs	r0, #10
 800196c:	f000 fc84 	bl	8002278 <HAL_Delay>
		ism330dhcx_device_id_get(&dev_ctx, &whoamI);
 8001970:	490c      	ldr	r1, [pc, #48]	; (80019a4 <ism330dhcx_initialize_basics+0x44>)
 8001972:	480d      	ldr	r0, [pc, #52]	; (80019a8 <ism330dhcx_initialize_basics+0x48>)
 8001974:	f006 feba 	bl	80086ec <ism330dhcx_device_id_get>
	} while (whoamI != ISM330DHCX_ID);
 8001978:	4b0a      	ldr	r3, [pc, #40]	; (80019a4 <ism330dhcx_initialize_basics+0x44>)
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	2b6b      	cmp	r3, #107	; 0x6b
 800197e:	d1f4      	bne.n	800196a <ism330dhcx_initialize_basics+0xa>

	/* Restore default configuration */
	ism330dhcx_reset_set(&dev_ctx, PROPERTY_ENABLE);
 8001980:	2101      	movs	r1, #1
 8001982:	4809      	ldr	r0, [pc, #36]	; (80019a8 <ism330dhcx_initialize_basics+0x48>)
 8001984:	f006 fec3 	bl	800870e <ism330dhcx_reset_set>

	do {
		ism330dhcx_reset_get(&dev_ctx, &rst);
 8001988:	4908      	ldr	r1, [pc, #32]	; (80019ac <ism330dhcx_initialize_basics+0x4c>)
 800198a:	4807      	ldr	r0, [pc, #28]	; (80019a8 <ism330dhcx_initialize_basics+0x48>)
 800198c:	f006 fee5 	bl	800875a <ism330dhcx_reset_get>
	} while (rst);
 8001990:	4b06      	ldr	r3, [pc, #24]	; (80019ac <ism330dhcx_initialize_basics+0x4c>)
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d1f7      	bne.n	8001988 <ism330dhcx_initialize_basics+0x28>

	/* Start device configuration. */
	ism330dhcx_device_conf_set(&dev_ctx, PROPERTY_ENABLE);
 8001998:	2101      	movs	r1, #1
 800199a:	4803      	ldr	r0, [pc, #12]	; (80019a8 <ism330dhcx_initialize_basics+0x48>)
 800199c:	f006 fe5a 	bl	8008654 <ism330dhcx_device_conf_set>
}
 80019a0:	bf00      	nop
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	200002e8 	.word	0x200002e8
 80019a8:	200002ec 	.word	0x200002ec
 80019ac:	200002e9 	.word	0x200002e9

080019b0 <ism330dhcx_initialize_fifo>:
 * @param  No
 *
 * @return No
 *
 */
static void ism330dhcx_initialize_fifo() {
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
#if (SENSOR_TYPE == ACCELEROMETER)
	/* Batch odr config */
	ism330dhcx_fifo_xl_batch_set(&dev_ctx, ACCELEROMETER_ODR);
 80019b6:	2107      	movs	r1, #7
 80019b8:	4811      	ldr	r0, [pc, #68]	; (8001a00 <ism330dhcx_initialize_fifo+0x50>)
 80019ba:	f006 ff1d 	bl	80087f8 <ism330dhcx_fifo_xl_batch_set>
	ism330dhcx_fifo_gy_batch_set(&dev_ctx, 0);
 80019be:	2100      	movs	r1, #0
 80019c0:	480f      	ldr	r0, [pc, #60]	; (8001a00 <ism330dhcx_initialize_fifo+0x50>)
 80019c2:	f006 ff3f 	bl	8008844 <ism330dhcx_fifo_gy_batch_set>
  /* Batch odr config */
  ism330dhcx_fifo_xl_batch_set(&dev_ctx, 0);
  ism330dhcx_fifo_gy_batch_set(&dev_ctx, GYROSCOPE_ODR);
#endif
	/* FIFO MODE */
	ism330dhcx_fifo_mode_set(&dev_ctx, ISM330DHCX_BYPASS_MODE);
 80019c6:	2100      	movs	r1, #0
 80019c8:	480d      	ldr	r0, [pc, #52]	; (8001a00 <ism330dhcx_initialize_fifo+0x50>)
 80019ca:	f006 ff61 	bl	8008890 <ism330dhcx_fifo_mode_set>
	HAL_Delay(10);
 80019ce:	200a      	movs	r0, #10
 80019d0:	f000 fc52 	bl	8002278 <HAL_Delay>
	ism330dhcx_fifo_mode_set(&dev_ctx, ISM330DHCX_STREAM_MODE);
 80019d4:	2106      	movs	r1, #6
 80019d6:	480a      	ldr	r0, [pc, #40]	; (8001a00 <ism330dhcx_initialize_fifo+0x50>)
 80019d8:	f006 ff5a 	bl	8008890 <ism330dhcx_fifo_mode_set>
	/* Watermark config */
	if (SAMPLES <= MAX_FIFO_SIZE) {
		ism330dhcx_fifo_watermark_set(&dev_ctx, (uint16_t) SAMPLES);
 80019dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80019e0:	4807      	ldr	r0, [pc, #28]	; (8001a00 <ism330dhcx_initialize_fifo+0x50>)
 80019e2:	f006 fed3 	bl	800878c <ism330dhcx_fifo_watermark_set>
	} else {
		ism330dhcx_fifo_watermark_set(&dev_ctx, (uint16_t) MAX_FIFO_SIZE);
	}
	uint8_t ctrl = 0x08;
 80019e6:	2308      	movs	r3, #8
 80019e8:	71fb      	strb	r3, [r7, #7]
	ism330dhcx_write_reg(&dev_ctx, ISM330DHCX_INT1_CTRL, (uint8_t*) &ctrl, 1);
 80019ea:	1dfa      	adds	r2, r7, #7
 80019ec:	2301      	movs	r3, #1
 80019ee:	210d      	movs	r1, #13
 80019f0:	4803      	ldr	r0, [pc, #12]	; (8001a00 <ism330dhcx_initialize_fifo+0x50>)
 80019f2:	f006 fc6d 	bl	80082d0 <ism330dhcx_write_reg>
}
 80019f6:	bf00      	nop
 80019f8:	3708      	adds	r7, #8
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	200002ec 	.word	0x200002ec

08001a04 <ism330dhcx_convert_accel_data_to_mg>:
 *                        depending on the full scale selected
 *
 * @return The converted value in milli-G' (mg)
 *
 */
static float ism330dhcx_convert_accel_data_to_mg(int16_t accel_raw_data) {
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b084      	sub	sp, #16
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	80fb      	strh	r3, [r7, #6]
	float accel_data_mg = 0.0;
 8001a0e:	f04f 0300 	mov.w	r3, #0
 8001a12:	60fb      	str	r3, [r7, #12]
#if (SENSOR_TYPE == ACCELEROMETER)
	switch (ACCELEROMETER_FS) {
	case ISM330DHCX_2g:
		accel_data_mg = ism330dhcx_from_fs2g_to_mg(accel_raw_data);
 8001a14:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f006 fc71 	bl	8008300 <ism330dhcx_from_fs2g_to_mg>
 8001a1e:	ed87 0a03 	vstr	s0, [r7, #12]
		break;
 8001a22:	bf00      	nop
	default:
		accel_data_mg = 0.0;
		break;
	}
#endif
	return accel_data_mg;
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	ee07 3a90 	vmov	s15, r3
}
 8001a2a:	eeb0 0a67 	vmov.f32	s0, s15
 8001a2e:	3710      	adds	r7, #16
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}

08001a34 <Inference>:

void Inference() {
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0
	FillBuffer(input_user_buffer, SIGNAL_SIZE);
 8001a3a:	f44f 7140 	mov.w	r1, #768	; 0x300
 8001a3e:	4820      	ldr	r0, [pc, #128]	; (8001ac0 <Inference+0x8c>)
 8001a40:	f000 f850 	bl	8001ae4 <FillBuffer>
	uint16_t id_class;
	neai_classification(input_user_buffer, output_class_buffer, &id_class);
 8001a44:	1dbb      	adds	r3, r7, #6
 8001a46:	461a      	mov	r2, r3
 8001a48:	491e      	ldr	r1, [pc, #120]	; (8001ac4 <Inference+0x90>)
 8001a4a:	481d      	ldr	r0, [pc, #116]	; (8001ac0 <Inference+0x8c>)
 8001a4c:	f007 faa4 	bl	8008f98 <neai_classification>
	printf("Class: %s [%u%%]\r\n", id2class[id_class],
 8001a50:	88fb      	ldrh	r3, [r7, #6]
 8001a52:	461a      	mov	r2, r3
 8001a54:	4b1c      	ldr	r3, [pc, #112]	; (8001ac8 <Inference+0x94>)
 8001a56:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
			(uint16_t) (output_class_buffer[id_class - 1] * 100));
 8001a5a:	88fb      	ldrh	r3, [r7, #6]
 8001a5c:	3b01      	subs	r3, #1
 8001a5e:	4a19      	ldr	r2, [pc, #100]	; (8001ac4 <Inference+0x90>)
 8001a60:	009b      	lsls	r3, r3, #2
 8001a62:	4413      	add	r3, r2
 8001a64:	edd3 7a00 	vldr	s15, [r3]
 8001a68:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8001acc <Inference+0x98>
 8001a6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a74:	ee17 3a90 	vmov	r3, s15
 8001a78:	b29b      	uxth	r3, r3
	printf("Class: %s [%u%%]\r\n", id2class[id_class],
 8001a7a:	461a      	mov	r2, r3
 8001a7c:	4814      	ldr	r0, [pc, #80]	; (8001ad0 <Inference+0x9c>)
 8001a7e:	f008 fc13 	bl	800a2a8 <iprintf>
	printf("id class : %d \n", id_class);
 8001a82:	88fb      	ldrh	r3, [r7, #6]
 8001a84:	4619      	mov	r1, r3
 8001a86:	4813      	ldr	r0, [pc, #76]	; (8001ad4 <Inference+0xa0>)
 8001a88:	f008 fc0e 	bl	800a2a8 <iprintf>
	if (id_class == 2) {
 8001a8c:	88fb      	ldrh	r3, [r7, #6]
 8001a8e:	2b02      	cmp	r3, #2
 8001a90:	d109      	bne.n	8001aa6 <Inference+0x72>
		printf("ch3l");
 8001a92:	4811      	ldr	r0, [pc, #68]	; (8001ad8 <Inference+0xa4>)
 8001a94:	f008 fc08 	bl	800a2a8 <iprintf>
		HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, GPIO_PIN_SET);
 8001a98:	2201      	movs	r2, #1
 8001a9a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a9e:	480f      	ldr	r0, [pc, #60]	; (8001adc <Inference+0xa8>)
 8001aa0:	f000 fef6 	bl	8002890 <HAL_GPIO_WritePin>
	} else {
		printf("tfi");
		HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, GPIO_PIN_RESET);
	}
}
 8001aa4:	e008      	b.n	8001ab8 <Inference+0x84>
		printf("tfi");
 8001aa6:	480e      	ldr	r0, [pc, #56]	; (8001ae0 <Inference+0xac>)
 8001aa8:	f008 fbfe 	bl	800a2a8 <iprintf>
		HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, GPIO_PIN_RESET);
 8001aac:	2200      	movs	r2, #0
 8001aae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ab2:	480a      	ldr	r0, [pc, #40]	; (8001adc <Inference+0xa8>)
 8001ab4:	f000 feec 	bl	8002890 <HAL_GPIO_WritePin>
}
 8001ab8:	bf00      	nop
 8001aba:	3708      	adds	r7, #8
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	200002fc 	.word	0x200002fc
 8001ac4:	20000efc 	.word	0x20000efc
 8001ac8:	20000004 	.word	0x20000004
 8001acc:	42c80000 	.word	0x42c80000
 8001ad0:	0800eb80 	.word	0x0800eb80
 8001ad4:	0800eb94 	.word	0x0800eb94
 8001ad8:	0800eba4 	.word	0x0800eba4
 8001adc:	42021400 	.word	0x42021400
 8001ae0:	0800ebac 	.word	0x0800ebac

08001ae4 <FillBuffer>:

void FillBuffer(float *buffer, uint32_t size) {
 8001ae4:	b590      	push	{r4, r7, lr}
 8001ae6:	f2ad 7d14 	subw	sp, sp, #1812	; 0x714
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	f507 63e2 	add.w	r3, r7, #1808	; 0x710
 8001af0:	f2a3 730c 	subw	r3, r3, #1804	; 0x70c
 8001af4:	6018      	str	r0, [r3, #0]
 8001af6:	f507 63e2 	add.w	r3, r7, #1808	; 0x710
 8001afa:	f5a3 63e2 	sub.w	r3, r3, #1808	; 0x710
 8001afe:	6019      	str	r1, [r3, #0]
	uint16_t num;
	uint16_t data_left = size / AXIS;
 8001b00:	f507 63e2 	add.w	r3, r7, #1808	; 0x710
 8001b04:	f5a3 63e2 	sub.w	r3, r3, #1808	; 0x710
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4a72      	ldr	r2, [pc, #456]	; (8001cd4 <FillBuffer+0x1f0>)
 8001b0c:	fba2 2303 	umull	r2, r3, r2, r3
 8001b10:	085b      	lsrs	r3, r3, #1
 8001b12:	f8a7 370e 	strh.w	r3, [r7, #1806]	; 0x70e
	uint8_t buff_tmp[MAX_FIFO_SIZE * FIFO_WORD];

	while (data_left > 0) {
 8001b16:	e0d1      	b.n	8001cbc <FillBuffer+0x1d8>
		ism330dhcx_fifo_data_level_get(&dev_ctx, &num);
 8001b18:	f507 63e1 	add.w	r3, r7, #1800	; 0x708
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	486e      	ldr	r0, [pc, #440]	; (8001cd8 <FillBuffer+0x1f4>)
 8001b20:	f006 fedc 	bl	80088dc <ism330dhcx_fifo_data_level_get>
		if (data_left < num) {
 8001b24:	f8b7 3708 	ldrh.w	r3, [r7, #1800]	; 0x708
 8001b28:	f8b7 270e 	ldrh.w	r2, [r7, #1806]	; 0x70e
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d203      	bcs.n	8001b38 <FillBuffer+0x54>
			num = data_left;
 8001b30:	f8b7 370e 	ldrh.w	r3, [r7, #1806]	; 0x70e
 8001b34:	f8a7 3708 	strh.w	r3, [r7, #1800]	; 0x708
		}

		ism330dhcx_read_reg(&dev_ctx, ISM330DHCX_FIFO_DATA_OUT_TAG, buff_tmp,
 8001b38:	f8b7 3708 	ldrh.w	r3, [r7, #1800]	; 0x708
 8001b3c:	461a      	mov	r2, r3
 8001b3e:	00d2      	lsls	r2, r2, #3
 8001b40:	1ad3      	subs	r3, r2, r3
 8001b42:	b29b      	uxth	r3, r3
 8001b44:	f107 0208 	add.w	r2, r7, #8
 8001b48:	2178      	movs	r1, #120	; 0x78
 8001b4a:	4863      	ldr	r0, [pc, #396]	; (8001cd8 <FillBuffer+0x1f4>)
 8001b4c:	f006 fba8 	bl	80082a0 <ism330dhcx_read_reg>
				num * FIFO_WORD);

		for (uint16_t i = 0; i < num; i++) {
 8001b50:	2300      	movs	r3, #0
 8001b52:	f8a7 370c 	strh.w	r3, [r7, #1804]	; 0x70c
 8001b56:	e0a3      	b.n	8001ca0 <FillBuffer+0x1bc>
			uint8_t reg_tag = buff_tmp[FIFO_WORD * i] >> 3;
 8001b58:	f8b7 270c 	ldrh.w	r2, [r7, #1804]	; 0x70c
 8001b5c:	4613      	mov	r3, r2
 8001b5e:	00db      	lsls	r3, r3, #3
 8001b60:	1a9b      	subs	r3, r3, r2
 8001b62:	f507 62e2 	add.w	r2, r7, #1808	; 0x710
 8001b66:	f5a2 62e1 	sub.w	r2, r2, #1800	; 0x708
 8001b6a:	5cd3      	ldrb	r3, [r2, r3]
 8001b6c:	08db      	lsrs	r3, r3, #3
 8001b6e:	f887 370b 	strb.w	r3, [r7, #1803]	; 0x70b
			if (reg_tag == ISM330DHCX_XL_NC_TAG) {
 8001b72:	f897 370b 	ldrb.w	r3, [r7, #1803]	; 0x70b
 8001b76:	2b02      	cmp	r3, #2
 8001b78:	f040 808d 	bne.w	8001c96 <FillBuffer+0x1b2>
				buffer[(AXIS * i)] = ism330dhcx_convert_accel_data_to_mg(
						(uint16_t) buff_tmp[(FIFO_WORD * i) + 2] << 8
 8001b7c:	f8b7 270c 	ldrh.w	r2, [r7, #1804]	; 0x70c
 8001b80:	4613      	mov	r3, r2
 8001b82:	00db      	lsls	r3, r3, #3
 8001b84:	1a9b      	subs	r3, r3, r2
 8001b86:	3302      	adds	r3, #2
 8001b88:	f507 62e2 	add.w	r2, r7, #1808	; 0x710
 8001b8c:	f5a2 62e1 	sub.w	r2, r2, #1800	; 0x708
 8001b90:	5cd3      	ldrb	r3, [r2, r3]
 8001b92:	021b      	lsls	r3, r3, #8
				buffer[(AXIS * i)] = ism330dhcx_convert_accel_data_to_mg(
 8001b94:	b219      	sxth	r1, r3
								| buff_tmp[(FIFO_WORD * i) + 1]);
 8001b96:	f8b7 270c 	ldrh.w	r2, [r7, #1804]	; 0x70c
 8001b9a:	4613      	mov	r3, r2
 8001b9c:	00db      	lsls	r3, r3, #3
 8001b9e:	1a9b      	subs	r3, r3, r2
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	f507 62e2 	add.w	r2, r7, #1808	; 0x710
 8001ba6:	f5a2 62e1 	sub.w	r2, r2, #1800	; 0x708
 8001baa:	5cd3      	ldrb	r3, [r2, r3]
 8001bac:	b21b      	sxth	r3, r3
				buffer[(AXIS * i)] = ism330dhcx_convert_accel_data_to_mg(
 8001bae:	430b      	orrs	r3, r1
 8001bb0:	b219      	sxth	r1, r3
 8001bb2:	f8b7 270c 	ldrh.w	r2, [r7, #1804]	; 0x70c
 8001bb6:	4613      	mov	r3, r2
 8001bb8:	005b      	lsls	r3, r3, #1
 8001bba:	4413      	add	r3, r2
 8001bbc:	009b      	lsls	r3, r3, #2
 8001bbe:	461a      	mov	r2, r3
 8001bc0:	f507 63e2 	add.w	r3, r7, #1808	; 0x710
 8001bc4:	f2a3 730c 	subw	r3, r3, #1804	; 0x70c
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	189c      	adds	r4, r3, r2
 8001bcc:	4608      	mov	r0, r1
 8001bce:	f7ff ff19 	bl	8001a04 <ism330dhcx_convert_accel_data_to_mg>
 8001bd2:	eef0 7a40 	vmov.f32	s15, s0
 8001bd6:	edc4 7a00 	vstr	s15, [r4]
				buffer[(AXIS * i) + 1] = ism330dhcx_convert_accel_data_to_mg(
						(uint16_t) buff_tmp[(FIFO_WORD * i) + 4] << 8
 8001bda:	f8b7 270c 	ldrh.w	r2, [r7, #1804]	; 0x70c
 8001bde:	4613      	mov	r3, r2
 8001be0:	00db      	lsls	r3, r3, #3
 8001be2:	1a9b      	subs	r3, r3, r2
 8001be4:	3304      	adds	r3, #4
 8001be6:	f507 62e2 	add.w	r2, r7, #1808	; 0x710
 8001bea:	f5a2 62e1 	sub.w	r2, r2, #1800	; 0x708
 8001bee:	5cd3      	ldrb	r3, [r2, r3]
 8001bf0:	021b      	lsls	r3, r3, #8
				buffer[(AXIS * i) + 1] = ism330dhcx_convert_accel_data_to_mg(
 8001bf2:	b219      	sxth	r1, r3
								| buff_tmp[(FIFO_WORD * i) + 3]);
 8001bf4:	f8b7 270c 	ldrh.w	r2, [r7, #1804]	; 0x70c
 8001bf8:	4613      	mov	r3, r2
 8001bfa:	00db      	lsls	r3, r3, #3
 8001bfc:	1a9b      	subs	r3, r3, r2
 8001bfe:	3303      	adds	r3, #3
 8001c00:	f507 62e2 	add.w	r2, r7, #1808	; 0x710
 8001c04:	f5a2 62e1 	sub.w	r2, r2, #1800	; 0x708
 8001c08:	5cd3      	ldrb	r3, [r2, r3]
 8001c0a:	b21b      	sxth	r3, r3
				buffer[(AXIS * i) + 1] = ism330dhcx_convert_accel_data_to_mg(
 8001c0c:	430b      	orrs	r3, r1
 8001c0e:	b219      	sxth	r1, r3
 8001c10:	f8b7 270c 	ldrh.w	r2, [r7, #1804]	; 0x70c
 8001c14:	4613      	mov	r3, r2
 8001c16:	005b      	lsls	r3, r3, #1
 8001c18:	4413      	add	r3, r2
 8001c1a:	009b      	lsls	r3, r3, #2
 8001c1c:	3304      	adds	r3, #4
 8001c1e:	f507 62e2 	add.w	r2, r7, #1808	; 0x710
 8001c22:	f2a2 720c 	subw	r2, r2, #1804	; 0x70c
 8001c26:	6812      	ldr	r2, [r2, #0]
 8001c28:	18d4      	adds	r4, r2, r3
 8001c2a:	4608      	mov	r0, r1
 8001c2c:	f7ff feea 	bl	8001a04 <ism330dhcx_convert_accel_data_to_mg>
 8001c30:	eef0 7a40 	vmov.f32	s15, s0
 8001c34:	edc4 7a00 	vstr	s15, [r4]
				buffer[(AXIS * i) + 2] = ism330dhcx_convert_accel_data_to_mg(
						(uint16_t) buff_tmp[(FIFO_WORD * i) + 6] << 8
 8001c38:	f8b7 270c 	ldrh.w	r2, [r7, #1804]	; 0x70c
 8001c3c:	4613      	mov	r3, r2
 8001c3e:	00db      	lsls	r3, r3, #3
 8001c40:	1a9b      	subs	r3, r3, r2
 8001c42:	3306      	adds	r3, #6
 8001c44:	f507 62e2 	add.w	r2, r7, #1808	; 0x710
 8001c48:	f5a2 62e1 	sub.w	r2, r2, #1800	; 0x708
 8001c4c:	5cd3      	ldrb	r3, [r2, r3]
 8001c4e:	021b      	lsls	r3, r3, #8
				buffer[(AXIS * i) + 2] = ism330dhcx_convert_accel_data_to_mg(
 8001c50:	b219      	sxth	r1, r3
								| buff_tmp[(FIFO_WORD * i) + 5]);
 8001c52:	f8b7 270c 	ldrh.w	r2, [r7, #1804]	; 0x70c
 8001c56:	4613      	mov	r3, r2
 8001c58:	00db      	lsls	r3, r3, #3
 8001c5a:	1a9b      	subs	r3, r3, r2
 8001c5c:	3305      	adds	r3, #5
 8001c5e:	f507 62e2 	add.w	r2, r7, #1808	; 0x710
 8001c62:	f5a2 62e1 	sub.w	r2, r2, #1800	; 0x708
 8001c66:	5cd3      	ldrb	r3, [r2, r3]
 8001c68:	b21b      	sxth	r3, r3
				buffer[(AXIS * i) + 2] = ism330dhcx_convert_accel_data_to_mg(
 8001c6a:	430b      	orrs	r3, r1
 8001c6c:	b219      	sxth	r1, r3
 8001c6e:	f8b7 270c 	ldrh.w	r2, [r7, #1804]	; 0x70c
 8001c72:	4613      	mov	r3, r2
 8001c74:	005b      	lsls	r3, r3, #1
 8001c76:	4413      	add	r3, r2
 8001c78:	009b      	lsls	r3, r3, #2
 8001c7a:	3308      	adds	r3, #8
 8001c7c:	f507 62e2 	add.w	r2, r7, #1808	; 0x710
 8001c80:	f2a2 720c 	subw	r2, r2, #1804	; 0x70c
 8001c84:	6812      	ldr	r2, [r2, #0]
 8001c86:	18d4      	adds	r4, r2, r3
 8001c88:	4608      	mov	r0, r1
 8001c8a:	f7ff febb 	bl	8001a04 <ism330dhcx_convert_accel_data_to_mg>
 8001c8e:	eef0 7a40 	vmov.f32	s15, s0
 8001c92:	edc4 7a00 	vstr	s15, [r4]
		for (uint16_t i = 0; i < num; i++) {
 8001c96:	f8b7 370c 	ldrh.w	r3, [r7, #1804]	; 0x70c
 8001c9a:	3301      	adds	r3, #1
 8001c9c:	f8a7 370c 	strh.w	r3, [r7, #1804]	; 0x70c
 8001ca0:	f8b7 3708 	ldrh.w	r3, [r7, #1800]	; 0x708
 8001ca4:	f8b7 270c 	ldrh.w	r2, [r7, #1804]	; 0x70c
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	f4ff af55 	bcc.w	8001b58 <FillBuffer+0x74>
			}
		}
		data_left -= num;
 8001cae:	f8b7 3708 	ldrh.w	r3, [r7, #1800]	; 0x708
 8001cb2:	f8b7 270e 	ldrh.w	r2, [r7, #1806]	; 0x70e
 8001cb6:	1ad3      	subs	r3, r2, r3
 8001cb8:	f8a7 370e 	strh.w	r3, [r7, #1806]	; 0x70e
	while (data_left > 0) {
 8001cbc:	f8b7 370e 	ldrh.w	r3, [r7, #1806]	; 0x70e
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	f47f af29 	bne.w	8001b18 <FillBuffer+0x34>
	}
}
 8001cc6:	bf00      	nop
 8001cc8:	bf00      	nop
 8001cca:	f207 7714 	addw	r7, r7, #1812	; 0x714
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd90      	pop	{r4, r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	aaaaaaab 	.word	0xaaaaaaab
 8001cd8:	200002ec 	.word	0x200002ec

08001cdc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ce0:	b672      	cpsid	i
}
 8001ce2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001ce4:	e7fe      	b.n	8001ce4 <Error_Handler+0x8>
	...

08001ce8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001cee:	4b0a      	ldr	r3, [pc, #40]	; (8001d18 <HAL_MspInit+0x30>)
 8001cf0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001cf4:	4a08      	ldr	r2, [pc, #32]	; (8001d18 <HAL_MspInit+0x30>)
 8001cf6:	f043 0304 	orr.w	r3, r3, #4
 8001cfa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8001cfe:	4b06      	ldr	r3, [pc, #24]	; (8001d18 <HAL_MspInit+0x30>)
 8001d00:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d04:	f003 0304 	and.w	r3, r3, #4
 8001d08:	607b      	str	r3, [r7, #4]
 8001d0a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d0c:	bf00      	nop
 8001d0e:	370c      	adds	r7, #12
 8001d10:	46bd      	mov	sp, r7
 8001d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d16:	4770      	bx	lr
 8001d18:	46020c00 	.word	0x46020c00

08001d1c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b0bc      	sub	sp, #240	; 0xf0
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d24:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001d28:	2200      	movs	r2, #0
 8001d2a:	601a      	str	r2, [r3, #0]
 8001d2c:	605a      	str	r2, [r3, #4]
 8001d2e:	609a      	str	r2, [r3, #8]
 8001d30:	60da      	str	r2, [r3, #12]
 8001d32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d34:	f107 0310 	add.w	r3, r7, #16
 8001d38:	22c8      	movs	r2, #200	; 0xc8
 8001d3a:	2100      	movs	r1, #0
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f008 fc19 	bl	800a574 <memset>
  if(hi2c->Instance==I2C2)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a26      	ldr	r2, [pc, #152]	; (8001de0 <HAL_I2C_MspInit+0xc4>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d144      	bne.n	8001dd6 <HAL_I2C_MspInit+0xba>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001d4c:	f04f 0280 	mov.w	r2, #128	; 0x80
 8001d50:	f04f 0300 	mov.w	r3, #0
 8001d54:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d5c:	f107 0310 	add.w	r3, r7, #16
 8001d60:	4618      	mov	r0, r3
 8001d62:	f002 ffe7 	bl	8004d34 <HAL_RCCEx_PeriphCLKConfig>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d001      	beq.n	8001d70 <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 8001d6c:	f7ff ffb6 	bl	8001cdc <Error_Handler>
    }

    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d70:	4b1c      	ldr	r3, [pc, #112]	; (8001de4 <HAL_I2C_MspInit+0xc8>)
 8001d72:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001d76:	4a1b      	ldr	r2, [pc, #108]	; (8001de4 <HAL_I2C_MspInit+0xc8>)
 8001d78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d7c:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001d80:	4b18      	ldr	r3, [pc, #96]	; (8001de4 <HAL_I2C_MspInit+0xc8>)
 8001d82:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001d86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d8a:	60fb      	str	r3, [r7, #12]
 8001d8c:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PH4     ------> I2C2_SCL
    PH5     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001d8e:	2330      	movs	r3, #48	; 0x30
 8001d90:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d94:	2312      	movs	r3, #18
 8001d96:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001da0:	2303      	movs	r3, #3
 8001da2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001da6:	2304      	movs	r3, #4
 8001da8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001dac:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001db0:	4619      	mov	r1, r3
 8001db2:	480d      	ldr	r0, [pc, #52]	; (8001de8 <HAL_I2C_MspInit+0xcc>)
 8001db4:	f000 fb94 	bl	80024e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001db8:	4b0a      	ldr	r3, [pc, #40]	; (8001de4 <HAL_I2C_MspInit+0xc8>)
 8001dba:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001dbe:	4a09      	ldr	r2, [pc, #36]	; (8001de4 <HAL_I2C_MspInit+0xc8>)
 8001dc0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001dc4:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8001dc8:	4b06      	ldr	r3, [pc, #24]	; (8001de4 <HAL_I2C_MspInit+0xc8>)
 8001dca:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001dce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001dd2:	60bb      	str	r3, [r7, #8]
 8001dd4:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001dd6:	bf00      	nop
 8001dd8:	37f0      	adds	r7, #240	; 0xf0
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	40005800 	.word	0x40005800
 8001de4:	46020c00 	.word	0x46020c00
 8001de8:	42021c00 	.word	0x42021c00

08001dec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b0bc      	sub	sp, #240	; 0xf0
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001df4:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001df8:	2200      	movs	r2, #0
 8001dfa:	601a      	str	r2, [r3, #0]
 8001dfc:	605a      	str	r2, [r3, #4]
 8001dfe:	609a      	str	r2, [r3, #8]
 8001e00:	60da      	str	r2, [r3, #12]
 8001e02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e04:	f107 0310 	add.w	r3, r7, #16
 8001e08:	22c8      	movs	r2, #200	; 0xc8
 8001e0a:	2100      	movs	r1, #0
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f008 fbb1 	bl	800a574 <memset>
  if(huart->Instance==USART1)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a26      	ldr	r2, [pc, #152]	; (8001eb0 <HAL_UART_MspInit+0xc4>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d145      	bne.n	8001ea8 <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001e1c:	f04f 0201 	mov.w	r2, #1
 8001e20:	f04f 0300 	mov.w	r3, #0
 8001e24:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e2c:	f107 0310 	add.w	r3, r7, #16
 8001e30:	4618      	mov	r0, r3
 8001e32:	f002 ff7f 	bl	8004d34 <HAL_RCCEx_PeriphCLKConfig>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d001      	beq.n	8001e40 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8001e3c:	f7ff ff4e 	bl	8001cdc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e40:	4b1c      	ldr	r3, [pc, #112]	; (8001eb4 <HAL_UART_MspInit+0xc8>)
 8001e42:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8001e46:	4a1b      	ldr	r2, [pc, #108]	; (8001eb4 <HAL_UART_MspInit+0xc8>)
 8001e48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e4c:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
 8001e50:	4b18      	ldr	r3, [pc, #96]	; (8001eb4 <HAL_UART_MspInit+0xc8>)
 8001e52:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8001e56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e5a:	60fb      	str	r3, [r7, #12]
 8001e5c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e5e:	4b15      	ldr	r3, [pc, #84]	; (8001eb4 <HAL_UART_MspInit+0xc8>)
 8001e60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001e64:	4a13      	ldr	r2, [pc, #76]	; (8001eb4 <HAL_UART_MspInit+0xc8>)
 8001e66:	f043 0301 	orr.w	r3, r3, #1
 8001e6a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001e6e:	4b11      	ldr	r3, [pc, #68]	; (8001eb4 <HAL_UART_MspInit+0xc8>)
 8001e70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001e74:	f003 0301 	and.w	r3, r3, #1
 8001e78:	60bb      	str	r3, [r7, #8]
 8001e7a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_TX_Pin;
 8001e7c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001e80:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e84:	2302      	movs	r3, #2
 8001e86:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e90:	2300      	movs	r3, #0
 8001e92:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e96:	2307      	movs	r3, #7
 8001e98:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e9c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	4805      	ldr	r0, [pc, #20]	; (8001eb8 <HAL_UART_MspInit+0xcc>)
 8001ea4:	f000 fb1c 	bl	80024e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001ea8:	bf00      	nop
 8001eaa:	37f0      	adds	r7, #240	; 0xf0
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	40013800 	.word	0x40013800
 8001eb4:	46020c00 	.word	0x46020c00
 8001eb8:	42020000 	.word	0x42020000

08001ebc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ec0:	e7fe      	b.n	8001ec0 <NMI_Handler+0x4>

08001ec2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ec2:	b480      	push	{r7}
 8001ec4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ec6:	e7fe      	b.n	8001ec6 <HardFault_Handler+0x4>

08001ec8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ecc:	e7fe      	b.n	8001ecc <MemManage_Handler+0x4>

08001ece <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ece:	b480      	push	{r7}
 8001ed0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ed2:	e7fe      	b.n	8001ed2 <BusFault_Handler+0x4>

08001ed4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ed8:	e7fe      	b.n	8001ed8 <UsageFault_Handler+0x4>

08001eda <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001eda:	b480      	push	{r7}
 8001edc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ede:	bf00      	nop
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001eec:	bf00      	nop
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr

08001ef6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ef6:	b480      	push	{r7}
 8001ef8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001efa:	bf00      	nop
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr

08001f04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f08:	f000 f996 	bl	8002238 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f0c:	bf00      	nop
 8001f0e:	bd80      	pop	{r7, pc}

08001f10 <EXTI11_IRQHandler>:

/**
  * @brief This function handles EXTI Line11 interrupt.
  */
void EXTI11_IRQHandler(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI11_IRQn 0 */

  /* USER CODE END EXTI11_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ISM330DHCX_INT_Pin);
 8001f14:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001f18:	f000 fcd2 	bl	80028c0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI11_IRQn 1 */

  /* USER CODE END EXTI11_IRQn 1 */
}
 8001f1c:	bf00      	nop
 8001f1e:	bd80      	pop	{r7, pc}

08001f20 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0
	return 1;
 8001f24:	2301      	movs	r3, #1
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr

08001f30 <_kill>:

int _kill(int pid, int sig)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001f3a:	f008 fb6d 	bl	800a618 <__errno>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2216      	movs	r2, #22
 8001f42:	601a      	str	r2, [r3, #0]
	return -1;
 8001f44:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3708      	adds	r7, #8
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}

08001f50 <_exit>:

void _exit (int status)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001f58:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001f5c:	6878      	ldr	r0, [r7, #4]
 8001f5e:	f7ff ffe7 	bl	8001f30 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001f62:	e7fe      	b.n	8001f62 <_exit+0x12>

08001f64 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b086      	sub	sp, #24
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	60f8      	str	r0, [r7, #12]
 8001f6c:	60b9      	str	r1, [r7, #8]
 8001f6e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f70:	2300      	movs	r3, #0
 8001f72:	617b      	str	r3, [r7, #20]
 8001f74:	e00a      	b.n	8001f8c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001f76:	f3af 8000 	nop.w
 8001f7a:	4601      	mov	r1, r0
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	1c5a      	adds	r2, r3, #1
 8001f80:	60ba      	str	r2, [r7, #8]
 8001f82:	b2ca      	uxtb	r2, r1
 8001f84:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	3301      	adds	r3, #1
 8001f8a:	617b      	str	r3, [r7, #20]
 8001f8c:	697a      	ldr	r2, [r7, #20]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	dbf0      	blt.n	8001f76 <_read+0x12>
	}

return len;
 8001f94:	687b      	ldr	r3, [r7, #4]
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	3718      	adds	r7, #24
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}

08001f9e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f9e:	b580      	push	{r7, lr}
 8001fa0:	b086      	sub	sp, #24
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	60f8      	str	r0, [r7, #12]
 8001fa6:	60b9      	str	r1, [r7, #8]
 8001fa8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001faa:	2300      	movs	r3, #0
 8001fac:	617b      	str	r3, [r7, #20]
 8001fae:	e009      	b.n	8001fc4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	1c5a      	adds	r2, r3, #1
 8001fb4:	60ba      	str	r2, [r7, #8]
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f7ff fc51 	bl	8001860 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	3301      	adds	r3, #1
 8001fc2:	617b      	str	r3, [r7, #20]
 8001fc4:	697a      	ldr	r2, [r7, #20]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	dbf1      	blt.n	8001fb0 <_write+0x12>
	}
	return len;
 8001fcc:	687b      	ldr	r3, [r7, #4]
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3718      	adds	r7, #24
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}

08001fd6 <_close>:

int _close(int file)
{
 8001fd6:	b480      	push	{r7}
 8001fd8:	b083      	sub	sp, #12
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	6078      	str	r0, [r7, #4]
	return -1;
 8001fde:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	370c      	adds	r7, #12
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr

08001fee <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001fee:	b480      	push	{r7}
 8001ff0:	b083      	sub	sp, #12
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	6078      	str	r0, [r7, #4]
 8001ff6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ffe:	605a      	str	r2, [r3, #4]
	return 0;
 8002000:	2300      	movs	r3, #0
}
 8002002:	4618      	mov	r0, r3
 8002004:	370c      	adds	r7, #12
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr

0800200e <_isatty>:

int _isatty(int file)
{
 800200e:	b480      	push	{r7}
 8002010:	b083      	sub	sp, #12
 8002012:	af00      	add	r7, sp, #0
 8002014:	6078      	str	r0, [r7, #4]
	return 1;
 8002016:	2301      	movs	r3, #1
}
 8002018:	4618      	mov	r0, r3
 800201a:	370c      	adds	r7, #12
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr

08002024 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002024:	b480      	push	{r7}
 8002026:	b085      	sub	sp, #20
 8002028:	af00      	add	r7, sp, #0
 800202a:	60f8      	str	r0, [r7, #12]
 800202c:	60b9      	str	r1, [r7, #8]
 800202e:	607a      	str	r2, [r7, #4]
	return 0;
 8002030:	2300      	movs	r3, #0
}
 8002032:	4618      	mov	r0, r3
 8002034:	3714      	adds	r7, #20
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr
	...

08002040 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b086      	sub	sp, #24
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002048:	4a14      	ldr	r2, [pc, #80]	; (800209c <_sbrk+0x5c>)
 800204a:	4b15      	ldr	r3, [pc, #84]	; (80020a0 <_sbrk+0x60>)
 800204c:	1ad3      	subs	r3, r2, r3
 800204e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002054:	4b13      	ldr	r3, [pc, #76]	; (80020a4 <_sbrk+0x64>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d102      	bne.n	8002062 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800205c:	4b11      	ldr	r3, [pc, #68]	; (80020a4 <_sbrk+0x64>)
 800205e:	4a12      	ldr	r2, [pc, #72]	; (80020a8 <_sbrk+0x68>)
 8002060:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002062:	4b10      	ldr	r3, [pc, #64]	; (80020a4 <_sbrk+0x64>)
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	4413      	add	r3, r2
 800206a:	693a      	ldr	r2, [r7, #16]
 800206c:	429a      	cmp	r2, r3
 800206e:	d207      	bcs.n	8002080 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002070:	f008 fad2 	bl	800a618 <__errno>
 8002074:	4603      	mov	r3, r0
 8002076:	220c      	movs	r2, #12
 8002078:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800207a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800207e:	e009      	b.n	8002094 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002080:	4b08      	ldr	r3, [pc, #32]	; (80020a4 <_sbrk+0x64>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002086:	4b07      	ldr	r3, [pc, #28]	; (80020a4 <_sbrk+0x64>)
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	4413      	add	r3, r2
 800208e:	4a05      	ldr	r2, [pc, #20]	; (80020a4 <_sbrk+0x64>)
 8002090:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002092:	68fb      	ldr	r3, [r7, #12]
}
 8002094:	4618      	mov	r0, r3
 8002096:	3718      	adds	r7, #24
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	200c0000 	.word	0x200c0000
 80020a0:	00000400 	.word	0x00000400
 80020a4:	20000f04 	.word	0x20000f04
 80020a8:	20001f28 	.word	0x20001f28

080020ac <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80020ac:	b480      	push	{r7}
 80020ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80020b0:	4b18      	ldr	r3, [pc, #96]	; (8002114 <SystemInit+0x68>)
 80020b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020b6:	4a17      	ldr	r2, [pc, #92]	; (8002114 <SystemInit+0x68>)
 80020b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80020bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 80020c0:	4b15      	ldr	r3, [pc, #84]	; (8002118 <SystemInit+0x6c>)
 80020c2:	2201      	movs	r2, #1
 80020c4:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80020c6:	4b14      	ldr	r3, [pc, #80]	; (8002118 <SystemInit+0x6c>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80020cc:	4b12      	ldr	r3, [pc, #72]	; (8002118 <SystemInit+0x6c>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 80020d2:	4b11      	ldr	r3, [pc, #68]	; (8002118 <SystemInit+0x6c>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 80020d8:	4b0f      	ldr	r3, [pc, #60]	; (8002118 <SystemInit+0x6c>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a0e      	ldr	r2, [pc, #56]	; (8002118 <SystemInit+0x6c>)
 80020de:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80020e2:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80020e6:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 80020e8:	4b0b      	ldr	r3, [pc, #44]	; (8002118 <SystemInit+0x6c>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80020ee:	4b0a      	ldr	r3, [pc, #40]	; (8002118 <SystemInit+0x6c>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a09      	ldr	r2, [pc, #36]	; (8002118 <SystemInit+0x6c>)
 80020f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020f8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80020fa:	4b07      	ldr	r3, [pc, #28]	; (8002118 <SystemInit+0x6c>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	651a      	str	r2, [r3, #80]	; 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002100:	4b04      	ldr	r3, [pc, #16]	; (8002114 <SystemInit+0x68>)
 8002102:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002106:	609a      	str	r2, [r3, #8]
  #endif
}
 8002108:	bf00      	nop
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr
 8002112:	bf00      	nop
 8002114:	e000ed00 	.word	0xe000ed00
 8002118:	46020c00 	.word	0x46020c00

0800211c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 800211c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002154 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002120:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002122:	e003      	b.n	800212c <LoopCopyDataInit>

08002124 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002124:	4b0c      	ldr	r3, [pc, #48]	; (8002158 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002126:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002128:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800212a:	3104      	adds	r1, #4

0800212c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800212c:	480b      	ldr	r0, [pc, #44]	; (800215c <LoopForever+0xa>)
	ldr	r3, =_edata
 800212e:	4b0c      	ldr	r3, [pc, #48]	; (8002160 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002130:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002132:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002134:	d3f6      	bcc.n	8002124 <CopyDataInit>
	ldr	r2, =_sbss
 8002136:	4a0b      	ldr	r2, [pc, #44]	; (8002164 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002138:	e002      	b.n	8002140 <LoopFillZerobss>

0800213a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800213a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800213c:	f842 3b04 	str.w	r3, [r2], #4

08002140 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002140:	4b09      	ldr	r3, [pc, #36]	; (8002168 <LoopForever+0x16>)
	cmp	r2, r3
 8002142:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002144:	d3f9      	bcc.n	800213a <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002146:	f7ff ffb1 	bl	80020ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800214a:	f008 fa6b 	bl	800a624 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800214e:	f7fe ff65 	bl	800101c <main>

08002152 <LoopForever>:

LoopForever:
    b LoopForever
 8002152:	e7fe      	b.n	8002152 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8002154:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 8002158:	0800fae8 	.word	0x0800fae8
	ldr	r0, =_sdata
 800215c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002160:	200001e4 	.word	0x200001e4
	ldr	r2, =_sbss
 8002164:	200001e4 	.word	0x200001e4
	ldr	r3, = _ebss
 8002168:	20001f28 	.word	0x20001f28

0800216c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800216c:	e7fe      	b.n	800216c <ADC1_IRQHandler>
	...

08002170 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002174:	4b11      	ldr	r3, [pc, #68]	; (80021bc <HAL_Init+0x4c>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a10      	ldr	r2, [pc, #64]	; (80021bc <HAL_Init+0x4c>)
 800217a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800217e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002180:	2003      	movs	r0, #3
 8002182:	f000 f96d 	bl	8002460 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002186:	f002 fbf1 	bl	800496c <HAL_RCC_GetSysClockFreq>
 800218a:	4602      	mov	r2, r0
 800218c:	4b0c      	ldr	r3, [pc, #48]	; (80021c0 <HAL_Init+0x50>)
 800218e:	6a1b      	ldr	r3, [r3, #32]
 8002190:	f003 030f 	and.w	r3, r3, #15
 8002194:	490b      	ldr	r1, [pc, #44]	; (80021c4 <HAL_Init+0x54>)
 8002196:	5ccb      	ldrb	r3, [r1, r3]
 8002198:	fa22 f303 	lsr.w	r3, r2, r3
 800219c:	4a0a      	ldr	r2, [pc, #40]	; (80021c8 <HAL_Init+0x58>)
 800219e:	6013      	str	r3, [r2, #0]

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80021a0:	200f      	movs	r0, #15
 80021a2:	f000 f813 	bl	80021cc <HAL_InitTick>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d001      	beq.n	80021b0 <HAL_Init+0x40>
  {
    return HAL_ERROR;
 80021ac:	2301      	movs	r3, #1
 80021ae:	e002      	b.n	80021b6 <HAL_Init+0x46>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80021b0:	f7ff fd9a 	bl	8001ce8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021b4:	2300      	movs	r3, #0
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	40022000 	.word	0x40022000
 80021c0:	46020c00 	.word	0x46020c00
 80021c4:	0800f1ac 	.word	0x0800f1ac
 80021c8:	20000010 	.word	0x20000010

080021cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80021d4:	4b15      	ldr	r3, [pc, #84]	; (800222c <HAL_InitTick+0x60>)
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d101      	bne.n	80021e0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80021dc:	2301      	movs	r3, #1
 80021de:	e021      	b.n	8002224 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80021e0:	4b13      	ldr	r3, [pc, #76]	; (8002230 <HAL_InitTick+0x64>)
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	4b11      	ldr	r3, [pc, #68]	; (800222c <HAL_InitTick+0x60>)
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	4619      	mov	r1, r3
 80021ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80021f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80021f6:	4618      	mov	r0, r3
 80021f8:	f000 f965 	bl	80024c6 <HAL_SYSTICK_Config>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d001      	beq.n	8002206 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	e00e      	b.n	8002224 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2b0f      	cmp	r3, #15
 800220a:	d80a      	bhi.n	8002222 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800220c:	2200      	movs	r2, #0
 800220e:	6879      	ldr	r1, [r7, #4]
 8002210:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002214:	f000 f92f 	bl	8002476 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002218:	4a06      	ldr	r2, [pc, #24]	; (8002234 <HAL_InitTick+0x68>)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800221e:	2300      	movs	r3, #0
 8002220:	e000      	b.n	8002224 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
}
 8002224:	4618      	mov	r0, r3
 8002226:	3708      	adds	r7, #8
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	20000018 	.word	0x20000018
 8002230:	20000010 	.word	0x20000010
 8002234:	20000014 	.word	0x20000014

08002238 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800223c:	4b06      	ldr	r3, [pc, #24]	; (8002258 <HAL_IncTick+0x20>)
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	461a      	mov	r2, r3
 8002242:	4b06      	ldr	r3, [pc, #24]	; (800225c <HAL_IncTick+0x24>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4413      	add	r3, r2
 8002248:	4a04      	ldr	r2, [pc, #16]	; (800225c <HAL_IncTick+0x24>)
 800224a:	6013      	str	r3, [r2, #0]
}
 800224c:	bf00      	nop
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
 8002256:	bf00      	nop
 8002258:	20000018 	.word	0x20000018
 800225c:	20000f08 	.word	0x20000f08

08002260 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
  return uwTick;
 8002264:	4b03      	ldr	r3, [pc, #12]	; (8002274 <HAL_GetTick+0x14>)
 8002266:	681b      	ldr	r3, [r3, #0]
}
 8002268:	4618      	mov	r0, r3
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr
 8002272:	bf00      	nop
 8002274:	20000f08 	.word	0x20000f08

08002278 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b084      	sub	sp, #16
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002280:	f7ff ffee 	bl	8002260 <HAL_GetTick>
 8002284:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002290:	d005      	beq.n	800229e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002292:	4b0a      	ldr	r3, [pc, #40]	; (80022bc <HAL_Delay+0x44>)
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	461a      	mov	r2, r3
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	4413      	add	r3, r2
 800229c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800229e:	bf00      	nop
 80022a0:	f7ff ffde 	bl	8002260 <HAL_GetTick>
 80022a4:	4602      	mov	r2, r0
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	68fa      	ldr	r2, [r7, #12]
 80022ac:	429a      	cmp	r2, r3
 80022ae:	d8f7      	bhi.n	80022a0 <HAL_Delay+0x28>
  {
  }
}
 80022b0:	bf00      	nop
 80022b2:	bf00      	nop
 80022b4:	3710      	adds	r7, #16
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	20000018 	.word	0x20000018

080022c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b085      	sub	sp, #20
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	f003 0307 	and.w	r3, r3, #7
 80022ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022d0:	4b0c      	ldr	r3, [pc, #48]	; (8002304 <__NVIC_SetPriorityGrouping+0x44>)
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022d6:	68ba      	ldr	r2, [r7, #8]
 80022d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022dc:	4013      	ands	r3, r2
 80022de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022f2:	4a04      	ldr	r2, [pc, #16]	; (8002304 <__NVIC_SetPriorityGrouping+0x44>)
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	60d3      	str	r3, [r2, #12]
}
 80022f8:	bf00      	nop
 80022fa:	3714      	adds	r7, #20
 80022fc:	46bd      	mov	sp, r7
 80022fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002302:	4770      	bx	lr
 8002304:	e000ed00 	.word	0xe000ed00

08002308 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800230c:	4b04      	ldr	r3, [pc, #16]	; (8002320 <__NVIC_GetPriorityGrouping+0x18>)
 800230e:	68db      	ldr	r3, [r3, #12]
 8002310:	0a1b      	lsrs	r3, r3, #8
 8002312:	f003 0307 	and.w	r3, r3, #7
}
 8002316:	4618      	mov	r0, r3
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr
 8002320:	e000ed00 	.word	0xe000ed00

08002324 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	4603      	mov	r3, r0
 800232c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800232e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002332:	2b00      	cmp	r3, #0
 8002334:	db0b      	blt.n	800234e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002336:	79fb      	ldrb	r3, [r7, #7]
 8002338:	f003 021f 	and.w	r2, r3, #31
 800233c:	4907      	ldr	r1, [pc, #28]	; (800235c <__NVIC_EnableIRQ+0x38>)
 800233e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002342:	095b      	lsrs	r3, r3, #5
 8002344:	2001      	movs	r0, #1
 8002346:	fa00 f202 	lsl.w	r2, r0, r2
 800234a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800234e:	bf00      	nop
 8002350:	370c      	adds	r7, #12
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr
 800235a:	bf00      	nop
 800235c:	e000e100 	.word	0xe000e100

08002360 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	4603      	mov	r3, r0
 8002368:	6039      	str	r1, [r7, #0]
 800236a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800236c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002370:	2b00      	cmp	r3, #0
 8002372:	db0a      	blt.n	800238a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	b2da      	uxtb	r2, r3
 8002378:	490c      	ldr	r1, [pc, #48]	; (80023ac <__NVIC_SetPriority+0x4c>)
 800237a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800237e:	0112      	lsls	r2, r2, #4
 8002380:	b2d2      	uxtb	r2, r2
 8002382:	440b      	add	r3, r1
 8002384:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002388:	e00a      	b.n	80023a0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	b2da      	uxtb	r2, r3
 800238e:	4908      	ldr	r1, [pc, #32]	; (80023b0 <__NVIC_SetPriority+0x50>)
 8002390:	79fb      	ldrb	r3, [r7, #7]
 8002392:	f003 030f 	and.w	r3, r3, #15
 8002396:	3b04      	subs	r3, #4
 8002398:	0112      	lsls	r2, r2, #4
 800239a:	b2d2      	uxtb	r2, r2
 800239c:	440b      	add	r3, r1
 800239e:	761a      	strb	r2, [r3, #24]
}
 80023a0:	bf00      	nop
 80023a2:	370c      	adds	r7, #12
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr
 80023ac:	e000e100 	.word	0xe000e100
 80023b0:	e000ed00 	.word	0xe000ed00

080023b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b089      	sub	sp, #36	; 0x24
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	60f8      	str	r0, [r7, #12]
 80023bc:	60b9      	str	r1, [r7, #8]
 80023be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	f003 0307 	and.w	r3, r3, #7
 80023c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023c8:	69fb      	ldr	r3, [r7, #28]
 80023ca:	f1c3 0307 	rsb	r3, r3, #7
 80023ce:	2b04      	cmp	r3, #4
 80023d0:	bf28      	it	cs
 80023d2:	2304      	movcs	r3, #4
 80023d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023d6:	69fb      	ldr	r3, [r7, #28]
 80023d8:	3304      	adds	r3, #4
 80023da:	2b06      	cmp	r3, #6
 80023dc:	d902      	bls.n	80023e4 <NVIC_EncodePriority+0x30>
 80023de:	69fb      	ldr	r3, [r7, #28]
 80023e0:	3b03      	subs	r3, #3
 80023e2:	e000      	b.n	80023e6 <NVIC_EncodePriority+0x32>
 80023e4:	2300      	movs	r3, #0
 80023e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80023ec:	69bb      	ldr	r3, [r7, #24]
 80023ee:	fa02 f303 	lsl.w	r3, r2, r3
 80023f2:	43da      	mvns	r2, r3
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	401a      	ands	r2, r3
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023fc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	fa01 f303 	lsl.w	r3, r1, r3
 8002406:	43d9      	mvns	r1, r3
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800240c:	4313      	orrs	r3, r2
         );
}
 800240e:	4618      	mov	r0, r3
 8002410:	3724      	adds	r7, #36	; 0x24
 8002412:	46bd      	mov	sp, r7
 8002414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002418:	4770      	bx	lr
	...

0800241c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	3b01      	subs	r3, #1
 8002428:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800242c:	d301      	bcc.n	8002432 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800242e:	2301      	movs	r3, #1
 8002430:	e00f      	b.n	8002452 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002432:	4a0a      	ldr	r2, [pc, #40]	; (800245c <SysTick_Config+0x40>)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	3b01      	subs	r3, #1
 8002438:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800243a:	210f      	movs	r1, #15
 800243c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002440:	f7ff ff8e 	bl	8002360 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002444:	4b05      	ldr	r3, [pc, #20]	; (800245c <SysTick_Config+0x40>)
 8002446:	2200      	movs	r2, #0
 8002448:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800244a:	4b04      	ldr	r3, [pc, #16]	; (800245c <SysTick_Config+0x40>)
 800244c:	2207      	movs	r2, #7
 800244e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002450:	2300      	movs	r3, #0
}
 8002452:	4618      	mov	r0, r3
 8002454:	3708      	adds	r7, #8
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	e000e010 	.word	0xe000e010

08002460 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002468:	6878      	ldr	r0, [r7, #4]
 800246a:	f7ff ff29 	bl	80022c0 <__NVIC_SetPriorityGrouping>
}
 800246e:	bf00      	nop
 8002470:	3708      	adds	r7, #8
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}

08002476 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002476:	b580      	push	{r7, lr}
 8002478:	b086      	sub	sp, #24
 800247a:	af00      	add	r7, sp, #0
 800247c:	4603      	mov	r3, r0
 800247e:	60b9      	str	r1, [r7, #8]
 8002480:	607a      	str	r2, [r7, #4]
 8002482:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002484:	f7ff ff40 	bl	8002308 <__NVIC_GetPriorityGrouping>
 8002488:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800248a:	687a      	ldr	r2, [r7, #4]
 800248c:	68b9      	ldr	r1, [r7, #8]
 800248e:	6978      	ldr	r0, [r7, #20]
 8002490:	f7ff ff90 	bl	80023b4 <NVIC_EncodePriority>
 8002494:	4602      	mov	r2, r0
 8002496:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800249a:	4611      	mov	r1, r2
 800249c:	4618      	mov	r0, r3
 800249e:	f7ff ff5f 	bl	8002360 <__NVIC_SetPriority>
}
 80024a2:	bf00      	nop
 80024a4:	3718      	adds	r7, #24
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}

080024aa <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024aa:	b580      	push	{r7, lr}
 80024ac:	b082      	sub	sp, #8
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	4603      	mov	r3, r0
 80024b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024b8:	4618      	mov	r0, r3
 80024ba:	f7ff ff33 	bl	8002324 <__NVIC_EnableIRQ>
}
 80024be:	bf00      	nop
 80024c0:	3708      	adds	r7, #8
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}

080024c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024c6:	b580      	push	{r7, lr}
 80024c8:	b082      	sub	sp, #8
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80024ce:	6878      	ldr	r0, [r7, #4]
 80024d0:	f7ff ffa4 	bl	800241c <SysTick_Config>
 80024d4:	4603      	mov	r3, r0
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	3708      	adds	r7, #8
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
	...

080024e0 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b089      	sub	sp, #36	; 0x24
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 80024ea:	2300      	movs	r3, #0
 80024ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80024f2:	e1ba      	b.n	800286a <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	2101      	movs	r1, #1
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002500:	4013      	ands	r3, r2
 8002502:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2b00      	cmp	r3, #0
 800250c:	f000 81aa 	beq.w	8002864 <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	4a55      	ldr	r2, [pc, #340]	; (8002668 <HAL_GPIO_Init+0x188>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d15d      	bne.n	80025d4 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 800251e:	2201      	movs	r2, #1
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	fa02 f303 	lsl.w	r3, r2, r3
 8002526:	43db      	mvns	r3, r3
 8002528:	69fa      	ldr	r2, [r7, #28]
 800252a:	4013      	ands	r3, r2
 800252c:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f003 0201 	and.w	r2, r3, #1
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	fa02 f303 	lsl.w	r3, r2, r3
 800253c:	69fa      	ldr	r2, [r7, #28]
 800253e:	4313      	orrs	r3, r2
 8002540:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	69fa      	ldr	r2, [r7, #28]
 8002546:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8002548:	4a48      	ldr	r2, [pc, #288]	; (800266c <HAL_GPIO_Init+0x18c>)
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002550:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8002552:	4a46      	ldr	r2, [pc, #280]	; (800266c <HAL_GPIO_Init+0x18c>)
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	00db      	lsls	r3, r3, #3
 8002558:	4413      	add	r3, r2
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 800255e:	69bb      	ldr	r3, [r7, #24]
 8002560:	08da      	lsrs	r2, r3, #3
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	3208      	adds	r2, #8
 8002566:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800256a:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 800256c:	69bb      	ldr	r3, [r7, #24]
 800256e:	f003 0307 	and.w	r3, r3, #7
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	220f      	movs	r2, #15
 8002576:	fa02 f303 	lsl.w	r3, r2, r3
 800257a:	43db      	mvns	r3, r3
 800257c:	69fa      	ldr	r2, [r7, #28]
 800257e:	4013      	ands	r3, r2
 8002580:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8002582:	69bb      	ldr	r3, [r7, #24]
 8002584:	f003 0307 	and.w	r3, r3, #7
 8002588:	009b      	lsls	r3, r3, #2
 800258a:	220b      	movs	r2, #11
 800258c:	fa02 f303 	lsl.w	r3, r2, r3
 8002590:	69fa      	ldr	r2, [r7, #28]
 8002592:	4313      	orrs	r3, r2
 8002594:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8002596:	69bb      	ldr	r3, [r7, #24]
 8002598:	08da      	lsrs	r2, r3, #3
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	3208      	adds	r2, #8
 800259e:	69f9      	ldr	r1, [r7, #28]
 80025a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 80025aa:	69bb      	ldr	r3, [r7, #24]
 80025ac:	005b      	lsls	r3, r3, #1
 80025ae:	2203      	movs	r2, #3
 80025b0:	fa02 f303 	lsl.w	r3, r2, r3
 80025b4:	43db      	mvns	r3, r3
 80025b6:	69fa      	ldr	r2, [r7, #28]
 80025b8:	4013      	ands	r3, r2
 80025ba:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * 2U));
 80025bc:	69bb      	ldr	r3, [r7, #24]
 80025be:	005b      	lsls	r3, r3, #1
 80025c0:	2202      	movs	r2, #2
 80025c2:	fa02 f303 	lsl.w	r3, r2, r3
 80025c6:	69fa      	ldr	r2, [r7, #28]
 80025c8:	4313      	orrs	r3, r2
 80025ca:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	69fa      	ldr	r2, [r7, #28]
 80025d0:	601a      	str	r2, [r3, #0]
 80025d2:	e067      	b.n	80026a4 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	2b02      	cmp	r3, #2
 80025da:	d003      	beq.n	80025e4 <HAL_GPIO_Init+0x104>
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	2b12      	cmp	r3, #18
 80025e2:	d145      	bne.n	8002670 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	08da      	lsrs	r2, r3, #3
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	3208      	adds	r2, #8
 80025ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025f0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * 4U));
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	f003 0307 	and.w	r3, r3, #7
 80025f8:	009b      	lsls	r3, r3, #2
 80025fa:	220f      	movs	r2, #15
 80025fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002600:	43db      	mvns	r3, r3
 8002602:	69fa      	ldr	r2, [r7, #28]
 8002604:	4013      	ands	r3, r2
 8002606:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	691b      	ldr	r3, [r3, #16]
 800260c:	f003 020f 	and.w	r2, r3, #15
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	f003 0307 	and.w	r3, r3, #7
 8002616:	009b      	lsls	r3, r3, #2
 8002618:	fa02 f303 	lsl.w	r3, r2, r3
 800261c:	69fa      	ldr	r2, [r7, #28]
 800261e:	4313      	orrs	r3, r2
 8002620:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	08da      	lsrs	r2, r3, #3
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	3208      	adds	r2, #8
 800262a:	69f9      	ldr	r1, [r7, #28]
 800262c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 8002636:	69bb      	ldr	r3, [r7, #24]
 8002638:	005b      	lsls	r3, r3, #1
 800263a:	2203      	movs	r2, #3
 800263c:	fa02 f303 	lsl.w	r3, r2, r3
 8002640:	43db      	mvns	r3, r3
 8002642:	69fa      	ldr	r2, [r7, #28]
 8002644:	4013      	ands	r3, r2
 8002646:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * 2U));
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	f003 0203 	and.w	r2, r3, #3
 8002650:	69bb      	ldr	r3, [r7, #24]
 8002652:	005b      	lsls	r3, r3, #1
 8002654:	fa02 f303 	lsl.w	r3, r2, r3
 8002658:	69fa      	ldr	r2, [r7, #28]
 800265a:	4313      	orrs	r3, r2
 800265c:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	69fa      	ldr	r2, [r7, #28]
 8002662:	601a      	str	r2, [r3, #0]
 8002664:	e01e      	b.n	80026a4 <HAL_GPIO_Init+0x1c4>
 8002666:	bf00      	nop
 8002668:	46020000 	.word	0x46020000
 800266c:	0800f204 	.word	0x0800f204
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 8002676:	69bb      	ldr	r3, [r7, #24]
 8002678:	005b      	lsls	r3, r3, #1
 800267a:	2203      	movs	r2, #3
 800267c:	fa02 f303 	lsl.w	r3, r2, r3
 8002680:	43db      	mvns	r3, r3
 8002682:	69fa      	ldr	r2, [r7, #28]
 8002684:	4013      	ands	r3, r2
 8002686:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * 2U));
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	f003 0203 	and.w	r2, r3, #3
 8002690:	69bb      	ldr	r3, [r7, #24]
 8002692:	005b      	lsls	r3, r3, #1
 8002694:	fa02 f303 	lsl.w	r3, r2, r3
 8002698:	69fa      	ldr	r2, [r7, #28]
 800269a:	4313      	orrs	r3, r2
 800269c:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	69fa      	ldr	r2, [r7, #28]
 80026a2:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	2b01      	cmp	r3, #1
 80026aa:	d00b      	beq.n	80026c4 <HAL_GPIO_Init+0x1e4>
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	2b02      	cmp	r3, #2
 80026b2:	d007      	beq.n	80026c4 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80026b8:	2b11      	cmp	r3, #17
 80026ba:	d003      	beq.n	80026c4 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	2b12      	cmp	r3, #18
 80026c2:	d130      	bne.n	8002726 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 80026c4:	693b      	ldr	r3, [r7, #16]
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * 2U));
 80026ca:	69bb      	ldr	r3, [r7, #24]
 80026cc:	005b      	lsls	r3, r3, #1
 80026ce:	2203      	movs	r2, #3
 80026d0:	fa02 f303 	lsl.w	r3, r2, r3
 80026d4:	43db      	mvns	r3, r3
 80026d6:	69fa      	ldr	r2, [r7, #28]
 80026d8:	4013      	ands	r3, r2
 80026da:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * 2U));
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	68da      	ldr	r2, [r3, #12]
 80026e0:	69bb      	ldr	r3, [r7, #24]
 80026e2:	005b      	lsls	r3, r3, #1
 80026e4:	fa02 f303 	lsl.w	r3, r2, r3
 80026e8:	69fa      	ldr	r2, [r7, #28]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	69fa      	ldr	r2, [r7, #28]
 80026f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 80026fa:	2201      	movs	r2, #1
 80026fc:	69bb      	ldr	r3, [r7, #24]
 80026fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002702:	43db      	mvns	r3, r3
 8002704:	69fa      	ldr	r2, [r7, #28]
 8002706:	4013      	ands	r3, r2
 8002708:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	091b      	lsrs	r3, r3, #4
 8002710:	f003 0201 	and.w	r2, r3, #1
 8002714:	69bb      	ldr	r3, [r7, #24]
 8002716:	fa02 f303 	lsl.w	r3, r2, r3
 800271a:	69fa      	ldr	r2, [r7, #28]
 800271c:	4313      	orrs	r3, r2
 800271e:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8002720:	693b      	ldr	r3, [r7, #16]
 8002722:	69fa      	ldr	r2, [r7, #28]
 8002724:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	2b03      	cmp	r3, #3
 800272c:	d017      	beq.n	800275e <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	68db      	ldr	r3, [r3, #12]
 8002732:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * 2U));
 8002734:	69bb      	ldr	r3, [r7, #24]
 8002736:	005b      	lsls	r3, r3, #1
 8002738:	2203      	movs	r2, #3
 800273a:	fa02 f303 	lsl.w	r3, r2, r3
 800273e:	43db      	mvns	r3, r3
 8002740:	69fa      	ldr	r2, [r7, #28]
 8002742:	4013      	ands	r3, r2
 8002744:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * 2U));
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	689a      	ldr	r2, [r3, #8]
 800274a:	69bb      	ldr	r3, [r7, #24]
 800274c:	005b      	lsls	r3, r3, #1
 800274e:	fa02 f303 	lsl.w	r3, r2, r3
 8002752:	69fa      	ldr	r2, [r7, #28]
 8002754:	4313      	orrs	r3, r2
 8002756:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	69fa      	ldr	r2, [r7, #28]
 800275c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002766:	2b00      	cmp	r3, #0
 8002768:	d07c      	beq.n	8002864 <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800276a:	4a47      	ldr	r2, [pc, #284]	; (8002888 <HAL_GPIO_Init+0x3a8>)
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	089b      	lsrs	r3, r3, #2
 8002770:	3318      	adds	r3, #24
 8002772:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002776:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	f003 0303 	and.w	r3, r3, #3
 800277e:	00db      	lsls	r3, r3, #3
 8002780:	220f      	movs	r2, #15
 8002782:	fa02 f303 	lsl.w	r3, r2, r3
 8002786:	43db      	mvns	r3, r3
 8002788:	69fa      	ldr	r2, [r7, #28]
 800278a:	4013      	ands	r3, r2
 800278c:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	0a9a      	lsrs	r2, r3, #10
 8002792:	4b3e      	ldr	r3, [pc, #248]	; (800288c <HAL_GPIO_Init+0x3ac>)
 8002794:	4013      	ands	r3, r2
 8002796:	697a      	ldr	r2, [r7, #20]
 8002798:	f002 0203 	and.w	r2, r2, #3
 800279c:	00d2      	lsls	r2, r2, #3
 800279e:	4093      	lsls	r3, r2
 80027a0:	69fa      	ldr	r2, [r7, #28]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 80027a6:	4938      	ldr	r1, [pc, #224]	; (8002888 <HAL_GPIO_Init+0x3a8>)
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	089b      	lsrs	r3, r3, #2
 80027ac:	3318      	adds	r3, #24
 80027ae:	69fa      	ldr	r2, [r7, #28]
 80027b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80027b4:	4b34      	ldr	r3, [pc, #208]	; (8002888 <HAL_GPIO_Init+0x3a8>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	43db      	mvns	r3, r3
 80027be:	69fa      	ldr	r2, [r7, #28]
 80027c0:	4013      	ands	r3, r2
 80027c2:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d003      	beq.n	80027d8 <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 80027d0:	69fa      	ldr	r2, [r7, #28]
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	4313      	orrs	r3, r2
 80027d6:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 80027d8:	4a2b      	ldr	r2, [pc, #172]	; (8002888 <HAL_GPIO_Init+0x3a8>)
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80027de:	4b2a      	ldr	r3, [pc, #168]	; (8002888 <HAL_GPIO_Init+0x3a8>)
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	43db      	mvns	r3, r3
 80027e8:	69fa      	ldr	r2, [r7, #28]
 80027ea:	4013      	ands	r3, r2
 80027ec:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d003      	beq.n	8002802 <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 80027fa:	69fa      	ldr	r2, [r7, #28]
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	4313      	orrs	r3, r2
 8002800:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8002802:	4a21      	ldr	r2, [pc, #132]	; (8002888 <HAL_GPIO_Init+0x3a8>)
 8002804:	69fb      	ldr	r3, [r7, #28]
 8002806:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8002808:	4b1f      	ldr	r3, [pc, #124]	; (8002888 <HAL_GPIO_Init+0x3a8>)
 800280a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800280e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	43db      	mvns	r3, r3
 8002814:	69fa      	ldr	r2, [r7, #28]
 8002816:	4013      	ands	r3, r2
 8002818:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002822:	2b00      	cmp	r3, #0
 8002824:	d003      	beq.n	800282e <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 8002826:	69fa      	ldr	r2, [r7, #28]
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	4313      	orrs	r3, r2
 800282c:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 800282e:	4a16      	ldr	r2, [pc, #88]	; (8002888 <HAL_GPIO_Init+0x3a8>)
 8002830:	69fb      	ldr	r3, [r7, #28]
 8002832:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        tmp = EXTI->IMR1;
 8002836:	4b14      	ldr	r3, [pc, #80]	; (8002888 <HAL_GPIO_Init+0x3a8>)
 8002838:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800283c:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	43db      	mvns	r3, r3
 8002842:	69fa      	ldr	r2, [r7, #28]
 8002844:	4013      	ands	r3, r2
 8002846:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002850:	2b00      	cmp	r3, #0
 8002852:	d003      	beq.n	800285c <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 8002854:	69fa      	ldr	r2, [r7, #28]
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	4313      	orrs	r3, r2
 800285a:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 800285c:	4a0a      	ldr	r2, [pc, #40]	; (8002888 <HAL_GPIO_Init+0x3a8>)
 800285e:	69fb      	ldr	r3, [r7, #28]
 8002860:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      }
    }
    position++;
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	3301      	adds	r3, #1
 8002868:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	fa22 f303 	lsr.w	r3, r2, r3
 8002874:	2b00      	cmp	r3, #0
 8002876:	f47f ae3d 	bne.w	80024f4 <HAL_GPIO_Init+0x14>
  }
}
 800287a:	bf00      	nop
 800287c:	bf00      	nop
 800287e:	3724      	adds	r7, #36	; 0x24
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr
 8002888:	46022000 	.word	0x46022000
 800288c:	002f7f7f 	.word	0x002f7f7f

08002890 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
 8002898:	460b      	mov	r3, r1
 800289a:	807b      	strh	r3, [r7, #2]
 800289c:	4613      	mov	r3, r2
 800289e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80028a0:	787b      	ldrb	r3, [r7, #1]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d003      	beq.n	80028ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80028a6:	887a      	ldrh	r2, [r7, #2]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 80028ac:	e002      	b.n	80028b4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 80028ae:	887a      	ldrh	r2, [r7, #2]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80028b4:	bf00      	nop
 80028b6:	370c      	adds	r7, #12
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr

080028c0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	4603      	mov	r3, r0
 80028c8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 80028ca:	4b0f      	ldr	r3, [pc, #60]	; (8002908 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80028cc:	68da      	ldr	r2, [r3, #12]
 80028ce:	88fb      	ldrh	r3, [r7, #6]
 80028d0:	4013      	ands	r3, r2
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d006      	beq.n	80028e4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80028d6:	4a0c      	ldr	r2, [pc, #48]	; (8002908 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80028d8:	88fb      	ldrh	r3, [r7, #6]
 80028da:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80028dc:	88fb      	ldrh	r3, [r7, #6]
 80028de:	4618      	mov	r0, r3
 80028e0:	f7fe ffd4 	bl	800188c <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 80028e4:	4b08      	ldr	r3, [pc, #32]	; (8002908 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80028e6:	691a      	ldr	r2, [r3, #16]
 80028e8:	88fb      	ldrh	r3, [r7, #6]
 80028ea:	4013      	ands	r3, r2
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d006      	beq.n	80028fe <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80028f0:	4a05      	ldr	r2, [pc, #20]	; (8002908 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80028f2:	88fb      	ldrh	r3, [r7, #6]
 80028f4:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80028f6:	88fb      	ldrh	r3, [r7, #6]
 80028f8:	4618      	mov	r0, r3
 80028fa:	f000 f807 	bl	800290c <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80028fe:	bf00      	nop
 8002900:	3708      	adds	r7, #8
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	46022000 	.word	0x46022000

0800290c <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line falling detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 800290c:	b480      	push	{r7}
 800290e:	b083      	sub	sp, #12
 8002910:	af00      	add	r7, sp, #0
 8002912:	4603      	mov	r3, r0
 8002914:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8002916:	bf00      	nop
 8002918:	370c      	adds	r7, #12
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr

08002922 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002922:	b580      	push	{r7, lr}
 8002924:	b082      	sub	sp, #8
 8002926:	af00      	add	r7, sp, #0
 8002928:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d101      	bne.n	8002934 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	e081      	b.n	8002a38 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800293a:	b2db      	uxtb	r3, r3
 800293c:	2b00      	cmp	r3, #0
 800293e:	d106      	bne.n	800294e <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2200      	movs	r2, #0
 8002944:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002948:	6878      	ldr	r0, [r7, #4]
 800294a:	f7ff f9e7 	bl	8001d1c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2224      	movs	r2, #36	; 0x24
 8002952:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f022 0201 	bic.w	r2, r2, #1
 8002964:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	685a      	ldr	r2, [r3, #4]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002972:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	689a      	ldr	r2, [r3, #8]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002982:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	68db      	ldr	r3, [r3, #12]
 8002988:	2b01      	cmp	r3, #1
 800298a:	d107      	bne.n	800299c <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	689a      	ldr	r2, [r3, #8]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002998:	609a      	str	r2, [r3, #8]
 800299a:	e006      	b.n	80029aa <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	689a      	ldr	r2, [r3, #8]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80029a8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	68db      	ldr	r3, [r3, #12]
 80029ae:	2b02      	cmp	r3, #2
 80029b0:	d104      	bne.n	80029bc <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80029ba:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	6812      	ldr	r2, [r2, #0]
 80029c6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80029ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80029ce:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	68da      	ldr	r2, [r3, #12]
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80029de:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	691a      	ldr	r2, [r3, #16]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	695b      	ldr	r3, [r3, #20]
 80029e8:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	699b      	ldr	r3, [r3, #24]
 80029f0:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	430a      	orrs	r2, r1
 80029f8:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	69d9      	ldr	r1, [r3, #28]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6a1a      	ldr	r2, [r3, #32]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	430a      	orrs	r2, r1
 8002a08:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f042 0201 	orr.w	r2, r2, #1
 8002a18:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2220      	movs	r2, #32
 8002a24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2200      	movs	r2, #0
 8002a32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002a36:	2300      	movs	r3, #0
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3708      	adds	r7, #8
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}

08002a40 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b088      	sub	sp, #32
 8002a44:	af02      	add	r7, sp, #8
 8002a46:	60f8      	str	r0, [r7, #12]
 8002a48:	4608      	mov	r0, r1
 8002a4a:	4611      	mov	r1, r2
 8002a4c:	461a      	mov	r2, r3
 8002a4e:	4603      	mov	r3, r0
 8002a50:	817b      	strh	r3, [r7, #10]
 8002a52:	460b      	mov	r3, r1
 8002a54:	813b      	strh	r3, [r7, #8]
 8002a56:	4613      	mov	r3, r2
 8002a58:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	2b20      	cmp	r3, #32
 8002a64:	f040 80f9 	bne.w	8002c5a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a68:	6a3b      	ldr	r3, [r7, #32]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d002      	beq.n	8002a74 <HAL_I2C_Mem_Write+0x34>
 8002a6e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d105      	bne.n	8002a80 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a7a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	e0ed      	b.n	8002c5c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d101      	bne.n	8002a8e <HAL_I2C_Mem_Write+0x4e>
 8002a8a:	2302      	movs	r3, #2
 8002a8c:	e0e6      	b.n	8002c5c <HAL_I2C_Mem_Write+0x21c>
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	2201      	movs	r2, #1
 8002a92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002a96:	f7ff fbe3 	bl	8002260 <HAL_GetTick>
 8002a9a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	9300      	str	r3, [sp, #0]
 8002aa0:	2319      	movs	r3, #25
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002aa8:	68f8      	ldr	r0, [r7, #12]
 8002aaa:	f000 fac3 	bl	8003034 <I2C_WaitOnFlagUntilTimeout>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d001      	beq.n	8002ab8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e0d1      	b.n	8002c5c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2221      	movs	r2, #33	; 0x21
 8002abc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	2240      	movs	r2, #64	; 0x40
 8002ac4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	2200      	movs	r2, #0
 8002acc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	6a3a      	ldr	r2, [r7, #32]
 8002ad2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002ad8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	2200      	movs	r2, #0
 8002ade:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002ae0:	88f8      	ldrh	r0, [r7, #6]
 8002ae2:	893a      	ldrh	r2, [r7, #8]
 8002ae4:	8979      	ldrh	r1, [r7, #10]
 8002ae6:	697b      	ldr	r3, [r7, #20]
 8002ae8:	9301      	str	r3, [sp, #4]
 8002aea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002aec:	9300      	str	r3, [sp, #0]
 8002aee:	4603      	mov	r3, r0
 8002af0:	68f8      	ldr	r0, [r7, #12]
 8002af2:	f000 f9d3 	bl	8002e9c <I2C_RequestMemoryWrite>
 8002af6:	4603      	mov	r3, r0
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d005      	beq.n	8002b08 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	2200      	movs	r2, #0
 8002b00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e0a9      	b.n	8002c5c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b0c:	b29b      	uxth	r3, r3
 8002b0e:	2bff      	cmp	r3, #255	; 0xff
 8002b10:	d90e      	bls.n	8002b30 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	22ff      	movs	r2, #255	; 0xff
 8002b16:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b1c:	b2da      	uxtb	r2, r3
 8002b1e:	8979      	ldrh	r1, [r7, #10]
 8002b20:	2300      	movs	r3, #0
 8002b22:	9300      	str	r3, [sp, #0]
 8002b24:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002b28:	68f8      	ldr	r0, [r7, #12]
 8002b2a:	f000 fc3d 	bl	80033a8 <I2C_TransferConfig>
 8002b2e:	e00f      	b.n	8002b50 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b34:	b29a      	uxth	r2, r3
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b3e:	b2da      	uxtb	r2, r3
 8002b40:	8979      	ldrh	r1, [r7, #10]
 8002b42:	2300      	movs	r3, #0
 8002b44:	9300      	str	r3, [sp, #0]
 8002b46:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002b4a:	68f8      	ldr	r0, [r7, #12]
 8002b4c:	f000 fc2c 	bl	80033a8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b50:	697a      	ldr	r2, [r7, #20]
 8002b52:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002b54:	68f8      	ldr	r0, [r7, #12]
 8002b56:	f000 fabc 	bl	80030d2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d001      	beq.n	8002b64 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e07b      	b.n	8002c5c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b68:	781a      	ldrb	r2, [r3, #0]
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b74:	1c5a      	adds	r2, r3, #1
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b7e:	b29b      	uxth	r3, r3
 8002b80:	3b01      	subs	r3, #1
 8002b82:	b29a      	uxth	r2, r3
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b8c:	3b01      	subs	r3, #1
 8002b8e:	b29a      	uxth	r2, r3
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b98:	b29b      	uxth	r3, r3
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d034      	beq.n	8002c08 <HAL_I2C_Mem_Write+0x1c8>
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d130      	bne.n	8002c08 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	9300      	str	r3, [sp, #0]
 8002baa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bac:	2200      	movs	r2, #0
 8002bae:	2180      	movs	r1, #128	; 0x80
 8002bb0:	68f8      	ldr	r0, [r7, #12]
 8002bb2:	f000 fa3f 	bl	8003034 <I2C_WaitOnFlagUntilTimeout>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d001      	beq.n	8002bc0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e04d      	b.n	8002c5c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bc4:	b29b      	uxth	r3, r3
 8002bc6:	2bff      	cmp	r3, #255	; 0xff
 8002bc8:	d90e      	bls.n	8002be8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	22ff      	movs	r2, #255	; 0xff
 8002bce:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bd4:	b2da      	uxtb	r2, r3
 8002bd6:	8979      	ldrh	r1, [r7, #10]
 8002bd8:	2300      	movs	r3, #0
 8002bda:	9300      	str	r3, [sp, #0]
 8002bdc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002be0:	68f8      	ldr	r0, [r7, #12]
 8002be2:	f000 fbe1 	bl	80033a8 <I2C_TransferConfig>
 8002be6:	e00f      	b.n	8002c08 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bec:	b29a      	uxth	r2, r3
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bf6:	b2da      	uxtb	r2, r3
 8002bf8:	8979      	ldrh	r1, [r7, #10]
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	9300      	str	r3, [sp, #0]
 8002bfe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002c02:	68f8      	ldr	r0, [r7, #12]
 8002c04:	f000 fbd0 	bl	80033a8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c0c:	b29b      	uxth	r3, r3
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d19e      	bne.n	8002b50 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c12:	697a      	ldr	r2, [r7, #20]
 8002c14:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002c16:	68f8      	ldr	r0, [r7, #12]
 8002c18:	f000 faa2 	bl	8003160 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d001      	beq.n	8002c26 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	e01a      	b.n	8002c5c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	2220      	movs	r2, #32
 8002c2c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	6859      	ldr	r1, [r3, #4]
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	4b0a      	ldr	r3, [pc, #40]	; (8002c64 <HAL_I2C_Mem_Write+0x224>)
 8002c3a:	400b      	ands	r3, r1
 8002c3c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	2220      	movs	r2, #32
 8002c42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2200      	movs	r2, #0
 8002c52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002c56:	2300      	movs	r3, #0
 8002c58:	e000      	b.n	8002c5c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002c5a:	2302      	movs	r3, #2
  }
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	3718      	adds	r7, #24
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	fe00e800 	.word	0xfe00e800

08002c68 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b088      	sub	sp, #32
 8002c6c:	af02      	add	r7, sp, #8
 8002c6e:	60f8      	str	r0, [r7, #12]
 8002c70:	4608      	mov	r0, r1
 8002c72:	4611      	mov	r1, r2
 8002c74:	461a      	mov	r2, r3
 8002c76:	4603      	mov	r3, r0
 8002c78:	817b      	strh	r3, [r7, #10]
 8002c7a:	460b      	mov	r3, r1
 8002c7c:	813b      	strh	r3, [r7, #8]
 8002c7e:	4613      	mov	r3, r2
 8002c80:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	2b20      	cmp	r3, #32
 8002c8c:	f040 80fd 	bne.w	8002e8a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c90:	6a3b      	ldr	r3, [r7, #32]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d002      	beq.n	8002c9c <HAL_I2C_Mem_Read+0x34>
 8002c96:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d105      	bne.n	8002ca8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ca2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e0f1      	b.n	8002e8c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d101      	bne.n	8002cb6 <HAL_I2C_Mem_Read+0x4e>
 8002cb2:	2302      	movs	r3, #2
 8002cb4:	e0ea      	b.n	8002e8c <HAL_I2C_Mem_Read+0x224>
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2201      	movs	r2, #1
 8002cba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002cbe:	f7ff facf 	bl	8002260 <HAL_GetTick>
 8002cc2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002cc4:	697b      	ldr	r3, [r7, #20]
 8002cc6:	9300      	str	r3, [sp, #0]
 8002cc8:	2319      	movs	r3, #25
 8002cca:	2201      	movs	r2, #1
 8002ccc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002cd0:	68f8      	ldr	r0, [r7, #12]
 8002cd2:	f000 f9af 	bl	8003034 <I2C_WaitOnFlagUntilTimeout>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d001      	beq.n	8002ce0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	e0d5      	b.n	8002e8c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	2222      	movs	r2, #34	; 0x22
 8002ce4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	2240      	movs	r2, #64	; 0x40
 8002cec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	6a3a      	ldr	r2, [r7, #32]
 8002cfa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002d00:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	2200      	movs	r2, #0
 8002d06:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002d08:	88f8      	ldrh	r0, [r7, #6]
 8002d0a:	893a      	ldrh	r2, [r7, #8]
 8002d0c:	8979      	ldrh	r1, [r7, #10]
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	9301      	str	r3, [sp, #4]
 8002d12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d14:	9300      	str	r3, [sp, #0]
 8002d16:	4603      	mov	r3, r0
 8002d18:	68f8      	ldr	r0, [r7, #12]
 8002d1a:	f000 f913 	bl	8002f44 <I2C_RequestMemoryRead>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d005      	beq.n	8002d30 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	2200      	movs	r2, #0
 8002d28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e0ad      	b.n	8002e8c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d34:	b29b      	uxth	r3, r3
 8002d36:	2bff      	cmp	r3, #255	; 0xff
 8002d38:	d90e      	bls.n	8002d58 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	22ff      	movs	r2, #255	; 0xff
 8002d3e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d44:	b2da      	uxtb	r2, r3
 8002d46:	8979      	ldrh	r1, [r7, #10]
 8002d48:	4b52      	ldr	r3, [pc, #328]	; (8002e94 <HAL_I2C_Mem_Read+0x22c>)
 8002d4a:	9300      	str	r3, [sp, #0]
 8002d4c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002d50:	68f8      	ldr	r0, [r7, #12]
 8002d52:	f000 fb29 	bl	80033a8 <I2C_TransferConfig>
 8002d56:	e00f      	b.n	8002d78 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d5c:	b29a      	uxth	r2, r3
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d66:	b2da      	uxtb	r2, r3
 8002d68:	8979      	ldrh	r1, [r7, #10]
 8002d6a:	4b4a      	ldr	r3, [pc, #296]	; (8002e94 <HAL_I2C_Mem_Read+0x22c>)
 8002d6c:	9300      	str	r3, [sp, #0]
 8002d6e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002d72:	68f8      	ldr	r0, [r7, #12]
 8002d74:	f000 fb18 	bl	80033a8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	9300      	str	r3, [sp, #0]
 8002d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d7e:	2200      	movs	r2, #0
 8002d80:	2104      	movs	r1, #4
 8002d82:	68f8      	ldr	r0, [r7, #12]
 8002d84:	f000 f956 	bl	8003034 <I2C_WaitOnFlagUntilTimeout>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d001      	beq.n	8002d92 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e07c      	b.n	8002e8c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d9c:	b2d2      	uxtb	r2, r2
 8002d9e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002da4:	1c5a      	adds	r2, r3, #1
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dae:	3b01      	subs	r3, #1
 8002db0:	b29a      	uxth	r2, r3
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dba:	b29b      	uxth	r3, r3
 8002dbc:	3b01      	subs	r3, #1
 8002dbe:	b29a      	uxth	r2, r3
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dc8:	b29b      	uxth	r3, r3
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d034      	beq.n	8002e38 <HAL_I2C_Mem_Read+0x1d0>
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d130      	bne.n	8002e38 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	9300      	str	r3, [sp, #0]
 8002dda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ddc:	2200      	movs	r2, #0
 8002dde:	2180      	movs	r1, #128	; 0x80
 8002de0:	68f8      	ldr	r0, [r7, #12]
 8002de2:	f000 f927 	bl	8003034 <I2C_WaitOnFlagUntilTimeout>
 8002de6:	4603      	mov	r3, r0
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d001      	beq.n	8002df0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	e04d      	b.n	8002e8c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002df4:	b29b      	uxth	r3, r3
 8002df6:	2bff      	cmp	r3, #255	; 0xff
 8002df8:	d90e      	bls.n	8002e18 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	22ff      	movs	r2, #255	; 0xff
 8002dfe:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e04:	b2da      	uxtb	r2, r3
 8002e06:	8979      	ldrh	r1, [r7, #10]
 8002e08:	2300      	movs	r3, #0
 8002e0a:	9300      	str	r3, [sp, #0]
 8002e0c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002e10:	68f8      	ldr	r0, [r7, #12]
 8002e12:	f000 fac9 	bl	80033a8 <I2C_TransferConfig>
 8002e16:	e00f      	b.n	8002e38 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e1c:	b29a      	uxth	r2, r3
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e26:	b2da      	uxtb	r2, r3
 8002e28:	8979      	ldrh	r1, [r7, #10]
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	9300      	str	r3, [sp, #0]
 8002e2e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e32:	68f8      	ldr	r0, [r7, #12]
 8002e34:	f000 fab8 	bl	80033a8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e3c:	b29b      	uxth	r3, r3
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d19a      	bne.n	8002d78 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e42:	697a      	ldr	r2, [r7, #20]
 8002e44:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002e46:	68f8      	ldr	r0, [r7, #12]
 8002e48:	f000 f98a 	bl	8003160 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d001      	beq.n	8002e56 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e01a      	b.n	8002e8c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	2220      	movs	r2, #32
 8002e5c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	6859      	ldr	r1, [r3, #4]
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	4b0b      	ldr	r3, [pc, #44]	; (8002e98 <HAL_I2C_Mem_Read+0x230>)
 8002e6a:	400b      	ands	r3, r1
 8002e6c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2220      	movs	r2, #32
 8002e72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	2200      	movs	r2, #0
 8002e82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002e86:	2300      	movs	r3, #0
 8002e88:	e000      	b.n	8002e8c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002e8a:	2302      	movs	r3, #2
  }
}
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	3718      	adds	r7, #24
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bd80      	pop	{r7, pc}
 8002e94:	80002400 	.word	0x80002400
 8002e98:	fe00e800 	.word	0xfe00e800

08002e9c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b086      	sub	sp, #24
 8002ea0:	af02      	add	r7, sp, #8
 8002ea2:	60f8      	str	r0, [r7, #12]
 8002ea4:	4608      	mov	r0, r1
 8002ea6:	4611      	mov	r1, r2
 8002ea8:	461a      	mov	r2, r3
 8002eaa:	4603      	mov	r3, r0
 8002eac:	817b      	strh	r3, [r7, #10]
 8002eae:	460b      	mov	r3, r1
 8002eb0:	813b      	strh	r3, [r7, #8]
 8002eb2:	4613      	mov	r3, r2
 8002eb4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002eb6:	88fb      	ldrh	r3, [r7, #6]
 8002eb8:	b2da      	uxtb	r2, r3
 8002eba:	8979      	ldrh	r1, [r7, #10]
 8002ebc:	4b20      	ldr	r3, [pc, #128]	; (8002f40 <I2C_RequestMemoryWrite+0xa4>)
 8002ebe:	9300      	str	r3, [sp, #0]
 8002ec0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002ec4:	68f8      	ldr	r0, [r7, #12]
 8002ec6:	f000 fa6f 	bl	80033a8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002eca:	69fa      	ldr	r2, [r7, #28]
 8002ecc:	69b9      	ldr	r1, [r7, #24]
 8002ece:	68f8      	ldr	r0, [r7, #12]
 8002ed0:	f000 f8ff 	bl	80030d2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d001      	beq.n	8002ede <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e02c      	b.n	8002f38 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002ede:	88fb      	ldrh	r3, [r7, #6]
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d105      	bne.n	8002ef0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002ee4:	893b      	ldrh	r3, [r7, #8]
 8002ee6:	b2da      	uxtb	r2, r3
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	629a      	str	r2, [r3, #40]	; 0x28
 8002eee:	e015      	b.n	8002f1c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002ef0:	893b      	ldrh	r3, [r7, #8]
 8002ef2:	0a1b      	lsrs	r3, r3, #8
 8002ef4:	b29b      	uxth	r3, r3
 8002ef6:	b2da      	uxtb	r2, r3
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002efe:	69fa      	ldr	r2, [r7, #28]
 8002f00:	69b9      	ldr	r1, [r7, #24]
 8002f02:	68f8      	ldr	r0, [r7, #12]
 8002f04:	f000 f8e5 	bl	80030d2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d001      	beq.n	8002f12 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e012      	b.n	8002f38 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002f12:	893b      	ldrh	r3, [r7, #8]
 8002f14:	b2da      	uxtb	r2, r3
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002f1c:	69fb      	ldr	r3, [r7, #28]
 8002f1e:	9300      	str	r3, [sp, #0]
 8002f20:	69bb      	ldr	r3, [r7, #24]
 8002f22:	2200      	movs	r2, #0
 8002f24:	2180      	movs	r1, #128	; 0x80
 8002f26:	68f8      	ldr	r0, [r7, #12]
 8002f28:	f000 f884 	bl	8003034 <I2C_WaitOnFlagUntilTimeout>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d001      	beq.n	8002f36 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e000      	b.n	8002f38 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002f36:	2300      	movs	r3, #0
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	3710      	adds	r7, #16
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	80002000 	.word	0x80002000

08002f44 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b086      	sub	sp, #24
 8002f48:	af02      	add	r7, sp, #8
 8002f4a:	60f8      	str	r0, [r7, #12]
 8002f4c:	4608      	mov	r0, r1
 8002f4e:	4611      	mov	r1, r2
 8002f50:	461a      	mov	r2, r3
 8002f52:	4603      	mov	r3, r0
 8002f54:	817b      	strh	r3, [r7, #10]
 8002f56:	460b      	mov	r3, r1
 8002f58:	813b      	strh	r3, [r7, #8]
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002f5e:	88fb      	ldrh	r3, [r7, #6]
 8002f60:	b2da      	uxtb	r2, r3
 8002f62:	8979      	ldrh	r1, [r7, #10]
 8002f64:	4b20      	ldr	r3, [pc, #128]	; (8002fe8 <I2C_RequestMemoryRead+0xa4>)
 8002f66:	9300      	str	r3, [sp, #0]
 8002f68:	2300      	movs	r3, #0
 8002f6a:	68f8      	ldr	r0, [r7, #12]
 8002f6c:	f000 fa1c 	bl	80033a8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f70:	69fa      	ldr	r2, [r7, #28]
 8002f72:	69b9      	ldr	r1, [r7, #24]
 8002f74:	68f8      	ldr	r0, [r7, #12]
 8002f76:	f000 f8ac 	bl	80030d2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d001      	beq.n	8002f84 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002f80:	2301      	movs	r3, #1
 8002f82:	e02c      	b.n	8002fde <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002f84:	88fb      	ldrh	r3, [r7, #6]
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d105      	bne.n	8002f96 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002f8a:	893b      	ldrh	r3, [r7, #8]
 8002f8c:	b2da      	uxtb	r2, r3
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	629a      	str	r2, [r3, #40]	; 0x28
 8002f94:	e015      	b.n	8002fc2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002f96:	893b      	ldrh	r3, [r7, #8]
 8002f98:	0a1b      	lsrs	r3, r3, #8
 8002f9a:	b29b      	uxth	r3, r3
 8002f9c:	b2da      	uxtb	r2, r3
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fa4:	69fa      	ldr	r2, [r7, #28]
 8002fa6:	69b9      	ldr	r1, [r7, #24]
 8002fa8:	68f8      	ldr	r0, [r7, #12]
 8002faa:	f000 f892 	bl	80030d2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d001      	beq.n	8002fb8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e012      	b.n	8002fde <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002fb8:	893b      	ldrh	r3, [r7, #8]
 8002fba:	b2da      	uxtb	r2, r3
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	9300      	str	r3, [sp, #0]
 8002fc6:	69bb      	ldr	r3, [r7, #24]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	2140      	movs	r1, #64	; 0x40
 8002fcc:	68f8      	ldr	r0, [r7, #12]
 8002fce:	f000 f831 	bl	8003034 <I2C_WaitOnFlagUntilTimeout>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d001      	beq.n	8002fdc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	e000      	b.n	8002fde <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002fdc:	2300      	movs	r3, #0
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3710      	adds	r7, #16
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	80002000 	.word	0x80002000

08002fec <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	699b      	ldr	r3, [r3, #24]
 8002ffa:	f003 0302 	and.w	r3, r3, #2
 8002ffe:	2b02      	cmp	r3, #2
 8003000:	d103      	bne.n	800300a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	2200      	movs	r2, #0
 8003008:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	699b      	ldr	r3, [r3, #24]
 8003010:	f003 0301 	and.w	r3, r3, #1
 8003014:	2b01      	cmp	r3, #1
 8003016:	d007      	beq.n	8003028 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	699a      	ldr	r2, [r3, #24]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f042 0201 	orr.w	r2, r2, #1
 8003026:	619a      	str	r2, [r3, #24]
  }
}
 8003028:	bf00      	nop
 800302a:	370c      	adds	r7, #12
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr

08003034 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b084      	sub	sp, #16
 8003038:	af00      	add	r7, sp, #0
 800303a:	60f8      	str	r0, [r7, #12]
 800303c:	60b9      	str	r1, [r7, #8]
 800303e:	603b      	str	r3, [r7, #0]
 8003040:	4613      	mov	r3, r2
 8003042:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003044:	e031      	b.n	80030aa <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800304c:	d02d      	beq.n	80030aa <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800304e:	f7ff f907 	bl	8002260 <HAL_GetTick>
 8003052:	4602      	mov	r2, r0
 8003054:	69bb      	ldr	r3, [r7, #24]
 8003056:	1ad3      	subs	r3, r2, r3
 8003058:	683a      	ldr	r2, [r7, #0]
 800305a:	429a      	cmp	r2, r3
 800305c:	d302      	bcc.n	8003064 <I2C_WaitOnFlagUntilTimeout+0x30>
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d122      	bne.n	80030aa <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	699a      	ldr	r2, [r3, #24]
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	4013      	ands	r3, r2
 800306e:	68ba      	ldr	r2, [r7, #8]
 8003070:	429a      	cmp	r2, r3
 8003072:	bf0c      	ite	eq
 8003074:	2301      	moveq	r3, #1
 8003076:	2300      	movne	r3, #0
 8003078:	b2db      	uxtb	r3, r3
 800307a:	461a      	mov	r2, r3
 800307c:	79fb      	ldrb	r3, [r7, #7]
 800307e:	429a      	cmp	r2, r3
 8003080:	d113      	bne.n	80030aa <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003086:	f043 0220 	orr.w	r2, r3, #32
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2220      	movs	r2, #32
 8003092:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2200      	movs	r2, #0
 800309a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2200      	movs	r2, #0
 80030a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e00f      	b.n	80030ca <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	699a      	ldr	r2, [r3, #24]
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	4013      	ands	r3, r2
 80030b4:	68ba      	ldr	r2, [r7, #8]
 80030b6:	429a      	cmp	r2, r3
 80030b8:	bf0c      	ite	eq
 80030ba:	2301      	moveq	r3, #1
 80030bc:	2300      	movne	r3, #0
 80030be:	b2db      	uxtb	r3, r3
 80030c0:	461a      	mov	r2, r3
 80030c2:	79fb      	ldrb	r3, [r7, #7]
 80030c4:	429a      	cmp	r2, r3
 80030c6:	d0be      	beq.n	8003046 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80030c8:	2300      	movs	r3, #0
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	3710      	adds	r7, #16
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}

080030d2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80030d2:	b580      	push	{r7, lr}
 80030d4:	b084      	sub	sp, #16
 80030d6:	af00      	add	r7, sp, #0
 80030d8:	60f8      	str	r0, [r7, #12]
 80030da:	60b9      	str	r1, [r7, #8]
 80030dc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80030de:	e033      	b.n	8003148 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80030e0:	687a      	ldr	r2, [r7, #4]
 80030e2:	68b9      	ldr	r1, [r7, #8]
 80030e4:	68f8      	ldr	r0, [r7, #12]
 80030e6:	f000 f87f 	bl	80031e8 <I2C_IsErrorOccurred>
 80030ea:	4603      	mov	r3, r0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d001      	beq.n	80030f4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	e031      	b.n	8003158 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80030fa:	d025      	beq.n	8003148 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030fc:	f7ff f8b0 	bl	8002260 <HAL_GetTick>
 8003100:	4602      	mov	r2, r0
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	1ad3      	subs	r3, r2, r3
 8003106:	68ba      	ldr	r2, [r7, #8]
 8003108:	429a      	cmp	r2, r3
 800310a:	d302      	bcc.n	8003112 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d11a      	bne.n	8003148 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	699b      	ldr	r3, [r3, #24]
 8003118:	f003 0302 	and.w	r3, r3, #2
 800311c:	2b02      	cmp	r3, #2
 800311e:	d013      	beq.n	8003148 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003124:	f043 0220 	orr.w	r2, r3, #32
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2220      	movs	r2, #32
 8003130:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2200      	movs	r2, #0
 8003138:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2200      	movs	r2, #0
 8003140:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003144:	2301      	movs	r3, #1
 8003146:	e007      	b.n	8003158 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	699b      	ldr	r3, [r3, #24]
 800314e:	f003 0302 	and.w	r3, r3, #2
 8003152:	2b02      	cmp	r3, #2
 8003154:	d1c4      	bne.n	80030e0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003156:	2300      	movs	r3, #0
}
 8003158:	4618      	mov	r0, r3
 800315a:	3710      	adds	r7, #16
 800315c:	46bd      	mov	sp, r7
 800315e:	bd80      	pop	{r7, pc}

08003160 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b084      	sub	sp, #16
 8003164:	af00      	add	r7, sp, #0
 8003166:	60f8      	str	r0, [r7, #12]
 8003168:	60b9      	str	r1, [r7, #8]
 800316a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800316c:	e02f      	b.n	80031ce <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	68b9      	ldr	r1, [r7, #8]
 8003172:	68f8      	ldr	r0, [r7, #12]
 8003174:	f000 f838 	bl	80031e8 <I2C_IsErrorOccurred>
 8003178:	4603      	mov	r3, r0
 800317a:	2b00      	cmp	r3, #0
 800317c:	d001      	beq.n	8003182 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800317e:	2301      	movs	r3, #1
 8003180:	e02d      	b.n	80031de <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003182:	f7ff f86d 	bl	8002260 <HAL_GetTick>
 8003186:	4602      	mov	r2, r0
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	1ad3      	subs	r3, r2, r3
 800318c:	68ba      	ldr	r2, [r7, #8]
 800318e:	429a      	cmp	r2, r3
 8003190:	d302      	bcc.n	8003198 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d11a      	bne.n	80031ce <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	699b      	ldr	r3, [r3, #24]
 800319e:	f003 0320 	and.w	r3, r3, #32
 80031a2:	2b20      	cmp	r3, #32
 80031a4:	d013      	beq.n	80031ce <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031aa:	f043 0220 	orr.w	r2, r3, #32
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2220      	movs	r2, #32
 80031b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2200      	movs	r2, #0
 80031be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2200      	movs	r2, #0
 80031c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e007      	b.n	80031de <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	699b      	ldr	r3, [r3, #24]
 80031d4:	f003 0320 	and.w	r3, r3, #32
 80031d8:	2b20      	cmp	r3, #32
 80031da:	d1c8      	bne.n	800316e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80031dc:	2300      	movs	r3, #0
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3710      	adds	r7, #16
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}
	...

080031e8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b08a      	sub	sp, #40	; 0x28
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	60f8      	str	r0, [r7, #12]
 80031f0:	60b9      	str	r1, [r7, #8]
 80031f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031f4:	2300      	movs	r3, #0
 80031f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	699b      	ldr	r3, [r3, #24]
 8003200:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003202:	2300      	movs	r3, #0
 8003204:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800320a:	69bb      	ldr	r3, [r7, #24]
 800320c:	f003 0310 	and.w	r3, r3, #16
 8003210:	2b00      	cmp	r3, #0
 8003212:	d068      	beq.n	80032e6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	2210      	movs	r2, #16
 800321a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800321c:	e049      	b.n	80032b2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003224:	d045      	beq.n	80032b2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003226:	f7ff f81b 	bl	8002260 <HAL_GetTick>
 800322a:	4602      	mov	r2, r0
 800322c:	69fb      	ldr	r3, [r7, #28]
 800322e:	1ad3      	subs	r3, r2, r3
 8003230:	68ba      	ldr	r2, [r7, #8]
 8003232:	429a      	cmp	r2, r3
 8003234:	d302      	bcc.n	800323c <I2C_IsErrorOccurred+0x54>
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d13a      	bne.n	80032b2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003246:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800324e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	699b      	ldr	r3, [r3, #24]
 8003256:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800325a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800325e:	d121      	bne.n	80032a4 <I2C_IsErrorOccurred+0xbc>
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003266:	d01d      	beq.n	80032a4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003268:	7cfb      	ldrb	r3, [r7, #19]
 800326a:	2b20      	cmp	r3, #32
 800326c:	d01a      	beq.n	80032a4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	685a      	ldr	r2, [r3, #4]
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800327c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800327e:	f7fe ffef 	bl	8002260 <HAL_GetTick>
 8003282:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003284:	e00e      	b.n	80032a4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003286:	f7fe ffeb 	bl	8002260 <HAL_GetTick>
 800328a:	4602      	mov	r2, r0
 800328c:	69fb      	ldr	r3, [r7, #28]
 800328e:	1ad3      	subs	r3, r2, r3
 8003290:	2b19      	cmp	r3, #25
 8003292:	d907      	bls.n	80032a4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003294:	6a3b      	ldr	r3, [r7, #32]
 8003296:	f043 0320 	orr.w	r3, r3, #32
 800329a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80032a2:	e006      	b.n	80032b2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	699b      	ldr	r3, [r3, #24]
 80032aa:	f003 0320 	and.w	r3, r3, #32
 80032ae:	2b20      	cmp	r3, #32
 80032b0:	d1e9      	bne.n	8003286 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	699b      	ldr	r3, [r3, #24]
 80032b8:	f003 0320 	and.w	r3, r3, #32
 80032bc:	2b20      	cmp	r3, #32
 80032be:	d003      	beq.n	80032c8 <I2C_IsErrorOccurred+0xe0>
 80032c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d0aa      	beq.n	800321e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80032c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d103      	bne.n	80032d8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	2220      	movs	r2, #32
 80032d6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80032d8:	6a3b      	ldr	r3, [r7, #32]
 80032da:	f043 0304 	orr.w	r3, r3, #4
 80032de:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	699b      	ldr	r3, [r3, #24]
 80032ec:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80032ee:	69bb      	ldr	r3, [r7, #24]
 80032f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d00b      	beq.n	8003310 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80032f8:	6a3b      	ldr	r3, [r7, #32]
 80032fa:	f043 0301 	orr.w	r3, r3, #1
 80032fe:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003308:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003310:	69bb      	ldr	r3, [r7, #24]
 8003312:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003316:	2b00      	cmp	r3, #0
 8003318:	d00b      	beq.n	8003332 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800331a:	6a3b      	ldr	r3, [r7, #32]
 800331c:	f043 0308 	orr.w	r3, r3, #8
 8003320:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800332a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003332:	69bb      	ldr	r3, [r7, #24]
 8003334:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003338:	2b00      	cmp	r3, #0
 800333a:	d00b      	beq.n	8003354 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800333c:	6a3b      	ldr	r3, [r7, #32]
 800333e:	f043 0302 	orr.w	r3, r3, #2
 8003342:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f44f 7200 	mov.w	r2, #512	; 0x200
 800334c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8003354:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003358:	2b00      	cmp	r3, #0
 800335a:	d01c      	beq.n	8003396 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800335c:	68f8      	ldr	r0, [r7, #12]
 800335e:	f7ff fe45 	bl	8002fec <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	6859      	ldr	r1, [r3, #4]
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	4b0d      	ldr	r3, [pc, #52]	; (80033a4 <I2C_IsErrorOccurred+0x1bc>)
 800336e:	400b      	ands	r3, r1
 8003370:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003376:	6a3b      	ldr	r3, [r7, #32]
 8003378:	431a      	orrs	r2, r3
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2220      	movs	r2, #32
 8003382:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2200      	movs	r2, #0
 800338a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	2200      	movs	r2, #0
 8003392:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003396:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800339a:	4618      	mov	r0, r3
 800339c:	3728      	adds	r7, #40	; 0x28
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	bf00      	nop
 80033a4:	fe00e800 	.word	0xfe00e800

080033a8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b087      	sub	sp, #28
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	60f8      	str	r0, [r7, #12]
 80033b0:	607b      	str	r3, [r7, #4]
 80033b2:	460b      	mov	r3, r1
 80033b4:	817b      	strh	r3, [r7, #10]
 80033b6:	4613      	mov	r3, r2
 80033b8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80033ba:	897b      	ldrh	r3, [r7, #10]
 80033bc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80033c0:	7a7b      	ldrb	r3, [r7, #9]
 80033c2:	041b      	lsls	r3, r3, #16
 80033c4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80033c8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80033ce:	6a3b      	ldr	r3, [r7, #32]
 80033d0:	4313      	orrs	r3, r2
 80033d2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80033d6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	685a      	ldr	r2, [r3, #4]
 80033de:	6a3b      	ldr	r3, [r7, #32]
 80033e0:	0d5b      	lsrs	r3, r3, #21
 80033e2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80033e6:	4b08      	ldr	r3, [pc, #32]	; (8003408 <I2C_TransferConfig+0x60>)
 80033e8:	430b      	orrs	r3, r1
 80033ea:	43db      	mvns	r3, r3
 80033ec:	ea02 0103 	and.w	r1, r2, r3
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	697a      	ldr	r2, [r7, #20]
 80033f6:	430a      	orrs	r2, r1
 80033f8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80033fa:	bf00      	nop
 80033fc:	371c      	adds	r7, #28
 80033fe:	46bd      	mov	sp, r7
 8003400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003404:	4770      	bx	lr
 8003406:	bf00      	nop
 8003408:	03ff63ff 	.word	0x03ff63ff

0800340c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800340c:	b480      	push	{r7}
 800340e:	b083      	sub	sp, #12
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
 8003414:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800341c:	b2db      	uxtb	r3, r3
 800341e:	2b20      	cmp	r3, #32
 8003420:	d138      	bne.n	8003494 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003428:	2b01      	cmp	r3, #1
 800342a:	d101      	bne.n	8003430 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800342c:	2302      	movs	r3, #2
 800342e:	e032      	b.n	8003496 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2201      	movs	r2, #1
 8003434:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2224      	movs	r2, #36	; 0x24
 800343c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f022 0201 	bic.w	r2, r2, #1
 800344e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800345e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	6819      	ldr	r1, [r3, #0]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	683a      	ldr	r2, [r7, #0]
 800346c:	430a      	orrs	r2, r1
 800346e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681a      	ldr	r2, [r3, #0]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f042 0201 	orr.w	r2, r2, #1
 800347e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2220      	movs	r2, #32
 8003484:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2200      	movs	r2, #0
 800348c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003490:	2300      	movs	r3, #0
 8003492:	e000      	b.n	8003496 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003494:	2302      	movs	r3, #2
  }
}
 8003496:	4618      	mov	r0, r3
 8003498:	370c      	adds	r7, #12
 800349a:	46bd      	mov	sp, r7
 800349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a0:	4770      	bx	lr

080034a2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80034a2:	b480      	push	{r7}
 80034a4:	b085      	sub	sp, #20
 80034a6:	af00      	add	r7, sp, #0
 80034a8:	6078      	str	r0, [r7, #4]
 80034aa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	2b20      	cmp	r3, #32
 80034b6:	d139      	bne.n	800352c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d101      	bne.n	80034c6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80034c2:	2302      	movs	r3, #2
 80034c4:	e033      	b.n	800352e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2201      	movs	r2, #1
 80034ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2224      	movs	r2, #36	; 0x24
 80034d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f022 0201 	bic.w	r2, r2, #1
 80034e4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80034f4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	021b      	lsls	r3, r3, #8
 80034fa:	68fa      	ldr	r2, [r7, #12]
 80034fc:	4313      	orrs	r3, r2
 80034fe:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	68fa      	ldr	r2, [r7, #12]
 8003506:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f042 0201 	orr.w	r2, r2, #1
 8003516:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2220      	movs	r2, #32
 800351c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2200      	movs	r2, #0
 8003524:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003528:	2300      	movs	r3, #0
 800352a:	e000      	b.n	800352e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800352c:	2302      	movs	r3, #2
  }
}
 800352e:	4618      	mov	r0, r3
 8003530:	3714      	adds	r7, #20
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr

0800353a <HAL_I2CEx_ConfigFastModePlus>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  FastModePlus New state of the Fast Mode Plus.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigFastModePlus(I2C_HandleTypeDef *hi2c, uint32_t FastModePlus)
{
 800353a:	b480      	push	{r7}
 800353c:	b083      	sub	sp, #12
 800353e:	af00      	add	r7, sp, #0
 8003540:	6078      	str	r0, [r7, #4]
 8003542:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_FASTMODEPLUS(FastModePlus));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800354a:	b2db      	uxtb	r3, r3
 800354c:	2b20      	cmp	r3, #32
 800354e:	d13c      	bne.n	80035ca <HAL_I2CEx_ConfigFastModePlus+0x90>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003556:	2b01      	cmp	r3, #1
 8003558:	d101      	bne.n	800355e <HAL_I2CEx_ConfigFastModePlus+0x24>
 800355a:	2302      	movs	r3, #2
 800355c:	e036      	b.n	80035cc <HAL_I2CEx_ConfigFastModePlus+0x92>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2201      	movs	r2, #1
 8003562:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2224      	movs	r2, #36	; 0x24
 800356a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f022 0201 	bic.w	r2, r2, #1
 800357c:	601a      	str	r2, [r3, #0]

    if (FastModePlus == I2C_FASTMODEPLUS_ENABLE)
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d108      	bne.n	8003596 <HAL_I2CEx_ConfigFastModePlus+0x5c>
    {
      /* Set I2Cx FMP bit */
      hi2c->Instance->CR1 |= (I2C_CR1_FMP);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003592:	601a      	str	r2, [r3, #0]
 8003594:	e007      	b.n	80035a6 <HAL_I2CEx_ConfigFastModePlus+0x6c>
    }
    else
    {
      /* Reset I2Cx FMP bit */
      hi2c->Instance->CR1 &= ~(I2C_CR1_FMP);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80035a4:	601a      	str	r2, [r3, #0]
    }

    __HAL_I2C_ENABLE(hi2c);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f042 0201 	orr.w	r2, r2, #1
 80035b4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2220      	movs	r2, #32
 80035ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80035c6:	2300      	movs	r3, #0
 80035c8:	e000      	b.n	80035cc <HAL_I2CEx_ConfigFastModePlus+0x92>
  }
  else
  {
    return HAL_BUSY;
 80035ca:	2302      	movs	r3, #2
  }
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	370c      	adds	r7, #12
 80035d0:	46bd      	mov	sp, r7
 80035d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d6:	4770      	bx	lr

080035d8 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80035d8:	b480      	push	{r7}
 80035da:	b085      	sub	sp, #20
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 80035e0:	4b39      	ldr	r3, [pc, #228]	; (80036c8 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80035e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035e4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80035e8:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 80035ea:	68ba      	ldr	r2, [r7, #8]
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	429a      	cmp	r2, r3
 80035f0:	d10b      	bne.n	800360a <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035f8:	d905      	bls.n	8003606 <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80035fa:	4b33      	ldr	r3, [pc, #204]	; (80036c8 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80035fc:	68db      	ldr	r3, [r3, #12]
 80035fe:	4a32      	ldr	r2, [pc, #200]	; (80036c8 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003600:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003604:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8003606:	2300      	movs	r3, #0
 8003608:	e057      	b.n	80036ba <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003610:	d90a      	bls.n	8003628 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8003612:	4b2d      	ldr	r3, [pc, #180]	; (80036c8 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003614:	68db      	ldr	r3, [r3, #12]
 8003616:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	4313      	orrs	r3, r2
 800361e:	4a2a      	ldr	r2, [pc, #168]	; (80036c8 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003620:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003624:	60d3      	str	r3, [r2, #12]
 8003626:	e007      	b.n	8003638 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8003628:	4b27      	ldr	r3, [pc, #156]	; (80036c8 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8003630:	4925      	ldr	r1, [pc, #148]	; (80036c8 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	4313      	orrs	r3, r2
 8003636:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8003638:	4b24      	ldr	r3, [pc, #144]	; (80036cc <HAL_PWREx_ControlVoltageScaling+0xf4>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a24      	ldr	r2, [pc, #144]	; (80036d0 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 800363e:	fba2 2303 	umull	r2, r3, r2, r3
 8003642:	099b      	lsrs	r3, r3, #6
 8003644:	2232      	movs	r2, #50	; 0x32
 8003646:	fb02 f303 	mul.w	r3, r2, r3
 800364a:	4a21      	ldr	r2, [pc, #132]	; (80036d0 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 800364c:	fba2 2303 	umull	r2, r3, r2, r3
 8003650:	099b      	lsrs	r3, r3, #6
 8003652:	3301      	adds	r3, #1
 8003654:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8003656:	e002      	b.n	800365e <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	3b01      	subs	r3, #1
 800365c:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800365e:	4b1a      	ldr	r3, [pc, #104]	; (80036c8 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003660:	68db      	ldr	r3, [r3, #12]
 8003662:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d102      	bne.n	8003670 <HAL_PWREx_ControlVoltageScaling+0x98>
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d1f3      	bne.n	8003658 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d01b      	beq.n	80036ae <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8003676:	4b15      	ldr	r3, [pc, #84]	; (80036cc <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a15      	ldr	r2, [pc, #84]	; (80036d0 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 800367c:	fba2 2303 	umull	r2, r3, r2, r3
 8003680:	099b      	lsrs	r3, r3, #6
 8003682:	2232      	movs	r2, #50	; 0x32
 8003684:	fb02 f303 	mul.w	r3, r2, r3
 8003688:	4a11      	ldr	r2, [pc, #68]	; (80036d0 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 800368a:	fba2 2303 	umull	r2, r3, r2, r3
 800368e:	099b      	lsrs	r3, r3, #6
 8003690:	3301      	adds	r3, #1
 8003692:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8003694:	e002      	b.n	800369c <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	3b01      	subs	r3, #1
 800369a:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 800369c:	4b0a      	ldr	r3, [pc, #40]	; (80036c8 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800369e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036a0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d102      	bne.n	80036ae <HAL_PWREx_ControlVoltageScaling+0xd6>
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d1f3      	bne.n	8003696 <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d101      	bne.n	80036b8 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 80036b4:	2303      	movs	r3, #3
 80036b6:	e000      	b.n	80036ba <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 80036b8:	2300      	movs	r3, #0
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	3714      	adds	r7, #20
 80036be:	46bd      	mov	sp, r7
 80036c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c4:	4770      	bx	lr
 80036c6:	bf00      	nop
 80036c8:	46020800 	.word	0x46020800
 80036cc:	20000010 	.word	0x20000010
 80036d0:	10624dd3 	.word	0x10624dd3

080036d4 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80036d4:	b480      	push	{r7}
 80036d6:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 80036d8:	4b04      	ldr	r3, [pc, #16]	; (80036ec <HAL_PWREx_GetVoltageRange+0x18>)
 80036da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036dc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr
 80036ea:	bf00      	nop
 80036ec:	46020800 	.word	0x46020800

080036f0 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b085      	sub	sp, #20
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80036f8:	4b22      	ldr	r3, [pc, #136]	; (8003784 <HAL_PWREx_ConfigSupply+0x94>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a22      	ldr	r2, [pc, #136]	; (8003788 <HAL_PWREx_ConfigSupply+0x98>)
 80036fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003702:	099b      	lsrs	r3, r3, #6
 8003704:	2232      	movs	r2, #50	; 0x32
 8003706:	fb02 f303 	mul.w	r3, r2, r3
 800370a:	4a1f      	ldr	r2, [pc, #124]	; (8003788 <HAL_PWREx_ConfigSupply+0x98>)
 800370c:	fba2 2303 	umull	r2, r3, r2, r3
 8003710:	099b      	lsrs	r3, r3, #6
 8003712:	3301      	adds	r3, #1
 8003714:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d113      	bne.n	8003744 <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 800371c:	4b1b      	ldr	r3, [pc, #108]	; (800378c <HAL_PWREx_ConfigSupply+0x9c>)
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	4a1a      	ldr	r2, [pc, #104]	; (800378c <HAL_PWREx_ConfigSupply+0x9c>)
 8003722:	f023 0302 	bic.w	r3, r3, #2
 8003726:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003728:	e002      	b.n	8003730 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	3b01      	subs	r3, #1
 800372e:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003730:	4b16      	ldr	r3, [pc, #88]	; (800378c <HAL_PWREx_ConfigSupply+0x9c>)
 8003732:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003734:	f003 0302 	and.w	r3, r3, #2
 8003738:	2b02      	cmp	r3, #2
 800373a:	d116      	bne.n	800376a <HAL_PWREx_ConfigSupply+0x7a>
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d1f3      	bne.n	800372a <HAL_PWREx_ConfigSupply+0x3a>
 8003742:	e012      	b.n	800376a <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8003744:	4b11      	ldr	r3, [pc, #68]	; (800378c <HAL_PWREx_ConfigSupply+0x9c>)
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	4a10      	ldr	r2, [pc, #64]	; (800378c <HAL_PWREx_ConfigSupply+0x9c>)
 800374a:	f043 0302 	orr.w	r3, r3, #2
 800374e:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003750:	e002      	b.n	8003758 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	3b01      	subs	r3, #1
 8003756:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003758:	4b0c      	ldr	r3, [pc, #48]	; (800378c <HAL_PWREx_ConfigSupply+0x9c>)
 800375a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800375c:	f003 0302 	and.w	r3, r3, #2
 8003760:	2b00      	cmp	r3, #0
 8003762:	d102      	bne.n	800376a <HAL_PWREx_ConfigSupply+0x7a>
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d1f3      	bne.n	8003752 <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d101      	bne.n	8003774 <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 8003770:	2303      	movs	r3, #3
 8003772:	e000      	b.n	8003776 <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 8003774:	2300      	movs	r3, #0
}
 8003776:	4618      	mov	r0, r3
 8003778:	3714      	adds	r7, #20
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr
 8003782:	bf00      	nop
 8003784:	20000010 	.word	0x20000010
 8003788:	10624dd3 	.word	0x10624dd3
 800378c:	46020800 	.word	0x46020800

08003790 <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8003790:	b480      	push	{r7}
 8003792:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 8003794:	4b05      	ldr	r3, [pc, #20]	; (80037ac <HAL_PWREx_EnableVddIO2+0x1c>)
 8003796:	691b      	ldr	r3, [r3, #16]
 8003798:	4a04      	ldr	r2, [pc, #16]	; (80037ac <HAL_PWREx_EnableVddIO2+0x1c>)
 800379a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800379e:	6113      	str	r3, [r2, #16]
}
 80037a0:	bf00      	nop
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr
 80037aa:	bf00      	nop
 80037ac:	46020800 	.word	0x46020800

080037b0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *         pull-down or to handover control to the UCPD (the UCPD must be
  *         initialized before doing the disable).
  * @retval None.
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80037b0:	b480      	push	{r7}
 80037b2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_DBDIS);
 80037b4:	4b05      	ldr	r3, [pc, #20]	; (80037cc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80037b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037b8:	4a04      	ldr	r2, [pc, #16]	; (80037cc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80037ba:	f043 0301 	orr.w	r3, r3, #1
 80037be:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 80037c0:	bf00      	nop
 80037c2:	46bd      	mov	sp, r7
 80037c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c8:	4770      	bx	lr
 80037ca:	bf00      	nop
 80037cc:	46020800 	.word	0x46020800

080037d0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b08e      	sub	sp, #56	; 0x38
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 80037d8:	2300      	movs	r3, #0
 80037da:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d102      	bne.n	80037ea <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	f000 bec8 	b.w	800457a <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80037ea:	4b99      	ldr	r3, [pc, #612]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 80037ec:	69db      	ldr	r3, [r3, #28]
 80037ee:	f003 030c 	and.w	r3, r3, #12
 80037f2:	633b      	str	r3, [r7, #48]	; 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80037f4:	4b96      	ldr	r3, [pc, #600]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 80037f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037f8:	f003 0303 	and.w	r3, r3, #3
 80037fc:	62fb      	str	r3, [r7, #44]	; 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 0310 	and.w	r3, r3, #16
 8003806:	2b00      	cmp	r3, #0
 8003808:	f000 816c 	beq.w	8003ae4 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800380c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800380e:	2b00      	cmp	r3, #0
 8003810:	d007      	beq.n	8003822 <HAL_RCC_OscConfig+0x52>
 8003812:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003814:	2b0c      	cmp	r3, #12
 8003816:	f040 80de 	bne.w	80039d6 <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 800381a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800381c:	2b01      	cmp	r3, #1
 800381e:	f040 80da 	bne.w	80039d6 <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	69db      	ldr	r3, [r3, #28]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d102      	bne.n	8003830 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	f000 bea5 	b.w	800457a <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003834:	4b86      	ldr	r3, [pc, #536]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800383c:	2b00      	cmp	r3, #0
 800383e:	d004      	beq.n	800384a <HAL_RCC_OscConfig+0x7a>
 8003840:	4b83      	ldr	r3, [pc, #524]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8003848:	e005      	b.n	8003856 <HAL_RCC_OscConfig+0x86>
 800384a:	4b81      	ldr	r3, [pc, #516]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 800384c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003850:	041b      	lsls	r3, r3, #16
 8003852:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8003856:	4293      	cmp	r3, r2
 8003858:	d255      	bcs.n	8003906 <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800385a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800385c:	2b00      	cmp	r3, #0
 800385e:	d10a      	bne.n	8003876 <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003864:	4618      	mov	r0, r3
 8003866:	f001 f9df 	bl	8004c28 <RCC_SetFlashLatencyFromMSIRange>
 800386a:	4603      	mov	r3, r0
 800386c:	2b00      	cmp	r3, #0
 800386e:	d002      	beq.n	8003876 <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8003870:	2301      	movs	r3, #1
 8003872:	f000 be82 	b.w	800457a <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8003876:	4b76      	ldr	r3, [pc, #472]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	4a75      	ldr	r2, [pc, #468]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 800387c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003880:	6093      	str	r3, [r2, #8]
 8003882:	4b73      	ldr	r3, [pc, #460]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 8003884:	689b      	ldr	r3, [r3, #8]
 8003886:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800388e:	4970      	ldr	r1, [pc, #448]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 8003890:	4313      	orrs	r3, r2
 8003892:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003898:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 800389c:	d309      	bcc.n	80038b2 <HAL_RCC_OscConfig+0xe2>
 800389e:	4b6c      	ldr	r3, [pc, #432]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 80038a0:	68db      	ldr	r3, [r3, #12]
 80038a2:	f023 021f 	bic.w	r2, r3, #31
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6a1b      	ldr	r3, [r3, #32]
 80038aa:	4969      	ldr	r1, [pc, #420]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 80038ac:	4313      	orrs	r3, r2
 80038ae:	60cb      	str	r3, [r1, #12]
 80038b0:	e07e      	b.n	80039b0 <HAL_RCC_OscConfig+0x1e0>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	da0a      	bge.n	80038d0 <HAL_RCC_OscConfig+0x100>
 80038ba:	4b65      	ldr	r3, [pc, #404]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6a1b      	ldr	r3, [r3, #32]
 80038c6:	015b      	lsls	r3, r3, #5
 80038c8:	4961      	ldr	r1, [pc, #388]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 80038ca:	4313      	orrs	r3, r2
 80038cc:	60cb      	str	r3, [r1, #12]
 80038ce:	e06f      	b.n	80039b0 <HAL_RCC_OscConfig+0x1e0>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038d8:	d30a      	bcc.n	80038f0 <HAL_RCC_OscConfig+0x120>
 80038da:	4b5d      	ldr	r3, [pc, #372]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 80038dc:	68db      	ldr	r3, [r3, #12]
 80038de:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6a1b      	ldr	r3, [r3, #32]
 80038e6:	029b      	lsls	r3, r3, #10
 80038e8:	4959      	ldr	r1, [pc, #356]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 80038ea:	4313      	orrs	r3, r2
 80038ec:	60cb      	str	r3, [r1, #12]
 80038ee:	e05f      	b.n	80039b0 <HAL_RCC_OscConfig+0x1e0>
 80038f0:	4b57      	ldr	r3, [pc, #348]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 80038f2:	68db      	ldr	r3, [r3, #12]
 80038f4:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6a1b      	ldr	r3, [r3, #32]
 80038fc:	03db      	lsls	r3, r3, #15
 80038fe:	4954      	ldr	r1, [pc, #336]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 8003900:	4313      	orrs	r3, r2
 8003902:	60cb      	str	r3, [r1, #12]
 8003904:	e054      	b.n	80039b0 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8003906:	4b52      	ldr	r3, [pc, #328]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	4a51      	ldr	r2, [pc, #324]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 800390c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003910:	6093      	str	r3, [r2, #8]
 8003912:	4b4f      	ldr	r3, [pc, #316]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800391e:	494c      	ldr	r1, [pc, #304]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 8003920:	4313      	orrs	r3, r2
 8003922:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003928:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 800392c:	d309      	bcc.n	8003942 <HAL_RCC_OscConfig+0x172>
 800392e:	4b48      	ldr	r3, [pc, #288]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 8003930:	68db      	ldr	r3, [r3, #12]
 8003932:	f023 021f 	bic.w	r2, r3, #31
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6a1b      	ldr	r3, [r3, #32]
 800393a:	4945      	ldr	r1, [pc, #276]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 800393c:	4313      	orrs	r3, r2
 800393e:	60cb      	str	r3, [r1, #12]
 8003940:	e028      	b.n	8003994 <HAL_RCC_OscConfig+0x1c4>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003946:	2b00      	cmp	r3, #0
 8003948:	da0a      	bge.n	8003960 <HAL_RCC_OscConfig+0x190>
 800394a:	4b41      	ldr	r3, [pc, #260]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 800394c:	68db      	ldr	r3, [r3, #12]
 800394e:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6a1b      	ldr	r3, [r3, #32]
 8003956:	015b      	lsls	r3, r3, #5
 8003958:	493d      	ldr	r1, [pc, #244]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 800395a:	4313      	orrs	r3, r2
 800395c:	60cb      	str	r3, [r1, #12]
 800395e:	e019      	b.n	8003994 <HAL_RCC_OscConfig+0x1c4>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003964:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003968:	d30a      	bcc.n	8003980 <HAL_RCC_OscConfig+0x1b0>
 800396a:	4b39      	ldr	r3, [pc, #228]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 800396c:	68db      	ldr	r3, [r3, #12]
 800396e:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6a1b      	ldr	r3, [r3, #32]
 8003976:	029b      	lsls	r3, r3, #10
 8003978:	4935      	ldr	r1, [pc, #212]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 800397a:	4313      	orrs	r3, r2
 800397c:	60cb      	str	r3, [r1, #12]
 800397e:	e009      	b.n	8003994 <HAL_RCC_OscConfig+0x1c4>
 8003980:	4b33      	ldr	r3, [pc, #204]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 8003982:	68db      	ldr	r3, [r3, #12]
 8003984:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6a1b      	ldr	r3, [r3, #32]
 800398c:	03db      	lsls	r3, r3, #15
 800398e:	4930      	ldr	r1, [pc, #192]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 8003990:	4313      	orrs	r3, r2
 8003992:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003996:	2b00      	cmp	r3, #0
 8003998:	d10a      	bne.n	80039b0 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800399e:	4618      	mov	r0, r3
 80039a0:	f001 f942 	bl	8004c28 <RCC_SetFlashLatencyFromMSIRange>
 80039a4:	4603      	mov	r3, r0
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d002      	beq.n	80039b0 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	f000 bde5 	b.w	800457a <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 80039b0:	f001 f8e4 	bl	8004b7c <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80039b4:	4b27      	ldr	r3, [pc, #156]	; (8003a54 <HAL_RCC_OscConfig+0x284>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4618      	mov	r0, r3
 80039ba:	f7fe fc07 	bl	80021cc <HAL_InitTick>
 80039be:	4603      	mov	r3, r0
 80039c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (status != HAL_OK)
 80039c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	f000 808a 	beq.w	8003ae2 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 80039ce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80039d2:	f000 bdd2 	b.w	800457a <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	69db      	ldr	r3, [r3, #28]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d066      	beq.n	8003aac <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 80039de:	4b1c      	ldr	r3, [pc, #112]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a1b      	ldr	r2, [pc, #108]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 80039e4:	f043 0301 	orr.w	r3, r3, #1
 80039e8:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80039ea:	f7fe fc39 	bl	8002260 <HAL_GetTick>
 80039ee:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80039f0:	e009      	b.n	8003a06 <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80039f2:	f7fe fc35 	bl	8002260 <HAL_GetTick>
 80039f6:	4602      	mov	r2, r0
 80039f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039fa:	1ad3      	subs	r3, r2, r3
 80039fc:	2b02      	cmp	r3, #2
 80039fe:	d902      	bls.n	8003a06 <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8003a00:	2303      	movs	r3, #3
 8003a02:	f000 bdba 	b.w	800457a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8003a06:	4b12      	ldr	r3, [pc, #72]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 0304 	and.w	r3, r3, #4
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d0ef      	beq.n	80039f2 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8003a12:	4b0f      	ldr	r3, [pc, #60]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	4a0e      	ldr	r2, [pc, #56]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 8003a18:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003a1c:	6093      	str	r3, [r2, #8]
 8003a1e:	4b0c      	ldr	r3, [pc, #48]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a2a:	4909      	ldr	r1, [pc, #36]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a34:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8003a38:	d30e      	bcc.n	8003a58 <HAL_RCC_OscConfig+0x288>
 8003a3a:	4b05      	ldr	r3, [pc, #20]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 8003a3c:	68db      	ldr	r3, [r3, #12]
 8003a3e:	f023 021f 	bic.w	r2, r3, #31
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6a1b      	ldr	r3, [r3, #32]
 8003a46:	4902      	ldr	r1, [pc, #8]	; (8003a50 <HAL_RCC_OscConfig+0x280>)
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	60cb      	str	r3, [r1, #12]
 8003a4c:	e04a      	b.n	8003ae4 <HAL_RCC_OscConfig+0x314>
 8003a4e:	bf00      	nop
 8003a50:	46020c00 	.word	0x46020c00
 8003a54:	20000014 	.word	0x20000014
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	da0a      	bge.n	8003a76 <HAL_RCC_OscConfig+0x2a6>
 8003a60:	4b98      	ldr	r3, [pc, #608]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003a62:	68db      	ldr	r3, [r3, #12]
 8003a64:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6a1b      	ldr	r3, [r3, #32]
 8003a6c:	015b      	lsls	r3, r3, #5
 8003a6e:	4995      	ldr	r1, [pc, #596]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003a70:	4313      	orrs	r3, r2
 8003a72:	60cb      	str	r3, [r1, #12]
 8003a74:	e036      	b.n	8003ae4 <HAL_RCC_OscConfig+0x314>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a7e:	d30a      	bcc.n	8003a96 <HAL_RCC_OscConfig+0x2c6>
 8003a80:	4b90      	ldr	r3, [pc, #576]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003a82:	68db      	ldr	r3, [r3, #12]
 8003a84:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6a1b      	ldr	r3, [r3, #32]
 8003a8c:	029b      	lsls	r3, r3, #10
 8003a8e:	498d      	ldr	r1, [pc, #564]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003a90:	4313      	orrs	r3, r2
 8003a92:	60cb      	str	r3, [r1, #12]
 8003a94:	e026      	b.n	8003ae4 <HAL_RCC_OscConfig+0x314>
 8003a96:	4b8b      	ldr	r3, [pc, #556]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003a98:	68db      	ldr	r3, [r3, #12]
 8003a9a:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6a1b      	ldr	r3, [r3, #32]
 8003aa2:	03db      	lsls	r3, r3, #15
 8003aa4:	4987      	ldr	r1, [pc, #540]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	60cb      	str	r3, [r1, #12]
 8003aaa:	e01b      	b.n	8003ae4 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8003aac:	4b85      	ldr	r3, [pc, #532]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a84      	ldr	r2, [pc, #528]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003ab2:	f023 0301 	bic.w	r3, r3, #1
 8003ab6:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003ab8:	f7fe fbd2 	bl	8002260 <HAL_GetTick>
 8003abc:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8003abe:	e009      	b.n	8003ad4 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003ac0:	f7fe fbce 	bl	8002260 <HAL_GetTick>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ac8:	1ad3      	subs	r3, r2, r3
 8003aca:	2b02      	cmp	r3, #2
 8003acc:	d902      	bls.n	8003ad4 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	f000 bd53 	b.w	800457a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8003ad4:	4b7b      	ldr	r3, [pc, #492]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f003 0304 	and.w	r3, r3, #4
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d1ef      	bne.n	8003ac0 <HAL_RCC_OscConfig+0x2f0>
 8003ae0:	e000      	b.n	8003ae4 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8003ae2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f003 0301 	and.w	r3, r3, #1
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	f000 808b 	beq.w	8003c08 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8003af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003af4:	2b08      	cmp	r3, #8
 8003af6:	d005      	beq.n	8003b04 <HAL_RCC_OscConfig+0x334>
 8003af8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003afa:	2b0c      	cmp	r3, #12
 8003afc:	d109      	bne.n	8003b12 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003afe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b00:	2b03      	cmp	r3, #3
 8003b02:	d106      	bne.n	8003b12 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d17d      	bne.n	8003c08 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	f000 bd34 	b.w	800457a <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b1a:	d106      	bne.n	8003b2a <HAL_RCC_OscConfig+0x35a>
 8003b1c:	4b69      	ldr	r3, [pc, #420]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a68      	ldr	r2, [pc, #416]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003b22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b26:	6013      	str	r3, [r2, #0]
 8003b28:	e041      	b.n	8003bae <HAL_RCC_OscConfig+0x3de>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b32:	d112      	bne.n	8003b5a <HAL_RCC_OscConfig+0x38a>
 8003b34:	4b63      	ldr	r3, [pc, #396]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a62      	ldr	r2, [pc, #392]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003b3a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b3e:	6013      	str	r3, [r2, #0]
 8003b40:	4b60      	ldr	r3, [pc, #384]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a5f      	ldr	r2, [pc, #380]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003b46:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003b4a:	6013      	str	r3, [r2, #0]
 8003b4c:	4b5d      	ldr	r3, [pc, #372]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a5c      	ldr	r2, [pc, #368]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003b52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b56:	6013      	str	r3, [r2, #0]
 8003b58:	e029      	b.n	8003bae <HAL_RCC_OscConfig+0x3de>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 8003b62:	d112      	bne.n	8003b8a <HAL_RCC_OscConfig+0x3ba>
 8003b64:	4b57      	ldr	r3, [pc, #348]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a56      	ldr	r2, [pc, #344]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003b6a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b6e:	6013      	str	r3, [r2, #0]
 8003b70:	4b54      	ldr	r3, [pc, #336]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a53      	ldr	r2, [pc, #332]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003b76:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b7a:	6013      	str	r3, [r2, #0]
 8003b7c:	4b51      	ldr	r3, [pc, #324]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a50      	ldr	r2, [pc, #320]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003b82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b86:	6013      	str	r3, [r2, #0]
 8003b88:	e011      	b.n	8003bae <HAL_RCC_OscConfig+0x3de>
 8003b8a:	4b4e      	ldr	r3, [pc, #312]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a4d      	ldr	r2, [pc, #308]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003b90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b94:	6013      	str	r3, [r2, #0]
 8003b96:	4b4b      	ldr	r3, [pc, #300]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a4a      	ldr	r2, [pc, #296]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003b9c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ba0:	6013      	str	r3, [r2, #0]
 8003ba2:	4b48      	ldr	r3, [pc, #288]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a47      	ldr	r2, [pc, #284]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003ba8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003bac:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d014      	beq.n	8003be0 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 8003bb6:	f7fe fb53 	bl	8002260 <HAL_GetTick>
 8003bba:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003bbc:	e009      	b.n	8003bd2 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bbe:	f7fe fb4f 	bl	8002260 <HAL_GetTick>
 8003bc2:	4602      	mov	r2, r0
 8003bc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bc6:	1ad3      	subs	r3, r2, r3
 8003bc8:	2b64      	cmp	r3, #100	; 0x64
 8003bca:	d902      	bls.n	8003bd2 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8003bcc:	2303      	movs	r3, #3
 8003bce:	f000 bcd4 	b.w	800457a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003bd2:	4b3c      	ldr	r3, [pc, #240]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d0ef      	beq.n	8003bbe <HAL_RCC_OscConfig+0x3ee>
 8003bde:	e013      	b.n	8003c08 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8003be0:	f7fe fb3e 	bl	8002260 <HAL_GetTick>
 8003be4:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003be6:	e009      	b.n	8003bfc <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003be8:	f7fe fb3a 	bl	8002260 <HAL_GetTick>
 8003bec:	4602      	mov	r2, r0
 8003bee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bf0:	1ad3      	subs	r3, r2, r3
 8003bf2:	2b64      	cmp	r3, #100	; 0x64
 8003bf4:	d902      	bls.n	8003bfc <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8003bf6:	2303      	movs	r3, #3
 8003bf8:	f000 bcbf 	b.w	800457a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003bfc:	4b31      	ldr	r3, [pc, #196]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d1ef      	bne.n	8003be8 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 0302 	and.w	r3, r3, #2
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d05f      	beq.n	8003cd4 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8003c14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c16:	2b04      	cmp	r3, #4
 8003c18:	d005      	beq.n	8003c26 <HAL_RCC_OscConfig+0x456>
 8003c1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c1c:	2b0c      	cmp	r3, #12
 8003c1e:	d114      	bne.n	8003c4a <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003c20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c22:	2b02      	cmp	r3, #2
 8003c24:	d111      	bne.n	8003c4a <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	68db      	ldr	r3, [r3, #12]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d102      	bne.n	8003c34 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	f000 bca3 	b.w	800457a <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8003c34:	4b23      	ldr	r3, [pc, #140]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003c36:	691b      	ldr	r3, [r3, #16]
 8003c38:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	691b      	ldr	r3, [r3, #16]
 8003c40:	041b      	lsls	r3, r3, #16
 8003c42:	4920      	ldr	r1, [pc, #128]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003c44:	4313      	orrs	r3, r2
 8003c46:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003c48:	e044      	b.n	8003cd4 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	68db      	ldr	r3, [r3, #12]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d024      	beq.n	8003c9c <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8003c52:	4b1c      	ldr	r3, [pc, #112]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a1b      	ldr	r2, [pc, #108]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003c58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c5c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003c5e:	f7fe faff 	bl	8002260 <HAL_GetTick>
 8003c62:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c64:	e009      	b.n	8003c7a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c66:	f7fe fafb 	bl	8002260 <HAL_GetTick>
 8003c6a:	4602      	mov	r2, r0
 8003c6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c6e:	1ad3      	subs	r3, r2, r3
 8003c70:	2b02      	cmp	r3, #2
 8003c72:	d902      	bls.n	8003c7a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003c74:	2303      	movs	r3, #3
 8003c76:	f000 bc80 	b.w	800457a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c7a:	4b12      	ldr	r3, [pc, #72]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d0ef      	beq.n	8003c66 <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8003c86:	4b0f      	ldr	r3, [pc, #60]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003c88:	691b      	ldr	r3, [r3, #16]
 8003c8a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	691b      	ldr	r3, [r3, #16]
 8003c92:	041b      	lsls	r3, r3, #16
 8003c94:	490b      	ldr	r1, [pc, #44]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003c96:	4313      	orrs	r3, r2
 8003c98:	610b      	str	r3, [r1, #16]
 8003c9a:	e01b      	b.n	8003cd4 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8003c9c:	4b09      	ldr	r3, [pc, #36]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a08      	ldr	r2, [pc, #32]	; (8003cc4 <HAL_RCC_OscConfig+0x4f4>)
 8003ca2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ca6:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003ca8:	f7fe fada 	bl	8002260 <HAL_GetTick>
 8003cac:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003cae:	e00b      	b.n	8003cc8 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cb0:	f7fe fad6 	bl	8002260 <HAL_GetTick>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cb8:	1ad3      	subs	r3, r2, r3
 8003cba:	2b02      	cmp	r3, #2
 8003cbc:	d904      	bls.n	8003cc8 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	f000 bc5b 	b.w	800457a <HAL_RCC_OscConfig+0xdaa>
 8003cc4:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003cc8:	4baf      	ldr	r3, [pc, #700]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d1ed      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 0308 	and.w	r3, r3, #8
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	f000 80c8 	beq.w	8003e72 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ce8:	4ba7      	ldr	r3, [pc, #668]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003cea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003cee:	f003 0304 	and.w	r3, r3, #4
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d111      	bne.n	8003d1a <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cf6:	4ba4      	ldr	r3, [pc, #656]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003cf8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003cfc:	4aa2      	ldr	r2, [pc, #648]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003cfe:	f043 0304 	orr.w	r3, r3, #4
 8003d02:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8003d06:	4ba0      	ldr	r3, [pc, #640]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003d08:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d0c:	f003 0304 	and.w	r3, r3, #4
 8003d10:	617b      	str	r3, [r7, #20]
 8003d12:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8003d14:	2301      	movs	r3, #1
 8003d16:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003d1a:	4b9c      	ldr	r3, [pc, #624]	; (8003f8c <HAL_RCC_OscConfig+0x7bc>)
 8003d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d1e:	f003 0301 	and.w	r3, r3, #1
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d119      	bne.n	8003d5a <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8003d26:	4b99      	ldr	r3, [pc, #612]	; (8003f8c <HAL_RCC_OscConfig+0x7bc>)
 8003d28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d2a:	4a98      	ldr	r2, [pc, #608]	; (8003f8c <HAL_RCC_OscConfig+0x7bc>)
 8003d2c:	f043 0301 	orr.w	r3, r3, #1
 8003d30:	6293      	str	r3, [r2, #40]	; 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d32:	f7fe fa95 	bl	8002260 <HAL_GetTick>
 8003d36:	62b8      	str	r0, [r7, #40]	; 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003d38:	e009      	b.n	8003d4e <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d3a:	f7fe fa91 	bl	8002260 <HAL_GetTick>
 8003d3e:	4602      	mov	r2, r0
 8003d40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d42:	1ad3      	subs	r3, r2, r3
 8003d44:	2b02      	cmp	r3, #2
 8003d46:	d902      	bls.n	8003d4e <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8003d48:	2303      	movs	r3, #3
 8003d4a:	f000 bc16 	b.w	800457a <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003d4e:	4b8f      	ldr	r3, [pc, #572]	; (8003f8c <HAL_RCC_OscConfig+0x7bc>)
 8003d50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d52:	f003 0301 	and.w	r3, r3, #1
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d0ef      	beq.n	8003d3a <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	695b      	ldr	r3, [r3, #20]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d05f      	beq.n	8003e22 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8003d62:	4b89      	ldr	r3, [pc, #548]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003d64:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003d68:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	699a      	ldr	r2, [r3, #24]
 8003d6e:	6a3b      	ldr	r3, [r7, #32]
 8003d70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d037      	beq.n	8003de8 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8003d78:	6a3b      	ldr	r3, [r7, #32]
 8003d7a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d006      	beq.n	8003d90 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8003d82:	6a3b      	ldr	r3, [r7, #32]
 8003d84:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d101      	bne.n	8003d90 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	e3f4      	b.n	800457a <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8003d90:	6a3b      	ldr	r3, [r7, #32]
 8003d92:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d01b      	beq.n	8003dd2 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8003d9a:	4b7b      	ldr	r3, [pc, #492]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003d9c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003da0:	4a79      	ldr	r2, [pc, #484]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003da2:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 8003da6:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

          tickstart = HAL_GetTick();
 8003daa:	f7fe fa59 	bl	8002260 <HAL_GetTick>
 8003dae:	62b8      	str	r0, [r7, #40]	; 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003db0:	e008      	b.n	8003dc4 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003db2:	f7fe fa55 	bl	8002260 <HAL_GetTick>
 8003db6:	4602      	mov	r2, r0
 8003db8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dba:	1ad3      	subs	r3, r2, r3
 8003dbc:	2b05      	cmp	r3, #5
 8003dbe:	d901      	bls.n	8003dc4 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8003dc0:	2303      	movs	r3, #3
 8003dc2:	e3da      	b.n	800457a <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003dc4:	4b70      	ldr	r3, [pc, #448]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003dc6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003dca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d1ef      	bne.n	8003db2 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8003dd2:	4b6d      	ldr	r3, [pc, #436]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003dd4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003dd8:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	699b      	ldr	r3, [r3, #24]
 8003de0:	4969      	ldr	r1, [pc, #420]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003de2:	4313      	orrs	r3, r2
 8003de4:	f8c1 30f0 	str.w	r3, [r1, #240]	; 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8003de8:	4b67      	ldr	r3, [pc, #412]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003dea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003dee:	4a66      	ldr	r2, [pc, #408]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003df0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003df4:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

      tickstart = HAL_GetTick();
 8003df8:	f7fe fa32 	bl	8002260 <HAL_GetTick>
 8003dfc:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003dfe:	e008      	b.n	8003e12 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e00:	f7fe fa2e 	bl	8002260 <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	2b05      	cmp	r3, #5
 8003e0c:	d901      	bls.n	8003e12 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e3b3      	b.n	800457a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003e12:	4b5d      	ldr	r3, [pc, #372]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003e14:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003e18:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d0ef      	beq.n	8003e00 <HAL_RCC_OscConfig+0x630>
 8003e20:	e01b      	b.n	8003e5a <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8003e22:	4b59      	ldr	r3, [pc, #356]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003e24:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003e28:	4a57      	ldr	r2, [pc, #348]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003e2a:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 8003e2e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

      tickstart = HAL_GetTick();
 8003e32:	f7fe fa15 	bl	8002260 <HAL_GetTick>
 8003e36:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003e38:	e008      	b.n	8003e4c <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e3a:	f7fe fa11 	bl	8002260 <HAL_GetTick>
 8003e3e:	4602      	mov	r2, r0
 8003e40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e42:	1ad3      	subs	r3, r2, r3
 8003e44:	2b05      	cmp	r3, #5
 8003e46:	d901      	bls.n	8003e4c <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8003e48:	2303      	movs	r3, #3
 8003e4a:	e396      	b.n	800457a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003e4c:	4b4e      	ldr	r3, [pc, #312]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003e4e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003e52:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d1ef      	bne.n	8003e3a <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003e5a:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d107      	bne.n	8003e72 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e62:	4b49      	ldr	r3, [pc, #292]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003e64:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e68:	4a47      	ldr	r2, [pc, #284]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003e6a:	f023 0304 	bic.w	r3, r3, #4
 8003e6e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 0304 	and.w	r3, r3, #4
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	f000 8111 	beq.w	80040a2 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8003e80:	2300      	movs	r3, #0
 8003e82:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e86:	4b40      	ldr	r3, [pc, #256]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003e88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e8c:	f003 0304 	and.w	r3, r3, #4
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d111      	bne.n	8003eb8 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e94:	4b3c      	ldr	r3, [pc, #240]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003e96:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e9a:	4a3b      	ldr	r2, [pc, #236]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003e9c:	f043 0304 	orr.w	r3, r3, #4
 8003ea0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8003ea4:	4b38      	ldr	r3, [pc, #224]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003ea6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003eaa:	f003 0304 	and.w	r3, r3, #4
 8003eae:	613b      	str	r3, [r7, #16]
 8003eb0:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003eb8:	4b34      	ldr	r3, [pc, #208]	; (8003f8c <HAL_RCC_OscConfig+0x7bc>)
 8003eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ebc:	f003 0301 	and.w	r3, r3, #1
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d118      	bne.n	8003ef6 <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8003ec4:	4b31      	ldr	r3, [pc, #196]	; (8003f8c <HAL_RCC_OscConfig+0x7bc>)
 8003ec6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ec8:	4a30      	ldr	r2, [pc, #192]	; (8003f8c <HAL_RCC_OscConfig+0x7bc>)
 8003eca:	f043 0301 	orr.w	r3, r3, #1
 8003ece:	6293      	str	r3, [r2, #40]	; 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ed0:	f7fe f9c6 	bl	8002260 <HAL_GetTick>
 8003ed4:	62b8      	str	r0, [r7, #40]	; 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003ed6:	e008      	b.n	8003eea <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ed8:	f7fe f9c2 	bl	8002260 <HAL_GetTick>
 8003edc:	4602      	mov	r2, r0
 8003ede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ee0:	1ad3      	subs	r3, r2, r3
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	d901      	bls.n	8003eea <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8003ee6:	2303      	movs	r3, #3
 8003ee8:	e347      	b.n	800457a <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003eea:	4b28      	ldr	r3, [pc, #160]	; (8003f8c <HAL_RCC_OscConfig+0x7bc>)
 8003eec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eee:	f003 0301 	and.w	r3, r3, #1
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d0f0      	beq.n	8003ed8 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	f003 0301 	and.w	r3, r3, #1
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d01f      	beq.n	8003f42 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	f003 0304 	and.w	r3, r3, #4
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d010      	beq.n	8003f30 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003f0e:	4b1e      	ldr	r3, [pc, #120]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003f10:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003f14:	4a1c      	ldr	r2, [pc, #112]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003f16:	f043 0304 	orr.w	r3, r3, #4
 8003f1a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003f1e:	4b1a      	ldr	r3, [pc, #104]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003f20:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003f24:	4a18      	ldr	r2, [pc, #96]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003f26:	f043 0301 	orr.w	r3, r3, #1
 8003f2a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8003f2e:	e018      	b.n	8003f62 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003f30:	4b15      	ldr	r3, [pc, #84]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003f32:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003f36:	4a14      	ldr	r2, [pc, #80]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003f38:	f043 0301 	orr.w	r3, r3, #1
 8003f3c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8003f40:	e00f      	b.n	8003f62 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003f42:	4b11      	ldr	r3, [pc, #68]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003f44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003f48:	4a0f      	ldr	r2, [pc, #60]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003f4a:	f023 0301 	bic.w	r3, r3, #1
 8003f4e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003f52:	4b0d      	ldr	r3, [pc, #52]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003f54:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003f58:	4a0b      	ldr	r2, [pc, #44]	; (8003f88 <HAL_RCC_OscConfig+0x7b8>)
 8003f5a:	f023 0304 	bic.w	r3, r3, #4
 8003f5e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d057      	beq.n	800401a <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8003f6a:	f7fe f979 	bl	8002260 <HAL_GetTick>
 8003f6e:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f70:	e00e      	b.n	8003f90 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f72:	f7fe f975 	bl	8002260 <HAL_GetTick>
 8003f76:	4602      	mov	r2, r0
 8003f78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f7a:	1ad3      	subs	r3, r2, r3
 8003f7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d905      	bls.n	8003f90 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8003f84:	2303      	movs	r3, #3
 8003f86:	e2f8      	b.n	800457a <HAL_RCC_OscConfig+0xdaa>
 8003f88:	46020c00 	.word	0x46020c00
 8003f8c:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f90:	4b9c      	ldr	r3, [pc, #624]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 8003f92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003f96:	f003 0302 	and.w	r3, r3, #2
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d0e9      	beq.n	8003f72 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d01b      	beq.n	8003fe2 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003faa:	4b96      	ldr	r3, [pc, #600]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 8003fac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003fb0:	4a94      	ldr	r2, [pc, #592]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 8003fb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fb6:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003fba:	e00a      	b.n	8003fd2 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fbc:	f7fe f950 	bl	8002260 <HAL_GetTick>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fc4:	1ad3      	subs	r3, r2, r3
 8003fc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d901      	bls.n	8003fd2 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8003fce:	2303      	movs	r3, #3
 8003fd0:	e2d3      	b.n	800457a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003fd2:	4b8c      	ldr	r3, [pc, #560]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 8003fd4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003fd8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d0ed      	beq.n	8003fbc <HAL_RCC_OscConfig+0x7ec>
 8003fe0:	e053      	b.n	800408a <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003fe2:	4b88      	ldr	r3, [pc, #544]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 8003fe4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003fe8:	4a86      	ldr	r2, [pc, #536]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 8003fea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003fee:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003ff2:	e00a      	b.n	800400a <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ff4:	f7fe f934 	bl	8002260 <HAL_GetTick>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ffc:	1ad3      	subs	r3, r2, r3
 8003ffe:	f241 3288 	movw	r2, #5000	; 0x1388
 8004002:	4293      	cmp	r3, r2
 8004004:	d901      	bls.n	800400a <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 8004006:	2303      	movs	r3, #3
 8004008:	e2b7      	b.n	800457a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800400a:	4b7e      	ldr	r3, [pc, #504]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 800400c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004010:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004014:	2b00      	cmp	r3, #0
 8004016:	d1ed      	bne.n	8003ff4 <HAL_RCC_OscConfig+0x824>
 8004018:	e037      	b.n	800408a <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 800401a:	f7fe f921 	bl	8002260 <HAL_GetTick>
 800401e:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004020:	e00a      	b.n	8004038 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004022:	f7fe f91d 	bl	8002260 <HAL_GetTick>
 8004026:	4602      	mov	r2, r0
 8004028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800402a:	1ad3      	subs	r3, r2, r3
 800402c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004030:	4293      	cmp	r3, r2
 8004032:	d901      	bls.n	8004038 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8004034:	2303      	movs	r3, #3
 8004036:	e2a0      	b.n	800457a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004038:	4b72      	ldr	r3, [pc, #456]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 800403a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800403e:	f003 0302 	and.w	r3, r3, #2
 8004042:	2b00      	cmp	r3, #0
 8004044:	d1ed      	bne.n	8004022 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8004046:	4b6f      	ldr	r3, [pc, #444]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 8004048:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800404c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004050:	2b00      	cmp	r3, #0
 8004052:	d01a      	beq.n	800408a <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004054:	4b6b      	ldr	r3, [pc, #428]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 8004056:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800405a:	4a6a      	ldr	r2, [pc, #424]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 800405c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004060:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004064:	e00a      	b.n	800407c <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004066:	f7fe f8fb 	bl	8002260 <HAL_GetTick>
 800406a:	4602      	mov	r2, r0
 800406c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800406e:	1ad3      	subs	r3, r2, r3
 8004070:	f241 3288 	movw	r2, #5000	; 0x1388
 8004074:	4293      	cmp	r3, r2
 8004076:	d901      	bls.n	800407c <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8004078:	2303      	movs	r3, #3
 800407a:	e27e      	b.n	800457a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800407c:	4b61      	ldr	r3, [pc, #388]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 800407e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004082:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004086:	2b00      	cmp	r3, #0
 8004088:	d1ed      	bne.n	8004066 <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800408a:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800408e:	2b01      	cmp	r3, #1
 8004090:	d107      	bne.n	80040a2 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004092:	4b5c      	ldr	r3, [pc, #368]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 8004094:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004098:	4a5a      	ldr	r2, [pc, #360]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 800409a:	f023 0304 	bic.w	r3, r3, #4
 800409e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 0320 	and.w	r3, r3, #32
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d036      	beq.n	800411c <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d019      	beq.n	80040ea <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 80040b6:	4b53      	ldr	r3, [pc, #332]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a52      	ldr	r2, [pc, #328]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 80040bc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80040c0:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80040c2:	f7fe f8cd 	bl	8002260 <HAL_GetTick>
 80040c6:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80040c8:	e008      	b.n	80040dc <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80040ca:	f7fe f8c9 	bl	8002260 <HAL_GetTick>
 80040ce:	4602      	mov	r2, r0
 80040d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040d2:	1ad3      	subs	r3, r2, r3
 80040d4:	2b02      	cmp	r3, #2
 80040d6:	d901      	bls.n	80040dc <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 80040d8:	2303      	movs	r3, #3
 80040da:	e24e      	b.n	800457a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80040dc:	4b49      	ldr	r3, [pc, #292]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d0f0      	beq.n	80040ca <HAL_RCC_OscConfig+0x8fa>
 80040e8:	e018      	b.n	800411c <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 80040ea:	4b46      	ldr	r3, [pc, #280]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a45      	ldr	r2, [pc, #276]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 80040f0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80040f4:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80040f6:	f7fe f8b3 	bl	8002260 <HAL_GetTick>
 80040fa:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80040fc:	e008      	b.n	8004110 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80040fe:	f7fe f8af 	bl	8002260 <HAL_GetTick>
 8004102:	4602      	mov	r2, r0
 8004104:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004106:	1ad3      	subs	r3, r2, r3
 8004108:	2b02      	cmp	r3, #2
 800410a:	d901      	bls.n	8004110 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 800410c:	2303      	movs	r3, #3
 800410e:	e234      	b.n	800457a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004110:	4b3c      	ldr	r3, [pc, #240]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004118:	2b00      	cmp	r3, #0
 800411a:	d1f0      	bne.n	80040fe <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004124:	2b00      	cmp	r3, #0
 8004126:	d036      	beq.n	8004196 <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800412c:	2b00      	cmp	r3, #0
 800412e:	d019      	beq.n	8004164 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8004130:	4b34      	ldr	r3, [pc, #208]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a33      	ldr	r2, [pc, #204]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 8004136:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800413a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800413c:	f7fe f890 	bl	8002260 <HAL_GetTick>
 8004140:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8004142:	e008      	b.n	8004156 <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8004144:	f7fe f88c 	bl	8002260 <HAL_GetTick>
 8004148:	4602      	mov	r2, r0
 800414a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800414c:	1ad3      	subs	r3, r2, r3
 800414e:	2b02      	cmp	r3, #2
 8004150:	d901      	bls.n	8004156 <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 8004152:	2303      	movs	r3, #3
 8004154:	e211      	b.n	800457a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8004156:	4b2b      	ldr	r3, [pc, #172]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800415e:	2b00      	cmp	r3, #0
 8004160:	d0f0      	beq.n	8004144 <HAL_RCC_OscConfig+0x974>
 8004162:	e018      	b.n	8004196 <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8004164:	4b27      	ldr	r3, [pc, #156]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a26      	ldr	r2, [pc, #152]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 800416a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800416e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004170:	f7fe f876 	bl	8002260 <HAL_GetTick>
 8004174:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8004176:	e008      	b.n	800418a <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8004178:	f7fe f872 	bl	8002260 <HAL_GetTick>
 800417c:	4602      	mov	r2, r0
 800417e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004180:	1ad3      	subs	r3, r2, r3
 8004182:	2b02      	cmp	r3, #2
 8004184:	d901      	bls.n	800418a <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8004186:	2303      	movs	r3, #3
 8004188:	e1f7      	b.n	800457a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800418a:	4b1e      	ldr	r3, [pc, #120]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004192:	2b00      	cmp	r3, #0
 8004194:	d1f0      	bne.n	8004178 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d07f      	beq.n	80042a2 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d062      	beq.n	8004270 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 80041aa:	4b16      	ldr	r3, [pc, #88]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	4a15      	ldr	r2, [pc, #84]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 80041b0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80041b4:	6093      	str	r3, [r2, #8]
 80041b6:	4b13      	ldr	r3, [pc, #76]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 80041b8:	689b      	ldr	r3, [r3, #8]
 80041ba:	f023 6270 	bic.w	r2, r3, #251658240	; 0xf000000
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041c2:	4910      	ldr	r1, [pc, #64]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 80041c4:	4313      	orrs	r3, r2
 80041c6:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041cc:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 80041d0:	d309      	bcc.n	80041e6 <HAL_RCC_OscConfig+0xa16>
 80041d2:	4b0c      	ldr	r3, [pc, #48]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 80041d4:	68db      	ldr	r3, [r3, #12]
 80041d6:	f023 021f 	bic.w	r2, r3, #31
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6a1b      	ldr	r3, [r3, #32]
 80041de:	4909      	ldr	r1, [pc, #36]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 80041e0:	4313      	orrs	r3, r2
 80041e2:	60cb      	str	r3, [r1, #12]
 80041e4:	e02a      	b.n	800423c <HAL_RCC_OscConfig+0xa6c>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	da0c      	bge.n	8004208 <HAL_RCC_OscConfig+0xa38>
 80041ee:	4b05      	ldr	r3, [pc, #20]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 80041f0:	68db      	ldr	r3, [r3, #12]
 80041f2:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6a1b      	ldr	r3, [r3, #32]
 80041fa:	015b      	lsls	r3, r3, #5
 80041fc:	4901      	ldr	r1, [pc, #4]	; (8004204 <HAL_RCC_OscConfig+0xa34>)
 80041fe:	4313      	orrs	r3, r2
 8004200:	60cb      	str	r3, [r1, #12]
 8004202:	e01b      	b.n	800423c <HAL_RCC_OscConfig+0xa6c>
 8004204:	46020c00 	.word	0x46020c00
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800420c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004210:	d30a      	bcc.n	8004228 <HAL_RCC_OscConfig+0xa58>
 8004212:	4ba1      	ldr	r3, [pc, #644]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6a1b      	ldr	r3, [r3, #32]
 800421e:	029b      	lsls	r3, r3, #10
 8004220:	499d      	ldr	r1, [pc, #628]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 8004222:	4313      	orrs	r3, r2
 8004224:	60cb      	str	r3, [r1, #12]
 8004226:	e009      	b.n	800423c <HAL_RCC_OscConfig+0xa6c>
 8004228:	4b9b      	ldr	r3, [pc, #620]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 800422a:	68db      	ldr	r3, [r3, #12]
 800422c:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6a1b      	ldr	r3, [r3, #32]
 8004234:	03db      	lsls	r3, r3, #15
 8004236:	4998      	ldr	r1, [pc, #608]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 8004238:	4313      	orrs	r3, r2
 800423a:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 800423c:	4b96      	ldr	r3, [pc, #600]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a95      	ldr	r2, [pc, #596]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 8004242:	f043 0310 	orr.w	r3, r3, #16
 8004246:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004248:	f7fe f80a 	bl	8002260 <HAL_GetTick>
 800424c:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 800424e:	e008      	b.n	8004262 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8004250:	f7fe f806 	bl	8002260 <HAL_GetTick>
 8004254:	4602      	mov	r2, r0
 8004256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004258:	1ad3      	subs	r3, r2, r3
 800425a:	2b02      	cmp	r3, #2
 800425c:	d901      	bls.n	8004262 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 800425e:	2303      	movs	r3, #3
 8004260:	e18b      	b.n	800457a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8004262:	4b8d      	ldr	r3, [pc, #564]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f003 0320 	and.w	r3, r3, #32
 800426a:	2b00      	cmp	r3, #0
 800426c:	d0f0      	beq.n	8004250 <HAL_RCC_OscConfig+0xa80>
 800426e:	e018      	b.n	80042a2 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8004270:	4b89      	ldr	r3, [pc, #548]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a88      	ldr	r2, [pc, #544]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 8004276:	f023 0310 	bic.w	r3, r3, #16
 800427a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800427c:	f7fd fff0 	bl	8002260 <HAL_GetTick>
 8004280:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8004282:	e008      	b.n	8004296 <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8004284:	f7fd ffec 	bl	8002260 <HAL_GetTick>
 8004288:	4602      	mov	r2, r0
 800428a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800428c:	1ad3      	subs	r3, r2, r3
 800428e:	2b02      	cmp	r3, #2
 8004290:	d901      	bls.n	8004296 <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8004292:	2303      	movs	r3, #3
 8004294:	e171      	b.n	800457a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8004296:	4b80      	ldr	r3, [pc, #512]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 0320 	and.w	r3, r3, #32
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d1f0      	bne.n	8004284 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	f000 8166 	beq.w	8004578 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 80042ac:	2300      	movs	r3, #0
 80042ae:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80042b2:	4b79      	ldr	r3, [pc, #484]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 80042b4:	69db      	ldr	r3, [r3, #28]
 80042b6:	f003 030c 	and.w	r3, r3, #12
 80042ba:	2b0c      	cmp	r3, #12
 80042bc:	f000 80f2 	beq.w	80044a4 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042c4:	2b02      	cmp	r3, #2
 80042c6:	f040 80c5 	bne.w	8004454 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 80042ca:	4b73      	ldr	r3, [pc, #460]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4a72      	ldr	r2, [pc, #456]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 80042d0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80042d4:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80042d6:	f7fd ffc3 	bl	8002260 <HAL_GetTick>
 80042da:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80042dc:	e008      	b.n	80042f0 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042de:	f7fd ffbf 	bl	8002260 <HAL_GetTick>
 80042e2:	4602      	mov	r2, r0
 80042e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042e6:	1ad3      	subs	r3, r2, r3
 80042e8:	2b02      	cmp	r3, #2
 80042ea:	d901      	bls.n	80042f0 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 80042ec:	2303      	movs	r3, #3
 80042ee:	e144      	b.n	800457a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80042f0:	4b69      	ldr	r3, [pc, #420]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d1f0      	bne.n	80042de <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042fc:	4b66      	ldr	r3, [pc, #408]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 80042fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004302:	f003 0304 	and.w	r3, r3, #4
 8004306:	2b00      	cmp	r3, #0
 8004308:	d111      	bne.n	800432e <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 800430a:	4b63      	ldr	r3, [pc, #396]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 800430c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004310:	4a61      	ldr	r2, [pc, #388]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 8004312:	f043 0304 	orr.w	r3, r3, #4
 8004316:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800431a:	4b5f      	ldr	r3, [pc, #380]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 800431c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004320:	f003 0304 	and.w	r3, r3, #4
 8004324:	60fb      	str	r3, [r7, #12]
 8004326:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8004328:	2301      	movs	r3, #1
 800432a:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 800432e:	4b5b      	ldr	r3, [pc, #364]	; (800449c <HAL_RCC_OscConfig+0xccc>)
 8004330:	68db      	ldr	r3, [r3, #12]
 8004332:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004336:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800433a:	d102      	bne.n	8004342 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 800433c:	2301      	movs	r3, #1
 800433e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8004342:	4b56      	ldr	r3, [pc, #344]	; (800449c <HAL_RCC_OscConfig+0xccc>)
 8004344:	68db      	ldr	r3, [r3, #12]
 8004346:	4a55      	ldr	r2, [pc, #340]	; (800449c <HAL_RCC_OscConfig+0xccc>)
 8004348:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800434c:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 800434e:	4b52      	ldr	r3, [pc, #328]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 8004350:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004352:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004356:	f023 0303 	bic.w	r3, r3, #3
 800435a:	687a      	ldr	r2, [r7, #4]
 800435c:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800435e:	687a      	ldr	r2, [r7, #4]
 8004360:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004362:	3a01      	subs	r2, #1
 8004364:	0212      	lsls	r2, r2, #8
 8004366:	4311      	orrs	r1, r2
 8004368:	687a      	ldr	r2, [r7, #4]
 800436a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800436c:	430a      	orrs	r2, r1
 800436e:	494a      	ldr	r1, [pc, #296]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 8004370:	4313      	orrs	r3, r2
 8004372:	628b      	str	r3, [r1, #40]	; 0x28
 8004374:	4b48      	ldr	r3, [pc, #288]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 8004376:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004378:	4b49      	ldr	r3, [pc, #292]	; (80044a0 <HAL_RCC_OscConfig+0xcd0>)
 800437a:	4013      	ands	r3, r2
 800437c:	687a      	ldr	r2, [r7, #4]
 800437e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004380:	3a01      	subs	r2, #1
 8004382:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8004386:	687a      	ldr	r2, [r7, #4]
 8004388:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800438a:	3a01      	subs	r2, #1
 800438c:	0252      	lsls	r2, r2, #9
 800438e:	b292      	uxth	r2, r2
 8004390:	4311      	orrs	r1, r2
 8004392:	687a      	ldr	r2, [r7, #4]
 8004394:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004396:	3a01      	subs	r2, #1
 8004398:	0412      	lsls	r2, r2, #16
 800439a:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800439e:	4311      	orrs	r1, r2
 80043a0:	687a      	ldr	r2, [r7, #4]
 80043a2:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80043a4:	3a01      	subs	r2, #1
 80043a6:	0612      	lsls	r2, r2, #24
 80043a8:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 80043ac:	430a      	orrs	r2, r1
 80043ae:	493a      	ldr	r1, [pc, #232]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 80043b0:	4313      	orrs	r3, r2
 80043b2:	634b      	str	r3, [r1, #52]	; 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 80043b4:	4b38      	ldr	r3, [pc, #224]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 80043b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043b8:	4a37      	ldr	r2, [pc, #220]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 80043ba:	f023 0310 	bic.w	r3, r3, #16
 80043be:	6293      	str	r3, [r2, #40]	; 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043c4:	4a34      	ldr	r2, [pc, #208]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 80043c6:	00db      	lsls	r3, r3, #3
 80043c8:	6393      	str	r3, [r2, #56]	; 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 80043ca:	4b33      	ldr	r3, [pc, #204]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 80043cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043ce:	4a32      	ldr	r2, [pc, #200]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 80043d0:	f043 0310 	orr.w	r3, r3, #16
 80043d4:	6293      	str	r3, [r2, #40]	; 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 80043d6:	4b30      	ldr	r3, [pc, #192]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 80043d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043da:	f023 020c 	bic.w	r2, r3, #12
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043e2:	492d      	ldr	r1, [pc, #180]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 80043e4:	4313      	orrs	r3, r2
 80043e6:	628b      	str	r3, [r1, #40]	; 0x28

        if (pwrboosten == SET)
 80043e8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80043ec:	2b01      	cmp	r3, #1
 80043ee:	d105      	bne.n	80043fc <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80043f0:	4b2a      	ldr	r3, [pc, #168]	; (800449c <HAL_RCC_OscConfig+0xccc>)
 80043f2:	68db      	ldr	r3, [r3, #12]
 80043f4:	4a29      	ldr	r2, [pc, #164]	; (800449c <HAL_RCC_OscConfig+0xccc>)
 80043f6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80043fa:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 80043fc:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004400:	2b01      	cmp	r3, #1
 8004402:	d107      	bne.n	8004414 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8004404:	4b24      	ldr	r3, [pc, #144]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 8004406:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800440a:	4a23      	ldr	r2, [pc, #140]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 800440c:	f023 0304 	bic.w	r3, r3, #4
 8004410:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004414:	4b20      	ldr	r3, [pc, #128]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 8004416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004418:	4a1f      	ldr	r2, [pc, #124]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 800441a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800441e:	6293      	str	r3, [r2, #40]	; 0x28

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8004420:	4b1d      	ldr	r3, [pc, #116]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a1c      	ldr	r2, [pc, #112]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 8004426:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800442a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800442c:	f7fd ff18 	bl	8002260 <HAL_GetTick>
 8004430:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004432:	e008      	b.n	8004446 <HAL_RCC_OscConfig+0xc76>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004434:	f7fd ff14 	bl	8002260 <HAL_GetTick>
 8004438:	4602      	mov	r2, r0
 800443a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	2b02      	cmp	r3, #2
 8004440:	d901      	bls.n	8004446 <HAL_RCC_OscConfig+0xc76>
          {
            return HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	e099      	b.n	800457a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004446:	4b14      	ldr	r3, [pc, #80]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800444e:	2b00      	cmp	r3, #0
 8004450:	d0f0      	beq.n	8004434 <HAL_RCC_OscConfig+0xc64>
 8004452:	e091      	b.n	8004578 <HAL_RCC_OscConfig+0xda8>
        }
      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8004454:	4b10      	ldr	r3, [pc, #64]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a0f      	ldr	r2, [pc, #60]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 800445a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800445e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004460:	f7fd fefe 	bl	8002260 <HAL_GetTick>
 8004464:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004466:	e008      	b.n	800447a <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004468:	f7fd fefa 	bl	8002260 <HAL_GetTick>
 800446c:	4602      	mov	r2, r0
 800446e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004470:	1ad3      	subs	r3, r2, r3
 8004472:	2b02      	cmp	r3, #2
 8004474:	d901      	bls.n	800447a <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8004476:	2303      	movs	r3, #3
 8004478:	e07f      	b.n	800457a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800447a:	4b07      	ldr	r3, [pc, #28]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004482:	2b00      	cmp	r3, #0
 8004484:	d1f0      	bne.n	8004468 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8004486:	4b04      	ldr	r3, [pc, #16]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 8004488:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800448a:	4a03      	ldr	r2, [pc, #12]	; (8004498 <HAL_RCC_OscConfig+0xcc8>)
 800448c:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8004490:	f023 0303 	bic.w	r3, r3, #3
 8004494:	6293      	str	r3, [r2, #40]	; 0x28
 8004496:	e06f      	b.n	8004578 <HAL_RCC_OscConfig+0xda8>
 8004498:	46020c00 	.word	0x46020c00
 800449c:	46020800 	.word	0x46020800
 80044a0:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 80044a4:	4b37      	ldr	r3, [pc, #220]	; (8004584 <HAL_RCC_OscConfig+0xdb4>)
 80044a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044a8:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80044aa:	4b36      	ldr	r3, [pc, #216]	; (8004584 <HAL_RCC_OscConfig+0xdb4>)
 80044ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044ae:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044b4:	2b01      	cmp	r3, #1
 80044b6:	d039      	beq.n	800452c <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 80044b8:	69fb      	ldr	r3, [r7, #28]
 80044ba:	f003 0203 	and.w	r2, r3, #3
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044c2:	429a      	cmp	r2, r3
 80044c4:	d132      	bne.n	800452c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 80044c6:	69fb      	ldr	r3, [r7, #28]
 80044c8:	0a1b      	lsrs	r3, r3, #8
 80044ca:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044d2:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 80044d4:	429a      	cmp	r2, r3
 80044d6:	d129      	bne.n	800452c <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80044d8:	69fb      	ldr	r3, [r7, #28]
 80044da:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d122      	bne.n	800452c <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80044e6:	69bb      	ldr	r3, [r7, #24]
 80044e8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044f0:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80044f2:	429a      	cmp	r2, r3
 80044f4:	d11a      	bne.n	800452c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 80044f6:	69bb      	ldr	r3, [r7, #24]
 80044f8:	0a5b      	lsrs	r3, r3, #9
 80044fa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004502:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004504:	429a      	cmp	r2, r3
 8004506:	d111      	bne.n	800452c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8004508:	69bb      	ldr	r3, [r7, #24]
 800450a:	0c1b      	lsrs	r3, r3, #16
 800450c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004514:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004516:	429a      	cmp	r2, r3
 8004518:	d108      	bne.n	800452c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 800451a:	69bb      	ldr	r3, [r7, #24]
 800451c:	0e1b      	lsrs	r3, r3, #24
 800451e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004526:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004528:	429a      	cmp	r2, r3
 800452a:	d001      	beq.n	8004530 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 800452c:	2301      	movs	r3, #1
 800452e:	e024      	b.n	800457a <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8004530:	4b14      	ldr	r3, [pc, #80]	; (8004584 <HAL_RCC_OscConfig+0xdb4>)
 8004532:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004534:	08db      	lsrs	r3, r3, #3
 8004536:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800453e:	429a      	cmp	r2, r3
 8004540:	d01a      	beq.n	8004578 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8004542:	4b10      	ldr	r3, [pc, #64]	; (8004584 <HAL_RCC_OscConfig+0xdb4>)
 8004544:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004546:	4a0f      	ldr	r2, [pc, #60]	; (8004584 <HAL_RCC_OscConfig+0xdb4>)
 8004548:	f023 0310 	bic.w	r3, r3, #16
 800454c:	6293      	str	r3, [r2, #40]	; 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800454e:	f7fd fe87 	bl	8002260 <HAL_GetTick>
 8004552:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8004554:	bf00      	nop
 8004556:	f7fd fe83 	bl	8002260 <HAL_GetTick>
 800455a:	4602      	mov	r2, r0
 800455c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800455e:	4293      	cmp	r3, r2
 8004560:	d0f9      	beq.n	8004556 <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004566:	4a07      	ldr	r2, [pc, #28]	; (8004584 <HAL_RCC_OscConfig+0xdb4>)
 8004568:	00db      	lsls	r3, r3, #3
 800456a:	6393      	str	r3, [r2, #56]	; 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 800456c:	4b05      	ldr	r3, [pc, #20]	; (8004584 <HAL_RCC_OscConfig+0xdb4>)
 800456e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004570:	4a04      	ldr	r2, [pc, #16]	; (8004584 <HAL_RCC_OscConfig+0xdb4>)
 8004572:	f043 0310 	orr.w	r3, r3, #16
 8004576:	6293      	str	r3, [r2, #40]	; 0x28
      }
    }
  }
  return HAL_OK;
 8004578:	2300      	movs	r3, #0
}
 800457a:	4618      	mov	r0, r3
 800457c:	3738      	adds	r7, #56	; 0x38
 800457e:	46bd      	mov	sp, r7
 8004580:	bd80      	pop	{r7, pc}
 8004582:	bf00      	nop
 8004584:	46020c00 	.word	0x46020c00

08004588 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b086      	sub	sp, #24
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
 8004590:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d101      	bne.n	800459c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004598:	2301      	movs	r3, #1
 800459a:	e1d9      	b.n	8004950 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800459c:	4b9b      	ldr	r3, [pc, #620]	; (800480c <HAL_RCC_ClockConfig+0x284>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f003 030f 	and.w	r3, r3, #15
 80045a4:	683a      	ldr	r2, [r7, #0]
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d910      	bls.n	80045cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045aa:	4b98      	ldr	r3, [pc, #608]	; (800480c <HAL_RCC_ClockConfig+0x284>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f023 020f 	bic.w	r2, r3, #15
 80045b2:	4996      	ldr	r1, [pc, #600]	; (800480c <HAL_RCC_ClockConfig+0x284>)
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	4313      	orrs	r3, r2
 80045b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045ba:	4b94      	ldr	r3, [pc, #592]	; (800480c <HAL_RCC_ClockConfig+0x284>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 030f 	and.w	r3, r3, #15
 80045c2:	683a      	ldr	r2, [r7, #0]
 80045c4:	429a      	cmp	r2, r3
 80045c6:	d001      	beq.n	80045cc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80045c8:	2301      	movs	r3, #1
 80045ca:	e1c1      	b.n	8004950 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f003 0310 	and.w	r3, r3, #16
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d010      	beq.n	80045fa <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	695a      	ldr	r2, [r3, #20]
 80045dc:	4b8c      	ldr	r3, [pc, #560]	; (8004810 <HAL_RCC_ClockConfig+0x288>)
 80045de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80045e4:	429a      	cmp	r2, r3
 80045e6:	d908      	bls.n	80045fa <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 80045e8:	4b89      	ldr	r3, [pc, #548]	; (8004810 <HAL_RCC_ClockConfig+0x288>)
 80045ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045ec:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	695b      	ldr	r3, [r3, #20]
 80045f4:	4986      	ldr	r1, [pc, #536]	; (8004810 <HAL_RCC_ClockConfig+0x288>)
 80045f6:	4313      	orrs	r3, r2
 80045f8:	624b      	str	r3, [r1, #36]	; 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f003 0308 	and.w	r3, r3, #8
 8004602:	2b00      	cmp	r3, #0
 8004604:	d012      	beq.n	800462c <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	691a      	ldr	r2, [r3, #16]
 800460a:	4b81      	ldr	r3, [pc, #516]	; (8004810 <HAL_RCC_ClockConfig+0x288>)
 800460c:	6a1b      	ldr	r3, [r3, #32]
 800460e:	091b      	lsrs	r3, r3, #4
 8004610:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004614:	429a      	cmp	r2, r3
 8004616:	d909      	bls.n	800462c <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8004618:	4b7d      	ldr	r3, [pc, #500]	; (8004810 <HAL_RCC_ClockConfig+0x288>)
 800461a:	6a1b      	ldr	r3, [r3, #32]
 800461c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	691b      	ldr	r3, [r3, #16]
 8004624:	011b      	lsls	r3, r3, #4
 8004626:	497a      	ldr	r1, [pc, #488]	; (8004810 <HAL_RCC_ClockConfig+0x288>)
 8004628:	4313      	orrs	r3, r2
 800462a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f003 0304 	and.w	r3, r3, #4
 8004634:	2b00      	cmp	r3, #0
 8004636:	d010      	beq.n	800465a <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	68da      	ldr	r2, [r3, #12]
 800463c:	4b74      	ldr	r3, [pc, #464]	; (8004810 <HAL_RCC_ClockConfig+0x288>)
 800463e:	6a1b      	ldr	r3, [r3, #32]
 8004640:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004644:	429a      	cmp	r2, r3
 8004646:	d908      	bls.n	800465a <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8004648:	4b71      	ldr	r3, [pc, #452]	; (8004810 <HAL_RCC_ClockConfig+0x288>)
 800464a:	6a1b      	ldr	r3, [r3, #32]
 800464c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	68db      	ldr	r3, [r3, #12]
 8004654:	496e      	ldr	r1, [pc, #440]	; (8004810 <HAL_RCC_ClockConfig+0x288>)
 8004656:	4313      	orrs	r3, r2
 8004658:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f003 0302 	and.w	r3, r3, #2
 8004662:	2b00      	cmp	r3, #0
 8004664:	d010      	beq.n	8004688 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	689a      	ldr	r2, [r3, #8]
 800466a:	4b69      	ldr	r3, [pc, #420]	; (8004810 <HAL_RCC_ClockConfig+0x288>)
 800466c:	6a1b      	ldr	r3, [r3, #32]
 800466e:	f003 030f 	and.w	r3, r3, #15
 8004672:	429a      	cmp	r2, r3
 8004674:	d908      	bls.n	8004688 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8004676:	4b66      	ldr	r3, [pc, #408]	; (8004810 <HAL_RCC_ClockConfig+0x288>)
 8004678:	6a1b      	ldr	r3, [r3, #32]
 800467a:	f023 020f 	bic.w	r2, r3, #15
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	4963      	ldr	r1, [pc, #396]	; (8004810 <HAL_RCC_ClockConfig+0x288>)
 8004684:	4313      	orrs	r3, r2
 8004686:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f003 0301 	and.w	r3, r3, #1
 8004690:	2b00      	cmp	r3, #0
 8004692:	f000 80d2 	beq.w	800483a <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8004696:	2300      	movs	r3, #0
 8004698:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	2b03      	cmp	r3, #3
 80046a0:	d143      	bne.n	800472a <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046a2:	4b5b      	ldr	r3, [pc, #364]	; (8004810 <HAL_RCC_ClockConfig+0x288>)
 80046a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80046a8:	f003 0304 	and.w	r3, r3, #4
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d110      	bne.n	80046d2 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80046b0:	4b57      	ldr	r3, [pc, #348]	; (8004810 <HAL_RCC_ClockConfig+0x288>)
 80046b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80046b6:	4a56      	ldr	r2, [pc, #344]	; (8004810 <HAL_RCC_ClockConfig+0x288>)
 80046b8:	f043 0304 	orr.w	r3, r3, #4
 80046bc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 80046c0:	4b53      	ldr	r3, [pc, #332]	; (8004810 <HAL_RCC_ClockConfig+0x288>)
 80046c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80046c6:	f003 0304 	and.w	r3, r3, #4
 80046ca:	60bb      	str	r3, [r7, #8]
 80046cc:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 80046ce:	2301      	movs	r3, #1
 80046d0:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 80046d2:	f7fd fdc5 	bl	8002260 <HAL_GetTick>
 80046d6:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 80046d8:	4b4e      	ldr	r3, [pc, #312]	; (8004814 <HAL_RCC_ClockConfig+0x28c>)
 80046da:	68db      	ldr	r3, [r3, #12]
 80046dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d00f      	beq.n	8004704 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80046e4:	e008      	b.n	80046f8 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 80046e6:	f7fd fdbb 	bl	8002260 <HAL_GetTick>
 80046ea:	4602      	mov	r2, r0
 80046ec:	693b      	ldr	r3, [r7, #16]
 80046ee:	1ad3      	subs	r3, r2, r3
 80046f0:	2b02      	cmp	r3, #2
 80046f2:	d901      	bls.n	80046f8 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 80046f4:	2303      	movs	r3, #3
 80046f6:	e12b      	b.n	8004950 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80046f8:	4b46      	ldr	r3, [pc, #280]	; (8004814 <HAL_RCC_ClockConfig+0x28c>)
 80046fa:	68db      	ldr	r3, [r3, #12]
 80046fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004700:	2b00      	cmp	r3, #0
 8004702:	d0f0      	beq.n	80046e6 <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004704:	7dfb      	ldrb	r3, [r7, #23]
 8004706:	2b01      	cmp	r3, #1
 8004708:	d107      	bne.n	800471a <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800470a:	4b41      	ldr	r3, [pc, #260]	; (8004810 <HAL_RCC_ClockConfig+0x288>)
 800470c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004710:	4a3f      	ldr	r2, [pc, #252]	; (8004810 <HAL_RCC_ClockConfig+0x288>)
 8004712:	f023 0304 	bic.w	r3, r3, #4
 8004716:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800471a:	4b3d      	ldr	r3, [pc, #244]	; (8004810 <HAL_RCC_ClockConfig+0x288>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004722:	2b00      	cmp	r3, #0
 8004724:	d121      	bne.n	800476a <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	e112      	b.n	8004950 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	2b02      	cmp	r3, #2
 8004730:	d107      	bne.n	8004742 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004732:	4b37      	ldr	r3, [pc, #220]	; (8004810 <HAL_RCC_ClockConfig+0x288>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800473a:	2b00      	cmp	r3, #0
 800473c:	d115      	bne.n	800476a <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	e106      	b.n	8004950 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d107      	bne.n	800475a <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800474a:	4b31      	ldr	r3, [pc, #196]	; (8004810 <HAL_RCC_ClockConfig+0x288>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f003 0304 	and.w	r3, r3, #4
 8004752:	2b00      	cmp	r3, #0
 8004754:	d109      	bne.n	800476a <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	e0fa      	b.n	8004950 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800475a:	4b2d      	ldr	r3, [pc, #180]	; (8004810 <HAL_RCC_ClockConfig+0x288>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004762:	2b00      	cmp	r3, #0
 8004764:	d101      	bne.n	800476a <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	e0f2      	b.n	8004950 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 800476a:	4b29      	ldr	r3, [pc, #164]	; (8004810 <HAL_RCC_ClockConfig+0x288>)
 800476c:	69db      	ldr	r3, [r3, #28]
 800476e:	f023 0203 	bic.w	r2, r3, #3
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	4926      	ldr	r1, [pc, #152]	; (8004810 <HAL_RCC_ClockConfig+0x288>)
 8004778:	4313      	orrs	r3, r2
 800477a:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 800477c:	f7fd fd70 	bl	8002260 <HAL_GetTick>
 8004780:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	2b03      	cmp	r3, #3
 8004788:	d112      	bne.n	80047b0 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800478a:	e00a      	b.n	80047a2 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800478c:	f7fd fd68 	bl	8002260 <HAL_GetTick>
 8004790:	4602      	mov	r2, r0
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	1ad3      	subs	r3, r2, r3
 8004796:	f241 3288 	movw	r2, #5000	; 0x1388
 800479a:	4293      	cmp	r3, r2
 800479c:	d901      	bls.n	80047a2 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 800479e:	2303      	movs	r3, #3
 80047a0:	e0d6      	b.n	8004950 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80047a2:	4b1b      	ldr	r3, [pc, #108]	; (8004810 <HAL_RCC_ClockConfig+0x288>)
 80047a4:	69db      	ldr	r3, [r3, #28]
 80047a6:	f003 030c 	and.w	r3, r3, #12
 80047aa:	2b0c      	cmp	r3, #12
 80047ac:	d1ee      	bne.n	800478c <HAL_RCC_ClockConfig+0x204>
 80047ae:	e044      	b.n	800483a <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	2b02      	cmp	r3, #2
 80047b6:	d112      	bne.n	80047de <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80047b8:	e00a      	b.n	80047d0 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047ba:	f7fd fd51 	bl	8002260 <HAL_GetTick>
 80047be:	4602      	mov	r2, r0
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	1ad3      	subs	r3, r2, r3
 80047c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d901      	bls.n	80047d0 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 80047cc:	2303      	movs	r3, #3
 80047ce:	e0bf      	b.n	8004950 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80047d0:	4b0f      	ldr	r3, [pc, #60]	; (8004810 <HAL_RCC_ClockConfig+0x288>)
 80047d2:	69db      	ldr	r3, [r3, #28]
 80047d4:	f003 030c 	and.w	r3, r3, #12
 80047d8:	2b08      	cmp	r3, #8
 80047da:	d1ee      	bne.n	80047ba <HAL_RCC_ClockConfig+0x232>
 80047dc:	e02d      	b.n	800483a <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d123      	bne.n	800482e <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80047e6:	e00a      	b.n	80047fe <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047e8:	f7fd fd3a 	bl	8002260 <HAL_GetTick>
 80047ec:	4602      	mov	r2, r0
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	1ad3      	subs	r3, r2, r3
 80047f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d901      	bls.n	80047fe <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 80047fa:	2303      	movs	r3, #3
 80047fc:	e0a8      	b.n	8004950 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80047fe:	4b04      	ldr	r3, [pc, #16]	; (8004810 <HAL_RCC_ClockConfig+0x288>)
 8004800:	69db      	ldr	r3, [r3, #28]
 8004802:	f003 030c 	and.w	r3, r3, #12
 8004806:	2b00      	cmp	r3, #0
 8004808:	d1ee      	bne.n	80047e8 <HAL_RCC_ClockConfig+0x260>
 800480a:	e016      	b.n	800483a <HAL_RCC_ClockConfig+0x2b2>
 800480c:	40022000 	.word	0x40022000
 8004810:	46020c00 	.word	0x46020c00
 8004814:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004818:	f7fd fd22 	bl	8002260 <HAL_GetTick>
 800481c:	4602      	mov	r2, r0
 800481e:	693b      	ldr	r3, [r7, #16]
 8004820:	1ad3      	subs	r3, r2, r3
 8004822:	f241 3288 	movw	r2, #5000	; 0x1388
 8004826:	4293      	cmp	r3, r2
 8004828:	d901      	bls.n	800482e <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 800482a:	2303      	movs	r3, #3
 800482c:	e090      	b.n	8004950 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800482e:	4b4a      	ldr	r3, [pc, #296]	; (8004958 <HAL_RCC_ClockConfig+0x3d0>)
 8004830:	69db      	ldr	r3, [r3, #28]
 8004832:	f003 030c 	and.w	r3, r3, #12
 8004836:	2b04      	cmp	r3, #4
 8004838:	d1ee      	bne.n	8004818 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 0302 	and.w	r3, r3, #2
 8004842:	2b00      	cmp	r3, #0
 8004844:	d010      	beq.n	8004868 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	689a      	ldr	r2, [r3, #8]
 800484a:	4b43      	ldr	r3, [pc, #268]	; (8004958 <HAL_RCC_ClockConfig+0x3d0>)
 800484c:	6a1b      	ldr	r3, [r3, #32]
 800484e:	f003 030f 	and.w	r3, r3, #15
 8004852:	429a      	cmp	r2, r3
 8004854:	d208      	bcs.n	8004868 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8004856:	4b40      	ldr	r3, [pc, #256]	; (8004958 <HAL_RCC_ClockConfig+0x3d0>)
 8004858:	6a1b      	ldr	r3, [r3, #32]
 800485a:	f023 020f 	bic.w	r2, r3, #15
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	493d      	ldr	r1, [pc, #244]	; (8004958 <HAL_RCC_ClockConfig+0x3d0>)
 8004864:	4313      	orrs	r3, r2
 8004866:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004868:	4b3c      	ldr	r3, [pc, #240]	; (800495c <HAL_RCC_ClockConfig+0x3d4>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f003 030f 	and.w	r3, r3, #15
 8004870:	683a      	ldr	r2, [r7, #0]
 8004872:	429a      	cmp	r2, r3
 8004874:	d210      	bcs.n	8004898 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004876:	4b39      	ldr	r3, [pc, #228]	; (800495c <HAL_RCC_ClockConfig+0x3d4>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f023 020f 	bic.w	r2, r3, #15
 800487e:	4937      	ldr	r1, [pc, #220]	; (800495c <HAL_RCC_ClockConfig+0x3d4>)
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	4313      	orrs	r3, r2
 8004884:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004886:	4b35      	ldr	r3, [pc, #212]	; (800495c <HAL_RCC_ClockConfig+0x3d4>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 030f 	and.w	r3, r3, #15
 800488e:	683a      	ldr	r2, [r7, #0]
 8004890:	429a      	cmp	r2, r3
 8004892:	d001      	beq.n	8004898 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8004894:	2301      	movs	r3, #1
 8004896:	e05b      	b.n	8004950 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f003 0304 	and.w	r3, r3, #4
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d010      	beq.n	80048c6 <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	68da      	ldr	r2, [r3, #12]
 80048a8:	4b2b      	ldr	r3, [pc, #172]	; (8004958 <HAL_RCC_ClockConfig+0x3d0>)
 80048aa:	6a1b      	ldr	r3, [r3, #32]
 80048ac:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80048b0:	429a      	cmp	r2, r3
 80048b2:	d208      	bcs.n	80048c6 <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80048b4:	4b28      	ldr	r3, [pc, #160]	; (8004958 <HAL_RCC_ClockConfig+0x3d0>)
 80048b6:	6a1b      	ldr	r3, [r3, #32]
 80048b8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	68db      	ldr	r3, [r3, #12]
 80048c0:	4925      	ldr	r1, [pc, #148]	; (8004958 <HAL_RCC_ClockConfig+0x3d0>)
 80048c2:	4313      	orrs	r3, r2
 80048c4:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f003 0308 	and.w	r3, r3, #8
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d012      	beq.n	80048f8 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	691a      	ldr	r2, [r3, #16]
 80048d6:	4b20      	ldr	r3, [pc, #128]	; (8004958 <HAL_RCC_ClockConfig+0x3d0>)
 80048d8:	6a1b      	ldr	r3, [r3, #32]
 80048da:	091b      	lsrs	r3, r3, #4
 80048dc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80048e0:	429a      	cmp	r2, r3
 80048e2:	d209      	bcs.n	80048f8 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 80048e4:	4b1c      	ldr	r3, [pc, #112]	; (8004958 <HAL_RCC_ClockConfig+0x3d0>)
 80048e6:	6a1b      	ldr	r3, [r3, #32]
 80048e8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	691b      	ldr	r3, [r3, #16]
 80048f0:	011b      	lsls	r3, r3, #4
 80048f2:	4919      	ldr	r1, [pc, #100]	; (8004958 <HAL_RCC_ClockConfig+0x3d0>)
 80048f4:	4313      	orrs	r3, r2
 80048f6:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f003 0310 	and.w	r3, r3, #16
 8004900:	2b00      	cmp	r3, #0
 8004902:	d010      	beq.n	8004926 <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	695a      	ldr	r2, [r3, #20]
 8004908:	4b13      	ldr	r3, [pc, #76]	; (8004958 <HAL_RCC_ClockConfig+0x3d0>)
 800490a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800490c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004910:	429a      	cmp	r2, r3
 8004912:	d208      	bcs.n	8004926 <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8004914:	4b10      	ldr	r3, [pc, #64]	; (8004958 <HAL_RCC_ClockConfig+0x3d0>)
 8004916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004918:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	695b      	ldr	r3, [r3, #20]
 8004920:	490d      	ldr	r1, [pc, #52]	; (8004958 <HAL_RCC_ClockConfig+0x3d0>)
 8004922:	4313      	orrs	r3, r2
 8004924:	624b      	str	r3, [r1, #36]	; 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004926:	f000 f821 	bl	800496c <HAL_RCC_GetSysClockFreq>
 800492a:	4602      	mov	r2, r0
 800492c:	4b0a      	ldr	r3, [pc, #40]	; (8004958 <HAL_RCC_ClockConfig+0x3d0>)
 800492e:	6a1b      	ldr	r3, [r3, #32]
 8004930:	f003 030f 	and.w	r3, r3, #15
 8004934:	490a      	ldr	r1, [pc, #40]	; (8004960 <HAL_RCC_ClockConfig+0x3d8>)
 8004936:	5ccb      	ldrb	r3, [r1, r3]
 8004938:	fa22 f303 	lsr.w	r3, r2, r3
 800493c:	4a09      	ldr	r2, [pc, #36]	; (8004964 <HAL_RCC_ClockConfig+0x3dc>)
 800493e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004940:	4b09      	ldr	r3, [pc, #36]	; (8004968 <HAL_RCC_ClockConfig+0x3e0>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4618      	mov	r0, r3
 8004946:	f7fd fc41 	bl	80021cc <HAL_InitTick>
 800494a:	4603      	mov	r3, r0
 800494c:	73fb      	strb	r3, [r7, #15]

  return status;
 800494e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004950:	4618      	mov	r0, r3
 8004952:	3718      	adds	r7, #24
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}
 8004958:	46020c00 	.word	0x46020c00
 800495c:	40022000 	.word	0x40022000
 8004960:	0800f1ac 	.word	0x0800f1ac
 8004964:	20000010 	.word	0x20000010
 8004968:	20000014 	.word	0x20000014

0800496c <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800496c:	b480      	push	{r7}
 800496e:	b08b      	sub	sp, #44	; 0x2c
 8004970:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8004972:	2300      	movs	r3, #0
 8004974:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8004976:	2300      	movs	r3, #0
 8004978:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800497a:	4b7b      	ldr	r3, [pc, #492]	; (8004b68 <HAL_RCC_GetSysClockFreq+0x1fc>)
 800497c:	69db      	ldr	r3, [r3, #28]
 800497e:	f003 030c 	and.w	r3, r3, #12
 8004982:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004984:	4b78      	ldr	r3, [pc, #480]	; (8004b68 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004986:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004988:	f003 0303 	and.w	r3, r3, #3
 800498c:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800498e:	69bb      	ldr	r3, [r7, #24]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d005      	beq.n	80049a0 <HAL_RCC_GetSysClockFreq+0x34>
 8004994:	69bb      	ldr	r3, [r7, #24]
 8004996:	2b0c      	cmp	r3, #12
 8004998:	d121      	bne.n	80049de <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	2b01      	cmp	r3, #1
 800499e:	d11e      	bne.n	80049de <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 80049a0:	4b71      	ldr	r3, [pc, #452]	; (8004b68 <HAL_RCC_GetSysClockFreq+0x1fc>)
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d107      	bne.n	80049bc <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 80049ac:	4b6e      	ldr	r3, [pc, #440]	; (8004b68 <HAL_RCC_GetSysClockFreq+0x1fc>)
 80049ae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80049b2:	0b1b      	lsrs	r3, r3, #12
 80049b4:	f003 030f 	and.w	r3, r3, #15
 80049b8:	627b      	str	r3, [r7, #36]	; 0x24
 80049ba:	e005      	b.n	80049c8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 80049bc:	4b6a      	ldr	r3, [pc, #424]	; (8004b68 <HAL_RCC_GetSysClockFreq+0x1fc>)
 80049be:	689b      	ldr	r3, [r3, #8]
 80049c0:	0f1b      	lsrs	r3, r3, #28
 80049c2:	f003 030f 	and.w	r3, r3, #15
 80049c6:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80049c8:	4a68      	ldr	r2, [pc, #416]	; (8004b6c <HAL_RCC_GetSysClockFreq+0x200>)
 80049ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049d0:	627b      	str	r3, [r7, #36]	; 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80049d2:	69bb      	ldr	r3, [r7, #24]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d110      	bne.n	80049fa <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80049d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049da:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80049dc:	e00d      	b.n	80049fa <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80049de:	4b62      	ldr	r3, [pc, #392]	; (8004b68 <HAL_RCC_GetSysClockFreq+0x1fc>)
 80049e0:	69db      	ldr	r3, [r3, #28]
 80049e2:	f003 030c 	and.w	r3, r3, #12
 80049e6:	2b04      	cmp	r3, #4
 80049e8:	d102      	bne.n	80049f0 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80049ea:	4b61      	ldr	r3, [pc, #388]	; (8004b70 <HAL_RCC_GetSysClockFreq+0x204>)
 80049ec:	623b      	str	r3, [r7, #32]
 80049ee:	e004      	b.n	80049fa <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80049f0:	69bb      	ldr	r3, [r7, #24]
 80049f2:	2b08      	cmp	r3, #8
 80049f4:	d101      	bne.n	80049fa <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80049f6:	4b5e      	ldr	r3, [pc, #376]	; (8004b70 <HAL_RCC_GetSysClockFreq+0x204>)
 80049f8:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80049fa:	69bb      	ldr	r3, [r7, #24]
 80049fc:	2b0c      	cmp	r3, #12
 80049fe:	f040 80ac 	bne.w	8004b5a <HAL_RCC_GetSysClockFreq+0x1ee>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8004a02:	4b59      	ldr	r3, [pc, #356]	; (8004b68 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004a04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a06:	f003 0303 	and.w	r3, r3, #3
 8004a0a:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8004a0c:	4b56      	ldr	r3, [pc, #344]	; (8004b68 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004a0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a10:	0a1b      	lsrs	r3, r3, #8
 8004a12:	f003 030f 	and.w	r3, r3, #15
 8004a16:	3301      	adds	r3, #1
 8004a18:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8004a1a:	4b53      	ldr	r3, [pc, #332]	; (8004b68 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004a1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a1e:	091b      	lsrs	r3, r3, #4
 8004a20:	f003 0301 	and.w	r3, r3, #1
 8004a24:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8004a26:	4b50      	ldr	r3, [pc, #320]	; (8004b68 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004a28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a2a:	08db      	lsrs	r3, r3, #3
 8004a2c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004a30:	68ba      	ldr	r2, [r7, #8]
 8004a32:	fb02 f303 	mul.w	r3, r2, r3
 8004a36:	ee07 3a90 	vmov	s15, r3
 8004a3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a3e:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    if (pllm != 0U)
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	f000 8086 	beq.w	8004b56 <HAL_RCC_GetSysClockFreq+0x1ea>
    {
      switch (pllsource)
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	2b02      	cmp	r3, #2
 8004a4e:	d003      	beq.n	8004a58 <HAL_RCC_GetSysClockFreq+0xec>
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	2b03      	cmp	r3, #3
 8004a54:	d022      	beq.n	8004a9c <HAL_RCC_GetSysClockFreq+0x130>
 8004a56:	e043      	b.n	8004ae0 <HAL_RCC_GetSysClockFreq+0x174>
      {
        case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	ee07 3a90 	vmov	s15, r3
 8004a5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a62:	eddf 6a44 	vldr	s13, [pc, #272]	; 8004b74 <HAL_RCC_GetSysClockFreq+0x208>
 8004a66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a6a:	4b3f      	ldr	r3, [pc, #252]	; (8004b68 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004a6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a72:	ee07 3a90 	vmov	s15, r3
 8004a76:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004a7a:	ed97 6a01 	vldr	s12, [r7, #4]
 8004a7e:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8004b78 <HAL_RCC_GetSysClockFreq+0x20c>
 8004a82:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004a86:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004a8a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004a8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004a92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a96:	edc7 7a07 	vstr	s15, [r7, #28]
          break;
 8004a9a:	e046      	b.n	8004b2a <HAL_RCC_GetSysClockFreq+0x1be>

        case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	ee07 3a90 	vmov	s15, r3
 8004aa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004aa6:	eddf 6a33 	vldr	s13, [pc, #204]	; 8004b74 <HAL_RCC_GetSysClockFreq+0x208>
 8004aaa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004aae:	4b2e      	ldr	r3, [pc, #184]	; (8004b68 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004ab0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ab2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ab6:	ee07 3a90 	vmov	s15, r3
 8004aba:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004abe:	ed97 6a01 	vldr	s12, [r7, #4]
 8004ac2:	eddf 5a2d 	vldr	s11, [pc, #180]	; 8004b78 <HAL_RCC_GetSysClockFreq+0x20c>
 8004ac6:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004aca:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004ace:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004ad2:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004ad6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ada:	edc7 7a07 	vstr	s15, [r7, #28]
          break;
 8004ade:	e024      	b.n	8004b2a <HAL_RCC_GetSysClockFreq+0x1be>

        case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
        default:
          pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ae2:	ee07 3a90 	vmov	s15, r3
 8004ae6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	ee07 3a90 	vmov	s15, r3
 8004af0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004af4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004af8:	4b1b      	ldr	r3, [pc, #108]	; (8004b68 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004afa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004afc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b00:	ee07 3a90 	vmov	s15, r3
 8004b04:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004b08:	ed97 6a01 	vldr	s12, [r7, #4]
 8004b0c:	eddf 5a1a 	vldr	s11, [pc, #104]	; 8004b78 <HAL_RCC_GetSysClockFreq+0x20c>
 8004b10:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004b14:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004b18:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004b1c:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004b20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b24:	edc7 7a07 	vstr	s15, [r7, #28]
          break;
 8004b28:	bf00      	nop
      }

      pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8004b2a:	4b0f      	ldr	r3, [pc, #60]	; (8004b68 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004b2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b2e:	0e1b      	lsrs	r3, r3, #24
 8004b30:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004b34:	3301      	adds	r3, #1
 8004b36:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	ee07 3a90 	vmov	s15, r3
 8004b3e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004b42:	edd7 6a07 	vldr	s13, [r7, #28]
 8004b46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b4e:	ee17 3a90 	vmov	r3, s15
 8004b52:	623b      	str	r3, [r7, #32]
 8004b54:	e001      	b.n	8004b5a <HAL_RCC_GetSysClockFreq+0x1ee>
    }
    else
    {
      sysclockfreq = 0;
 8004b56:	2300      	movs	r3, #0
 8004b58:	623b      	str	r3, [r7, #32]
    }
  }

  return sysclockfreq;
 8004b5a:	6a3b      	ldr	r3, [r7, #32]
}
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	372c      	adds	r7, #44	; 0x2c
 8004b60:	46bd      	mov	sp, r7
 8004b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b66:	4770      	bx	lr
 8004b68:	46020c00 	.word	0x46020c00
 8004b6c:	0800f1c4 	.word	0x0800f1c4
 8004b70:	00f42400 	.word	0x00f42400
 8004b74:	4b742400 	.word	0x4b742400
 8004b78:	46000000 	.word	0x46000000

08004b7c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004b80:	f7ff fef4 	bl	800496c <HAL_RCC_GetSysClockFreq>
 8004b84:	4602      	mov	r2, r0
 8004b86:	4b07      	ldr	r3, [pc, #28]	; (8004ba4 <HAL_RCC_GetHCLKFreq+0x28>)
 8004b88:	6a1b      	ldr	r3, [r3, #32]
 8004b8a:	f003 030f 	and.w	r3, r3, #15
 8004b8e:	4906      	ldr	r1, [pc, #24]	; (8004ba8 <HAL_RCC_GetHCLKFreq+0x2c>)
 8004b90:	5ccb      	ldrb	r3, [r1, r3]
 8004b92:	fa22 f303 	lsr.w	r3, r2, r3
 8004b96:	4a05      	ldr	r2, [pc, #20]	; (8004bac <HAL_RCC_GetHCLKFreq+0x30>)
 8004b98:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8004b9a:	4b04      	ldr	r3, [pc, #16]	; (8004bac <HAL_RCC_GetHCLKFreq+0x30>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	bd80      	pop	{r7, pc}
 8004ba2:	bf00      	nop
 8004ba4:	46020c00 	.word	0x46020c00
 8004ba8:	0800f1ac 	.word	0x0800f1ac
 8004bac:	20000010 	.word	0x20000010

08004bb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 8004bb4:	f7ff ffe2 	bl	8004b7c <HAL_RCC_GetHCLKFreq>
 8004bb8:	4602      	mov	r2, r0
 8004bba:	4b05      	ldr	r3, [pc, #20]	; (8004bd0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004bbc:	6a1b      	ldr	r3, [r3, #32]
 8004bbe:	091b      	lsrs	r3, r3, #4
 8004bc0:	f003 0307 	and.w	r3, r3, #7
 8004bc4:	4903      	ldr	r1, [pc, #12]	; (8004bd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004bc6:	5ccb      	ldrb	r3, [r1, r3]
 8004bc8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	bd80      	pop	{r7, pc}
 8004bd0:	46020c00 	.word	0x46020c00
 8004bd4:	0800f1bc 	.word	0x0800f1bc

08004bd8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8004bdc:	f7ff ffce 	bl	8004b7c <HAL_RCC_GetHCLKFreq>
 8004be0:	4602      	mov	r2, r0
 8004be2:	4b05      	ldr	r3, [pc, #20]	; (8004bf8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004be4:	6a1b      	ldr	r3, [r3, #32]
 8004be6:	0a1b      	lsrs	r3, r3, #8
 8004be8:	f003 0307 	and.w	r3, r3, #7
 8004bec:	4903      	ldr	r1, [pc, #12]	; (8004bfc <HAL_RCC_GetPCLK2Freq+0x24>)
 8004bee:	5ccb      	ldrb	r3, [r1, r3]
 8004bf0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	bd80      	pop	{r7, pc}
 8004bf8:	46020c00 	.word	0x46020c00
 8004bfc:	0800f1bc 	.word	0x0800f1bc

08004c00 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8004c04:	f7ff ffba 	bl	8004b7c <HAL_RCC_GetHCLKFreq>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	4b05      	ldr	r3, [pc, #20]	; (8004c20 <HAL_RCC_GetPCLK3Freq+0x20>)
 8004c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c0e:	091b      	lsrs	r3, r3, #4
 8004c10:	f003 0307 	and.w	r3, r3, #7
 8004c14:	4903      	ldr	r1, [pc, #12]	; (8004c24 <HAL_RCC_GetPCLK3Freq+0x24>)
 8004c16:	5ccb      	ldrb	r3, [r1, r3]
 8004c18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	bd80      	pop	{r7, pc}
 8004c20:	46020c00 	.word	0x46020c00
 8004c24:	0800f1bc 	.word	0x0800f1bc

08004c28 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b086      	sub	sp, #24
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004c30:	4b3e      	ldr	r3, [pc, #248]	; (8004d2c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004c32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c36:	f003 0304 	and.w	r3, r3, #4
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d003      	beq.n	8004c46 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004c3e:	f7fe fd49 	bl	80036d4 <HAL_PWREx_GetVoltageRange>
 8004c42:	6178      	str	r0, [r7, #20]
 8004c44:	e019      	b.n	8004c7a <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004c46:	4b39      	ldr	r3, [pc, #228]	; (8004d2c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004c48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c4c:	4a37      	ldr	r2, [pc, #220]	; (8004d2c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004c4e:	f043 0304 	orr.w	r3, r3, #4
 8004c52:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8004c56:	4b35      	ldr	r3, [pc, #212]	; (8004d2c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004c58:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c5c:	f003 0304 	and.w	r3, r3, #4
 8004c60:	60fb      	str	r3, [r7, #12]
 8004c62:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004c64:	f7fe fd36 	bl	80036d4 <HAL_PWREx_GetVoltageRange>
 8004c68:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004c6a:	4b30      	ldr	r3, [pc, #192]	; (8004d2c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004c6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c70:	4a2e      	ldr	r2, [pc, #184]	; (8004d2c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004c72:	f023 0304 	bic.w	r3, r3, #4
 8004c76:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004c80:	d003      	beq.n	8004c8a <RCC_SetFlashLatencyFromMSIRange+0x62>
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004c88:	d109      	bne.n	8004c9e <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004c90:	d202      	bcs.n	8004c98 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8004c92:	2301      	movs	r3, #1
 8004c94:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8004c96:	e033      	b.n	8004d00 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8004c98:	2300      	movs	r3, #0
 8004c9a:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8004c9c:	e030      	b.n	8004d00 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004ca4:	d208      	bcs.n	8004cb8 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cac:	d102      	bne.n	8004cb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8004cae:	2303      	movs	r3, #3
 8004cb0:	613b      	str	r3, [r7, #16]
 8004cb2:	e025      	b.n	8004d00 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	e035      	b.n	8004d24 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004cbe:	d90f      	bls.n	8004ce0 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d109      	bne.n	8004cda <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004ccc:	d902      	bls.n	8004cd4 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8004cce:	2300      	movs	r3, #0
 8004cd0:	613b      	str	r3, [r7, #16]
 8004cd2:	e015      	b.n	8004d00 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	613b      	str	r3, [r7, #16]
 8004cd8:	e012      	b.n	8004d00 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8004cda:	2300      	movs	r3, #0
 8004cdc:	613b      	str	r3, [r7, #16]
 8004cde:	e00f      	b.n	8004d00 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004ce6:	d109      	bne.n	8004cfc <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cee:	d102      	bne.n	8004cf6 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	613b      	str	r3, [r7, #16]
 8004cf4:	e004      	b.n	8004d00 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8004cf6:	2302      	movs	r3, #2
 8004cf8:	613b      	str	r3, [r7, #16]
 8004cfa:	e001      	b.n	8004d00 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004d00:	4b0b      	ldr	r3, [pc, #44]	; (8004d30 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f023 020f 	bic.w	r2, r3, #15
 8004d08:	4909      	ldr	r1, [pc, #36]	; (8004d30 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8004d0a:	693b      	ldr	r3, [r7, #16]
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8004d10:	4b07      	ldr	r3, [pc, #28]	; (8004d30 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f003 030f 	and.w	r3, r3, #15
 8004d18:	693a      	ldr	r2, [r7, #16]
 8004d1a:	429a      	cmp	r2, r3
 8004d1c:	d001      	beq.n	8004d22 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e000      	b.n	8004d24 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8004d22:	2300      	movs	r3, #0
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	3718      	adds	r7, #24
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}
 8004d2c:	46020c00 	.word	0x46020c00
 8004d30:	40022000 	.word	0x40022000

08004d34 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8004d34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d38:	b0ba      	sub	sp, #232	; 0xe8
 8004d3a:	af00      	add	r7, sp, #0
 8004d3c:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004d40:	2300      	movs	r3, #0
 8004d42:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004d46:	2300      	movs	r3, #0
 8004d48:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004d4c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d54:	f002 0401 	and.w	r4, r2, #1
 8004d58:	2500      	movs	r5, #0
 8004d5a:	ea54 0305 	orrs.w	r3, r4, r5
 8004d5e:	d00b      	beq.n	8004d78 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8004d60:	4bcb      	ldr	r3, [pc, #812]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004d62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004d66:	f023 0103 	bic.w	r1, r3, #3
 8004d6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004d6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d70:	4ac7      	ldr	r2, [pc, #796]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004d72:	430b      	orrs	r3, r1
 8004d74:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004d78:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d80:	f002 0802 	and.w	r8, r2, #2
 8004d84:	f04f 0900 	mov.w	r9, #0
 8004d88:	ea58 0309 	orrs.w	r3, r8, r9
 8004d8c:	d00b      	beq.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8004d8e:	4bc0      	ldr	r3, [pc, #768]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004d90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004d94:	f023 010c 	bic.w	r1, r3, #12
 8004d98:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004d9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d9e:	4abc      	ldr	r2, [pc, #752]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004da0:	430b      	orrs	r3, r1
 8004da2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004da6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dae:	f002 0a04 	and.w	sl, r2, #4
 8004db2:	f04f 0b00 	mov.w	fp, #0
 8004db6:	ea5a 030b 	orrs.w	r3, sl, fp
 8004dba:	d00b      	beq.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8004dbc:	4bb4      	ldr	r3, [pc, #720]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004dbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004dc2:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 8004dc6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004dca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dcc:	4ab0      	ldr	r2, [pc, #704]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004dce:	430b      	orrs	r3, r1
 8004dd0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004dd4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ddc:	f002 0308 	and.w	r3, r2, #8
 8004de0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004de4:	2300      	movs	r3, #0
 8004de6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004dea:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8004dee:	460b      	mov	r3, r1
 8004df0:	4313      	orrs	r3, r2
 8004df2:	d00b      	beq.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8004df4:	4ba6      	ldr	r3, [pc, #664]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004df6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004dfa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004dfe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004e02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e04:	4aa2      	ldr	r2, [pc, #648]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004e06:	430b      	orrs	r3, r1
 8004e08:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004e0c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e14:	f002 0310 	and.w	r3, r2, #16
 8004e18:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004e22:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004e26:	460b      	mov	r3, r1
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	d00b      	beq.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8004e2c:	4b98      	ldr	r3, [pc, #608]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004e2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004e32:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004e36:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004e3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e3c:	4a94      	ldr	r2, [pc, #592]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004e3e:	430b      	orrs	r3, r1
 8004e40:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004e44:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e4c:	f002 0320 	and.w	r3, r2, #32
 8004e50:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004e54:	2300      	movs	r3, #0
 8004e56:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8004e5a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 8004e5e:	460b      	mov	r3, r1
 8004e60:	4313      	orrs	r3, r2
 8004e62:	d00b      	beq.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8004e64:	4b8a      	ldr	r3, [pc, #552]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004e66:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004e6a:	f023 0107 	bic.w	r1, r3, #7
 8004e6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004e72:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004e74:	4a86      	ldr	r2, [pc, #536]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004e76:	430b      	orrs	r3, r1
 8004e78:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004e7c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e84:	f002 0340 	and.w	r3, r2, #64	; 0x40
 8004e88:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004e92:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8004e96:	460b      	mov	r3, r1
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	d00b      	beq.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8004e9c:	4b7c      	ldr	r3, [pc, #496]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004e9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004ea2:	f423 6140 	bic.w	r1, r3, #3072	; 0xc00
 8004ea6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004eaa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004eac:	4a78      	ldr	r2, [pc, #480]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004eae:	430b      	orrs	r3, r1
 8004eb0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004eb4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ebc:	f002 0380 	and.w	r3, r2, #128	; 0x80
 8004ec0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004eca:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004ece:	460b      	mov	r3, r1
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	d00b      	beq.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8004ed4:	4b6e      	ldr	r3, [pc, #440]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004ed6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004eda:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004ede:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004ee2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ee4:	4a6a      	ldr	r2, [pc, #424]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004ee6:	430b      	orrs	r3, r1
 8004ee8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004eec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ef4:	f402 7380 	and.w	r3, r2, #256	; 0x100
 8004ef8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004efc:	2300      	movs	r3, #0
 8004efe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8004f02:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 8004f06:	460b      	mov	r3, r1
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	d00b      	beq.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8004f0c:	4b60      	ldr	r3, [pc, #384]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f0e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004f12:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004f16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004f1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f1c:	4a5c      	ldr	r2, [pc, #368]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f1e:	430b      	orrs	r3, r1
 8004f20:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004f24:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f2c:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8004f30:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004f34:	2300      	movs	r3, #0
 8004f36:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004f3a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 8004f3e:	460b      	mov	r3, r1
 8004f40:	4313      	orrs	r3, r2
 8004f42:	d00b      	beq.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8004f44:	4b52      	ldr	r3, [pc, #328]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004f4a:	f423 4140 	bic.w	r1, r3, #49152	; 0xc000
 8004f4e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004f52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f54:	4a4e      	ldr	r2, [pc, #312]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f56:	430b      	orrs	r3, r1
 8004f58:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004f5c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f64:	f402 7300 	and.w	r3, r2, #512	; 0x200
 8004f68:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004f72:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 8004f76:	460b      	mov	r3, r1
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	d00b      	beq.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8004f7c:	4b44      	ldr	r3, [pc, #272]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f7e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004f82:	f423 6140 	bic.w	r1, r3, #3072	; 0xc00
 8004f86:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004f8a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004f8c:	4a40      	ldr	r2, [pc, #256]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f8e:	430b      	orrs	r3, r1
 8004f90:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004f94:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f9c:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 8004fa0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8004faa:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 8004fae:	460b      	mov	r3, r1
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	d00b      	beq.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8004fb4:	4b36      	ldr	r3, [pc, #216]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004fb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004fba:	f423 2140 	bic.w	r1, r3, #786432	; 0xc0000
 8004fbe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004fc2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004fc4:	4a32      	ldr	r2, [pc, #200]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004fc6:	430b      	orrs	r3, r1
 8004fc8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8004fcc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fd4:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 8004fd8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004fdc:	2300      	movs	r3, #0
 8004fde:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004fe2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 8004fe6:	460b      	mov	r3, r1
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	d00c      	beq.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8004fec:	4b28      	ldr	r3, [pc, #160]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004fee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004ff2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004ff6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004ffa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ffe:	4a24      	ldr	r2, [pc, #144]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005000:	430b      	orrs	r3, r1
 8005002:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005006:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800500a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800500e:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8005012:	67bb      	str	r3, [r7, #120]	; 0x78
 8005014:	2300      	movs	r3, #0
 8005016:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005018:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800501c:	460b      	mov	r3, r1
 800501e:	4313      	orrs	r3, r2
 8005020:	d04f      	beq.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8005022:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005026:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800502a:	2b80      	cmp	r3, #128	; 0x80
 800502c:	d02d      	beq.n	800508a <HAL_RCCEx_PeriphCLKConfig+0x356>
 800502e:	2b80      	cmp	r3, #128	; 0x80
 8005030:	d827      	bhi.n	8005082 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8005032:	2b60      	cmp	r3, #96	; 0x60
 8005034:	d02e      	beq.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005036:	2b60      	cmp	r3, #96	; 0x60
 8005038:	d823      	bhi.n	8005082 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800503a:	2b40      	cmp	r3, #64	; 0x40
 800503c:	d006      	beq.n	800504c <HAL_RCCEx_PeriphCLKConfig+0x318>
 800503e:	2b40      	cmp	r3, #64	; 0x40
 8005040:	d81f      	bhi.n	8005082 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8005042:	2b00      	cmp	r3, #0
 8005044:	d009      	beq.n	800505a <HAL_RCCEx_PeriphCLKConfig+0x326>
 8005046:	2b20      	cmp	r3, #32
 8005048:	d011      	beq.n	800506e <HAL_RCCEx_PeriphCLKConfig+0x33a>
 800504a:	e01a      	b.n	8005082 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800504c:	4b10      	ldr	r3, [pc, #64]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800504e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005050:	4a0f      	ldr	r2, [pc, #60]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005052:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005056:	6293      	str	r3, [r2, #40]	; 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005058:	e01d      	b.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800505a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800505e:	3308      	adds	r3, #8
 8005060:	4618      	mov	r0, r3
 8005062:	f002 fa41 	bl	80074e8 <RCCEx_PLL2_Config>
 8005066:	4603      	mov	r3, r0
 8005068:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 800506c:	e013      	b.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800506e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005072:	332c      	adds	r3, #44	; 0x2c
 8005074:	4618      	mov	r0, r3
 8005076:	f002 facf 	bl	8007618 <RCCEx_PLL3_Config>
 800507a:	4603      	mov	r3, r0
 800507c:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005080:	e009      	b.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0x362>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8005088:	e005      	b.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0x362>
        break;
 800508a:	bf00      	nop
 800508c:	e003      	b.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0x362>
 800508e:	bf00      	nop
 8005090:	46020c00 	.word	0x46020c00
        break;
 8005094:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005096:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800509a:	2b00      	cmp	r3, #0
 800509c:	d10d      	bne.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x386>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 800509e:	4bb6      	ldr	r3, [pc, #728]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80050a0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80050a4:	f023 01e0 	bic.w	r1, r3, #224	; 0xe0
 80050a8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80050ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050b0:	4ab1      	ldr	r2, [pc, #708]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80050b2:	430b      	orrs	r3, r1
 80050b4:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 80050b8:	e003      	b.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050ba:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80050be:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80050c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80050c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ca:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 80050ce:	673b      	str	r3, [r7, #112]	; 0x70
 80050d0:	2300      	movs	r3, #0
 80050d2:	677b      	str	r3, [r7, #116]	; 0x74
 80050d4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 80050d8:	460b      	mov	r3, r1
 80050da:	4313      	orrs	r3, r2
 80050dc:	d053      	beq.n	8005186 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 80050de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80050e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80050e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050ea:	d033      	beq.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0x420>
 80050ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050f0:	d82c      	bhi.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x418>
 80050f2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80050f6:	d02f      	beq.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x424>
 80050f8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80050fc:	d826      	bhi.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x418>
 80050fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005102:	d008      	beq.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 8005104:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005108:	d820      	bhi.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x418>
 800510a:	2b00      	cmp	r3, #0
 800510c:	d00a      	beq.n	8005124 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
 800510e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005112:	d011      	beq.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8005114:	e01a      	b.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x418>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005116:	4b98      	ldr	r3, [pc, #608]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8005118:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800511a:	4a97      	ldr	r2, [pc, #604]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800511c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005120:	6293      	str	r3, [r2, #40]	; 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005122:	e01a      	b.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005124:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005128:	3308      	adds	r3, #8
 800512a:	4618      	mov	r0, r3
 800512c:	f002 f9dc 	bl	80074e8 <RCCEx_PLL2_Config>
 8005130:	4603      	mov	r3, r0
 8005132:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005136:	e010      	b.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005138:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800513c:	332c      	adds	r3, #44	; 0x2c
 800513e:	4618      	mov	r0, r3
 8005140:	f002 fa6a 	bl	8007618 <RCCEx_PLL3_Config>
 8005144:	4603      	mov	r3, r0
 8005146:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 800514a:	e006      	b.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x426>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800514c:	2301      	movs	r3, #1
 800514e:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8005152:	e002      	b.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 8005154:	bf00      	nop
 8005156:	e000      	b.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 8005158:	bf00      	nop
    }

    if (ret == HAL_OK)
 800515a:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800515e:	2b00      	cmp	r3, #0
 8005160:	d10d      	bne.n	800517e <HAL_RCCEx_PeriphCLKConfig+0x44a>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8005162:	4b85      	ldr	r3, [pc, #532]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8005164:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8005168:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 800516c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005170:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005174:	4a80      	ldr	r2, [pc, #512]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8005176:	430b      	orrs	r3, r1
 8005178:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 800517c:	e003      	b.n	8005186 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800517e:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8005182:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8005186:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800518a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800518e:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8005192:	66bb      	str	r3, [r7, #104]	; 0x68
 8005194:	2300      	movs	r3, #0
 8005196:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005198:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800519c:	460b      	mov	r3, r1
 800519e:	4313      	orrs	r3, r2
 80051a0:	d046      	beq.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80051a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80051a6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80051aa:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 80051ae:	d028      	beq.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 80051b0:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 80051b4:	d821      	bhi.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 80051b6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80051ba:	d022      	beq.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 80051bc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80051c0:	d81b      	bhi.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 80051c2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80051c6:	d01c      	beq.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 80051c8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80051cc:	d815      	bhi.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 80051ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051d2:	d008      	beq.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 80051d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051d8:	d80f      	bhi.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d011      	beq.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 80051de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051e2:	d00e      	beq.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 80051e4:	e009      	b.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x4c6>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80051e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80051ea:	3308      	adds	r3, #8
 80051ec:	4618      	mov	r0, r3
 80051ee:	f002 f97b 	bl	80074e8 <RCCEx_PLL2_Config>
 80051f2:	4603      	mov	r3, r0
 80051f4:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 80051f8:	e004      	b.n	8005204 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80051fa:	2301      	movs	r3, #1
 80051fc:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8005200:	e000      	b.n	8005204 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
        break;
 8005202:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005204:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8005208:	2b00      	cmp	r3, #0
 800520a:	d10d      	bne.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 800520c:	4b5a      	ldr	r3, [pc, #360]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800520e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005212:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8005216:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800521a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800521e:	4a56      	ldr	r2, [pc, #344]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8005220:	430b      	orrs	r3, r1
 8005222:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8005226:	e003      	b.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005228:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800522c:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8005230:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005238:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800523c:	663b      	str	r3, [r7, #96]	; 0x60
 800523e:	2300      	movs	r3, #0
 8005240:	667b      	str	r3, [r7, #100]	; 0x64
 8005242:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8005246:	460b      	mov	r3, r1
 8005248:	4313      	orrs	r3, r2
 800524a:	d03f      	beq.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x598>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 800524c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005250:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005254:	2b04      	cmp	r3, #4
 8005256:	d81e      	bhi.n	8005296 <HAL_RCCEx_PeriphCLKConfig+0x562>
 8005258:	a201      	add	r2, pc, #4	; (adr r2, 8005260 <HAL_RCCEx_PeriphCLKConfig+0x52c>)
 800525a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800525e:	bf00      	nop
 8005260:	0800529f 	.word	0x0800529f
 8005264:	08005275 	.word	0x08005275
 8005268:	08005283 	.word	0x08005283
 800526c:	0800529f 	.word	0x0800529f
 8005270:	0800529f 	.word	0x0800529f
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005274:	4b40      	ldr	r3, [pc, #256]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8005276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005278:	4a3f      	ldr	r2, [pc, #252]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800527a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800527e:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 8005280:	e00e      	b.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005282:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005286:	332c      	adds	r3, #44	; 0x2c
 8005288:	4618      	mov	r0, r3
 800528a:	f002 f9c5 	bl	8007618 <RCCEx_PLL3_Config>
 800528e:	4603      	mov	r3, r0
 8005290:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8005294:	e004      	b.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800529c:	e000      	b.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x56c>
        break;
 800529e:	bf00      	nop
    }
    if (ret == HAL_OK)
 80052a0:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d10d      	bne.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x590>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 80052a8:	4b33      	ldr	r3, [pc, #204]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80052aa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80052ae:	f023 0107 	bic.w	r1, r3, #7
 80052b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80052b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052ba:	4a2f      	ldr	r2, [pc, #188]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80052bc:	430b      	orrs	r3, r1
 80052be:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 80052c2:	e003      	b.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x598>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052c4:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80052c8:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 80052cc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80052d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052d4:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 80052d8:	65bb      	str	r3, [r7, #88]	; 0x58
 80052da:	2300      	movs	r3, #0
 80052dc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80052de:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 80052e2:	460b      	mov	r3, r1
 80052e4:	4313      	orrs	r3, r2
 80052e6:	d04d      	beq.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 80052e8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80052ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052f0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80052f4:	d028      	beq.n	8005348 <HAL_RCCEx_PeriphCLKConfig+0x614>
 80052f6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80052fa:	d821      	bhi.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 80052fc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005300:	d024      	beq.n	800534c <HAL_RCCEx_PeriphCLKConfig+0x618>
 8005302:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005306:	d81b      	bhi.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8005308:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800530c:	d00e      	beq.n	800532c <HAL_RCCEx_PeriphCLKConfig+0x5f8>
 800530e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005312:	d815      	bhi.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8005314:	2b00      	cmp	r3, #0
 8005316:	d01b      	beq.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0x61c>
 8005318:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800531c:	d110      	bne.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800531e:	4b16      	ldr	r3, [pc, #88]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8005320:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005322:	4a15      	ldr	r2, [pc, #84]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8005324:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005328:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 800532a:	e012      	b.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800532c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005330:	332c      	adds	r3, #44	; 0x2c
 8005332:	4618      	mov	r0, r3
 8005334:	f002 f970 	bl	8007618 <RCCEx_PLL3_Config>
 8005338:	4603      	mov	r3, r0
 800533a:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800533e:	e008      	b.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005340:	2301      	movs	r3, #1
 8005342:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8005346:	e004      	b.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 8005348:	bf00      	nop
 800534a:	e002      	b.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 800534c:	bf00      	nop
 800534e:	e000      	b.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 8005350:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005352:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8005356:	2b00      	cmp	r3, #0
 8005358:	d110      	bne.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 800535a:	4b07      	ldr	r3, [pc, #28]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800535c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005360:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8005364:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005368:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800536c:	4a02      	ldr	r2, [pc, #8]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800536e:	430b      	orrs	r3, r1
 8005370:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8005374:	e006      	b.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8005376:	bf00      	nop
 8005378:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800537c:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8005380:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005384:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800538c:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 8005390:	653b      	str	r3, [r7, #80]	; 0x50
 8005392:	2300      	movs	r3, #0
 8005394:	657b      	str	r3, [r7, #84]	; 0x54
 8005396:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800539a:	460b      	mov	r3, r1
 800539c:	4313      	orrs	r3, r2
 800539e:	f000 80b5 	beq.w	800550c <HAL_RCCEx_PeriphCLKConfig+0x7d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80053a2:	2300      	movs	r3, #0
 80053a4:	f887 30e1 	strb.w	r3, [r7, #225]	; 0xe1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80053a8:	4b9d      	ldr	r3, [pc, #628]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80053aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80053ae:	f003 0304 	and.w	r3, r3, #4
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d113      	bne.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053b6:	4b9a      	ldr	r3, [pc, #616]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80053b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80053bc:	4a98      	ldr	r2, [pc, #608]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80053be:	f043 0304 	orr.w	r3, r3, #4
 80053c2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 80053c6:	4b96      	ldr	r3, [pc, #600]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80053c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80053cc:	f003 0304 	and.w	r3, r3, #4
 80053d0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80053d4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
      pwrclkchanged = SET;
 80053d8:	2301      	movs	r3, #1
 80053da:	f887 30e1 	strb.w	r3, [r7, #225]	; 0xe1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80053de:	4b91      	ldr	r3, [pc, #580]	; (8005624 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 80053e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053e2:	4a90      	ldr	r2, [pc, #576]	; (8005624 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 80053e4:	f043 0301 	orr.w	r3, r3, #1
 80053e8:	6293      	str	r3, [r2, #40]	; 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80053ea:	f7fc ff39 	bl	8002260 <HAL_GetTick>
 80053ee:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80053f2:	e00b      	b.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053f4:	f7fc ff34 	bl	8002260 <HAL_GetTick>
 80053f8:	4602      	mov	r2, r0
 80053fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80053fe:	1ad3      	subs	r3, r2, r3
 8005400:	2b02      	cmp	r3, #2
 8005402:	d903      	bls.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      {
        ret = HAL_TIMEOUT;
 8005404:	2303      	movs	r3, #3
 8005406:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800540a:	e005      	b.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800540c:	4b85      	ldr	r3, [pc, #532]	; (8005624 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 800540e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005410:	f003 0301 	and.w	r3, r3, #1
 8005414:	2b00      	cmp	r3, #0
 8005416:	d0ed      	beq.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
    }

    if (ret == HAL_OK)
 8005418:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800541c:	2b00      	cmp	r3, #0
 800541e:	d165      	bne.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x7b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005420:	4b7f      	ldr	r3, [pc, #508]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005422:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005426:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800542a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 800542e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005432:	2b00      	cmp	r3, #0
 8005434:	d023      	beq.n	800547e <HAL_RCCEx_PeriphCLKConfig+0x74a>
 8005436:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800543a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800543e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005442:	4293      	cmp	r3, r2
 8005444:	d01b      	beq.n	800547e <HAL_RCCEx_PeriphCLKConfig+0x74a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005446:	4b76      	ldr	r3, [pc, #472]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005448:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800544c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005450:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005454:	4b72      	ldr	r3, [pc, #456]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005456:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800545a:	4a71      	ldr	r2, [pc, #452]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800545c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005460:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005464:	4b6e      	ldr	r3, [pc, #440]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005466:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800546a:	4a6d      	ldr	r2, [pc, #436]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800546c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005470:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005474:	4a6a      	ldr	r2, [pc, #424]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005476:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800547a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800547e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005482:	f003 0301 	and.w	r3, r3, #1
 8005486:	2b00      	cmp	r3, #0
 8005488:	d019      	beq.n	80054be <HAL_RCCEx_PeriphCLKConfig+0x78a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800548a:	f7fc fee9 	bl	8002260 <HAL_GetTick>
 800548e:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005492:	e00d      	b.n	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x77c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005494:	f7fc fee4 	bl	8002260 <HAL_GetTick>
 8005498:	4602      	mov	r2, r0
 800549a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800549e:	1ad2      	subs	r2, r2, r3
 80054a0:	f241 3388 	movw	r3, #5000	; 0x1388
 80054a4:	429a      	cmp	r2, r3
 80054a6:	d903      	bls.n	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x77c>
          {
            ret = HAL_TIMEOUT;
 80054a8:	2303      	movs	r3, #3
 80054aa:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
            break;
 80054ae:	e006      	b.n	80054be <HAL_RCCEx_PeriphCLKConfig+0x78a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80054b0:	4b5b      	ldr	r3, [pc, #364]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80054b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80054b6:	f003 0302 	and.w	r3, r3, #2
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d0ea      	beq.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x760>
          }
        }
      }

      if (ret == HAL_OK)
 80054be:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d10d      	bne.n	80054e2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80054c6:	4b56      	ldr	r3, [pc, #344]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80054c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80054cc:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80054d0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80054d4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80054d8:	4a51      	ldr	r2, [pc, #324]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80054da:	430b      	orrs	r3, r1
 80054dc:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80054e0:	e008      	b.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80054e2:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80054e6:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
 80054ea:	e003      	b.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054ec:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80054f0:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80054f4:	f897 30e1 	ldrb.w	r3, [r7, #225]	; 0xe1
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d107      	bne.n	800550c <HAL_RCCEx_PeriphCLKConfig+0x7d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054fc:	4b48      	ldr	r3, [pc, #288]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80054fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005502:	4a47      	ldr	r2, [pc, #284]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005504:	f023 0304 	bic.w	r3, r3, #4
 8005508:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 800550c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005514:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 8005518:	64bb      	str	r3, [r7, #72]	; 0x48
 800551a:	2300      	movs	r3, #0
 800551c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800551e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8005522:	460b      	mov	r3, r1
 8005524:	4313      	orrs	r3, r2
 8005526:	d042      	beq.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0x87a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8005528:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800552c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005530:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005534:	d022      	beq.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x848>
 8005536:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800553a:	d81b      	bhi.n	8005574 <HAL_RCCEx_PeriphCLKConfig+0x840>
 800553c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005540:	d011      	beq.n	8005566 <HAL_RCCEx_PeriphCLKConfig+0x832>
 8005542:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005546:	d815      	bhi.n	8005574 <HAL_RCCEx_PeriphCLKConfig+0x840>
 8005548:	2b00      	cmp	r3, #0
 800554a:	d019      	beq.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 800554c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005550:	d110      	bne.n	8005574 <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005552:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005556:	3308      	adds	r3, #8
 8005558:	4618      	mov	r0, r3
 800555a:	f001 ffc5 	bl	80074e8 <RCCEx_PLL2_Config>
 800555e:	4603      	mov	r3, r0
 8005560:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8005564:	e00d      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005566:	4b2e      	ldr	r3, [pc, #184]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005568:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800556a:	4a2d      	ldr	r2, [pc, #180]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800556c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005570:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 8005572:	e006      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005574:	2301      	movs	r3, #1
 8005576:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800557a:	e002      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 800557c:	bf00      	nop
 800557e:	e000      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 8005580:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005582:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8005586:	2b00      	cmp	r3, #0
 8005588:	d10d      	bne.n	80055a6 <HAL_RCCEx_PeriphCLKConfig+0x872>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 800558a:	4b25      	ldr	r3, [pc, #148]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800558c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005590:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8005594:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005598:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800559c:	4a20      	ldr	r2, [pc, #128]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800559e:	430b      	orrs	r3, r1
 80055a0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80055a4:	e003      	b.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0x87a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055a6:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80055aa:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80055ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80055b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055b6:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 80055ba:	643b      	str	r3, [r7, #64]	; 0x40
 80055bc:	2300      	movs	r3, #0
 80055be:	647b      	str	r3, [r7, #68]	; 0x44
 80055c0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 80055c4:	460b      	mov	r3, r1
 80055c6:	4313      	orrs	r3, r2
 80055c8:	d032      	beq.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 80055ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80055ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80055d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055d6:	d00b      	beq.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 80055d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055dc:	d804      	bhi.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d008      	beq.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 80055e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055e6:	d007      	beq.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 80055e8:	2301      	movs	r3, #1
 80055ea:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 80055ee:	e004      	b.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 80055f0:	bf00      	nop
 80055f2:	e002      	b.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 80055f4:	bf00      	nop
 80055f6:	e000      	b.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 80055f8:	bf00      	nop
    }
    if (ret == HAL_OK)
 80055fa:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d112      	bne.n	8005628 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8005602:	4b07      	ldr	r3, [pc, #28]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005604:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8005608:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800560c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005610:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005614:	4a02      	ldr	r2, [pc, #8]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005616:	430b      	orrs	r3, r1
 8005618:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 800561c:	e008      	b.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
 800561e:	bf00      	nop
 8005620:	46020c00 	.word	0x46020c00
 8005624:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005628:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800562c:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 8005630:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005638:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800563c:	63bb      	str	r3, [r7, #56]	; 0x38
 800563e:	2300      	movs	r3, #0
 8005640:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005642:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8005646:	460b      	mov	r3, r1
 8005648:	4313      	orrs	r3, r2
 800564a:	d00c      	beq.n	8005666 <HAL_RCCEx_PeriphCLKConfig+0x932>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 800564c:	4b98      	ldr	r3, [pc, #608]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800564e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8005652:	f423 6100 	bic.w	r1, r3, #2048	; 0x800
 8005656:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800565a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800565e:	4a94      	ldr	r2, [pc, #592]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005660:	430b      	orrs	r3, r1
 8005662:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
  }
  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8005666:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800566a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800566e:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 8005672:	633b      	str	r3, [r7, #48]	; 0x30
 8005674:	2300      	movs	r3, #0
 8005676:	637b      	str	r3, [r7, #52]	; 0x34
 8005678:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800567c:	460b      	mov	r3, r1
 800567e:	4313      	orrs	r3, r2
 8005680:	d019      	beq.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0x982>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8005682:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005686:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800568a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800568e:	d105      	bne.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x968>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005690:	4b87      	ldr	r3, [pc, #540]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005694:	4a86      	ldr	r2, [pc, #536]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005696:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800569a:	6293      	str	r3, [r2, #40]	; 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 800569c:	4b84      	ldr	r3, [pc, #528]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800569e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80056a2:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 80056a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80056aa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80056ae:	4a80      	ldr	r2, [pc, #512]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80056b0:	430b      	orrs	r3, r1
 80056b2:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80056b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80056ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056be:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 80056c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80056c4:	2300      	movs	r3, #0
 80056c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80056c8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 80056cc:	460b      	mov	r3, r1
 80056ce:	4313      	orrs	r3, r2
 80056d0:	d00c      	beq.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x9b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 80056d2:	4b77      	ldr	r3, [pc, #476]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80056d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80056d8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80056dc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80056e0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80056e4:	4972      	ldr	r1, [pc, #456]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80056e6:	4313      	orrs	r3, r2
 80056e8:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 80056ec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80056f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056f4:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 80056f8:	623b      	str	r3, [r7, #32]
 80056fa:	2300      	movs	r3, #0
 80056fc:	627b      	str	r3, [r7, #36]	; 0x24
 80056fe:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005702:	460b      	mov	r3, r1
 8005704:	4313      	orrs	r3, r2
 8005706:	d00c      	beq.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0x9ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8005708:	4b69      	ldr	r3, [pc, #420]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800570a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800570e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005712:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005716:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800571a:	4965      	ldr	r1, [pc, #404]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800571c:	4313      	orrs	r3, r2
 800571e:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8005722:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800572a:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 800572e:	61bb      	str	r3, [r7, #24]
 8005730:	2300      	movs	r3, #0
 8005732:	61fb      	str	r3, [r7, #28]
 8005734:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005738:	460b      	mov	r3, r1
 800573a:	4313      	orrs	r3, r2
 800573c:	d00c      	beq.n	8005758 <HAL_RCCEx_PeriphCLKConfig+0xa24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800573e:	4b5c      	ldr	r3, [pc, #368]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005740:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005744:	f023 0218 	bic.w	r2, r3, #24
 8005748:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800574c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8005750:	4957      	ldr	r1, [pc, #348]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005752:	4313      	orrs	r3, r2
 8005754:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005758:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800575c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005760:	f002 6380 	and.w	r3, r2, #67108864	; 0x4000000
 8005764:	613b      	str	r3, [r7, #16]
 8005766:	2300      	movs	r3, #0
 8005768:	617b      	str	r3, [r7, #20]
 800576a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800576e:	460b      	mov	r3, r1
 8005770:	4313      	orrs	r3, r2
 8005772:	d032      	beq.n	80057da <HAL_RCCEx_PeriphCLKConfig+0xaa6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8005774:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005778:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800577c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005780:	d105      	bne.n	800578e <HAL_RCCEx_PeriphCLKConfig+0xa5a>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005782:	4b4b      	ldr	r3, [pc, #300]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005786:	4a4a      	ldr	r2, [pc, #296]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005788:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800578c:	6293      	str	r3, [r2, #40]	; 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 800578e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005792:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005796:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800579a:	d108      	bne.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800579c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80057a0:	3308      	adds	r3, #8
 80057a2:	4618      	mov	r0, r3
 80057a4:	f001 fea0 	bl	80074e8 <RCCEx_PLL2_Config>
 80057a8:	4603      	mov	r3, r0
 80057aa:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
    }
    if (ret == HAL_OK)
 80057ae:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d10d      	bne.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0xa9e>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 80057b6:	4b3e      	ldr	r3, [pc, #248]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80057b8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80057bc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80057c0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80057c4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80057c8:	4939      	ldr	r1, [pc, #228]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80057ca:	4313      	orrs	r3, r2
 80057cc:	f8c1 30e4 	str.w	r3, [r1, #228]	; 0xe4
 80057d0:	e003      	b.n	80057da <HAL_RCCEx_PeriphCLKConfig+0xaa6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057d2:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80057d6:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 80057da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80057de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057e2:	f002 6300 	and.w	r3, r2, #134217728	; 0x8000000
 80057e6:	60bb      	str	r3, [r7, #8]
 80057e8:	2300      	movs	r3, #0
 80057ea:	60fb      	str	r3, [r7, #12]
 80057ec:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80057f0:	460b      	mov	r3, r1
 80057f2:	4313      	orrs	r3, r2
 80057f4:	d03a      	beq.n	800586c <HAL_RCCEx_PeriphCLKConfig+0xb38>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 80057f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80057fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057fe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005802:	d00e      	beq.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0xaee>
 8005804:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005808:	d815      	bhi.n	8005836 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 800580a:	2b00      	cmp	r3, #0
 800580c:	d017      	beq.n	800583e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 800580e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005812:	d110      	bne.n	8005836 <HAL_RCCEx_PeriphCLKConfig+0xb02>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005814:	4b26      	ldr	r3, [pc, #152]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005816:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005818:	4a25      	ldr	r2, [pc, #148]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800581a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800581e:	6293      	str	r3, [r2, #40]	; 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8005820:	e00e      	b.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005822:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005826:	3308      	adds	r3, #8
 8005828:	4618      	mov	r0, r3
 800582a:	f001 fe5d 	bl	80074e8 <RCCEx_PLL2_Config>
 800582e:	4603      	mov	r3, r0
 8005830:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8005834:	e004      	b.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      default:
        ret = HAL_ERROR;
 8005836:	2301      	movs	r3, #1
 8005838:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800583c:	e000      	b.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
        break;
 800583e:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005840:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8005844:	2b00      	cmp	r3, #0
 8005846:	d10d      	bne.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0xb30>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8005848:	4b19      	ldr	r3, [pc, #100]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800584a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800584e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005852:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005856:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800585a:	4915      	ldr	r1, [pc, #84]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800585c:	4313      	orrs	r3, r2
 800585e:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
 8005862:	e003      	b.n	800586c <HAL_RCCEx_PeriphCLKConfig+0xb38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005864:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8005868:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 800586c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005874:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 8005878:	603b      	str	r3, [r7, #0]
 800587a:	2300      	movs	r3, #0
 800587c:	607b      	str	r3, [r7, #4]
 800587e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005882:	460b      	mov	r3, r1
 8005884:	4313      	orrs	r3, r2
 8005886:	d00c      	beq.n	80058a2 <HAL_RCCEx_PeriphCLKConfig+0xb6e>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8005888:	4b09      	ldr	r3, [pc, #36]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800588a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800588e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8005892:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005896:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800589a:	4905      	ldr	r1, [pc, #20]	; (80058b0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800589c:	4313      	orrs	r3, r2
 800589e:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 80058a2:	f897 30e2 	ldrb.w	r3, [r7, #226]	; 0xe2
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	37e8      	adds	r7, #232	; 0xe8
 80058aa:	46bd      	mov	sp, r7
 80058ac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80058b0:	46020c00 	.word	0x46020c00

080058b4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b089      	sub	sp, #36	; 0x24
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 80058bc:	4bad      	ldr	r3, [pc, #692]	; (8005b74 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80058be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058c4:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80058c6:	4bab      	ldr	r3, [pc, #684]	; (8005b74 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80058c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058ca:	f003 0303 	and.w	r3, r3, #3
 80058ce:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 80058d0:	4ba8      	ldr	r3, [pc, #672]	; (8005b74 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80058d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058d4:	0a1b      	lsrs	r3, r3, #8
 80058d6:	f003 030f 	and.w	r3, r3, #15
 80058da:	3301      	adds	r3, #1
 80058dc:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80058de:	4ba5      	ldr	r3, [pc, #660]	; (8005b74 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80058e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058e2:	091b      	lsrs	r3, r3, #4
 80058e4:	f003 0301 	and.w	r3, r3, #1
 80058e8:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80058ea:	4ba2      	ldr	r3, [pc, #648]	; (8005b74 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80058ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058ee:	08db      	lsrs	r3, r3, #3
 80058f0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80058f4:	68fa      	ldr	r2, [r7, #12]
 80058f6:	fb02 f303 	mul.w	r3, r2, r3
 80058fa:	ee07 3a90 	vmov	s15, r3
 80058fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005902:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	2b00      	cmp	r3, #0
 800590a:	f000 8123 	beq.w	8005b54 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
  {
    switch (pll1source)
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	2b03      	cmp	r3, #3
 8005912:	d062      	beq.n	80059da <HAL_RCCEx_GetPLL1ClockFreq+0x126>
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	2b03      	cmp	r3, #3
 8005918:	f200 8081 	bhi.w	8005a1e <HAL_RCCEx_GetPLL1ClockFreq+0x16a>
 800591c:	697b      	ldr	r3, [r7, #20]
 800591e:	2b01      	cmp	r3, #1
 8005920:	d024      	beq.n	800596c <HAL_RCCEx_GetPLL1ClockFreq+0xb8>
 8005922:	697b      	ldr	r3, [r7, #20]
 8005924:	2b02      	cmp	r3, #2
 8005926:	d17a      	bne.n	8005a1e <HAL_RCCEx_GetPLL1ClockFreq+0x16a>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	ee07 3a90 	vmov	s15, r3
 800592e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005932:	eddf 6a91 	vldr	s13, [pc, #580]	; 8005b78 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>
 8005936:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800593a:	4b8e      	ldr	r3, [pc, #568]	; (8005b74 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 800593c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800593e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005942:	ee07 3a90 	vmov	s15, r3
 8005946:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800594a:	ed97 6a02 	vldr	s12, [r7, #8]
 800594e:	eddf 5a8b 	vldr	s11, [pc, #556]	; 8005b7c <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
 8005952:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005956:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800595a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800595e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005962:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005966:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800596a:	e08f      	b.n	8005a8c <HAL_RCCEx_GetPLL1ClockFreq+0x1d8>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
        pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800596c:	4b81      	ldr	r3, [pc, #516]	; (8005b74 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 800596e:	689b      	ldr	r3, [r3, #8]
 8005970:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005974:	2b00      	cmp	r3, #0
 8005976:	d005      	beq.n	8005984 <HAL_RCCEx_GetPLL1ClockFreq+0xd0>
 8005978:	4b7e      	ldr	r3, [pc, #504]	; (8005b74 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 800597a:	689b      	ldr	r3, [r3, #8]
 800597c:	0f1b      	lsrs	r3, r3, #28
 800597e:	f003 030f 	and.w	r3, r3, #15
 8005982:	e006      	b.n	8005992 <HAL_RCCEx_GetPLL1ClockFreq+0xde>
 8005984:	4b7b      	ldr	r3, [pc, #492]	; (8005b74 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8005986:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800598a:	041b      	lsls	r3, r3, #16
 800598c:	0f1b      	lsrs	r3, r3, #28
 800598e:	f003 030f 	and.w	r3, r3, #15
 8005992:	4a7b      	ldr	r2, [pc, #492]	; (8005b80 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>)
 8005994:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005998:	ee07 3a90 	vmov	s15, r3
 800599c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059a0:	693b      	ldr	r3, [r7, #16]
 80059a2:	ee07 3a90 	vmov	s15, r3
 80059a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 80059ae:	69bb      	ldr	r3, [r7, #24]
 80059b0:	ee07 3a90 	vmov	s15, r3
 80059b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059b8:	ed97 6a02 	vldr	s12, [r7, #8]
 80059bc:	eddf 5a6f 	vldr	s11, [pc, #444]	; 8005b7c <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
 80059c0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80059c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80059c8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80059cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80059d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059d4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80059d8:	e058      	b.n	8005a8c <HAL_RCCEx_GetPLL1ClockFreq+0x1d8>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80059da:	693b      	ldr	r3, [r7, #16]
 80059dc:	ee07 3a90 	vmov	s15, r3
 80059e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059e4:	eddf 6a64 	vldr	s13, [pc, #400]	; 8005b78 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>
 80059e8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80059ec:	4b61      	ldr	r3, [pc, #388]	; (8005b74 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80059ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059f4:	ee07 3a90 	vmov	s15, r3
 80059f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80059fc:	ed97 6a02 	vldr	s12, [r7, #8]
 8005a00:	eddf 5a5e 	vldr	s11, [pc, #376]	; 8005b7c <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
 8005a04:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005a08:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8005a0c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005a10:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005a14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a18:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005a1c:	e036      	b.n	8005a8c <HAL_RCCEx_GetPLL1ClockFreq+0x1d8>
      default:
        pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005a1e:	4b55      	ldr	r3, [pc, #340]	; (8005b74 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8005a20:	689b      	ldr	r3, [r3, #8]
 8005a22:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d005      	beq.n	8005a36 <HAL_RCCEx_GetPLL1ClockFreq+0x182>
 8005a2a:	4b52      	ldr	r3, [pc, #328]	; (8005b74 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	0f1b      	lsrs	r3, r3, #28
 8005a30:	f003 030f 	and.w	r3, r3, #15
 8005a34:	e006      	b.n	8005a44 <HAL_RCCEx_GetPLL1ClockFreq+0x190>
 8005a36:	4b4f      	ldr	r3, [pc, #316]	; (8005b74 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8005a38:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005a3c:	041b      	lsls	r3, r3, #16
 8005a3e:	0f1b      	lsrs	r3, r3, #28
 8005a40:	f003 030f 	and.w	r3, r3, #15
 8005a44:	4a4e      	ldr	r2, [pc, #312]	; (8005b80 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>)
 8005a46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a4a:	ee07 3a90 	vmov	s15, r3
 8005a4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a52:	693b      	ldr	r3, [r7, #16]
 8005a54:	ee07 3a90 	vmov	s15, r3
 8005a58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a5c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005a60:	69bb      	ldr	r3, [r7, #24]
 8005a62:	ee07 3a90 	vmov	s15, r3
 8005a66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a6a:	ed97 6a02 	vldr	s12, [r7, #8]
 8005a6e:	eddf 5a43 	vldr	s11, [pc, #268]	; 8005b7c <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
 8005a72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a7a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005a7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005a82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005a8a:	bf00      	nop
    }

    if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8005a8c:	4b39      	ldr	r3, [pc, #228]	; (8005b74 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8005a8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d017      	beq.n	8005ac8 <HAL_RCCEx_GetPLL1ClockFreq+0x214>
    {
      PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005a98:	4b36      	ldr	r3, [pc, #216]	; (8005b74 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8005a9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a9c:	0a5b      	lsrs	r3, r3, #9
 8005a9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005aa2:	ee07 3a90 	vmov	s15, r3
 8005aa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 8005aaa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005aae:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005ab2:	edd7 6a07 	vldr	s13, [r7, #28]
 8005ab6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005aba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005abe:	ee17 2a90 	vmov	r2, s15
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	601a      	str	r2, [r3, #0]
 8005ac6:	e002      	b.n	8005ace <HAL_RCCEx_GetPLL1ClockFreq+0x21a>
                                                                     (float_t)1));
    }
    else
    {
      PLL1_Clocks->PLL1_P_Frequency = 0U;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2200      	movs	r2, #0
 8005acc:	601a      	str	r2, [r3, #0]
    }

    if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8005ace:	4b29      	ldr	r3, [pc, #164]	; (8005b74 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8005ad0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ad2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d017      	beq.n	8005b0a <HAL_RCCEx_GetPLL1ClockFreq+0x256>
    {
      PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005ada:	4b26      	ldr	r3, [pc, #152]	; (8005b74 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8005adc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ade:	0c1b      	lsrs	r3, r3, #16
 8005ae0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ae4:	ee07 3a90 	vmov	s15, r3
 8005ae8:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 8005aec:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005af0:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005af4:	edd7 6a07 	vldr	s13, [r7, #28]
 8005af8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005afc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b00:	ee17 2a90 	vmov	r2, s15
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	605a      	str	r2, [r3, #4]
 8005b08:	e002      	b.n	8005b10 <HAL_RCCEx_GetPLL1ClockFreq+0x25c>
                                                                     (float_t)1));
    }
    else
    {
      PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	605a      	str	r2, [r3, #4]
    }

    if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8005b10:	4b18      	ldr	r3, [pc, #96]	; (8005b74 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8005b12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b14:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d017      	beq.n	8005b4c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
    {
      PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005b1c:	4b15      	ldr	r3, [pc, #84]	; (8005b74 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8005b1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b20:	0e1b      	lsrs	r3, r3, #24
 8005b22:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005b26:	ee07 3a90 	vmov	s15, r3
 8005b2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 8005b2e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005b32:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005b36:	edd7 6a07 	vldr	s13, [r7, #28]
 8005b3a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b3e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b42:	ee17 2a90 	vmov	r2, s15
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8005b4a:	e00c      	b.n	8005b66 <HAL_RCCEx_GetPLL1ClockFreq+0x2b2>
      PLL1_Clocks->PLL1_R_Frequency = 0U;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	609a      	str	r2, [r3, #8]
}
 8005b52:	e008      	b.n	8005b66 <HAL_RCCEx_GetPLL1ClockFreq+0x2b2>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2200      	movs	r2, #0
 8005b58:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2200      	movs	r2, #0
 8005b64:	609a      	str	r2, [r3, #8]
}
 8005b66:	bf00      	nop
 8005b68:	3724      	adds	r7, #36	; 0x24
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b70:	4770      	bx	lr
 8005b72:	bf00      	nop
 8005b74:	46020c00 	.word	0x46020c00
 8005b78:	4b742400 	.word	0x4b742400
 8005b7c:	46000000 	.word	0x46000000
 8005b80:	0800f1c4 	.word	0x0800f1c4

08005b84 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b089      	sub	sp, #36	; 0x24
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8005b8c:	4bad      	ldr	r3, [pc, #692]	; (8005e44 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005b8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b94:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8005b96:	4bab      	ldr	r3, [pc, #684]	; (8005e44 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005b98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b9a:	f003 0303 	and.w	r3, r3, #3
 8005b9e:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 8005ba0:	4ba8      	ldr	r3, [pc, #672]	; (8005e44 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005ba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ba4:	0a1b      	lsrs	r3, r3, #8
 8005ba6:	f003 030f 	and.w	r3, r3, #15
 8005baa:	3301      	adds	r3, #1
 8005bac:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8005bae:	4ba5      	ldr	r3, [pc, #660]	; (8005e44 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005bb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bb2:	091b      	lsrs	r3, r3, #4
 8005bb4:	f003 0301 	and.w	r3, r3, #1
 8005bb8:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8005bba:	4ba2      	ldr	r3, [pc, #648]	; (8005e44 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bbe:	08db      	lsrs	r3, r3, #3
 8005bc0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005bc4:	68fa      	ldr	r2, [r7, #12]
 8005bc6:	fb02 f303 	mul.w	r3, r2, r3
 8005bca:	ee07 3a90 	vmov	s15, r3
 8005bce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bd2:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8005bd6:	693b      	ldr	r3, [r7, #16]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	f000 8123 	beq.w	8005e24 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
  {
    switch (pll2source)
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	2b03      	cmp	r3, #3
 8005be2:	d062      	beq.n	8005caa <HAL_RCCEx_GetPLL2ClockFreq+0x126>
 8005be4:	697b      	ldr	r3, [r7, #20]
 8005be6:	2b03      	cmp	r3, #3
 8005be8:	f200 8081 	bhi.w	8005cee <HAL_RCCEx_GetPLL2ClockFreq+0x16a>
 8005bec:	697b      	ldr	r3, [r7, #20]
 8005bee:	2b01      	cmp	r3, #1
 8005bf0:	d024      	beq.n	8005c3c <HAL_RCCEx_GetPLL2ClockFreq+0xb8>
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	2b02      	cmp	r3, #2
 8005bf6:	d17a      	bne.n	8005cee <HAL_RCCEx_GetPLL2ClockFreq+0x16a>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	ee07 3a90 	vmov	s15, r3
 8005bfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c02:	eddf 6a91 	vldr	s13, [pc, #580]	; 8005e48 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>
 8005c06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c0a:	4b8e      	ldr	r3, [pc, #568]	; (8005e44 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005c0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c12:	ee07 3a90 	vmov	s15, r3
 8005c16:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn2 / (float_t)0x2000) + (float_t)1);
 8005c1a:	ed97 6a02 	vldr	s12, [r7, #8]
 8005c1e:	eddf 5a8b 	vldr	s11, [pc, #556]	; 8005e4c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
 8005c22:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005c26:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn2 / (float_t)0x2000) + (float_t)1);
 8005c2a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005c2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005c32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c36:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005c3a:	e08f      	b.n	8005d5c <HAL_RCCEx_GetPLL2ClockFreq+0x1d8>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
        pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8005c3c:	4b81      	ldr	r3, [pc, #516]	; (8005e44 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005c3e:	689b      	ldr	r3, [r3, #8]
 8005c40:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d005      	beq.n	8005c54 <HAL_RCCEx_GetPLL2ClockFreq+0xd0>
 8005c48:	4b7e      	ldr	r3, [pc, #504]	; (8005e44 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005c4a:	689b      	ldr	r3, [r3, #8]
 8005c4c:	0f1b      	lsrs	r3, r3, #28
 8005c4e:	f003 030f 	and.w	r3, r3, #15
 8005c52:	e006      	b.n	8005c62 <HAL_RCCEx_GetPLL2ClockFreq+0xde>
 8005c54:	4b7b      	ldr	r3, [pc, #492]	; (8005e44 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005c56:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005c5a:	041b      	lsls	r3, r3, #16
 8005c5c:	0f1b      	lsrs	r3, r3, #28
 8005c5e:	f003 030f 	and.w	r3, r3, #15
 8005c62:	4a7b      	ldr	r2, [pc, #492]	; (8005e50 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>)
 8005c64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c68:	ee07 3a90 	vmov	s15, r3
 8005c6c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c70:	693b      	ldr	r3, [r7, #16]
 8005c72:	ee07 3a90 	vmov	s15, r3
 8005c76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005c7e:	69bb      	ldr	r3, [r7, #24]
 8005c80:	ee07 3a90 	vmov	s15, r3
 8005c84:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c88:	ed97 6a02 	vldr	s12, [r7, #8]
 8005c8c:	eddf 5a6f 	vldr	s11, [pc, #444]	; 8005e4c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
 8005c90:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c94:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c98:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005c9c:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8005ca0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ca4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005ca8:	e058      	b.n	8005d5c <HAL_RCCEx_GetPLL2ClockFreq+0x1d8>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	ee07 3a90 	vmov	s15, r3
 8005cb0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005cb4:	eddf 6a64 	vldr	s13, [pc, #400]	; 8005e48 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>
 8005cb8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005cbc:	4b61      	ldr	r3, [pc, #388]	; (8005e44 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005cbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cc0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cc4:	ee07 3a90 	vmov	s15, r3
 8005cc8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn2 / (float_t)0x2000) + (float_t)1);
 8005ccc:	ed97 6a02 	vldr	s12, [r7, #8]
 8005cd0:	eddf 5a5e 	vldr	s11, [pc, #376]	; 8005e4c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
 8005cd4:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005cd8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn2 / (float_t)0x2000) + (float_t)1);
 8005cdc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005ce0:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005ce4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ce8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005cec:	e036      	b.n	8005d5c <HAL_RCCEx_GetPLL2ClockFreq+0x1d8>

      default:
        pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8005cee:	4b55      	ldr	r3, [pc, #340]	; (8005e44 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005cf0:	689b      	ldr	r3, [r3, #8]
 8005cf2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d005      	beq.n	8005d06 <HAL_RCCEx_GetPLL2ClockFreq+0x182>
 8005cfa:	4b52      	ldr	r3, [pc, #328]	; (8005e44 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	0f1b      	lsrs	r3, r3, #28
 8005d00:	f003 030f 	and.w	r3, r3, #15
 8005d04:	e006      	b.n	8005d14 <HAL_RCCEx_GetPLL2ClockFreq+0x190>
 8005d06:	4b4f      	ldr	r3, [pc, #316]	; (8005e44 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005d08:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005d0c:	041b      	lsls	r3, r3, #16
 8005d0e:	0f1b      	lsrs	r3, r3, #28
 8005d10:	f003 030f 	and.w	r3, r3, #15
 8005d14:	4a4e      	ldr	r2, [pc, #312]	; (8005e50 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>)
 8005d16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d1a:	ee07 3a90 	vmov	s15, r3
 8005d1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d22:	693b      	ldr	r3, [r7, #16]
 8005d24:	ee07 3a90 	vmov	s15, r3
 8005d28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d2c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005d30:	69bb      	ldr	r3, [r7, #24]
 8005d32:	ee07 3a90 	vmov	s15, r3
 8005d36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d3a:	ed97 6a02 	vldr	s12, [r7, #8]
 8005d3e:	eddf 5a43 	vldr	s11, [pc, #268]	; 8005e4c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
 8005d42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d4a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005d4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8005d52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d56:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005d5a:	bf00      	nop
    }
    if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8005d5c:	4b39      	ldr	r3, [pc, #228]	; (8005e44 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005d5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d017      	beq.n	8005d98 <HAL_RCCEx_GetPLL2ClockFreq+0x214>
    {
      PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005d68:	4b36      	ldr	r3, [pc, #216]	; (8005e44 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005d6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d6c:	0a5b      	lsrs	r3, r3, #9
 8005d6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d72:	ee07 3a90 	vmov	s15, r3
 8005d76:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 8005d7a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005d7e:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005d82:	edd7 6a07 	vldr	s13, [r7, #28]
 8005d86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005d8e:	ee17 2a90 	vmov	r2, s15
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	601a      	str	r2, [r3, #0]
 8005d96:	e002      	b.n	8005d9e <HAL_RCCEx_GetPLL2ClockFreq+0x21a>
                                                                     (float_t)1));
    }
    else
    {
      PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	601a      	str	r2, [r3, #0]
    }
    if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8005d9e:	4b29      	ldr	r3, [pc, #164]	; (8005e44 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005da2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d017      	beq.n	8005dda <HAL_RCCEx_GetPLL2ClockFreq+0x256>
    {
      PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005daa:	4b26      	ldr	r3, [pc, #152]	; (8005e44 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005dac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dae:	0c1b      	lsrs	r3, r3, #16
 8005db0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005db4:	ee07 3a90 	vmov	s15, r3
 8005db8:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 8005dbc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005dc0:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005dc4:	edd7 6a07 	vldr	s13, [r7, #28]
 8005dc8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005dcc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005dd0:	ee17 2a90 	vmov	r2, s15
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	605a      	str	r2, [r3, #4]
 8005dd8:	e002      	b.n	8005de0 <HAL_RCCEx_GetPLL2ClockFreq+0x25c>
                                                                     (float_t)1));
    }
    else
    {
      PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	605a      	str	r2, [r3, #4]
    }
    if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8005de0:	4b18      	ldr	r3, [pc, #96]	; (8005e44 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005de4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d017      	beq.n	8005e1c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
    {
      PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005dec:	4b15      	ldr	r3, [pc, #84]	; (8005e44 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8005dee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005df0:	0e1b      	lsrs	r3, r3, #24
 8005df2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005df6:	ee07 3a90 	vmov	s15, r3
 8005dfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 8005dfe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005e02:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005e06:	edd7 6a07 	vldr	s13, [r7, #28]
 8005e0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e12:	ee17 2a90 	vmov	r2, s15
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005e1a:	e00c      	b.n	8005e36 <HAL_RCCEx_GetPLL2ClockFreq+0x2b2>
      PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	609a      	str	r2, [r3, #8]
}
 8005e22:	e008      	b.n	8005e36 <HAL_RCCEx_GetPLL2ClockFreq+0x2b2>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2200      	movs	r2, #0
 8005e28:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2200      	movs	r2, #0
 8005e34:	609a      	str	r2, [r3, #8]
}
 8005e36:	bf00      	nop
 8005e38:	3724      	adds	r7, #36	; 0x24
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e40:	4770      	bx	lr
 8005e42:	bf00      	nop
 8005e44:	46020c00 	.word	0x46020c00
 8005e48:	4b742400 	.word	0x4b742400
 8005e4c:	46000000 	.word	0x46000000
 8005e50:	0800f1c4 	.word	0x0800f1c4

08005e54 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8005e54:	b480      	push	{r7}
 8005e56:	b089      	sub	sp, #36	; 0x24
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8005e5c:	4bad      	ldr	r3, [pc, #692]	; (8006114 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8005e5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e64:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8005e66:	4bab      	ldr	r3, [pc, #684]	; (8006114 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8005e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e6a:	f003 0303 	and.w	r3, r3, #3
 8005e6e:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 8005e70:	4ba8      	ldr	r3, [pc, #672]	; (8006114 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8005e72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e74:	0a1b      	lsrs	r3, r3, #8
 8005e76:	f003 030f 	and.w	r3, r3, #15
 8005e7a:	3301      	adds	r3, #1
 8005e7c:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8005e7e:	4ba5      	ldr	r3, [pc, #660]	; (8006114 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8005e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e82:	091b      	lsrs	r3, r3, #4
 8005e84:	f003 0301 	and.w	r3, r3, #1
 8005e88:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8005e8a:	4ba2      	ldr	r3, [pc, #648]	; (8006114 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8005e8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e8e:	08db      	lsrs	r3, r3, #3
 8005e90:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005e94:	68fa      	ldr	r2, [r7, #12]
 8005e96:	fb02 f303 	mul.w	r3, r2, r3
 8005e9a:	ee07 3a90 	vmov	s15, r3
 8005e9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ea2:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 8005ea6:	693b      	ldr	r3, [r7, #16]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	f000 8123 	beq.w	80060f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
  {
    switch (pll3source)
 8005eae:	697b      	ldr	r3, [r7, #20]
 8005eb0:	2b03      	cmp	r3, #3
 8005eb2:	d062      	beq.n	8005f7a <HAL_RCCEx_GetPLL3ClockFreq+0x126>
 8005eb4:	697b      	ldr	r3, [r7, #20]
 8005eb6:	2b03      	cmp	r3, #3
 8005eb8:	f200 8081 	bhi.w	8005fbe <HAL_RCCEx_GetPLL3ClockFreq+0x16a>
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	2b01      	cmp	r3, #1
 8005ec0:	d024      	beq.n	8005f0c <HAL_RCCEx_GetPLL3ClockFreq+0xb8>
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	2b02      	cmp	r3, #2
 8005ec6:	d17a      	bne.n	8005fbe <HAL_RCCEx_GetPLL3ClockFreq+0x16a>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	ee07 3a90 	vmov	s15, r3
 8005ece:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ed2:	eddf 6a91 	vldr	s13, [pc, #580]	; 8006118 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>
 8005ed6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005eda:	4b8e      	ldr	r3, [pc, #568]	; (8006114 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8005edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ede:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ee2:	ee07 3a90 	vmov	s15, r3
 8005ee6:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn3 / (float_t)0x2000) + (float_t)1);
 8005eea:	ed97 6a02 	vldr	s12, [r7, #8]
 8005eee:	eddf 5a8b 	vldr	s11, [pc, #556]	; 800611c <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>
 8005ef2:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8005ef6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn3 / (float_t)0x2000) + (float_t)1);
 8005efa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005efe:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8005f02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f06:	edc7 7a07 	vstr	s15, [r7, #28]

        break;
 8005f0a:	e08f      	b.n	800602c <HAL_RCCEx_GetPLL3ClockFreq+0x1d8>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
        pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8005f0c:	4b81      	ldr	r3, [pc, #516]	; (8006114 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8005f0e:	689b      	ldr	r3, [r3, #8]
 8005f10:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d005      	beq.n	8005f24 <HAL_RCCEx_GetPLL3ClockFreq+0xd0>
 8005f18:	4b7e      	ldr	r3, [pc, #504]	; (8006114 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8005f1a:	689b      	ldr	r3, [r3, #8]
 8005f1c:	0f1b      	lsrs	r3, r3, #28
 8005f1e:	f003 030f 	and.w	r3, r3, #15
 8005f22:	e006      	b.n	8005f32 <HAL_RCCEx_GetPLL3ClockFreq+0xde>
 8005f24:	4b7b      	ldr	r3, [pc, #492]	; (8006114 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8005f26:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005f2a:	041b      	lsls	r3, r3, #16
 8005f2c:	0f1b      	lsrs	r3, r3, #28
 8005f2e:	f003 030f 	and.w	r3, r3, #15
 8005f32:	4a7b      	ldr	r2, [pc, #492]	; (8006120 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>)
 8005f34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f38:	ee07 3a90 	vmov	s15, r3
 8005f3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f40:	693b      	ldr	r3, [r7, #16]
 8005f42:	ee07 3a90 	vmov	s15, r3
 8005f46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005f4e:	69bb      	ldr	r3, [r7, #24]
 8005f50:	ee07 3a90 	vmov	s15, r3
 8005f54:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f58:	ed97 6a02 	vldr	s12, [r7, #8]
 8005f5c:	eddf 5a6f 	vldr	s11, [pc, #444]	; 800611c <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>
 8005f60:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f64:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f68:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005f6c:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8005f70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f74:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005f78:	e058      	b.n	800602c <HAL_RCCEx_GetPLL3ClockFreq+0x1d8>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8005f7a:	693b      	ldr	r3, [r7, #16]
 8005f7c:	ee07 3a90 	vmov	s15, r3
 8005f80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f84:	eddf 6a64 	vldr	s13, [pc, #400]	; 8006118 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>
 8005f88:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f8c:	4b61      	ldr	r3, [pc, #388]	; (8006114 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8005f8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f94:	ee07 3a90 	vmov	s15, r3
 8005f98:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn3 / (float_t)0x2000) + (float_t)1);
 8005f9c:	ed97 6a02 	vldr	s12, [r7, #8]
 8005fa0:	eddf 5a5e 	vldr	s11, [pc, #376]	; 800611c <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>
 8005fa4:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8005fa8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn3 / (float_t)0x2000) + (float_t)1);
 8005fac:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005fb0:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8005fb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fb8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005fbc:	e036      	b.n	800602c <HAL_RCCEx_GetPLL3ClockFreq+0x1d8>

      default:
        pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8005fbe:	4b55      	ldr	r3, [pc, #340]	; (8006114 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8005fc0:	689b      	ldr	r3, [r3, #8]
 8005fc2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d005      	beq.n	8005fd6 <HAL_RCCEx_GetPLL3ClockFreq+0x182>
 8005fca:	4b52      	ldr	r3, [pc, #328]	; (8006114 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8005fcc:	689b      	ldr	r3, [r3, #8]
 8005fce:	0f1b      	lsrs	r3, r3, #28
 8005fd0:	f003 030f 	and.w	r3, r3, #15
 8005fd4:	e006      	b.n	8005fe4 <HAL_RCCEx_GetPLL3ClockFreq+0x190>
 8005fd6:	4b4f      	ldr	r3, [pc, #316]	; (8006114 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8005fd8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005fdc:	041b      	lsls	r3, r3, #16
 8005fde:	0f1b      	lsrs	r3, r3, #28
 8005fe0:	f003 030f 	and.w	r3, r3, #15
 8005fe4:	4a4e      	ldr	r2, [pc, #312]	; (8006120 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>)
 8005fe6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005fea:	ee07 3a90 	vmov	s15, r3
 8005fee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ff2:	693b      	ldr	r3, [r7, #16]
 8005ff4:	ee07 3a90 	vmov	s15, r3
 8005ff8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ffc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006000:	69bb      	ldr	r3, [r7, #24]
 8006002:	ee07 3a90 	vmov	s15, r3
 8006006:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800600a:	ed97 6a02 	vldr	s12, [r7, #8]
 800600e:	eddf 5a43 	vldr	s11, [pc, #268]	; 800611c <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>
 8006012:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006016:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800601a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800601e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8006022:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006026:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800602a:	bf00      	nop
    }

    if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 800602c:	4b39      	ldr	r3, [pc, #228]	; (8006114 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 800602e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006030:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006034:	2b00      	cmp	r3, #0
 8006036:	d017      	beq.n	8006068 <HAL_RCCEx_GetPLL3ClockFreq+0x214>
    {
      PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006038:	4b36      	ldr	r3, [pc, #216]	; (8006114 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 800603a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800603c:	0a5b      	lsrs	r3, r3, #9
 800603e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006042:	ee07 3a90 	vmov	s15, r3
 8006046:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 800604a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800604e:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006052:	edd7 6a07 	vldr	s13, [r7, #28]
 8006056:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800605a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800605e:	ee17 2a90 	vmov	r2, s15
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	601a      	str	r2, [r3, #0]
 8006066:	e002      	b.n	800606e <HAL_RCCEx_GetPLL3ClockFreq+0x21a>
                                                                     (float_t)1));
    }
    else
    {
      PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2200      	movs	r2, #0
 800606c:	601a      	str	r2, [r3, #0]
    }

    if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 800606e:	4b29      	ldr	r3, [pc, #164]	; (8006114 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8006070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006072:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006076:	2b00      	cmp	r3, #0
 8006078:	d017      	beq.n	80060aa <HAL_RCCEx_GetPLL3ClockFreq+0x256>
    {
      PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800607a:	4b26      	ldr	r3, [pc, #152]	; (8006114 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 800607c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800607e:	0c1b      	lsrs	r3, r3, #16
 8006080:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006084:	ee07 3a90 	vmov	s15, r3
 8006088:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 800608c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006090:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006094:	edd7 6a07 	vldr	s13, [r7, #28]
 8006098:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800609c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80060a0:	ee17 2a90 	vmov	r2, s15
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	605a      	str	r2, [r3, #4]
 80060a8:	e002      	b.n	80060b0 <HAL_RCCEx_GetPLL3ClockFreq+0x25c>
                                                                     (float_t)1));
    }
    else
    {
      PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2200      	movs	r2, #0
 80060ae:	605a      	str	r2, [r3, #4]
    }

    if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 80060b0:	4b18      	ldr	r3, [pc, #96]	; (8006114 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 80060b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d017      	beq.n	80060ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
    {
      PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80060bc:	4b15      	ldr	r3, [pc, #84]	; (8006114 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 80060be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060c0:	0e1b      	lsrs	r3, r3, #24
 80060c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80060c6:	ee07 3a90 	vmov	s15, r3
 80060ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 80060ce:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80060d2:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80060d6:	edd7 6a07 	vldr	s13, [r7, #28]
 80060da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80060de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80060e2:	ee17 2a90 	vmov	r2, s15
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	609a      	str	r2, [r3, #8]
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 80060ea:	e00c      	b.n	8006106 <HAL_RCCEx_GetPLL3ClockFreq+0x2b2>
      PLL3_Clocks->PLL3_R_Frequency = 0U;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2200      	movs	r2, #0
 80060f0:	609a      	str	r2, [r3, #8]
}
 80060f2:	e008      	b.n	8006106 <HAL_RCCEx_GetPLL3ClockFreq+0x2b2>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2200      	movs	r2, #0
 80060f8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2200      	movs	r2, #0
 80060fe:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2200      	movs	r2, #0
 8006104:	609a      	str	r2, [r3, #8]
}
 8006106:	bf00      	nop
 8006108:	3724      	adds	r7, #36	; 0x24
 800610a:	46bd      	mov	sp, r7
 800610c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006110:	4770      	bx	lr
 8006112:	bf00      	nop
 8006114:	46020c00 	.word	0x46020c00
 8006118:	4b742400 	.word	0x4b742400
 800611c:	46000000 	.word	0x46000000
 8006120:	0800f1c4 	.word	0x0800f1c4

08006124 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b08e      	sub	sp, #56	; 0x38
 8006128:	af00      	add	r7, sp, #0
 800612a:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800612e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006132:	f5a2 2180 	sub.w	r1, r2, #262144	; 0x40000
 8006136:	430b      	orrs	r3, r1
 8006138:	d145      	bne.n	80061c6 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800613a:	4ba7      	ldr	r3, [pc, #668]	; (80063d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800613c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006140:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006144:	633b      	str	r3, [r7, #48]	; 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8006146:	4ba4      	ldr	r3, [pc, #656]	; (80063d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006148:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800614c:	f003 0302 	and.w	r3, r3, #2
 8006150:	2b02      	cmp	r3, #2
 8006152:	d108      	bne.n	8006166 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8006154:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006156:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800615a:	d104      	bne.n	8006166 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 800615c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006160:	637b      	str	r3, [r7, #52]	; 0x34
 8006162:	f001 b9b3 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8006166:	4b9c      	ldr	r3, [pc, #624]	; (80063d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006168:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800616c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006170:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006174:	d114      	bne.n	80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 8006176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006178:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800617c:	d110      	bne.n	80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800617e:	4b96      	ldr	r3, [pc, #600]	; (80063d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006180:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006184:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006188:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800618c:	d103      	bne.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 800618e:	23fa      	movs	r3, #250	; 0xfa
 8006190:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006192:	f001 b99b 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8006196:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800619a:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800619c:	f001 b996 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 80061a0:	4b8d      	ldr	r3, [pc, #564]	; (80063d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061a8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80061ac:	d107      	bne.n	80061be <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 80061ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061b0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80061b4:	d103      	bne.n	80061be <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 80061b6:	4b89      	ldr	r3, [pc, #548]	; (80063dc <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80061b8:	637b      	str	r3, [r7, #52]	; 0x34
 80061ba:	f001 b987 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 80061be:	2300      	movs	r3, #0
 80061c0:	637b      	str	r3, [r7, #52]	; 0x34
 80061c2:	f001 b983 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80061c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80061ca:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 80061ce:	430b      	orrs	r3, r1
 80061d0:	d151      	bne.n	8006276 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80061d2:	4b81      	ldr	r3, [pc, #516]	; (80063d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80061d4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80061d8:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 80061dc:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 80061de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061e0:	2b80      	cmp	r3, #128	; 0x80
 80061e2:	d035      	beq.n	8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 80061e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061e6:	2b80      	cmp	r3, #128	; 0x80
 80061e8:	d841      	bhi.n	800626e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 80061ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061ec:	2b60      	cmp	r3, #96	; 0x60
 80061ee:	d02a      	beq.n	8006246 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 80061f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061f2:	2b60      	cmp	r3, #96	; 0x60
 80061f4:	d83b      	bhi.n	800626e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 80061f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061f8:	2b40      	cmp	r3, #64	; 0x40
 80061fa:	d009      	beq.n	8006210 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80061fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061fe:	2b40      	cmp	r3, #64	; 0x40
 8006200:	d835      	bhi.n	800626e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8006202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006204:	2b00      	cmp	r3, #0
 8006206:	d00c      	beq.n	8006222 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 8006208:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800620a:	2b20      	cmp	r3, #32
 800620c:	d012      	beq.n	8006234 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800620e:	e02e      	b.n	800626e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006210:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006214:	4618      	mov	r0, r3
 8006216:	f7ff fb4d 	bl	80058b4 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800621a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800621c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800621e:	f001 b955 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006222:	f107 0318 	add.w	r3, r7, #24
 8006226:	4618      	mov	r0, r3
 8006228:	f7ff fcac 	bl	8005b84 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 800622c:	69bb      	ldr	r3, [r7, #24]
 800622e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006230:	f001 b94c 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006234:	f107 030c 	add.w	r3, r7, #12
 8006238:	4618      	mov	r0, r3
 800623a:	f7ff fe0b 	bl	8005e54 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006242:	f001 b943 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006246:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800624a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800624c:	f001 b93e 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006250:	4b61      	ldr	r3, [pc, #388]	; (80063d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006258:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800625c:	d103      	bne.n	8006266 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 800625e:	4b60      	ldr	r3, [pc, #384]	; (80063e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8006260:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006262:	f001 b933 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8006266:	2300      	movs	r3, #0
 8006268:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800626a:	f001 b92f 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :
      {
        frequency = 0U;
 800626e:	2300      	movs	r3, #0
 8006270:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006272:	f001 b92b 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
  }
#if defined(SAI2)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8006276:	e9d7 2300 	ldrd	r2, r3, [r7]
 800627a:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 800627e:	430b      	orrs	r3, r1
 8006280:	d158      	bne.n	8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8006282:	4b55      	ldr	r3, [pc, #340]	; (80063d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006284:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8006288:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800628c:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 800628e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006290:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006294:	d03b      	beq.n	800630e <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 8006296:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006298:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800629c:	d846      	bhi.n	800632c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 800629e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062a0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80062a4:	d02e      	beq.n	8006304 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 80062a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062a8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80062ac:	d83e      	bhi.n	800632c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80062ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80062b4:	d00b      	beq.n	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 80062b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80062bc:	d836      	bhi.n	800632c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80062be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d00d      	beq.n	80062e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 80062c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062ca:	d012      	beq.n	80062f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 80062cc:	e02e      	b.n	800632c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80062ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80062d2:	4618      	mov	r0, r3
 80062d4:	f7ff faee 	bl	80058b4 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80062d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062da:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80062dc:	f001 b8f6 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80062e0:	f107 0318 	add.w	r3, r7, #24
 80062e4:	4618      	mov	r0, r3
 80062e6:	f7ff fc4d 	bl	8005b84 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 80062ea:	69bb      	ldr	r3, [r7, #24]
 80062ec:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80062ee:	f001 b8ed 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80062f2:	f107 030c 	add.w	r3, r7, #12
 80062f6:	4618      	mov	r0, r3
 80062f8:	f7ff fdac 	bl	8005e54 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006300:	f001 b8e4 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006304:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8006308:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800630a:	f001 b8df 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800630e:	4b32      	ldr	r3, [pc, #200]	; (80063d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006316:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800631a:	d103      	bne.n	8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 800631c:	4b30      	ldr	r3, [pc, #192]	; (80063e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800631e:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006320:	f001 b8d4 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8006324:	2300      	movs	r3, #0
 8006326:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006328:	f001 b8d0 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :

        frequency = 0U;
 800632c:	2300      	movs	r3, #0
 800632e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006330:	f001 b8cc 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* SAI2 */
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 8006334:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006338:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 800633c:	430b      	orrs	r3, r1
 800633e:	d126      	bne.n	800638e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 8006340:	4b25      	ldr	r3, [pc, #148]	; (80063d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006342:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8006346:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800634a:	633b      	str	r3, [r7, #48]	; 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 800634c:	4b22      	ldr	r3, [pc, #136]	; (80063d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006354:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006358:	d106      	bne.n	8006368 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 800635a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800635c:	2b00      	cmp	r3, #0
 800635e:	d103      	bne.n	8006368 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
    {
      frequency = HSI_VALUE;
 8006360:	4b1f      	ldr	r3, [pc, #124]	; (80063e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8006362:	637b      	str	r3, [r7, #52]	; 0x34
 8006364:	f001 b8b2 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 8006368:	4b1b      	ldr	r3, [pc, #108]	; (80063d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006370:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006374:	d107      	bne.n	8006386 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 8006376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006378:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800637c:	d103      	bne.n	8006386 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
    {
      frequency = HSI_VALUE >> 1U;
 800637e:	4b19      	ldr	r3, [pc, #100]	; (80063e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006380:	637b      	str	r3, [r7, #52]	; 0x34
 8006382:	f001 b8a3 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 8006386:	2300      	movs	r3, #0
 8006388:	637b      	str	r3, [r7, #52]	; 0x34
 800638a:	f001 b89f 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 800638e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006392:	f5a2 1180 	sub.w	r1, r2, #1048576	; 0x100000
 8006396:	430b      	orrs	r3, r1
 8006398:	d16e      	bne.n	8006478 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 800639a:	4b0f      	ldr	r3, [pc, #60]	; (80063d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800639c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80063a0:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 80063a4:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 80063a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063a8:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80063ac:	d03d      	beq.n	800642a <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 80063ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063b0:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80063b4:	d85c      	bhi.n	8006470 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 80063b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063b8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80063bc:	d014      	beq.n	80063e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 80063be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063c0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80063c4:	d854      	bhi.n	8006470 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 80063c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d01f      	beq.n	800640c <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 80063cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063ce:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80063d2:	d012      	beq.n	80063fa <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 80063d4:	e04c      	b.n	8006470 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 80063d6:	bf00      	nop
 80063d8:	46020c00 	.word	0x46020c00
 80063dc:	0007a120 	.word	0x0007a120
 80063e0:	00f42400 	.word	0x00f42400
 80063e4:	007a1200 	.word	0x007a1200
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80063e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80063ec:	4618      	mov	r0, r3
 80063ee:	f7ff fa61 	bl	80058b4 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 80063f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063f4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80063f6:	f001 b869 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80063fa:	f107 0318 	add.w	r3, r7, #24
 80063fe:	4618      	mov	r0, r3
 8006400:	f7ff fbc0 	bl	8005b84 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8006404:	69fb      	ldr	r3, [r7, #28]
 8006406:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006408:	f001 b860 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 800640c:	4ba7      	ldr	r3, [pc, #668]	; (80066ac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006414:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006418:	d103      	bne.n	8006422 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
        {
          frequency = HSI48_VALUE;
 800641a:	4ba5      	ldr	r3, [pc, #660]	; (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800641c:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800641e:	f001 b855 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8006422:	2300      	movs	r3, #0
 8006424:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006426:	f001 b851 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800642a:	4ba0      	ldr	r3, [pc, #640]	; (80066ac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f003 0320 	and.w	r3, r3, #32
 8006432:	2b20      	cmp	r3, #32
 8006434:	d118      	bne.n	8006468 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006436:	4b9d      	ldr	r3, [pc, #628]	; (80066ac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006438:	689b      	ldr	r3, [r3, #8]
 800643a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800643e:	2b00      	cmp	r3, #0
 8006440:	d005      	beq.n	800644e <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8006442:	4b9a      	ldr	r3, [pc, #616]	; (80066ac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006444:	689b      	ldr	r3, [r3, #8]
 8006446:	0e1b      	lsrs	r3, r3, #24
 8006448:	f003 030f 	and.w	r3, r3, #15
 800644c:	e006      	b.n	800645c <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 800644e:	4b97      	ldr	r3, [pc, #604]	; (80066ac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006450:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006454:	041b      	lsls	r3, r3, #16
 8006456:	0e1b      	lsrs	r3, r3, #24
 8006458:	f003 030f 	and.w	r3, r3, #15
 800645c:	4a95      	ldr	r2, [pc, #596]	; (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800645e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006462:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006464:	f001 b832 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8006468:	2300      	movs	r3, #0
 800646a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800646c:	f001 b82e 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :

        frequency = 0U;
 8006470:	2300      	movs	r3, #0
 8006472:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006474:	f001 b82a 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8006478:	e9d7 2300 	ldrd	r2, r3, [r7]
 800647c:	f5a2 1100 	sub.w	r1, r2, #2097152	; 0x200000
 8006480:	430b      	orrs	r3, r1
 8006482:	d17f      	bne.n	8006584 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8006484:	4b89      	ldr	r3, [pc, #548]	; (80066ac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006486:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800648a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800648e:	633b      	str	r3, [r7, #48]	; 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 8006490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006492:	2b00      	cmp	r3, #0
 8006494:	d165      	bne.n	8006562 <HAL_RCCEx_GetPeriphCLKFreq+0x43e>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8006496:	4b85      	ldr	r3, [pc, #532]	; (80066ac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006498:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800649c:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 80064a0:	633b      	str	r3, [r7, #48]	; 0x30

      switch (srcclk)
 80064a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064a4:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80064a8:	d034      	beq.n	8006514 <HAL_RCCEx_GetPeriphCLKFreq+0x3f0>
 80064aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064ac:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80064b0:	d853      	bhi.n	800655a <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 80064b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064b4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80064b8:	d00b      	beq.n	80064d2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ae>
 80064ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064bc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80064c0:	d84b      	bhi.n	800655a <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 80064c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d016      	beq.n	80064f6 <HAL_RCCEx_GetPeriphCLKFreq+0x3d2>
 80064c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064ca:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80064ce:	d009      	beq.n	80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 80064d0:	e043      	b.n	800655a <HAL_RCCEx_GetPeriphCLKFreq+0x436>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80064d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80064d6:	4618      	mov	r0, r3
 80064d8:	f7ff f9ec 	bl	80058b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80064dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064de:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 80064e0:	f000 bff4 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80064e4:	f107 0318 	add.w	r3, r7, #24
 80064e8:	4618      	mov	r0, r3
 80064ea:	f7ff fb4b 	bl	8005b84 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80064ee:	69fb      	ldr	r3, [r7, #28]
 80064f0:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 80064f2:	f000 bfeb 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 80064f6:	4b6d      	ldr	r3, [pc, #436]	; (80066ac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80064fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006502:	d103      	bne.n	800650c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
          {
            frequency = HSI48_VALUE;
 8006504:	4b6a      	ldr	r3, [pc, #424]	; (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006506:	637b      	str	r3, [r7, #52]	; 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8006508:	f000 bfe0 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = 0U;
 800650c:	2300      	movs	r3, #0
 800650e:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 8006510:	f000 bfdc 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006514:	4b65      	ldr	r3, [pc, #404]	; (80066ac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f003 0320 	and.w	r3, r3, #32
 800651c:	2b20      	cmp	r3, #32
 800651e:	d118      	bne.n	8006552 <HAL_RCCEx_GetPeriphCLKFreq+0x42e>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006520:	4b62      	ldr	r3, [pc, #392]	; (80066ac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006522:	689b      	ldr	r3, [r3, #8]
 8006524:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006528:	2b00      	cmp	r3, #0
 800652a:	d005      	beq.n	8006538 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
 800652c:	4b5f      	ldr	r3, [pc, #380]	; (80066ac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800652e:	689b      	ldr	r3, [r3, #8]
 8006530:	0e1b      	lsrs	r3, r3, #24
 8006532:	f003 030f 	and.w	r3, r3, #15
 8006536:	e006      	b.n	8006546 <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 8006538:	4b5c      	ldr	r3, [pc, #368]	; (80066ac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800653a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800653e:	041b      	lsls	r3, r3, #16
 8006540:	0e1b      	lsrs	r3, r3, #24
 8006542:	f003 030f 	and.w	r3, r3, #15
 8006546:	4a5b      	ldr	r2, [pc, #364]	; (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006548:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800654c:	637b      	str	r3, [r7, #52]	; 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 800654e:	f000 bfbd 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = 0U;
 8006552:	2300      	movs	r3, #0
 8006554:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 8006556:	f000 bfb9 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        default :
        {
          frequency = 0U;
 800655a:	2300      	movs	r3, #0
 800655c:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 800655e:	f000 bfb5 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 8006562:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006564:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006568:	d108      	bne.n	800657c <HAL_RCCEx_GetPeriphCLKFreq+0x458>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800656a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800656e:	4618      	mov	r0, r3
 8006570:	f7ff f9a0 	bl	80058b4 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 8006574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006576:	637b      	str	r3, [r7, #52]	; 0x34
 8006578:	f000 bfa8 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else
    {
      frequency = 0U;
 800657c:	2300      	movs	r3, #0
 800657e:	637b      	str	r3, [r7, #52]	; 0x34
 8006580:	f000 bfa4 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 8006584:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006588:	1e51      	subs	r1, r2, #1
 800658a:	430b      	orrs	r3, r1
 800658c:	d136      	bne.n	80065fc <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800658e:	4b47      	ldr	r3, [pc, #284]	; (80066ac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006590:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006594:	f003 0303 	and.w	r3, r3, #3
 8006598:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 800659a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800659c:	2b00      	cmp	r3, #0
 800659e:	d104      	bne.n	80065aa <HAL_RCCEx_GetPeriphCLKFreq+0x486>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 80065a0:	f7fe fb1a 	bl	8004bd8 <HAL_RCC_GetPCLK2Freq>
 80065a4:	6378      	str	r0, [r7, #52]	; 0x34
 80065a6:	f000 bf91 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 80065aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065ac:	2b01      	cmp	r3, #1
 80065ae:	d104      	bne.n	80065ba <HAL_RCCEx_GetPeriphCLKFreq+0x496>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80065b0:	f7fe f9dc 	bl	800496c <HAL_RCC_GetSysClockFreq>
 80065b4:	6378      	str	r0, [r7, #52]	; 0x34
 80065b6:	f000 bf89 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 80065ba:	4b3c      	ldr	r3, [pc, #240]	; (80066ac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065c6:	d106      	bne.n	80065d6 <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
 80065c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065ca:	2b02      	cmp	r3, #2
 80065cc:	d103      	bne.n	80065d6 <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
    {
      frequency = HSI_VALUE;
 80065ce:	4b3a      	ldr	r3, [pc, #232]	; (80066b8 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 80065d0:	637b      	str	r3, [r7, #52]	; 0x34
 80065d2:	f000 bf7b 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 80065d6:	4b35      	ldr	r3, [pc, #212]	; (80066ac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80065d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80065dc:	f003 0302 	and.w	r3, r3, #2
 80065e0:	2b02      	cmp	r3, #2
 80065e2:	d107      	bne.n	80065f4 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 80065e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065e6:	2b03      	cmp	r3, #3
 80065e8:	d104      	bne.n	80065f4 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = LSE_VALUE;
 80065ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065ee:	637b      	str	r3, [r7, #52]	; 0x34
 80065f0:	f000 bf6c 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 80065f4:	2300      	movs	r3, #0
 80065f6:	637b      	str	r3, [r7, #52]	; 0x34
 80065f8:	f000 bf68 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#if defined(USART2)
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 80065fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006600:	1e91      	subs	r1, r2, #2
 8006602:	430b      	orrs	r3, r1
 8006604:	d136      	bne.n	8006674 <HAL_RCCEx_GetPeriphCLKFreq+0x550>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8006606:	4b29      	ldr	r3, [pc, #164]	; (80066ac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006608:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800660c:	f003 030c 	and.w	r3, r3, #12
 8006610:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8006612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006614:	2b00      	cmp	r3, #0
 8006616:	d104      	bne.n	8006622 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006618:	f7fe faca 	bl	8004bb0 <HAL_RCC_GetPCLK1Freq>
 800661c:	6378      	str	r0, [r7, #52]	; 0x34
 800661e:	f000 bf55 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8006622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006624:	2b04      	cmp	r3, #4
 8006626:	d104      	bne.n	8006632 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006628:	f7fe f9a0 	bl	800496c <HAL_RCC_GetSysClockFreq>
 800662c:	6378      	str	r0, [r7, #52]	; 0x34
 800662e:	f000 bf4d 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8006632:	4b1e      	ldr	r3, [pc, #120]	; (80066ac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800663a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800663e:	d106      	bne.n	800664e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8006640:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006642:	2b08      	cmp	r3, #8
 8006644:	d103      	bne.n	800664e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
    {
      frequency = HSI_VALUE;
 8006646:	4b1c      	ldr	r3, [pc, #112]	; (80066b8 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8006648:	637b      	str	r3, [r7, #52]	; 0x34
 800664a:	f000 bf3f 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800664e:	4b17      	ldr	r3, [pc, #92]	; (80066ac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006650:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006654:	f003 0302 	and.w	r3, r3, #2
 8006658:	2b02      	cmp	r3, #2
 800665a:	d107      	bne.n	800666c <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 800665c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800665e:	2b0c      	cmp	r3, #12
 8006660:	d104      	bne.n	800666c <HAL_RCCEx_GetPeriphCLKFreq+0x548>
    {
      frequency = LSE_VALUE;
 8006662:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006666:	637b      	str	r3, [r7, #52]	; 0x34
 8006668:	f000 bf30 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 800666c:	2300      	movs	r3, #0
 800666e:	637b      	str	r3, [r7, #52]	; 0x34
 8006670:	f000 bf2c 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 8006674:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006678:	1f11      	subs	r1, r2, #4
 800667a:	430b      	orrs	r3, r1
 800667c:	d13f      	bne.n	80066fe <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800667e:	4b0b      	ldr	r3, [pc, #44]	; (80066ac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006680:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006684:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006688:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 800668a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800668c:	2b00      	cmp	r3, #0
 800668e:	d104      	bne.n	800669a <HAL_RCCEx_GetPeriphCLKFreq+0x576>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006690:	f7fe fa8e 	bl	8004bb0 <HAL_RCC_GetPCLK1Freq>
 8006694:	6378      	str	r0, [r7, #52]	; 0x34
 8006696:	f000 bf19 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 800669a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800669c:	2b10      	cmp	r3, #16
 800669e:	d10d      	bne.n	80066bc <HAL_RCCEx_GetPeriphCLKFreq+0x598>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80066a0:	f7fe f964 	bl	800496c <HAL_RCC_GetSysClockFreq>
 80066a4:	6378      	str	r0, [r7, #52]	; 0x34
 80066a6:	f000 bf11 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 80066aa:	bf00      	nop
 80066ac:	46020c00 	.word	0x46020c00
 80066b0:	02dc6c00 	.word	0x02dc6c00
 80066b4:	0800f1c4 	.word	0x0800f1c4
 80066b8:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80066bc:	4ba6      	ldr	r3, [pc, #664]	; (8006958 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80066c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066c8:	d106      	bne.n	80066d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
 80066ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066cc:	2b20      	cmp	r3, #32
 80066ce:	d103      	bne.n	80066d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
    {
      frequency = HSI_VALUE;
 80066d0:	4ba2      	ldr	r3, [pc, #648]	; (800695c <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 80066d2:	637b      	str	r3, [r7, #52]	; 0x34
 80066d4:	f000 befa 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80066d8:	4b9f      	ldr	r3, [pc, #636]	; (8006958 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80066da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80066de:	f003 0302 	and.w	r3, r3, #2
 80066e2:	2b02      	cmp	r3, #2
 80066e4:	d107      	bne.n	80066f6 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 80066e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066e8:	2b30      	cmp	r3, #48	; 0x30
 80066ea:	d104      	bne.n	80066f6 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
    {
      frequency = LSE_VALUE;
 80066ec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80066f0:	637b      	str	r3, [r7, #52]	; 0x34
 80066f2:	f000 beeb 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 80066f6:	2300      	movs	r3, #0
 80066f8:	637b      	str	r3, [r7, #52]	; 0x34
 80066fa:	f000 bee7 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 80066fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006702:	f1a2 0108 	sub.w	r1, r2, #8
 8006706:	430b      	orrs	r3, r1
 8006708:	d136      	bne.n	8006778 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800670a:	4b93      	ldr	r3, [pc, #588]	; (8006958 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800670c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006710:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006714:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8006716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006718:	2b00      	cmp	r3, #0
 800671a:	d104      	bne.n	8006726 <HAL_RCCEx_GetPeriphCLKFreq+0x602>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800671c:	f7fe fa48 	bl	8004bb0 <HAL_RCC_GetPCLK1Freq>
 8006720:	6378      	str	r0, [r7, #52]	; 0x34
 8006722:	f000 bed3 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8006726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006728:	2b40      	cmp	r3, #64	; 0x40
 800672a:	d104      	bne.n	8006736 <HAL_RCCEx_GetPeriphCLKFreq+0x612>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800672c:	f7fe f91e 	bl	800496c <HAL_RCC_GetSysClockFreq>
 8006730:	6378      	str	r0, [r7, #52]	; 0x34
 8006732:	f000 becb 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8006736:	4b88      	ldr	r3, [pc, #544]	; (8006958 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800673e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006742:	d106      	bne.n	8006752 <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
 8006744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006746:	2b80      	cmp	r3, #128	; 0x80
 8006748:	d103      	bne.n	8006752 <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
    {
      frequency = HSI_VALUE;
 800674a:	4b84      	ldr	r3, [pc, #528]	; (800695c <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 800674c:	637b      	str	r3, [r7, #52]	; 0x34
 800674e:	f000 bebd 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8006752:	4b81      	ldr	r3, [pc, #516]	; (8006958 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006754:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006758:	f003 0302 	and.w	r3, r3, #2
 800675c:	2b02      	cmp	r3, #2
 800675e:	d107      	bne.n	8006770 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8006760:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006762:	2bc0      	cmp	r3, #192	; 0xc0
 8006764:	d104      	bne.n	8006770 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
    {
      frequency = LSE_VALUE;
 8006766:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800676a:	637b      	str	r3, [r7, #52]	; 0x34
 800676c:	f000 beae 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 8006770:	2300      	movs	r3, #0
 8006772:	637b      	str	r3, [r7, #52]	; 0x34
 8006774:	f000 beaa 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 8006778:	e9d7 2300 	ldrd	r2, r3, [r7]
 800677c:	f1a2 0110 	sub.w	r1, r2, #16
 8006780:	430b      	orrs	r3, r1
 8006782:	d139      	bne.n	80067f8 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8006784:	4b74      	ldr	r3, [pc, #464]	; (8006958 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006786:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800678a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800678e:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8006790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006792:	2b00      	cmp	r3, #0
 8006794:	d104      	bne.n	80067a0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006796:	f7fe fa0b 	bl	8004bb0 <HAL_RCC_GetPCLK1Freq>
 800679a:	6378      	str	r0, [r7, #52]	; 0x34
 800679c:	f000 be96 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 80067a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80067a6:	d104      	bne.n	80067b2 <HAL_RCCEx_GetPeriphCLKFreq+0x68e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80067a8:	f7fe f8e0 	bl	800496c <HAL_RCC_GetSysClockFreq>
 80067ac:	6378      	str	r0, [r7, #52]	; 0x34
 80067ae:	f000 be8d 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 80067b2:	4b69      	ldr	r3, [pc, #420]	; (8006958 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80067ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80067be:	d107      	bne.n	80067d0 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
 80067c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80067c6:	d103      	bne.n	80067d0 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
    {
      frequency = HSI_VALUE;
 80067c8:	4b64      	ldr	r3, [pc, #400]	; (800695c <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 80067ca:	637b      	str	r3, [r7, #52]	; 0x34
 80067cc:	f000 be7e 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 80067d0:	4b61      	ldr	r3, [pc, #388]	; (8006958 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80067d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80067d6:	f003 0302 	and.w	r3, r3, #2
 80067da:	2b02      	cmp	r3, #2
 80067dc:	d108      	bne.n	80067f0 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 80067de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067e0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80067e4:	d104      	bne.n	80067f0 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
    {
      frequency = LSE_VALUE;
 80067e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80067ea:	637b      	str	r3, [r7, #52]	; 0x34
 80067ec:	f000 be6e 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 80067f0:	2300      	movs	r3, #0
 80067f2:	637b      	str	r3, [r7, #52]	; 0x34
 80067f4:	f000 be6a 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 80067f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80067fc:	f1a2 0120 	sub.w	r1, r2, #32
 8006800:	430b      	orrs	r3, r1
 8006802:	d158      	bne.n	80068b6 <HAL_RCCEx_GetPeriphCLKFreq+0x792>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8006804:	4b54      	ldr	r3, [pc, #336]	; (8006958 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006806:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800680a:	f003 0307 	and.w	r3, r3, #7
 800680e:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8006810:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006812:	2b00      	cmp	r3, #0
 8006814:	d104      	bne.n	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 8006816:	f7fe f9f3 	bl	8004c00 <HAL_RCC_GetPCLK3Freq>
 800681a:	6378      	str	r0, [r7, #52]	; 0x34
 800681c:	f000 be56 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8006820:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006822:	2b01      	cmp	r3, #1
 8006824:	d104      	bne.n	8006830 <HAL_RCCEx_GetPeriphCLKFreq+0x70c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006826:	f7fe f8a1 	bl	800496c <HAL_RCC_GetSysClockFreq>
 800682a:	6378      	str	r0, [r7, #52]	; 0x34
 800682c:	f000 be4e 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8006830:	4b49      	ldr	r3, [pc, #292]	; (8006958 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006838:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800683c:	d106      	bne.n	800684c <HAL_RCCEx_GetPeriphCLKFreq+0x728>
 800683e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006840:	2b02      	cmp	r3, #2
 8006842:	d103      	bne.n	800684c <HAL_RCCEx_GetPeriphCLKFreq+0x728>
    {
      frequency = HSI_VALUE;
 8006844:	4b45      	ldr	r3, [pc, #276]	; (800695c <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8006846:	637b      	str	r3, [r7, #52]	; 0x34
 8006848:	f000 be40 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800684c:	4b42      	ldr	r3, [pc, #264]	; (8006958 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800684e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006852:	f003 0302 	and.w	r3, r3, #2
 8006856:	2b02      	cmp	r3, #2
 8006858:	d107      	bne.n	800686a <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 800685a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800685c:	2b03      	cmp	r3, #3
 800685e:	d104      	bne.n	800686a <HAL_RCCEx_GetPeriphCLKFreq+0x746>
    {
      frequency = LSE_VALUE;
 8006860:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006864:	637b      	str	r3, [r7, #52]	; 0x34
 8006866:	f000 be31 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 800686a:	4b3b      	ldr	r3, [pc, #236]	; (8006958 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f003 0320 	and.w	r3, r3, #32
 8006872:	2b20      	cmp	r3, #32
 8006874:	d11b      	bne.n	80068ae <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 8006876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006878:	2b04      	cmp	r3, #4
 800687a:	d118      	bne.n	80068ae <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800687c:	4b36      	ldr	r3, [pc, #216]	; (8006958 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800687e:	689b      	ldr	r3, [r3, #8]
 8006880:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006884:	2b00      	cmp	r3, #0
 8006886:	d005      	beq.n	8006894 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8006888:	4b33      	ldr	r3, [pc, #204]	; (8006958 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800688a:	689b      	ldr	r3, [r3, #8]
 800688c:	0e1b      	lsrs	r3, r3, #24
 800688e:	f003 030f 	and.w	r3, r3, #15
 8006892:	e006      	b.n	80068a2 <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
 8006894:	4b30      	ldr	r3, [pc, #192]	; (8006958 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006896:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800689a:	041b      	lsls	r3, r3, #16
 800689c:	0e1b      	lsrs	r3, r3, #24
 800689e:	f003 030f 	and.w	r3, r3, #15
 80068a2:	4a2f      	ldr	r2, [pc, #188]	; (8006960 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80068a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80068a8:	637b      	str	r3, [r7, #52]	; 0x34
 80068aa:	f000 be0f 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 80068ae:	2300      	movs	r3, #0
 80068b0:	637b      	str	r3, [r7, #52]	; 0x34
 80068b2:	f000 be0b 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 80068b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068ba:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 80068be:	430b      	orrs	r3, r1
 80068c0:	d172      	bne.n	80069a8 <HAL_RCCEx_GetPeriphCLKFreq+0x884>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 80068c2:	4b25      	ldr	r3, [pc, #148]	; (8006958 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80068c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80068c8:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80068cc:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 80068ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068d4:	d104      	bne.n	80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80068d6:	f7fe f849 	bl	800496c <HAL_RCC_GetSysClockFreq>
 80068da:	6378      	str	r0, [r7, #52]	; 0x34
 80068dc:	f000 bdf6 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 80068e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80068e6:	d108      	bne.n	80068fa <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80068e8:	f107 0318 	add.w	r3, r7, #24
 80068ec:	4618      	mov	r0, r3
 80068ee:	f7ff f949 	bl	8005b84 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 80068f2:	6a3b      	ldr	r3, [r7, #32]
 80068f4:	637b      	str	r3, [r7, #52]	; 0x34
 80068f6:	f000 bde9 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 80068fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d104      	bne.n	800690a <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 8006900:	f7fe f93c 	bl	8004b7c <HAL_RCC_GetHCLKFreq>
 8006904:	6378      	str	r0, [r7, #52]	; 0x34
 8006906:	f000 bde1 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 800690a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800690c:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8006910:	d128      	bne.n	8006964 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006912:	4b11      	ldr	r3, [pc, #68]	; (8006958 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f003 0320 	and.w	r3, r3, #32
 800691a:	2b20      	cmp	r3, #32
 800691c:	d118      	bne.n	8006950 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800691e:	4b0e      	ldr	r3, [pc, #56]	; (8006958 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006920:	689b      	ldr	r3, [r3, #8]
 8006922:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006926:	2b00      	cmp	r3, #0
 8006928:	d005      	beq.n	8006936 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 800692a:	4b0b      	ldr	r3, [pc, #44]	; (8006958 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800692c:	689b      	ldr	r3, [r3, #8]
 800692e:	0e1b      	lsrs	r3, r3, #24
 8006930:	f003 030f 	and.w	r3, r3, #15
 8006934:	e006      	b.n	8006944 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8006936:	4b08      	ldr	r3, [pc, #32]	; (8006958 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006938:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800693c:	041b      	lsls	r3, r3, #16
 800693e:	0e1b      	lsrs	r3, r3, #24
 8006940:	f003 030f 	and.w	r3, r3, #15
 8006944:	4a06      	ldr	r2, [pc, #24]	; (8006960 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006946:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800694a:	637b      	str	r3, [r7, #52]	; 0x34
 800694c:	f000 bdbe 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 8006950:	2300      	movs	r3, #0
 8006952:	637b      	str	r3, [r7, #52]	; 0x34
 8006954:	f000 bdba 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8006958:	46020c00 	.word	0x46020c00
 800695c:	00f42400 	.word	0x00f42400
 8006960:	0800f1c4 	.word	0x0800f1c4
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8006964:	4baf      	ldr	r3, [pc, #700]	; (8006c24 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800696c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006970:	d107      	bne.n	8006982 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
 8006972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006974:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006978:	d103      	bne.n	8006982 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
    {
      frequency = HSE_VALUE;
 800697a:	4bab      	ldr	r3, [pc, #684]	; (8006c28 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 800697c:	637b      	str	r3, [r7, #52]	; 0x34
 800697e:	f000 bda5 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8006982:	4ba8      	ldr	r3, [pc, #672]	; (8006c24 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800698a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800698e:	d107      	bne.n	80069a0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
 8006990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006992:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006996:	d103      	bne.n	80069a0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
    {
      frequency = HSI_VALUE;
 8006998:	4ba3      	ldr	r3, [pc, #652]	; (8006c28 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 800699a:	637b      	str	r3, [r7, #52]	; 0x34
 800699c:	f000 bd96 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 80069a0:	2300      	movs	r3, #0
 80069a2:	637b      	str	r3, [r7, #52]	; 0x34
 80069a4:	f000 bd92 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 80069a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80069ac:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 80069b0:	430b      	orrs	r3, r1
 80069b2:	d158      	bne.n	8006a66 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 80069b4:	4b9b      	ldr	r3, [pc, #620]	; (8006c24 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80069b6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80069ba:	f003 0307 	and.w	r3, r3, #7
 80069be:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 80069c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069c2:	2b04      	cmp	r3, #4
 80069c4:	d84b      	bhi.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x93a>
 80069c6:	a201      	add	r2, pc, #4	; (adr r2, 80069cc <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 80069c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069cc:	08006a05 	.word	0x08006a05
 80069d0:	080069e1 	.word	0x080069e1
 80069d4:	080069f3 	.word	0x080069f3
 80069d8:	08006a0f 	.word	0x08006a0f
 80069dc:	08006a19 	.word	0x08006a19
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80069e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80069e4:	4618      	mov	r0, r3
 80069e6:	f7fe ff65 	bl	80058b4 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80069ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ec:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80069ee:	f000 bd6d 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80069f2:	f107 030c 	add.w	r3, r7, #12
 80069f6:	4618      	mov	r0, r3
 80069f8:	f7ff fa2c 	bl	8005e54 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 80069fc:	693b      	ldr	r3, [r7, #16]
 80069fe:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006a00:	f000 bd64 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8006a04:	f7fe f8ba 	bl	8004b7c <HAL_RCC_GetHCLKFreq>
 8006a08:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 8006a0a:	f000 bd5f 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006a0e:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8006a12:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006a14:	f000 bd5a 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006a18:	4b82      	ldr	r3, [pc, #520]	; (8006c24 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f003 0320 	and.w	r3, r3, #32
 8006a20:	2b20      	cmp	r3, #32
 8006a22:	d118      	bne.n	8006a56 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006a24:	4b7f      	ldr	r3, [pc, #508]	; (8006c24 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006a26:	689b      	ldr	r3, [r3, #8]
 8006a28:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d005      	beq.n	8006a3c <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 8006a30:	4b7c      	ldr	r3, [pc, #496]	; (8006c24 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006a32:	689b      	ldr	r3, [r3, #8]
 8006a34:	0e1b      	lsrs	r3, r3, #24
 8006a36:	f003 030f 	and.w	r3, r3, #15
 8006a3a:	e006      	b.n	8006a4a <HAL_RCCEx_GetPeriphCLKFreq+0x926>
 8006a3c:	4b79      	ldr	r3, [pc, #484]	; (8006c24 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006a3e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006a42:	041b      	lsls	r3, r3, #16
 8006a44:	0e1b      	lsrs	r3, r3, #24
 8006a46:	f003 030f 	and.w	r3, r3, #15
 8006a4a:	4a78      	ldr	r2, [pc, #480]	; (8006c2c <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 8006a4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a50:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006a52:	f000 bd3b 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8006a56:	2300      	movs	r3, #0
 8006a58:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006a5a:	f000 bd37 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8006a5e:	2300      	movs	r3, #0
 8006a60:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006a62:	f000 bd33 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 8006a66:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a6a:	f5a2 3100 	sub.w	r1, r2, #131072	; 0x20000
 8006a6e:	430b      	orrs	r3, r1
 8006a70:	d167      	bne.n	8006b42 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 8006a72:	4b6c      	ldr	r3, [pc, #432]	; (8006c24 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006a74:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006a78:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 8006a7c:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 8006a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a80:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006a84:	d036      	beq.n	8006af4 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8006a86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a88:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006a8c:	d855      	bhi.n	8006b3a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8006a8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a90:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006a94:	d029      	beq.n	8006aea <HAL_RCCEx_GetPeriphCLKFreq+0x9c6>
 8006a96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a98:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006a9c:	d84d      	bhi.n	8006b3a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8006a9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aa0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006aa4:	d013      	beq.n	8006ace <HAL_RCCEx_GetPeriphCLKFreq+0x9aa>
 8006aa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aa8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006aac:	d845      	bhi.n	8006b3a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8006aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d015      	beq.n	8006ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
 8006ab4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ab6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006aba:	d13e      	bne.n	8006b3a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006abc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	f7fe fef7 	bl	80058b4 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8006ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ac8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006aca:	f000 bcff 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006ace:	f107 030c 	add.w	r3, r7, #12
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f7ff f9be 	bl	8005e54 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8006ad8:	693b      	ldr	r3, [r7, #16]
 8006ada:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006adc:	f000 bcf6 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8006ae0:	f7fe f84c 	bl	8004b7c <HAL_RCC_GetHCLKFreq>
 8006ae4:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 8006ae6:	f000 bcf1 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006aea:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8006aee:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006af0:	f000 bcec 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006af4:	4b4b      	ldr	r3, [pc, #300]	; (8006c24 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f003 0320 	and.w	r3, r3, #32
 8006afc:	2b20      	cmp	r3, #32
 8006afe:	d118      	bne.n	8006b32 <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006b00:	4b48      	ldr	r3, [pc, #288]	; (8006c24 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006b02:	689b      	ldr	r3, [r3, #8]
 8006b04:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d005      	beq.n	8006b18 <HAL_RCCEx_GetPeriphCLKFreq+0x9f4>
 8006b0c:	4b45      	ldr	r3, [pc, #276]	; (8006c24 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006b0e:	689b      	ldr	r3, [r3, #8]
 8006b10:	0e1b      	lsrs	r3, r3, #24
 8006b12:	f003 030f 	and.w	r3, r3, #15
 8006b16:	e006      	b.n	8006b26 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8006b18:	4b42      	ldr	r3, [pc, #264]	; (8006c24 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006b1a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006b1e:	041b      	lsls	r3, r3, #16
 8006b20:	0e1b      	lsrs	r3, r3, #24
 8006b22:	f003 030f 	and.w	r3, r3, #15
 8006b26:	4a41      	ldr	r2, [pc, #260]	; (8006c2c <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 8006b28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b2c:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006b2e:	f000 bccd 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8006b32:	2300      	movs	r3, #0
 8006b34:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006b36:	f000 bcc9 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006b3e:	f000 bcc5 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 8006b42:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b46:	f1a2 0140 	sub.w	r1, r2, #64	; 0x40
 8006b4a:	430b      	orrs	r3, r1
 8006b4c:	d14c      	bne.n	8006be8 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8006b4e:	4b35      	ldr	r3, [pc, #212]	; (8006c24 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006b50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006b54:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006b58:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8006b5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d104      	bne.n	8006b6a <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006b60:	f7fe f826 	bl	8004bb0 <HAL_RCC_GetPCLK1Freq>
 8006b64:	6378      	str	r0, [r7, #52]	; 0x34
 8006b66:	f000 bcb1 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8006b6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b70:	d104      	bne.n	8006b7c <HAL_RCCEx_GetPeriphCLKFreq+0xa58>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006b72:	f7fd fefb 	bl	800496c <HAL_RCC_GetSysClockFreq>
 8006b76:	6378      	str	r0, [r7, #52]	; 0x34
 8006b78:	f000 bca8 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8006b7c:	4b29      	ldr	r3, [pc, #164]	; (8006c24 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b88:	d107      	bne.n	8006b9a <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 8006b8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b8c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006b90:	d103      	bne.n	8006b9a <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
    {
      frequency = HSI_VALUE;
 8006b92:	4b25      	ldr	r3, [pc, #148]	; (8006c28 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 8006b94:	637b      	str	r3, [r7, #52]	; 0x34
 8006b96:	f000 bc99 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 8006b9a:	4b22      	ldr	r3, [pc, #136]	; (8006c24 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f003 0320 	and.w	r3, r3, #32
 8006ba2:	2b20      	cmp	r3, #32
 8006ba4:	d11c      	bne.n	8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
 8006ba6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ba8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006bac:	d118      	bne.n	8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006bae:	4b1d      	ldr	r3, [pc, #116]	; (8006c24 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006bb0:	689b      	ldr	r3, [r3, #8]
 8006bb2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d005      	beq.n	8006bc6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
 8006bba:	4b1a      	ldr	r3, [pc, #104]	; (8006c24 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006bbc:	689b      	ldr	r3, [r3, #8]
 8006bbe:	0e1b      	lsrs	r3, r3, #24
 8006bc0:	f003 030f 	and.w	r3, r3, #15
 8006bc4:	e006      	b.n	8006bd4 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
 8006bc6:	4b17      	ldr	r3, [pc, #92]	; (8006c24 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006bc8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006bcc:	041b      	lsls	r3, r3, #16
 8006bce:	0e1b      	lsrs	r3, r3, #24
 8006bd0:	f003 030f 	and.w	r3, r3, #15
 8006bd4:	4a15      	ldr	r2, [pc, #84]	; (8006c2c <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 8006bd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006bda:	637b      	str	r3, [r7, #52]	; 0x34
 8006bdc:	f000 bc76 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 8006be0:	2300      	movs	r3, #0
 8006be2:	637b      	str	r3, [r7, #52]	; 0x34
 8006be4:	f000 bc72 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 8006be8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006bec:	f1a2 0180 	sub.w	r1, r2, #128	; 0x80
 8006bf0:	430b      	orrs	r3, r1
 8006bf2:	d153      	bne.n	8006c9c <HAL_RCCEx_GetPeriphCLKFreq+0xb78>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8006bf4:	4b0b      	ldr	r3, [pc, #44]	; (8006c24 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006bf6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006bfa:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006bfe:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8006c00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d104      	bne.n	8006c10 <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006c06:	f7fd ffd3 	bl	8004bb0 <HAL_RCC_GetPCLK1Freq>
 8006c0a:	6378      	str	r0, [r7, #52]	; 0x34
 8006c0c:	f000 bc5e 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8006c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c16:	d10b      	bne.n	8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006c18:	f7fd fea8 	bl	800496c <HAL_RCC_GetSysClockFreq>
 8006c1c:	6378      	str	r0, [r7, #52]	; 0x34
 8006c1e:	f000 bc55 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8006c22:	bf00      	nop
 8006c24:	46020c00 	.word	0x46020c00
 8006c28:	00f42400 	.word	0x00f42400
 8006c2c:	0800f1c4 	.word	0x0800f1c4
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8006c30:	4ba1      	ldr	r3, [pc, #644]	; (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c3c:	d107      	bne.n	8006c4e <HAL_RCCEx_GetPeriphCLKFreq+0xb2a>
 8006c3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c44:	d103      	bne.n	8006c4e <HAL_RCCEx_GetPeriphCLKFreq+0xb2a>
    {
      frequency = HSI_VALUE;
 8006c46:	4b9d      	ldr	r3, [pc, #628]	; (8006ebc <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 8006c48:	637b      	str	r3, [r7, #52]	; 0x34
 8006c4a:	f000 bc3f 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 8006c4e:	4b9a      	ldr	r3, [pc, #616]	; (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f003 0320 	and.w	r3, r3, #32
 8006c56:	2b20      	cmp	r3, #32
 8006c58:	d11c      	bne.n	8006c94 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
 8006c5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c5c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006c60:	d118      	bne.n	8006c94 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006c62:	4b95      	ldr	r3, [pc, #596]	; (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006c64:	689b      	ldr	r3, [r3, #8]
 8006c66:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d005      	beq.n	8006c7a <HAL_RCCEx_GetPeriphCLKFreq+0xb56>
 8006c6e:	4b92      	ldr	r3, [pc, #584]	; (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006c70:	689b      	ldr	r3, [r3, #8]
 8006c72:	0e1b      	lsrs	r3, r3, #24
 8006c74:	f003 030f 	and.w	r3, r3, #15
 8006c78:	e006      	b.n	8006c88 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 8006c7a:	4b8f      	ldr	r3, [pc, #572]	; (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006c7c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006c80:	041b      	lsls	r3, r3, #16
 8006c82:	0e1b      	lsrs	r3, r3, #24
 8006c84:	f003 030f 	and.w	r3, r3, #15
 8006c88:	4a8d      	ldr	r2, [pc, #564]	; (8006ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 8006c8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c8e:	637b      	str	r3, [r7, #52]	; 0x34
 8006c90:	f000 bc1c 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 8006c94:	2300      	movs	r3, #0
 8006c96:	637b      	str	r3, [r7, #52]	; 0x34
 8006c98:	f000 bc18 	b.w	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 8006c9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ca0:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 8006ca4:	430b      	orrs	r3, r1
 8006ca6:	d151      	bne.n	8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0xc28>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8006ca8:	4b83      	ldr	r3, [pc, #524]	; (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006caa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006cae:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006cb2:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 8006cb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cb6:	2bc0      	cmp	r3, #192	; 0xc0
 8006cb8:	d024      	beq.n	8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0xbe0>
 8006cba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cbc:	2bc0      	cmp	r3, #192	; 0xc0
 8006cbe:	d842      	bhi.n	8006d46 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 8006cc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cc2:	2b80      	cmp	r3, #128	; 0x80
 8006cc4:	d00d      	beq.n	8006ce2 <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
 8006cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cc8:	2b80      	cmp	r3, #128	; 0x80
 8006cca:	d83c      	bhi.n	8006d46 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 8006ccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d003      	beq.n	8006cda <HAL_RCCEx_GetPeriphCLKFreq+0xbb6>
 8006cd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cd4:	2b40      	cmp	r3, #64	; 0x40
 8006cd6:	d011      	beq.n	8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0xbd8>
 8006cd8:	e035      	b.n	8006d46 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 8006cda:	f7fd ff91 	bl	8004c00 <HAL_RCC_GetPCLK3Freq>
 8006cde:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 8006ce0:	e3f4      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006ce2:	4b75      	ldr	r3, [pc, #468]	; (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006cea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006cee:	d102      	bne.n	8006cf6 <HAL_RCCEx_GetPeriphCLKFreq+0xbd2>
        {
          frequency = HSI_VALUE;
 8006cf0:	4b72      	ldr	r3, [pc, #456]	; (8006ebc <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 8006cf2:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006cf4:	e3ea      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006cfa:	e3e7      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8006cfc:	f7fd fe36 	bl	800496c <HAL_RCC_GetSysClockFreq>
 8006d00:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 8006d02:	e3e3      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006d04:	4b6c      	ldr	r3, [pc, #432]	; (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f003 0320 	and.w	r3, r3, #32
 8006d0c:	2b20      	cmp	r3, #32
 8006d0e:	d117      	bne.n	8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006d10:	4b69      	ldr	r3, [pc, #420]	; (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006d12:	689b      	ldr	r3, [r3, #8]
 8006d14:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d005      	beq.n	8006d28 <HAL_RCCEx_GetPeriphCLKFreq+0xc04>
 8006d1c:	4b66      	ldr	r3, [pc, #408]	; (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	0e1b      	lsrs	r3, r3, #24
 8006d22:	f003 030f 	and.w	r3, r3, #15
 8006d26:	e006      	b.n	8006d36 <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
 8006d28:	4b63      	ldr	r3, [pc, #396]	; (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006d2a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006d2e:	041b      	lsls	r3, r3, #16
 8006d30:	0e1b      	lsrs	r3, r3, #24
 8006d32:	f003 030f 	and.w	r3, r3, #15
 8006d36:	4a62      	ldr	r2, [pc, #392]	; (8006ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 8006d38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d3c:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006d3e:	e3c5      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8006d40:	2300      	movs	r3, #0
 8006d42:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006d44:	e3c2      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      default:
      {
        frequency = 0U;
 8006d46:	2300      	movs	r3, #0
 8006d48:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006d4a:	e3bf      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 8006d4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d50:	f5a2 0180 	sub.w	r1, r2, #4194304	; 0x400000
 8006d54:	430b      	orrs	r3, r1
 8006d56:	d147      	bne.n	8006de8 <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8006d58:	4b57      	ldr	r3, [pc, #348]	; (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006d5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006d5e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006d62:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 8006d64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d103      	bne.n	8006d72 <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006d6a:	f7fd ff21 	bl	8004bb0 <HAL_RCC_GetPCLK1Freq>
 8006d6e:	6378      	str	r0, [r7, #52]	; 0x34
 8006d70:	e3ac      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 8006d72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d74:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006d78:	d103      	bne.n	8006d82 <HAL_RCCEx_GetPeriphCLKFreq+0xc5e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006d7a:	f7fd fdf7 	bl	800496c <HAL_RCC_GetSysClockFreq>
 8006d7e:	6378      	str	r0, [r7, #52]	; 0x34
 8006d80:	e3a4      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8006d82:	4b4d      	ldr	r3, [pc, #308]	; (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d8e:	d106      	bne.n	8006d9e <HAL_RCCEx_GetPeriphCLKFreq+0xc7a>
 8006d90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d96:	d102      	bne.n	8006d9e <HAL_RCCEx_GetPeriphCLKFreq+0xc7a>
    {
      frequency = HSI_VALUE;
 8006d98:	4b48      	ldr	r3, [pc, #288]	; (8006ebc <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 8006d9a:	637b      	str	r3, [r7, #52]	; 0x34
 8006d9c:	e396      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 8006d9e:	4b46      	ldr	r3, [pc, #280]	; (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f003 0320 	and.w	r3, r3, #32
 8006da6:	2b20      	cmp	r3, #32
 8006da8:	d11b      	bne.n	8006de2 <HAL_RCCEx_GetPeriphCLKFreq+0xcbe>
 8006daa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dac:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006db0:	d117      	bne.n	8006de2 <HAL_RCCEx_GetPeriphCLKFreq+0xcbe>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006db2:	4b41      	ldr	r3, [pc, #260]	; (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d005      	beq.n	8006dca <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
 8006dbe:	4b3e      	ldr	r3, [pc, #248]	; (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006dc0:	689b      	ldr	r3, [r3, #8]
 8006dc2:	0e1b      	lsrs	r3, r3, #24
 8006dc4:	f003 030f 	and.w	r3, r3, #15
 8006dc8:	e006      	b.n	8006dd8 <HAL_RCCEx_GetPeriphCLKFreq+0xcb4>
 8006dca:	4b3b      	ldr	r3, [pc, #236]	; (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006dcc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006dd0:	041b      	lsls	r3, r3, #16
 8006dd2:	0e1b      	lsrs	r3, r3, #24
 8006dd4:	f003 030f 	and.w	r3, r3, #15
 8006dd8:	4a39      	ldr	r2, [pc, #228]	; (8006ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 8006dda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dde:	637b      	str	r3, [r7, #52]	; 0x34
 8006de0:	e374      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 8006de2:	2300      	movs	r3, #0
 8006de4:	637b      	str	r3, [r7, #52]	; 0x34
 8006de6:	e371      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 8006de8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006dec:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 8006df0:	430b      	orrs	r3, r1
 8006df2:	d16a      	bne.n	8006eca <HAL_RCCEx_GetPeriphCLKFreq+0xda6>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 8006df4:	4b30      	ldr	r3, [pc, #192]	; (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006df6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006dfa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006dfe:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 8006e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d120      	bne.n	8006e48 <HAL_RCCEx_GetPeriphCLKFreq+0xd24>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006e06:	4b2c      	ldr	r3, [pc, #176]	; (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f003 0320 	and.w	r3, r3, #32
 8006e0e:	2b20      	cmp	r3, #32
 8006e10:	d117      	bne.n	8006e42 <HAL_RCCEx_GetPeriphCLKFreq+0xd1e>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006e12:	4b29      	ldr	r3, [pc, #164]	; (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006e14:	689b      	ldr	r3, [r3, #8]
 8006e16:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d005      	beq.n	8006e2a <HAL_RCCEx_GetPeriphCLKFreq+0xd06>
 8006e1e:	4b26      	ldr	r3, [pc, #152]	; (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006e20:	689b      	ldr	r3, [r3, #8]
 8006e22:	0e1b      	lsrs	r3, r3, #24
 8006e24:	f003 030f 	and.w	r3, r3, #15
 8006e28:	e006      	b.n	8006e38 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8006e2a:	4b23      	ldr	r3, [pc, #140]	; (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006e2c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006e30:	041b      	lsls	r3, r3, #16
 8006e32:	0e1b      	lsrs	r3, r3, #24
 8006e34:	f003 030f 	and.w	r3, r3, #15
 8006e38:	4a21      	ldr	r2, [pc, #132]	; (8006ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 8006e3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e3e:	637b      	str	r3, [r7, #52]	; 0x34
 8006e40:	e344      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 8006e42:	2300      	movs	r3, #0
 8006e44:	637b      	str	r3, [r7, #52]	; 0x34
 8006e46:	e341      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 8006e48:	4b1b      	ldr	r3, [pc, #108]	; (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006e4a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006e4e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006e52:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006e56:	d112      	bne.n	8006e7e <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 8006e58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e5e:	d10e      	bne.n	8006e7e <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006e60:	4b15      	ldr	r3, [pc, #84]	; (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006e62:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006e66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e6a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006e6e:	d102      	bne.n	8006e76 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
      {
        frequency = LSI_VALUE / 128U;
 8006e70:	23fa      	movs	r3, #250	; 0xfa
 8006e72:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006e74:	e32a      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8006e76:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8006e7a:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006e7c:	e326      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 8006e7e:	4b0e      	ldr	r3, [pc, #56]	; (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e8a:	d106      	bne.n	8006e9a <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
 8006e8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e8e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e92:	d102      	bne.n	8006e9a <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
    {
      frequency = HSI_VALUE;
 8006e94:	4b09      	ldr	r3, [pc, #36]	; (8006ebc <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 8006e96:	637b      	str	r3, [r7, #52]	; 0x34
 8006e98:	e318      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 8006e9a:	4b07      	ldr	r3, [pc, #28]	; (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8006e9c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006ea0:	f003 0302 	and.w	r3, r3, #2
 8006ea4:	2b02      	cmp	r3, #2
 8006ea6:	d10d      	bne.n	8006ec4 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
 8006ea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eaa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006eae:	d109      	bne.n	8006ec4 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
    {
      frequency = LSE_VALUE;
 8006eb0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006eb4:	637b      	str	r3, [r7, #52]	; 0x34
 8006eb6:	e309      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8006eb8:	46020c00 	.word	0x46020c00
 8006ebc:	00f42400 	.word	0x00f42400
 8006ec0:	0800f1c4 	.word	0x0800f1c4
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	637b      	str	r3, [r7, #52]	; 0x34
 8006ec8:	e300      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 8006eca:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ece:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 8006ed2:	430b      	orrs	r3, r1
 8006ed4:	d164      	bne.n	8006fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xe7c>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8006ed6:	4ba2      	ldr	r3, [pc, #648]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006ed8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006edc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006ee0:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 8006ee2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d120      	bne.n	8006f2a <HAL_RCCEx_GetPeriphCLKFreq+0xe06>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006ee8:	4b9d      	ldr	r3, [pc, #628]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f003 0320 	and.w	r3, r3, #32
 8006ef0:	2b20      	cmp	r3, #32
 8006ef2:	d117      	bne.n	8006f24 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006ef4:	4b9a      	ldr	r3, [pc, #616]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006ef6:	689b      	ldr	r3, [r3, #8]
 8006ef8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d005      	beq.n	8006f0c <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
 8006f00:	4b97      	ldr	r3, [pc, #604]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006f02:	689b      	ldr	r3, [r3, #8]
 8006f04:	0e1b      	lsrs	r3, r3, #24
 8006f06:	f003 030f 	and.w	r3, r3, #15
 8006f0a:	e006      	b.n	8006f1a <HAL_RCCEx_GetPeriphCLKFreq+0xdf6>
 8006f0c:	4b94      	ldr	r3, [pc, #592]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006f0e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006f12:	041b      	lsls	r3, r3, #16
 8006f14:	0e1b      	lsrs	r3, r3, #24
 8006f16:	f003 030f 	and.w	r3, r3, #15
 8006f1a:	4a92      	ldr	r2, [pc, #584]	; (8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 8006f1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f20:	637b      	str	r3, [r7, #52]	; 0x34
 8006f22:	e2d3      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 8006f24:	2300      	movs	r3, #0
 8006f26:	637b      	str	r3, [r7, #52]	; 0x34
 8006f28:	e2d0      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8006f2a:	4b8d      	ldr	r3, [pc, #564]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006f2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006f30:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006f34:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006f38:	d112      	bne.n	8006f60 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>
 8006f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f40:	d10e      	bne.n	8006f60 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006f42:	4b87      	ldr	r3, [pc, #540]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006f44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006f48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f4c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006f50:	d102      	bne.n	8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0xe34>
      {
        frequency = LSI_VALUE / 128U;
 8006f52:	23fa      	movs	r3, #250	; 0xfa
 8006f54:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006f56:	e2b9      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8006f58:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8006f5c:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006f5e:	e2b5      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8006f60:	4b7f      	ldr	r3, [pc, #508]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f6c:	d106      	bne.n	8006f7c <HAL_RCCEx_GetPeriphCLKFreq+0xe58>
 8006f6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f70:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006f74:	d102      	bne.n	8006f7c <HAL_RCCEx_GetPeriphCLKFreq+0xe58>
    {
      frequency = HSI_VALUE;
 8006f76:	4b7c      	ldr	r3, [pc, #496]	; (8007168 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 8006f78:	637b      	str	r3, [r7, #52]	; 0x34
 8006f7a:	e2a7      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8006f7c:	4b78      	ldr	r3, [pc, #480]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006f7e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006f82:	f003 0302 	and.w	r3, r3, #2
 8006f86:	2b02      	cmp	r3, #2
 8006f88:	d107      	bne.n	8006f9a <HAL_RCCEx_GetPeriphCLKFreq+0xe76>
 8006f8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f8c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006f90:	d103      	bne.n	8006f9a <HAL_RCCEx_GetPeriphCLKFreq+0xe76>
    {
      frequency = LSE_VALUE;
 8006f92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006f96:	637b      	str	r3, [r7, #52]	; 0x34
 8006f98:	e298      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	637b      	str	r3, [r7, #52]	; 0x34
 8006f9e:	e295      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 8006fa0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006fa4:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 8006fa8:	430b      	orrs	r3, r1
 8006faa:	d147      	bne.n	800703c <HAL_RCCEx_GetPeriphCLKFreq+0xf18>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8006fac:	4b6c      	ldr	r3, [pc, #432]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006fae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006fb2:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8006fb6:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8006fb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d103      	bne.n	8006fc6 <HAL_RCCEx_GetPeriphCLKFreq+0xea2>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006fbe:	f7fd fdf7 	bl	8004bb0 <HAL_RCC_GetPCLK1Freq>
 8006fc2:	6378      	str	r0, [r7, #52]	; 0x34
 8006fc4:	e282      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 8006fc6:	4b66      	ldr	r3, [pc, #408]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006fc8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006fcc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006fd0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006fd4:	d112      	bne.n	8006ffc <HAL_RCCEx_GetPeriphCLKFreq+0xed8>
 8006fd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fd8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006fdc:	d10e      	bne.n	8006ffc <HAL_RCCEx_GetPeriphCLKFreq+0xed8>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006fde:	4b60      	ldr	r3, [pc, #384]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006fe0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006fe4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fe8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006fec:	d102      	bne.n	8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xed0>
      {
        frequency = LSI_VALUE / 128U;
 8006fee:	23fa      	movs	r3, #250	; 0xfa
 8006ff0:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006ff2:	e26b      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8006ff4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8006ff8:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006ffa:	e267      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8006ffc:	4b58      	ldr	r3, [pc, #352]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007004:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007008:	d106      	bne.n	8007018 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
 800700a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800700c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007010:	d102      	bne.n	8007018 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
    {
      frequency = HSI_VALUE;
 8007012:	4b55      	ldr	r3, [pc, #340]	; (8007168 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 8007014:	637b      	str	r3, [r7, #52]	; 0x34
 8007016:	e259      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8007018:	4b51      	ldr	r3, [pc, #324]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800701a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800701e:	f003 0302 	and.w	r3, r3, #2
 8007022:	2b02      	cmp	r3, #2
 8007024:	d107      	bne.n	8007036 <HAL_RCCEx_GetPeriphCLKFreq+0xf12>
 8007026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007028:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800702c:	d103      	bne.n	8007036 <HAL_RCCEx_GetPeriphCLKFreq+0xf12>
    {
      frequency = LSE_VALUE;
 800702e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007032:	637b      	str	r3, [r7, #52]	; 0x34
 8007034:	e24a      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 8007036:	2300      	movs	r3, #0
 8007038:	637b      	str	r3, [r7, #52]	; 0x34
 800703a:	e247      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 800703c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007040:	f102 4178 	add.w	r1, r2, #4160749568	; 0xf8000000
 8007044:	430b      	orrs	r3, r1
 8007046:	d12d      	bne.n	80070a4 <HAL_RCCEx_GetPeriphCLKFreq+0xf80>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 8007048:	4b45      	ldr	r3, [pc, #276]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800704a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800704e:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 8007052:	633b      	str	r3, [r7, #48]	; 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 8007054:	4b42      	ldr	r3, [pc, #264]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800705c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007060:	d105      	bne.n	800706e <HAL_RCCEx_GetPeriphCLKFreq+0xf4a>
 8007062:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007064:	2b00      	cmp	r3, #0
 8007066:	d102      	bne.n	800706e <HAL_RCCEx_GetPeriphCLKFreq+0xf4a>
    {
      frequency = HSE_VALUE;
 8007068:	4b3f      	ldr	r3, [pc, #252]	; (8007168 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 800706a:	637b      	str	r3, [r7, #52]	; 0x34
 800706c:	e22e      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 800706e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007070:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007074:	d107      	bne.n	8007086 <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007076:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800707a:	4618      	mov	r0, r3
 800707c:	f7fe fc1a 	bl	80058b4 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8007080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007082:	637b      	str	r3, [r7, #52]	; 0x34
 8007084:	e222      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 8007086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007088:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800708c:	d107      	bne.n	800709e <HAL_RCCEx_GetPeriphCLKFreq+0xf7a>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800708e:	f107 0318 	add.w	r3, r7, #24
 8007092:	4618      	mov	r0, r3
 8007094:	f7fe fd76 	bl	8005b84 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 8007098:	69bb      	ldr	r3, [r7, #24]
 800709a:	637b      	str	r3, [r7, #52]	; 0x34
 800709c:	e216      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 800709e:	2300      	movs	r3, #0
 80070a0:	637b      	str	r3, [r7, #52]	; 0x34
 80070a2:	e213      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 80070a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070a8:	f5a2 0100 	sub.w	r1, r2, #8388608	; 0x800000
 80070ac:	430b      	orrs	r3, r1
 80070ae:	d15d      	bne.n	800716c <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 80070b0:	4b2b      	ldr	r3, [pc, #172]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80070b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80070b6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80070ba:	633b      	str	r3, [r7, #48]	; 0x30
    switch (srcclk)
 80070bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070be:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80070c2:	d028      	beq.n	8007116 <HAL_RCCEx_GetPeriphCLKFreq+0xff2>
 80070c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070c6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80070ca:	d845      	bhi.n	8007158 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
 80070cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070ce:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80070d2:	d013      	beq.n	80070fc <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>
 80070d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070d6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80070da:	d83d      	bhi.n	8007158 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
 80070dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d004      	beq.n	80070ec <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>
 80070e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070e4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80070e8:	d004      	beq.n	80070f4 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>
 80070ea:	e035      	b.n	8007158 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 80070ec:	f7fd fd74 	bl	8004bd8 <HAL_RCC_GetPCLK2Freq>
 80070f0:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 80070f2:	e1eb      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80070f4:	f7fd fc3a 	bl	800496c <HAL_RCC_GetSysClockFreq>
 80070f8:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 80070fa:	e1e7      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80070fc:	4b18      	ldr	r3, [pc, #96]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007104:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007108:	d102      	bne.n	8007110 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>
        {
          frequency = HSI_VALUE;
 800710a:	4b17      	ldr	r3, [pc, #92]	; (8007168 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 800710c:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800710e:	e1dd      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8007110:	2300      	movs	r3, #0
 8007112:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007114:	e1da      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007116:	4b12      	ldr	r3, [pc, #72]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f003 0320 	and.w	r3, r3, #32
 800711e:	2b20      	cmp	r3, #32
 8007120:	d117      	bne.n	8007152 <HAL_RCCEx_GetPeriphCLKFreq+0x102e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007122:	4b0f      	ldr	r3, [pc, #60]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8007124:	689b      	ldr	r3, [r3, #8]
 8007126:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800712a:	2b00      	cmp	r3, #0
 800712c:	d005      	beq.n	800713a <HAL_RCCEx_GetPeriphCLKFreq+0x1016>
 800712e:	4b0c      	ldr	r3, [pc, #48]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8007130:	689b      	ldr	r3, [r3, #8]
 8007132:	0e1b      	lsrs	r3, r3, #24
 8007134:	f003 030f 	and.w	r3, r3, #15
 8007138:	e006      	b.n	8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x1024>
 800713a:	4b09      	ldr	r3, [pc, #36]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800713c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007140:	041b      	lsls	r3, r3, #16
 8007142:	0e1b      	lsrs	r3, r3, #24
 8007144:	f003 030f 	and.w	r3, r3, #15
 8007148:	4a06      	ldr	r2, [pc, #24]	; (8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 800714a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800714e:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007150:	e1bc      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8007152:	2300      	movs	r3, #0
 8007154:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007156:	e1b9      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8007158:	2300      	movs	r3, #0
 800715a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800715c:	e1b6      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 800715e:	bf00      	nop
 8007160:	46020c00 	.word	0x46020c00
 8007164:	0800f1c4 	.word	0x0800f1c4
 8007168:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 800716c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007170:	f102 417f 	add.w	r1, r2, #4278190080	; 0xff000000
 8007174:	430b      	orrs	r3, r1
 8007176:	d156      	bne.n	8007226 <HAL_RCCEx_GetPeriphCLKFreq+0x1102>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8007178:	4ba5      	ldr	r3, [pc, #660]	; (8007410 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800717a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800717e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007182:	633b      	str	r3, [r7, #48]	; 0x30
    switch (srcclk)
 8007184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007186:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800718a:	d028      	beq.n	80071de <HAL_RCCEx_GetPeriphCLKFreq+0x10ba>
 800718c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800718e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007192:	d845      	bhi.n	8007220 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
 8007194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007196:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800719a:	d013      	beq.n	80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>
 800719c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800719e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80071a2:	d83d      	bhi.n	8007220 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
 80071a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d004      	beq.n	80071b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1090>
 80071aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80071b0:	d004      	beq.n	80071bc <HAL_RCCEx_GetPeriphCLKFreq+0x1098>
 80071b2:	e035      	b.n	8007220 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 80071b4:	f7fd fcfc 	bl	8004bb0 <HAL_RCC_GetPCLK1Freq>
 80071b8:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 80071ba:	e187      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80071bc:	f7fd fbd6 	bl	800496c <HAL_RCC_GetSysClockFreq>
 80071c0:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 80071c2:	e183      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80071c4:	4b92      	ldr	r3, [pc, #584]	; (8007410 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80071cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071d0:	d102      	bne.n	80071d8 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>
        {
          frequency = HSI_VALUE;
 80071d2:	4b90      	ldr	r3, [pc, #576]	; (8007414 <HAL_RCCEx_GetPeriphCLKFreq+0x12f0>)
 80071d4:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80071d6:	e179      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 80071d8:	2300      	movs	r3, #0
 80071da:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80071dc:	e176      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80071de:	4b8c      	ldr	r3, [pc, #560]	; (8007410 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f003 0320 	and.w	r3, r3, #32
 80071e6:	2b20      	cmp	r3, #32
 80071e8:	d117      	bne.n	800721a <HAL_RCCEx_GetPeriphCLKFreq+0x10f6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80071ea:	4b89      	ldr	r3, [pc, #548]	; (8007410 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80071ec:	689b      	ldr	r3, [r3, #8]
 80071ee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d005      	beq.n	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x10de>
 80071f6:	4b86      	ldr	r3, [pc, #536]	; (8007410 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80071f8:	689b      	ldr	r3, [r3, #8]
 80071fa:	0e1b      	lsrs	r3, r3, #24
 80071fc:	f003 030f 	and.w	r3, r3, #15
 8007200:	e006      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0x10ec>
 8007202:	4b83      	ldr	r3, [pc, #524]	; (8007410 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8007204:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007208:	041b      	lsls	r3, r3, #16
 800720a:	0e1b      	lsrs	r3, r3, #24
 800720c:	f003 030f 	and.w	r3, r3, #15
 8007210:	4a81      	ldr	r2, [pc, #516]	; (8007418 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 8007212:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007216:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007218:	e158      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800721a:	2300      	movs	r3, #0
 800721c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800721e:	e155      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8007220:	2300      	movs	r3, #0
 8007222:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007224:	e152      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 8007226:	e9d7 2300 	ldrd	r2, r3, [r7]
 800722a:	f102 417e 	add.w	r1, r2, #4261412864	; 0xfe000000
 800722e:	430b      	orrs	r3, r1
 8007230:	d177      	bne.n	8007322 <HAL_RCCEx_GetPeriphCLKFreq+0x11fe>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8007232:	4b77      	ldr	r3, [pc, #476]	; (8007410 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8007234:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8007238:	f003 0318 	and.w	r3, r3, #24
 800723c:	633b      	str	r3, [r7, #48]	; 0x30
    switch (srcclk)
 800723e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007240:	2b18      	cmp	r3, #24
 8007242:	d86b      	bhi.n	800731c <HAL_RCCEx_GetPeriphCLKFreq+0x11f8>
 8007244:	a201      	add	r2, pc, #4	; (adr r2, 800724c <HAL_RCCEx_GetPeriphCLKFreq+0x1128>)
 8007246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800724a:	bf00      	nop
 800724c:	080072b1 	.word	0x080072b1
 8007250:	0800731d 	.word	0x0800731d
 8007254:	0800731d 	.word	0x0800731d
 8007258:	0800731d 	.word	0x0800731d
 800725c:	0800731d 	.word	0x0800731d
 8007260:	0800731d 	.word	0x0800731d
 8007264:	0800731d 	.word	0x0800731d
 8007268:	0800731d 	.word	0x0800731d
 800726c:	080072b9 	.word	0x080072b9
 8007270:	0800731d 	.word	0x0800731d
 8007274:	0800731d 	.word	0x0800731d
 8007278:	0800731d 	.word	0x0800731d
 800727c:	0800731d 	.word	0x0800731d
 8007280:	0800731d 	.word	0x0800731d
 8007284:	0800731d 	.word	0x0800731d
 8007288:	0800731d 	.word	0x0800731d
 800728c:	080072c1 	.word	0x080072c1
 8007290:	0800731d 	.word	0x0800731d
 8007294:	0800731d 	.word	0x0800731d
 8007298:	0800731d 	.word	0x0800731d
 800729c:	0800731d 	.word	0x0800731d
 80072a0:	0800731d 	.word	0x0800731d
 80072a4:	0800731d 	.word	0x0800731d
 80072a8:	0800731d 	.word	0x0800731d
 80072ac:	080072db 	.word	0x080072db
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 80072b0:	f7fd fca6 	bl	8004c00 <HAL_RCC_GetPCLK3Freq>
 80072b4:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 80072b6:	e109      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80072b8:	f7fd fb58 	bl	800496c <HAL_RCC_GetSysClockFreq>
 80072bc:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 80072be:	e105      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80072c0:	4b53      	ldr	r3, [pc, #332]	; (8007410 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80072c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80072cc:	d102      	bne.n	80072d4 <HAL_RCCEx_GetPeriphCLKFreq+0x11b0>
        {
          frequency = HSI_VALUE;
 80072ce:	4b51      	ldr	r3, [pc, #324]	; (8007414 <HAL_RCCEx_GetPeriphCLKFreq+0x12f0>)
 80072d0:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80072d2:	e0fb      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 80072d4:	2300      	movs	r3, #0
 80072d6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80072d8:	e0f8      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80072da:	4b4d      	ldr	r3, [pc, #308]	; (8007410 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f003 0320 	and.w	r3, r3, #32
 80072e2:	2b20      	cmp	r3, #32
 80072e4:	d117      	bne.n	8007316 <HAL_RCCEx_GetPeriphCLKFreq+0x11f2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80072e6:	4b4a      	ldr	r3, [pc, #296]	; (8007410 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80072e8:	689b      	ldr	r3, [r3, #8]
 80072ea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d005      	beq.n	80072fe <HAL_RCCEx_GetPeriphCLKFreq+0x11da>
 80072f2:	4b47      	ldr	r3, [pc, #284]	; (8007410 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80072f4:	689b      	ldr	r3, [r3, #8]
 80072f6:	0e1b      	lsrs	r3, r3, #24
 80072f8:	f003 030f 	and.w	r3, r3, #15
 80072fc:	e006      	b.n	800730c <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
 80072fe:	4b44      	ldr	r3, [pc, #272]	; (8007410 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8007300:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007304:	041b      	lsls	r3, r3, #16
 8007306:	0e1b      	lsrs	r3, r3, #24
 8007308:	f003 030f 	and.w	r3, r3, #15
 800730c:	4a42      	ldr	r2, [pc, #264]	; (8007418 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 800730e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007312:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007314:	e0da      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8007316:	2300      	movs	r3, #0
 8007318:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800731a:	e0d7      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 800731c:	2300      	movs	r3, #0
 800731e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007320:	e0d4      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 8007322:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007326:	f102 417c 	add.w	r1, r2, #4227858432	; 0xfc000000
 800732a:	430b      	orrs	r3, r1
 800732c:	d155      	bne.n	80073da <HAL_RCCEx_GetPeriphCLKFreq+0x12b6>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800732e:	4b38      	ldr	r3, [pc, #224]	; (8007410 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8007330:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8007334:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8007338:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 800733a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800733c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007340:	d013      	beq.n	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
 8007342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007344:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007348:	d844      	bhi.n	80073d4 <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
 800734a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800734c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007350:	d013      	beq.n	800737a <HAL_RCCEx_GetPeriphCLKFreq+0x1256>
 8007352:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007354:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007358:	d83c      	bhi.n	80073d4 <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
 800735a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800735c:	2b00      	cmp	r3, #0
 800735e:	d014      	beq.n	800738a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8007360:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007362:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007366:	d014      	beq.n	8007392 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
 8007368:	e034      	b.n	80073d4 <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800736a:	f107 0318 	add.w	r3, r7, #24
 800736e:	4618      	mov	r0, r3
 8007370:	f7fe fc08 	bl	8005b84 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8007374:	69fb      	ldr	r3, [r7, #28]
 8007376:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007378:	e0a8      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800737a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800737e:	4618      	mov	r0, r3
 8007380:	f7fe fa98 	bl	80058b4 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8007384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007386:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007388:	e0a0      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800738a:	f7fd faef 	bl	800496c <HAL_RCC_GetSysClockFreq>
 800738e:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 8007390:	e09c      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007392:	4b1f      	ldr	r3, [pc, #124]	; (8007410 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f003 0320 	and.w	r3, r3, #32
 800739a:	2b20      	cmp	r3, #32
 800739c:	d117      	bne.n	80073ce <HAL_RCCEx_GetPeriphCLKFreq+0x12aa>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800739e:	4b1c      	ldr	r3, [pc, #112]	; (8007410 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80073a0:	689b      	ldr	r3, [r3, #8]
 80073a2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d005      	beq.n	80073b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1292>
 80073aa:	4b19      	ldr	r3, [pc, #100]	; (8007410 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80073ac:	689b      	ldr	r3, [r3, #8]
 80073ae:	0e1b      	lsrs	r3, r3, #24
 80073b0:	f003 030f 	and.w	r3, r3, #15
 80073b4:	e006      	b.n	80073c4 <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
 80073b6:	4b16      	ldr	r3, [pc, #88]	; (8007410 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80073b8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80073bc:	041b      	lsls	r3, r3, #16
 80073be:	0e1b      	lsrs	r3, r3, #24
 80073c0:	f003 030f 	and.w	r3, r3, #15
 80073c4:	4a14      	ldr	r2, [pc, #80]	; (8007418 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 80073c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80073ca:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80073cc:	e07e      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 80073ce:	2300      	movs	r3, #0
 80073d0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80073d2:	e07b      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 80073d4:	2300      	movs	r3, #0
 80073d6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80073d8:	e078      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 80073da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80073de:	f102 4170 	add.w	r1, r2, #4026531840	; 0xf0000000
 80073e2:	430b      	orrs	r3, r1
 80073e4:	d138      	bne.n	8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x1334>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 80073e6:	4b0a      	ldr	r3, [pc, #40]	; (8007410 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80073e8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80073ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80073f0:	633b      	str	r3, [r7, #48]	; 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 80073f2:	4b07      	ldr	r3, [pc, #28]	; (8007410 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80073f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80073f8:	f003 0302 	and.w	r3, r3, #2
 80073fc:	2b02      	cmp	r3, #2
 80073fe:	d10d      	bne.n	800741c <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>
 8007400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007402:	2b00      	cmp	r3, #0
 8007404:	d10a      	bne.n	800741c <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>
    {
      frequency = LSE_VALUE;
 8007406:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800740a:	637b      	str	r3, [r7, #52]	; 0x34
 800740c:	e05e      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 800740e:	bf00      	nop
 8007410:	46020c00 	.word	0x46020c00
 8007414:	00f42400 	.word	0x00f42400
 8007418:	0800f1c4 	.word	0x0800f1c4
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 800741c:	4b2e      	ldr	r3, [pc, #184]	; (80074d8 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 800741e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8007422:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007426:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800742a:	d112      	bne.n	8007452 <HAL_RCCEx_GetPeriphCLKFreq+0x132e>
 800742c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800742e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007432:	d10e      	bne.n	8007452 <HAL_RCCEx_GetPeriphCLKFreq+0x132e>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007434:	4b28      	ldr	r3, [pc, #160]	; (80074d8 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8007436:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800743a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800743e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007442:	d102      	bne.n	800744a <HAL_RCCEx_GetPeriphCLKFreq+0x1326>
      {
        frequency = LSI_VALUE / 128U;
 8007444:	23fa      	movs	r3, #250	; 0xfa
 8007446:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007448:	e040      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 800744a:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800744e:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007450:	e03c      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 8007452:	2300      	movs	r3, #0
 8007454:	637b      	str	r3, [r7, #52]	; 0x34
 8007456:	e039      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 8007458:	e9d7 2300 	ldrd	r2, r3, [r7]
 800745c:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 8007460:	430b      	orrs	r3, r1
 8007462:	d131      	bne.n	80074c8 <HAL_RCCEx_GetPeriphCLKFreq+0x13a4>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8007464:	4b1c      	ldr	r3, [pc, #112]	; (80074d8 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8007466:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800746a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800746e:	633b      	str	r3, [r7, #48]	; 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8007470:	4b19      	ldr	r3, [pc, #100]	; (80074d8 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007478:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800747c:	d105      	bne.n	800748a <HAL_RCCEx_GetPeriphCLKFreq+0x1366>
 800747e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007480:	2b00      	cmp	r3, #0
 8007482:	d102      	bne.n	800748a <HAL_RCCEx_GetPeriphCLKFreq+0x1366>
    {
      frequency = HSI48_VALUE;
 8007484:	4b15      	ldr	r3, [pc, #84]	; (80074dc <HAL_RCCEx_GetPeriphCLKFreq+0x13b8>)
 8007486:	637b      	str	r3, [r7, #52]	; 0x34
 8007488:	e020      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 800748a:	4b13      	ldr	r3, [pc, #76]	; (80074d8 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007492:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007496:	d106      	bne.n	80074a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1382>
 8007498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800749a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800749e:	d102      	bne.n	80074a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1382>
    {
      frequency = HSI48_VALUE >> 1U ;
 80074a0:	4b0f      	ldr	r3, [pc, #60]	; (80074e0 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>)
 80074a2:	637b      	str	r3, [r7, #52]	; 0x34
 80074a4:	e012      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 80074a6:	4b0c      	ldr	r3, [pc, #48]	; (80074d8 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80074b2:	d106      	bne.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
 80074b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80074ba:	d102      	bne.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
    {
      frequency = HSI_VALUE;
 80074bc:	4b09      	ldr	r3, [pc, #36]	; (80074e4 <HAL_RCCEx_GetPeriphCLKFreq+0x13c0>)
 80074be:	637b      	str	r3, [r7, #52]	; 0x34
 80074c0:	e004      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 80074c2:	2300      	movs	r3, #0
 80074c4:	637b      	str	r3, [r7, #52]	; 0x34
 80074c6:	e001      	b.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 80074c8:	2300      	movs	r3, #0
 80074ca:	637b      	str	r3, [r7, #52]	; 0x34
  }
  return (frequency);
 80074cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80074ce:	4618      	mov	r0, r3
 80074d0:	3738      	adds	r7, #56	; 0x38
 80074d2:	46bd      	mov	sp, r7
 80074d4:	bd80      	pop	{r7, pc}
 80074d6:	bf00      	nop
 80074d8:	46020c00 	.word	0x46020c00
 80074dc:	02dc6c00 	.word	0x02dc6c00
 80074e0:	016e3600 	.word	0x016e3600
 80074e4:	00f42400 	.word	0x00f42400

080074e8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b084      	sub	sp, #16
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 80074f0:	4b47      	ldr	r3, [pc, #284]	; (8007610 <RCCEx_PLL2_Config+0x128>)
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	4a46      	ldr	r2, [pc, #280]	; (8007610 <RCCEx_PLL2_Config+0x128>)
 80074f6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80074fa:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80074fc:	f7fa feb0 	bl	8002260 <HAL_GetTick>
 8007500:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007502:	e008      	b.n	8007516 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007504:	f7fa feac 	bl	8002260 <HAL_GetTick>
 8007508:	4602      	mov	r2, r0
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	1ad3      	subs	r3, r2, r3
 800750e:	2b02      	cmp	r3, #2
 8007510:	d901      	bls.n	8007516 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8007512:	2303      	movs	r3, #3
 8007514:	e077      	b.n	8007606 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007516:	4b3e      	ldr	r3, [pc, #248]	; (8007610 <RCCEx_PLL2_Config+0x128>)
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800751e:	2b00      	cmp	r3, #0
 8007520:	d1f0      	bne.n	8007504 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8007522:	4b3b      	ldr	r3, [pc, #236]	; (8007610 <RCCEx_PLL2_Config+0x128>)
 8007524:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007526:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800752a:	f023 0303 	bic.w	r3, r3, #3
 800752e:	687a      	ldr	r2, [r7, #4]
 8007530:	6811      	ldr	r1, [r2, #0]
 8007532:	687a      	ldr	r2, [r7, #4]
 8007534:	6852      	ldr	r2, [r2, #4]
 8007536:	3a01      	subs	r2, #1
 8007538:	0212      	lsls	r2, r2, #8
 800753a:	430a      	orrs	r2, r1
 800753c:	4934      	ldr	r1, [pc, #208]	; (8007610 <RCCEx_PLL2_Config+0x128>)
 800753e:	4313      	orrs	r3, r2
 8007540:	62cb      	str	r3, [r1, #44]	; 0x2c
 8007542:	4b33      	ldr	r3, [pc, #204]	; (8007610 <RCCEx_PLL2_Config+0x128>)
 8007544:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007546:	4b33      	ldr	r3, [pc, #204]	; (8007614 <RCCEx_PLL2_Config+0x12c>)
 8007548:	4013      	ands	r3, r2
 800754a:	687a      	ldr	r2, [r7, #4]
 800754c:	6892      	ldr	r2, [r2, #8]
 800754e:	3a01      	subs	r2, #1
 8007550:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8007554:	687a      	ldr	r2, [r7, #4]
 8007556:	68d2      	ldr	r2, [r2, #12]
 8007558:	3a01      	subs	r2, #1
 800755a:	0252      	lsls	r2, r2, #9
 800755c:	b292      	uxth	r2, r2
 800755e:	4311      	orrs	r1, r2
 8007560:	687a      	ldr	r2, [r7, #4]
 8007562:	6912      	ldr	r2, [r2, #16]
 8007564:	3a01      	subs	r2, #1
 8007566:	0412      	lsls	r2, r2, #16
 8007568:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800756c:	4311      	orrs	r1, r2
 800756e:	687a      	ldr	r2, [r7, #4]
 8007570:	6952      	ldr	r2, [r2, #20]
 8007572:	3a01      	subs	r2, #1
 8007574:	0612      	lsls	r2, r2, #24
 8007576:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800757a:	430a      	orrs	r2, r1
 800757c:	4924      	ldr	r1, [pc, #144]	; (8007610 <RCCEx_PLL2_Config+0x128>)
 800757e:	4313      	orrs	r3, r2
 8007580:	63cb      	str	r3, [r1, #60]	; 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8007582:	4b23      	ldr	r3, [pc, #140]	; (8007610 <RCCEx_PLL2_Config+0x128>)
 8007584:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007586:	f023 020c 	bic.w	r2, r3, #12
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	699b      	ldr	r3, [r3, #24]
 800758e:	4920      	ldr	r1, [pc, #128]	; (8007610 <RCCEx_PLL2_Config+0x128>)
 8007590:	4313      	orrs	r3, r2
 8007592:	62cb      	str	r3, [r1, #44]	; 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8007594:	4b1e      	ldr	r3, [pc, #120]	; (8007610 <RCCEx_PLL2_Config+0x128>)
 8007596:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6a1b      	ldr	r3, [r3, #32]
 800759c:	491c      	ldr	r1, [pc, #112]	; (8007610 <RCCEx_PLL2_Config+0x128>)
 800759e:	4313      	orrs	r3, r2
 80075a0:	62cb      	str	r3, [r1, #44]	; 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 80075a2:	4b1b      	ldr	r3, [pc, #108]	; (8007610 <RCCEx_PLL2_Config+0x128>)
 80075a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075a6:	4a1a      	ldr	r2, [pc, #104]	; (8007610 <RCCEx_PLL2_Config+0x128>)
 80075a8:	f023 0310 	bic.w	r3, r3, #16
 80075ac:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80075ae:	4b18      	ldr	r3, [pc, #96]	; (8007610 <RCCEx_PLL2_Config+0x128>)
 80075b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80075b6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80075ba:	687a      	ldr	r2, [r7, #4]
 80075bc:	69d2      	ldr	r2, [r2, #28]
 80075be:	00d2      	lsls	r2, r2, #3
 80075c0:	4913      	ldr	r1, [pc, #76]	; (8007610 <RCCEx_PLL2_Config+0x128>)
 80075c2:	4313      	orrs	r3, r2
 80075c4:	640b      	str	r3, [r1, #64]	; 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 80075c6:	4b12      	ldr	r3, [pc, #72]	; (8007610 <RCCEx_PLL2_Config+0x128>)
 80075c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075ca:	4a11      	ldr	r2, [pc, #68]	; (8007610 <RCCEx_PLL2_Config+0x128>)
 80075cc:	f043 0310 	orr.w	r3, r3, #16
 80075d0:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 80075d2:	4b0f      	ldr	r3, [pc, #60]	; (8007610 <RCCEx_PLL2_Config+0x128>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	4a0e      	ldr	r2, [pc, #56]	; (8007610 <RCCEx_PLL2_Config+0x128>)
 80075d8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80075dc:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80075de:	f7fa fe3f 	bl	8002260 <HAL_GetTick>
 80075e2:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80075e4:	e008      	b.n	80075f8 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80075e6:	f7fa fe3b 	bl	8002260 <HAL_GetTick>
 80075ea:	4602      	mov	r2, r0
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	1ad3      	subs	r3, r2, r3
 80075f0:	2b02      	cmp	r3, #2
 80075f2:	d901      	bls.n	80075f8 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 80075f4:	2303      	movs	r3, #3
 80075f6:	e006      	b.n	8007606 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80075f8:	4b05      	ldr	r3, [pc, #20]	; (8007610 <RCCEx_PLL2_Config+0x128>)
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007600:	2b00      	cmp	r3, #0
 8007602:	d0f0      	beq.n	80075e6 <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8007604:	2300      	movs	r3, #0

}
 8007606:	4618      	mov	r0, r3
 8007608:	3710      	adds	r7, #16
 800760a:	46bd      	mov	sp, r7
 800760c:	bd80      	pop	{r7, pc}
 800760e:	bf00      	nop
 8007610:	46020c00 	.word	0x46020c00
 8007614:	80800000 	.word	0x80800000

08007618 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8007618:	b580      	push	{r7, lr}
 800761a:	b084      	sub	sp, #16
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8007620:	4b47      	ldr	r3, [pc, #284]	; (8007740 <RCCEx_PLL3_Config+0x128>)
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	4a46      	ldr	r2, [pc, #280]	; (8007740 <RCCEx_PLL3_Config+0x128>)
 8007626:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800762a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800762c:	f7fa fe18 	bl	8002260 <HAL_GetTick>
 8007630:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007632:	e008      	b.n	8007646 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007634:	f7fa fe14 	bl	8002260 <HAL_GetTick>
 8007638:	4602      	mov	r2, r0
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	1ad3      	subs	r3, r2, r3
 800763e:	2b02      	cmp	r3, #2
 8007640:	d901      	bls.n	8007646 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8007642:	2303      	movs	r3, #3
 8007644:	e077      	b.n	8007736 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007646:	4b3e      	ldr	r3, [pc, #248]	; (8007740 <RCCEx_PLL3_Config+0x128>)
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800764e:	2b00      	cmp	r3, #0
 8007650:	d1f0      	bne.n	8007634 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8007652:	4b3b      	ldr	r3, [pc, #236]	; (8007740 <RCCEx_PLL3_Config+0x128>)
 8007654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007656:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800765a:	f023 0303 	bic.w	r3, r3, #3
 800765e:	687a      	ldr	r2, [r7, #4]
 8007660:	6811      	ldr	r1, [r2, #0]
 8007662:	687a      	ldr	r2, [r7, #4]
 8007664:	6852      	ldr	r2, [r2, #4]
 8007666:	3a01      	subs	r2, #1
 8007668:	0212      	lsls	r2, r2, #8
 800766a:	430a      	orrs	r2, r1
 800766c:	4934      	ldr	r1, [pc, #208]	; (8007740 <RCCEx_PLL3_Config+0x128>)
 800766e:	4313      	orrs	r3, r2
 8007670:	630b      	str	r3, [r1, #48]	; 0x30
 8007672:	4b33      	ldr	r3, [pc, #204]	; (8007740 <RCCEx_PLL3_Config+0x128>)
 8007674:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007676:	4b33      	ldr	r3, [pc, #204]	; (8007744 <RCCEx_PLL3_Config+0x12c>)
 8007678:	4013      	ands	r3, r2
 800767a:	687a      	ldr	r2, [r7, #4]
 800767c:	6892      	ldr	r2, [r2, #8]
 800767e:	3a01      	subs	r2, #1
 8007680:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8007684:	687a      	ldr	r2, [r7, #4]
 8007686:	68d2      	ldr	r2, [r2, #12]
 8007688:	3a01      	subs	r2, #1
 800768a:	0252      	lsls	r2, r2, #9
 800768c:	b292      	uxth	r2, r2
 800768e:	4311      	orrs	r1, r2
 8007690:	687a      	ldr	r2, [r7, #4]
 8007692:	6912      	ldr	r2, [r2, #16]
 8007694:	3a01      	subs	r2, #1
 8007696:	0412      	lsls	r2, r2, #16
 8007698:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800769c:	4311      	orrs	r1, r2
 800769e:	687a      	ldr	r2, [r7, #4]
 80076a0:	6952      	ldr	r2, [r2, #20]
 80076a2:	3a01      	subs	r2, #1
 80076a4:	0612      	lsls	r2, r2, #24
 80076a6:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 80076aa:	430a      	orrs	r2, r1
 80076ac:	4924      	ldr	r1, [pc, #144]	; (8007740 <RCCEx_PLL3_Config+0x128>)
 80076ae:	4313      	orrs	r3, r2
 80076b0:	644b      	str	r3, [r1, #68]	; 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 80076b2:	4b23      	ldr	r3, [pc, #140]	; (8007740 <RCCEx_PLL3_Config+0x128>)
 80076b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076b6:	f023 020c 	bic.w	r2, r3, #12
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	699b      	ldr	r3, [r3, #24]
 80076be:	4920      	ldr	r1, [pc, #128]	; (8007740 <RCCEx_PLL3_Config+0x128>)
 80076c0:	4313      	orrs	r3, r2
 80076c2:	630b      	str	r3, [r1, #48]	; 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80076c4:	4b1e      	ldr	r3, [pc, #120]	; (8007740 <RCCEx_PLL3_Config+0x128>)
 80076c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6a1b      	ldr	r3, [r3, #32]
 80076cc:	491c      	ldr	r1, [pc, #112]	; (8007740 <RCCEx_PLL3_Config+0x128>)
 80076ce:	4313      	orrs	r3, r2
 80076d0:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 80076d2:	4b1b      	ldr	r3, [pc, #108]	; (8007740 <RCCEx_PLL3_Config+0x128>)
 80076d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076d6:	4a1a      	ldr	r2, [pc, #104]	; (8007740 <RCCEx_PLL3_Config+0x128>)
 80076d8:	f023 0310 	bic.w	r3, r3, #16
 80076dc:	6313      	str	r3, [r2, #48]	; 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80076de:	4b18      	ldr	r3, [pc, #96]	; (8007740 <RCCEx_PLL3_Config+0x128>)
 80076e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80076e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80076e6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80076ea:	687a      	ldr	r2, [r7, #4]
 80076ec:	69d2      	ldr	r2, [r2, #28]
 80076ee:	00d2      	lsls	r2, r2, #3
 80076f0:	4913      	ldr	r1, [pc, #76]	; (8007740 <RCCEx_PLL3_Config+0x128>)
 80076f2:	4313      	orrs	r3, r2
 80076f4:	648b      	str	r3, [r1, #72]	; 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 80076f6:	4b12      	ldr	r3, [pc, #72]	; (8007740 <RCCEx_PLL3_Config+0x128>)
 80076f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076fa:	4a11      	ldr	r2, [pc, #68]	; (8007740 <RCCEx_PLL3_Config+0x128>)
 80076fc:	f043 0310 	orr.w	r3, r3, #16
 8007700:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8007702:	4b0f      	ldr	r3, [pc, #60]	; (8007740 <RCCEx_PLL3_Config+0x128>)
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	4a0e      	ldr	r2, [pc, #56]	; (8007740 <RCCEx_PLL3_Config+0x128>)
 8007708:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800770c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800770e:	f7fa fda7 	bl	8002260 <HAL_GetTick>
 8007712:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007714:	e008      	b.n	8007728 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007716:	f7fa fda3 	bl	8002260 <HAL_GetTick>
 800771a:	4602      	mov	r2, r0
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	1ad3      	subs	r3, r2, r3
 8007720:	2b02      	cmp	r3, #2
 8007722:	d901      	bls.n	8007728 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8007724:	2303      	movs	r3, #3
 8007726:	e006      	b.n	8007736 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007728:	4b05      	ldr	r3, [pc, #20]	; (8007740 <RCCEx_PLL3_Config+0x128>)
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007730:	2b00      	cmp	r3, #0
 8007732:	d0f0      	beq.n	8007716 <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8007734:	2300      	movs	r3, #0
}
 8007736:	4618      	mov	r0, r3
 8007738:	3710      	adds	r7, #16
 800773a:	46bd      	mov	sp, r7
 800773c:	bd80      	pop	{r7, pc}
 800773e:	bf00      	nop
 8007740:	46020c00 	.word	0x46020c00
 8007744:	80800000 	.word	0x80800000

08007748 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007748:	b580      	push	{r7, lr}
 800774a:	b082      	sub	sp, #8
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d101      	bne.n	800775a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007756:	2301      	movs	r3, #1
 8007758:	e042      	b.n	80077e0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007760:	2b00      	cmp	r3, #0
 8007762:	d106      	bne.n	8007772 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2200      	movs	r2, #0
 8007768:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800776c:	6878      	ldr	r0, [r7, #4]
 800776e:	f7fa fb3d 	bl	8001dec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2224      	movs	r2, #36	; 0x24
 8007776:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	681a      	ldr	r2, [r3, #0]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f022 0201 	bic.w	r2, r2, #1
 8007788:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800778a:	6878      	ldr	r0, [r7, #4]
 800778c:	f000 f8ca 	bl	8007924 <UART_SetConfig>
 8007790:	4603      	mov	r3, r0
 8007792:	2b01      	cmp	r3, #1
 8007794:	d101      	bne.n	800779a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007796:	2301      	movs	r3, #1
 8007798:	e022      	b.n	80077e0 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d002      	beq.n	80077a8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80077a2:	6878      	ldr	r0, [r7, #4]
 80077a4:	f000 fa60 	bl	8007c68 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	685a      	ldr	r2, [r3, #4]
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80077b6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	689a      	ldr	r2, [r3, #8]
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80077c6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	681a      	ldr	r2, [r3, #0]
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f042 0201 	orr.w	r2, r2, #1
 80077d6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80077d8:	6878      	ldr	r0, [r7, #4]
 80077da:	f000 fae7 	bl	8007dac <UART_CheckIdleState>
 80077de:	4603      	mov	r3, r0
}
 80077e0:	4618      	mov	r0, r3
 80077e2:	3708      	adds	r7, #8
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bd80      	pop	{r7, pc}

080077e8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b08a      	sub	sp, #40	; 0x28
 80077ec:	af02      	add	r7, sp, #8
 80077ee:	60f8      	str	r0, [r7, #12]
 80077f0:	60b9      	str	r1, [r7, #8]
 80077f2:	603b      	str	r3, [r7, #0]
 80077f4:	4613      	mov	r3, r2
 80077f6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077fe:	2b20      	cmp	r3, #32
 8007800:	f040 808b 	bne.w	800791a <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 8007804:	68bb      	ldr	r3, [r7, #8]
 8007806:	2b00      	cmp	r3, #0
 8007808:	d002      	beq.n	8007810 <HAL_UART_Transmit+0x28>
 800780a:	88fb      	ldrh	r3, [r7, #6]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d101      	bne.n	8007814 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007810:	2301      	movs	r3, #1
 8007812:	e083      	b.n	800791c <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	689b      	ldr	r3, [r3, #8]
 800781a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800781e:	2b80      	cmp	r3, #128	; 0x80
 8007820:	d107      	bne.n	8007832 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	689a      	ldr	r2, [r3, #8]
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007830:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	2200      	movs	r2, #0
 8007836:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	2221      	movs	r2, #33	; 0x21
 800783e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007842:	f7fa fd0d 	bl	8002260 <HAL_GetTick>
 8007846:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	88fa      	ldrh	r2, [r7, #6]
 800784c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	88fa      	ldrh	r2, [r7, #6]
 8007854:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	689b      	ldr	r3, [r3, #8]
 800785c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007860:	d108      	bne.n	8007874 <HAL_UART_Transmit+0x8c>
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	691b      	ldr	r3, [r3, #16]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d104      	bne.n	8007874 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800786a:	2300      	movs	r3, #0
 800786c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	61bb      	str	r3, [r7, #24]
 8007872:	e003      	b.n	800787c <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 8007874:	68bb      	ldr	r3, [r7, #8]
 8007876:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007878:	2300      	movs	r3, #0
 800787a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800787c:	e030      	b.n	80078e0 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	9300      	str	r3, [sp, #0]
 8007882:	697b      	ldr	r3, [r7, #20]
 8007884:	2200      	movs	r2, #0
 8007886:	2180      	movs	r1, #128	; 0x80
 8007888:	68f8      	ldr	r0, [r7, #12]
 800788a:	f000 fb39 	bl	8007f00 <UART_WaitOnFlagUntilTimeout>
 800788e:	4603      	mov	r3, r0
 8007890:	2b00      	cmp	r3, #0
 8007892:	d005      	beq.n	80078a0 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	2220      	movs	r2, #32
 8007898:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 800789c:	2303      	movs	r3, #3
 800789e:	e03d      	b.n	800791c <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 80078a0:	69fb      	ldr	r3, [r7, #28]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d10b      	bne.n	80078be <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80078a6:	69bb      	ldr	r3, [r7, #24]
 80078a8:	881b      	ldrh	r3, [r3, #0]
 80078aa:	461a      	mov	r2, r3
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80078b4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80078b6:	69bb      	ldr	r3, [r7, #24]
 80078b8:	3302      	adds	r3, #2
 80078ba:	61bb      	str	r3, [r7, #24]
 80078bc:	e007      	b.n	80078ce <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80078be:	69fb      	ldr	r3, [r7, #28]
 80078c0:	781a      	ldrb	r2, [r3, #0]
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80078c8:	69fb      	ldr	r3, [r7, #28]
 80078ca:	3301      	adds	r3, #1
 80078cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80078d4:	b29b      	uxth	r3, r3
 80078d6:	3b01      	subs	r3, #1
 80078d8:	b29a      	uxth	r2, r3
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80078e6:	b29b      	uxth	r3, r3
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d1c8      	bne.n	800787e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	9300      	str	r3, [sp, #0]
 80078f0:	697b      	ldr	r3, [r7, #20]
 80078f2:	2200      	movs	r2, #0
 80078f4:	2140      	movs	r1, #64	; 0x40
 80078f6:	68f8      	ldr	r0, [r7, #12]
 80078f8:	f000 fb02 	bl	8007f00 <UART_WaitOnFlagUntilTimeout>
 80078fc:	4603      	mov	r3, r0
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d005      	beq.n	800790e <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	2220      	movs	r2, #32
 8007906:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 800790a:	2303      	movs	r3, #3
 800790c:	e006      	b.n	800791c <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	2220      	movs	r2, #32
 8007912:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8007916:	2300      	movs	r3, #0
 8007918:	e000      	b.n	800791c <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 800791a:	2302      	movs	r3, #2
  }
}
 800791c:	4618      	mov	r0, r3
 800791e:	3720      	adds	r7, #32
 8007920:	46bd      	mov	sp, r7
 8007922:	bd80      	pop	{r7, pc}

08007924 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007924:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007928:	b094      	sub	sp, #80	; 0x50
 800792a:	af00      	add	r7, sp, #0
 800792c:	62f8      	str	r0, [r7, #44]	; 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800792e:	2300      	movs	r3, #0
 8007930:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8007934:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007936:	681a      	ldr	r2, [r3, #0]
 8007938:	4b7e      	ldr	r3, [pc, #504]	; (8007b34 <UART_SetConfig+0x210>)
 800793a:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800793c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800793e:	689a      	ldr	r2, [r3, #8]
 8007940:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007942:	691b      	ldr	r3, [r3, #16]
 8007944:	431a      	orrs	r2, r3
 8007946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007948:	695b      	ldr	r3, [r3, #20]
 800794a:	431a      	orrs	r2, r3
 800794c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800794e:	69db      	ldr	r3, [r3, #28]
 8007950:	4313      	orrs	r3, r2
 8007952:	64fb      	str	r3, [r7, #76]	; 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007954:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	4977      	ldr	r1, [pc, #476]	; (8007b38 <UART_SetConfig+0x214>)
 800795c:	4019      	ands	r1, r3
 800795e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007960:	681a      	ldr	r2, [r3, #0]
 8007962:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007964:	430b      	orrs	r3, r1
 8007966:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007968:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	685b      	ldr	r3, [r3, #4]
 800796e:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007972:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007974:	68d9      	ldr	r1, [r3, #12]
 8007976:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007978:	681a      	ldr	r2, [r3, #0]
 800797a:	ea40 0301 	orr.w	r3, r0, r1
 800797e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007980:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007982:	699b      	ldr	r3, [r3, #24]
 8007984:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007986:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007988:	681a      	ldr	r2, [r3, #0]
 800798a:	4b6a      	ldr	r3, [pc, #424]	; (8007b34 <UART_SetConfig+0x210>)
 800798c:	429a      	cmp	r2, r3
 800798e:	d009      	beq.n	80079a4 <UART_SetConfig+0x80>
 8007990:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007992:	681a      	ldr	r2, [r3, #0]
 8007994:	4b69      	ldr	r3, [pc, #420]	; (8007b3c <UART_SetConfig+0x218>)
 8007996:	429a      	cmp	r2, r3
 8007998:	d004      	beq.n	80079a4 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800799a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800799c:	6a1a      	ldr	r2, [r3, #32]
 800799e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80079a0:	4313      	orrs	r3, r2
 80079a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80079a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	689b      	ldr	r3, [r3, #8]
 80079aa:	f023 416e 	bic.w	r1, r3, #3992977408	; 0xee000000
 80079ae:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 80079b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079b4:	681a      	ldr	r2, [r3, #0]
 80079b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80079b8:	430b      	orrs	r3, r1
 80079ba:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80079bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079c2:	f023 000f 	bic.w	r0, r3, #15
 80079c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079c8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80079ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079cc:	681a      	ldr	r2, [r3, #0]
 80079ce:	ea40 0301 	orr.w	r3, r0, r1
 80079d2:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80079d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079d6:	681a      	ldr	r2, [r3, #0]
 80079d8:	4b59      	ldr	r3, [pc, #356]	; (8007b40 <UART_SetConfig+0x21c>)
 80079da:	429a      	cmp	r2, r3
 80079dc:	d102      	bne.n	80079e4 <UART_SetConfig+0xc0>
 80079de:	2301      	movs	r3, #1
 80079e0:	64bb      	str	r3, [r7, #72]	; 0x48
 80079e2:	e029      	b.n	8007a38 <UART_SetConfig+0x114>
 80079e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079e6:	681a      	ldr	r2, [r3, #0]
 80079e8:	4b56      	ldr	r3, [pc, #344]	; (8007b44 <UART_SetConfig+0x220>)
 80079ea:	429a      	cmp	r2, r3
 80079ec:	d102      	bne.n	80079f4 <UART_SetConfig+0xd0>
 80079ee:	2302      	movs	r3, #2
 80079f0:	64bb      	str	r3, [r7, #72]	; 0x48
 80079f2:	e021      	b.n	8007a38 <UART_SetConfig+0x114>
 80079f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079f6:	681a      	ldr	r2, [r3, #0]
 80079f8:	4b53      	ldr	r3, [pc, #332]	; (8007b48 <UART_SetConfig+0x224>)
 80079fa:	429a      	cmp	r2, r3
 80079fc:	d102      	bne.n	8007a04 <UART_SetConfig+0xe0>
 80079fe:	2304      	movs	r3, #4
 8007a00:	64bb      	str	r3, [r7, #72]	; 0x48
 8007a02:	e019      	b.n	8007a38 <UART_SetConfig+0x114>
 8007a04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a06:	681a      	ldr	r2, [r3, #0]
 8007a08:	4b50      	ldr	r3, [pc, #320]	; (8007b4c <UART_SetConfig+0x228>)
 8007a0a:	429a      	cmp	r2, r3
 8007a0c:	d102      	bne.n	8007a14 <UART_SetConfig+0xf0>
 8007a0e:	2308      	movs	r3, #8
 8007a10:	64bb      	str	r3, [r7, #72]	; 0x48
 8007a12:	e011      	b.n	8007a38 <UART_SetConfig+0x114>
 8007a14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a16:	681a      	ldr	r2, [r3, #0]
 8007a18:	4b4d      	ldr	r3, [pc, #308]	; (8007b50 <UART_SetConfig+0x22c>)
 8007a1a:	429a      	cmp	r2, r3
 8007a1c:	d102      	bne.n	8007a24 <UART_SetConfig+0x100>
 8007a1e:	2310      	movs	r3, #16
 8007a20:	64bb      	str	r3, [r7, #72]	; 0x48
 8007a22:	e009      	b.n	8007a38 <UART_SetConfig+0x114>
 8007a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a26:	681a      	ldr	r2, [r3, #0]
 8007a28:	4b42      	ldr	r3, [pc, #264]	; (8007b34 <UART_SetConfig+0x210>)
 8007a2a:	429a      	cmp	r2, r3
 8007a2c:	d102      	bne.n	8007a34 <UART_SetConfig+0x110>
 8007a2e:	2320      	movs	r3, #32
 8007a30:	64bb      	str	r3, [r7, #72]	; 0x48
 8007a32:	e001      	b.n	8007a38 <UART_SetConfig+0x114>
 8007a34:	2300      	movs	r3, #0
 8007a36:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007a38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a3a:	681a      	ldr	r2, [r3, #0]
 8007a3c:	4b3d      	ldr	r3, [pc, #244]	; (8007b34 <UART_SetConfig+0x210>)
 8007a3e:	429a      	cmp	r2, r3
 8007a40:	d005      	beq.n	8007a4e <UART_SetConfig+0x12a>
 8007a42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a44:	681a      	ldr	r2, [r3, #0]
 8007a46:	4b3d      	ldr	r3, [pc, #244]	; (8007b3c <UART_SetConfig+0x218>)
 8007a48:	429a      	cmp	r2, r3
 8007a4a:	f040 8085 	bne.w	8007b58 <UART_SetConfig+0x234>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007a4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007a50:	2200      	movs	r2, #0
 8007a52:	623b      	str	r3, [r7, #32]
 8007a54:	627a      	str	r2, [r7, #36]	; 0x24
 8007a56:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8007a5a:	f7fe fb63 	bl	8006124 <HAL_RCCEx_GetPeriphCLKFreq>
 8007a5e:	6438      	str	r0, [r7, #64]	; 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8007a60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	f000 80e8 	beq.w	8007c38 <UART_SetConfig+0x314>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007a68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a6c:	4a39      	ldr	r2, [pc, #228]	; (8007b54 <UART_SetConfig+0x230>)
 8007a6e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007a72:	461a      	mov	r2, r3
 8007a74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007a76:	fbb3 f3f2 	udiv	r3, r3, r2
 8007a7a:	637b      	str	r3, [r7, #52]	; 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007a7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a7e:	685a      	ldr	r2, [r3, #4]
 8007a80:	4613      	mov	r3, r2
 8007a82:	005b      	lsls	r3, r3, #1
 8007a84:	4413      	add	r3, r2
 8007a86:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007a88:	429a      	cmp	r2, r3
 8007a8a:	d305      	bcc.n	8007a98 <UART_SetConfig+0x174>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007a8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a8e:	685b      	ldr	r3, [r3, #4]
 8007a90:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007a92:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007a94:	429a      	cmp	r2, r3
 8007a96:	d903      	bls.n	8007aa0 <UART_SetConfig+0x17c>
      {
        ret = HAL_ERROR;
 8007a98:	2301      	movs	r3, #1
 8007a9a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8007a9e:	e048      	b.n	8007b32 <UART_SetConfig+0x20e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007aa0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	61bb      	str	r3, [r7, #24]
 8007aa6:	61fa      	str	r2, [r7, #28]
 8007aa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aac:	4a29      	ldr	r2, [pc, #164]	; (8007b54 <UART_SetConfig+0x230>)
 8007aae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ab2:	b29b      	uxth	r3, r3
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	613b      	str	r3, [r7, #16]
 8007ab8:	617a      	str	r2, [r7, #20]
 8007aba:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007abe:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007ac2:	f7f9 f8e5 	bl	8000c90 <__aeabi_uldivmod>
 8007ac6:	4602      	mov	r2, r0
 8007ac8:	460b      	mov	r3, r1
 8007aca:	4610      	mov	r0, r2
 8007acc:	4619      	mov	r1, r3
 8007ace:	f04f 0200 	mov.w	r2, #0
 8007ad2:	f04f 0300 	mov.w	r3, #0
 8007ad6:	020b      	lsls	r3, r1, #8
 8007ad8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007adc:	0202      	lsls	r2, r0, #8
 8007ade:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007ae0:	6849      	ldr	r1, [r1, #4]
 8007ae2:	0849      	lsrs	r1, r1, #1
 8007ae4:	2000      	movs	r0, #0
 8007ae6:	460c      	mov	r4, r1
 8007ae8:	4605      	mov	r5, r0
 8007aea:	eb12 0804 	adds.w	r8, r2, r4
 8007aee:	eb43 0905 	adc.w	r9, r3, r5
 8007af2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007af4:	685b      	ldr	r3, [r3, #4]
 8007af6:	2200      	movs	r2, #0
 8007af8:	60bb      	str	r3, [r7, #8]
 8007afa:	60fa      	str	r2, [r7, #12]
 8007afc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007b00:	4640      	mov	r0, r8
 8007b02:	4649      	mov	r1, r9
 8007b04:	f7f9 f8c4 	bl	8000c90 <__aeabi_uldivmod>
 8007b08:	4602      	mov	r2, r0
 8007b0a:	460b      	mov	r3, r1
 8007b0c:	4613      	mov	r3, r2
 8007b0e:	63fb      	str	r3, [r7, #60]	; 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007b10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b12:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007b16:	d308      	bcc.n	8007b2a <UART_SetConfig+0x206>
 8007b18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b1a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007b1e:	d204      	bcs.n	8007b2a <UART_SetConfig+0x206>
        {
          huart->Instance->BRR = usartdiv;
 8007b20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007b26:	60da      	str	r2, [r3, #12]
 8007b28:	e003      	b.n	8007b32 <UART_SetConfig+0x20e>
        }
        else
        {
          ret = HAL_ERROR;
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if (pclk != 0U)
 8007b30:	e082      	b.n	8007c38 <UART_SetConfig+0x314>
 8007b32:	e081      	b.n	8007c38 <UART_SetConfig+0x314>
 8007b34:	46002400 	.word	0x46002400
 8007b38:	cfff69f3 	.word	0xcfff69f3
 8007b3c:	56002400 	.word	0x56002400
 8007b40:	40013800 	.word	0x40013800
 8007b44:	40004400 	.word	0x40004400
 8007b48:	40004800 	.word	0x40004800
 8007b4c:	40004c00 	.word	0x40004c00
 8007b50:	40005000 	.word	0x40005000
 8007b54:	0800f284 	.word	0x0800f284
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007b58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b5a:	69db      	ldr	r3, [r3, #28]
 8007b5c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007b60:	d13c      	bne.n	8007bdc <UART_SetConfig+0x2b8>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007b62:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b64:	2200      	movs	r2, #0
 8007b66:	603b      	str	r3, [r7, #0]
 8007b68:	607a      	str	r2, [r7, #4]
 8007b6a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007b6e:	f7fe fad9 	bl	8006124 <HAL_RCCEx_GetPeriphCLKFreq>
 8007b72:	6438      	str	r0, [r7, #64]	; 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007b74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d05e      	beq.n	8007c38 <UART_SetConfig+0x314>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007b7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b7e:	4a39      	ldr	r2, [pc, #228]	; (8007c64 <UART_SetConfig+0x340>)
 8007b80:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007b84:	461a      	mov	r2, r3
 8007b86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b88:	fbb3 f3f2 	udiv	r3, r3, r2
 8007b8c:	005a      	lsls	r2, r3, #1
 8007b8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b90:	685b      	ldr	r3, [r3, #4]
 8007b92:	085b      	lsrs	r3, r3, #1
 8007b94:	441a      	add	r2, r3
 8007b96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b98:	685b      	ldr	r3, [r3, #4]
 8007b9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b9e:	63fb      	str	r3, [r7, #60]	; 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ba0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ba2:	2b0f      	cmp	r3, #15
 8007ba4:	d916      	bls.n	8007bd4 <UART_SetConfig+0x2b0>
 8007ba6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ba8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007bac:	d212      	bcs.n	8007bd4 <UART_SetConfig+0x2b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007bae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007bb0:	b29b      	uxth	r3, r3
 8007bb2:	f023 030f 	bic.w	r3, r3, #15
 8007bb6:	877b      	strh	r3, [r7, #58]	; 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007bb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007bba:	085b      	lsrs	r3, r3, #1
 8007bbc:	b29b      	uxth	r3, r3
 8007bbe:	f003 0307 	and.w	r3, r3, #7
 8007bc2:	b29a      	uxth	r2, r3
 8007bc4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	877b      	strh	r3, [r7, #58]	; 0x3a
        huart->Instance->BRR = brrtemp;
 8007bca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8007bd0:	60da      	str	r2, [r3, #12]
 8007bd2:	e031      	b.n	8007c38 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 8007bd4:	2301      	movs	r3, #1
 8007bd6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8007bda:	e02d      	b.n	8007c38 <UART_SetConfig+0x314>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007bdc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007bde:	2200      	movs	r2, #0
 8007be0:	469a      	mov	sl, r3
 8007be2:	4693      	mov	fp, r2
 8007be4:	4650      	mov	r0, sl
 8007be6:	4659      	mov	r1, fp
 8007be8:	f7fe fa9c 	bl	8006124 <HAL_RCCEx_GetPeriphCLKFreq>
 8007bec:	6438      	str	r0, [r7, #64]	; 0x40

    if (pclk != 0U)
 8007bee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d021      	beq.n	8007c38 <UART_SetConfig+0x314>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007bf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bf8:	4a1a      	ldr	r2, [pc, #104]	; (8007c64 <UART_SetConfig+0x340>)
 8007bfa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007bfe:	461a      	mov	r2, r3
 8007c00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c02:	fbb3 f2f2 	udiv	r2, r3, r2
 8007c06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c08:	685b      	ldr	r3, [r3, #4]
 8007c0a:	085b      	lsrs	r3, r3, #1
 8007c0c:	441a      	add	r2, r3
 8007c0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c10:	685b      	ldr	r3, [r3, #4]
 8007c12:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c16:	63fb      	str	r3, [r7, #60]	; 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c1a:	2b0f      	cmp	r3, #15
 8007c1c:	d909      	bls.n	8007c32 <UART_SetConfig+0x30e>
 8007c1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c24:	d205      	bcs.n	8007c32 <UART_SetConfig+0x30e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007c26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c28:	b29a      	uxth	r2, r3
 8007c2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	60da      	str	r2, [r3, #12]
 8007c30:	e002      	b.n	8007c38 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 8007c32:	2301      	movs	r3, #1
 8007c34:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007c38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c3a:	2201      	movs	r2, #1
 8007c3c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007c40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c42:	2201      	movs	r2, #1
 8007c44:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007c48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8007c4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c50:	2200      	movs	r2, #0
 8007c52:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8007c54:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8007c58:	4618      	mov	r0, r3
 8007c5a:	3750      	adds	r7, #80	; 0x50
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c62:	bf00      	nop
 8007c64:	0800f284 	.word	0x0800f284

08007c68 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007c68:	b480      	push	{r7}
 8007c6a:	b083      	sub	sp, #12
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c74:	f003 0301 	and.w	r3, r3, #1
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d00a      	beq.n	8007c92 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	685b      	ldr	r3, [r3, #4]
 8007c82:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	430a      	orrs	r2, r1
 8007c90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c96:	f003 0302 	and.w	r3, r3, #2
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d00a      	beq.n	8007cb4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	685b      	ldr	r3, [r3, #4]
 8007ca4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	430a      	orrs	r2, r1
 8007cb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cb8:	f003 0304 	and.w	r3, r3, #4
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d00a      	beq.n	8007cd6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	685b      	ldr	r3, [r3, #4]
 8007cc6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	430a      	orrs	r2, r1
 8007cd4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cda:	f003 0308 	and.w	r3, r3, #8
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d00a      	beq.n	8007cf8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	685b      	ldr	r3, [r3, #4]
 8007ce8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	430a      	orrs	r2, r1
 8007cf6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cfc:	f003 0310 	and.w	r3, r3, #16
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d00a      	beq.n	8007d1a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	689b      	ldr	r3, [r3, #8]
 8007d0a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	430a      	orrs	r2, r1
 8007d18:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d1e:	f003 0320 	and.w	r3, r3, #32
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d00a      	beq.n	8007d3c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	689b      	ldr	r3, [r3, #8]
 8007d2c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	430a      	orrs	r2, r1
 8007d3a:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d01a      	beq.n	8007d7e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	685b      	ldr	r3, [r3, #4]
 8007d4e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	430a      	orrs	r2, r1
 8007d5c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d62:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007d66:	d10a      	bne.n	8007d7e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	685b      	ldr	r3, [r3, #4]
 8007d6e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	430a      	orrs	r2, r1
 8007d7c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d00a      	beq.n	8007da0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	685b      	ldr	r3, [r3, #4]
 8007d90:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	430a      	orrs	r2, r1
 8007d9e:	605a      	str	r2, [r3, #4]
  }
}
 8007da0:	bf00      	nop
 8007da2:	370c      	adds	r7, #12
 8007da4:	46bd      	mov	sp, r7
 8007da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007daa:	4770      	bx	lr

08007dac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b098      	sub	sp, #96	; 0x60
 8007db0:	af02      	add	r7, sp, #8
 8007db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	2200      	movs	r2, #0
 8007db8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007dbc:	f7fa fa50 	bl	8002260 <HAL_GetTick>
 8007dc0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f003 0308 	and.w	r3, r3, #8
 8007dcc:	2b08      	cmp	r3, #8
 8007dce:	d12f      	bne.n	8007e30 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007dd0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007dd4:	9300      	str	r3, [sp, #0]
 8007dd6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007dd8:	2200      	movs	r2, #0
 8007dda:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007dde:	6878      	ldr	r0, [r7, #4]
 8007de0:	f000 f88e 	bl	8007f00 <UART_WaitOnFlagUntilTimeout>
 8007de4:	4603      	mov	r3, r0
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d022      	beq.n	8007e30 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007df0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007df2:	e853 3f00 	ldrex	r3, [r3]
 8007df6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007df8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007dfa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007dfe:	653b      	str	r3, [r7, #80]	; 0x50
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	461a      	mov	r2, r3
 8007e06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e08:	647b      	str	r3, [r7, #68]	; 0x44
 8007e0a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e0c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007e0e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007e10:	e841 2300 	strex	r3, r2, [r1]
 8007e14:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007e16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d1e6      	bne.n	8007dea <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2220      	movs	r2, #32
 8007e20:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2200      	movs	r2, #0
 8007e28:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e2c:	2303      	movs	r3, #3
 8007e2e:	e063      	b.n	8007ef8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f003 0304 	and.w	r3, r3, #4
 8007e3a:	2b04      	cmp	r3, #4
 8007e3c:	d149      	bne.n	8007ed2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007e3e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007e42:	9300      	str	r3, [sp, #0]
 8007e44:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007e46:	2200      	movs	r2, #0
 8007e48:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007e4c:	6878      	ldr	r0, [r7, #4]
 8007e4e:	f000 f857 	bl	8007f00 <UART_WaitOnFlagUntilTimeout>
 8007e52:	4603      	mov	r3, r0
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d03c      	beq.n	8007ed2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e60:	e853 3f00 	ldrex	r3, [r3]
 8007e64:	623b      	str	r3, [r7, #32]
   return(result);
 8007e66:	6a3b      	ldr	r3, [r7, #32]
 8007e68:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007e6c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	461a      	mov	r2, r3
 8007e74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007e76:	633b      	str	r3, [r7, #48]	; 0x30
 8007e78:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e7a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007e7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e7e:	e841 2300 	strex	r3, r2, [r1]
 8007e82:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007e84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d1e6      	bne.n	8007e58 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	3308      	adds	r3, #8
 8007e90:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e92:	693b      	ldr	r3, [r7, #16]
 8007e94:	e853 3f00 	ldrex	r3, [r3]
 8007e98:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	f023 0301 	bic.w	r3, r3, #1
 8007ea0:	64bb      	str	r3, [r7, #72]	; 0x48
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	3308      	adds	r3, #8
 8007ea8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007eaa:	61fa      	str	r2, [r7, #28]
 8007eac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eae:	69b9      	ldr	r1, [r7, #24]
 8007eb0:	69fa      	ldr	r2, [r7, #28]
 8007eb2:	e841 2300 	strex	r3, r2, [r1]
 8007eb6:	617b      	str	r3, [r7, #20]
   return(result);
 8007eb8:	697b      	ldr	r3, [r7, #20]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d1e5      	bne.n	8007e8a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2220      	movs	r2, #32
 8007ec2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	2200      	movs	r2, #0
 8007eca:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ece:	2303      	movs	r3, #3
 8007ed0:	e012      	b.n	8007ef8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2220      	movs	r2, #32
 8007ed6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2220      	movs	r2, #32
 8007ede:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2200      	movs	r2, #0
 8007eec:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007ef6:	2300      	movs	r3, #0
}
 8007ef8:	4618      	mov	r0, r3
 8007efa:	3758      	adds	r7, #88	; 0x58
 8007efc:	46bd      	mov	sp, r7
 8007efe:	bd80      	pop	{r7, pc}

08007f00 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007f00:	b580      	push	{r7, lr}
 8007f02:	b084      	sub	sp, #16
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	60f8      	str	r0, [r7, #12]
 8007f08:	60b9      	str	r1, [r7, #8]
 8007f0a:	603b      	str	r3, [r7, #0]
 8007f0c:	4613      	mov	r3, r2
 8007f0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f10:	e049      	b.n	8007fa6 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f12:	69bb      	ldr	r3, [r7, #24]
 8007f14:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007f18:	d045      	beq.n	8007fa6 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f1a:	f7fa f9a1 	bl	8002260 <HAL_GetTick>
 8007f1e:	4602      	mov	r2, r0
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	1ad3      	subs	r3, r2, r3
 8007f24:	69ba      	ldr	r2, [r7, #24]
 8007f26:	429a      	cmp	r2, r3
 8007f28:	d302      	bcc.n	8007f30 <UART_WaitOnFlagUntilTimeout+0x30>
 8007f2a:	69bb      	ldr	r3, [r7, #24]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d101      	bne.n	8007f34 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007f30:	2303      	movs	r3, #3
 8007f32:	e048      	b.n	8007fc6 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f003 0304 	and.w	r3, r3, #4
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d031      	beq.n	8007fa6 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	69db      	ldr	r3, [r3, #28]
 8007f48:	f003 0308 	and.w	r3, r3, #8
 8007f4c:	2b08      	cmp	r3, #8
 8007f4e:	d110      	bne.n	8007f72 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	2208      	movs	r2, #8
 8007f56:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f58:	68f8      	ldr	r0, [r7, #12]
 8007f5a:	f000 f838 	bl	8007fce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	2208      	movs	r2, #8
 8007f62:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8007f6e:	2301      	movs	r3, #1
 8007f70:	e029      	b.n	8007fc6 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	69db      	ldr	r3, [r3, #28]
 8007f78:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007f7c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f80:	d111      	bne.n	8007fa6 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007f8a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f8c:	68f8      	ldr	r0, [r7, #12]
 8007f8e:	f000 f81e 	bl	8007fce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	2220      	movs	r2, #32
 8007f96:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8007fa2:	2303      	movs	r3, #3
 8007fa4:	e00f      	b.n	8007fc6 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	69da      	ldr	r2, [r3, #28]
 8007fac:	68bb      	ldr	r3, [r7, #8]
 8007fae:	4013      	ands	r3, r2
 8007fb0:	68ba      	ldr	r2, [r7, #8]
 8007fb2:	429a      	cmp	r2, r3
 8007fb4:	bf0c      	ite	eq
 8007fb6:	2301      	moveq	r3, #1
 8007fb8:	2300      	movne	r3, #0
 8007fba:	b2db      	uxtb	r3, r3
 8007fbc:	461a      	mov	r2, r3
 8007fbe:	79fb      	ldrb	r3, [r7, #7]
 8007fc0:	429a      	cmp	r2, r3
 8007fc2:	d0a6      	beq.n	8007f12 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007fc4:	2300      	movs	r3, #0
}
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	3710      	adds	r7, #16
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	bd80      	pop	{r7, pc}

08007fce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007fce:	b480      	push	{r7}
 8007fd0:	b095      	sub	sp, #84	; 0x54
 8007fd2:	af00      	add	r7, sp, #0
 8007fd4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fde:	e853 3f00 	ldrex	r3, [r3]
 8007fe2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fe6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007fea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	461a      	mov	r2, r3
 8007ff2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ff4:	643b      	str	r3, [r7, #64]	; 0x40
 8007ff6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ff8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007ffa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007ffc:	e841 2300 	strex	r3, r2, [r1]
 8008000:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008002:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008004:	2b00      	cmp	r3, #0
 8008006:	d1e6      	bne.n	8007fd6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	3308      	adds	r3, #8
 800800e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008010:	6a3b      	ldr	r3, [r7, #32]
 8008012:	e853 3f00 	ldrex	r3, [r3]
 8008016:	61fb      	str	r3, [r7, #28]
   return(result);
 8008018:	69fb      	ldr	r3, [r7, #28]
 800801a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800801e:	f023 0301 	bic.w	r3, r3, #1
 8008022:	64bb      	str	r3, [r7, #72]	; 0x48
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	3308      	adds	r3, #8
 800802a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800802c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800802e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008030:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008032:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008034:	e841 2300 	strex	r3, r2, [r1]
 8008038:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800803a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800803c:	2b00      	cmp	r3, #0
 800803e:	d1e3      	bne.n	8008008 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008044:	2b01      	cmp	r3, #1
 8008046:	d118      	bne.n	800807a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	e853 3f00 	ldrex	r3, [r3]
 8008054:	60bb      	str	r3, [r7, #8]
   return(result);
 8008056:	68bb      	ldr	r3, [r7, #8]
 8008058:	f023 0310 	bic.w	r3, r3, #16
 800805c:	647b      	str	r3, [r7, #68]	; 0x44
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	461a      	mov	r2, r3
 8008064:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008066:	61bb      	str	r3, [r7, #24]
 8008068:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800806a:	6979      	ldr	r1, [r7, #20]
 800806c:	69ba      	ldr	r2, [r7, #24]
 800806e:	e841 2300 	strex	r3, r2, [r1]
 8008072:	613b      	str	r3, [r7, #16]
   return(result);
 8008074:	693b      	ldr	r3, [r7, #16]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d1e6      	bne.n	8008048 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2220      	movs	r2, #32
 800807e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	2200      	movs	r2, #0
 8008086:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2200      	movs	r2, #0
 800808c:	675a      	str	r2, [r3, #116]	; 0x74
}
 800808e:	bf00      	nop
 8008090:	3754      	adds	r7, #84	; 0x54
 8008092:	46bd      	mov	sp, r7
 8008094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008098:	4770      	bx	lr

0800809a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800809a:	b480      	push	{r7}
 800809c:	b085      	sub	sp, #20
 800809e:	af00      	add	r7, sp, #0
 80080a0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80080a8:	2b01      	cmp	r3, #1
 80080aa:	d101      	bne.n	80080b0 <HAL_UARTEx_DisableFifoMode+0x16>
 80080ac:	2302      	movs	r3, #2
 80080ae:	e027      	b.n	8008100 <HAL_UARTEx_DisableFifoMode+0x66>
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	2201      	movs	r2, #1
 80080b4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2224      	movs	r2, #36	; 0x24
 80080bc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	681a      	ldr	r2, [r3, #0]
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	f022 0201 	bic.w	r2, r2, #1
 80080d6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80080de:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2200      	movs	r2, #0
 80080e4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	68fa      	ldr	r2, [r7, #12]
 80080ec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2220      	movs	r2, #32
 80080f2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2200      	movs	r2, #0
 80080fa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80080fe:	2300      	movs	r3, #0
}
 8008100:	4618      	mov	r0, r3
 8008102:	3714      	adds	r7, #20
 8008104:	46bd      	mov	sp, r7
 8008106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810a:	4770      	bx	lr

0800810c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b084      	sub	sp, #16
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
 8008114:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800811c:	2b01      	cmp	r3, #1
 800811e:	d101      	bne.n	8008124 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008120:	2302      	movs	r3, #2
 8008122:	e02d      	b.n	8008180 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2201      	movs	r2, #1
 8008128:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2224      	movs	r2, #36	; 0x24
 8008130:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	681a      	ldr	r2, [r3, #0]
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	f022 0201 	bic.w	r2, r2, #1
 800814a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	689b      	ldr	r3, [r3, #8]
 8008152:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	683a      	ldr	r2, [r7, #0]
 800815c:	430a      	orrs	r2, r1
 800815e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008160:	6878      	ldr	r0, [r7, #4]
 8008162:	f000 f84f 	bl	8008204 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	68fa      	ldr	r2, [r7, #12]
 800816c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2220      	movs	r2, #32
 8008172:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2200      	movs	r2, #0
 800817a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800817e:	2300      	movs	r3, #0
}
 8008180:	4618      	mov	r0, r3
 8008182:	3710      	adds	r7, #16
 8008184:	46bd      	mov	sp, r7
 8008186:	bd80      	pop	{r7, pc}

08008188 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008188:	b580      	push	{r7, lr}
 800818a:	b084      	sub	sp, #16
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
 8008190:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8008198:	2b01      	cmp	r3, #1
 800819a:	d101      	bne.n	80081a0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800819c:	2302      	movs	r3, #2
 800819e:	e02d      	b.n	80081fc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2201      	movs	r2, #1
 80081a4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2224      	movs	r2, #36	; 0x24
 80081ac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	681a      	ldr	r2, [r3, #0]
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f022 0201 	bic.w	r2, r2, #1
 80081c6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	689b      	ldr	r3, [r3, #8]
 80081ce:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	683a      	ldr	r2, [r7, #0]
 80081d8:	430a      	orrs	r2, r1
 80081da:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80081dc:	6878      	ldr	r0, [r7, #4]
 80081de:	f000 f811 	bl	8008204 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	68fa      	ldr	r2, [r7, #12]
 80081e8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2220      	movs	r2, #32
 80081ee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2200      	movs	r2, #0
 80081f6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80081fa:	2300      	movs	r3, #0
}
 80081fc:	4618      	mov	r0, r3
 80081fe:	3710      	adds	r7, #16
 8008200:	46bd      	mov	sp, r7
 8008202:	bd80      	pop	{r7, pc}

08008204 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008204:	b480      	push	{r7}
 8008206:	b085      	sub	sp, #20
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008210:	2b00      	cmp	r3, #0
 8008212:	d108      	bne.n	8008226 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2201      	movs	r2, #1
 8008218:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2201      	movs	r2, #1
 8008220:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008224:	e031      	b.n	800828a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008226:	2308      	movs	r3, #8
 8008228:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800822a:	2308      	movs	r3, #8
 800822c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	689b      	ldr	r3, [r3, #8]
 8008234:	0e5b      	lsrs	r3, r3, #25
 8008236:	b2db      	uxtb	r3, r3
 8008238:	f003 0307 	and.w	r3, r3, #7
 800823c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	689b      	ldr	r3, [r3, #8]
 8008244:	0f5b      	lsrs	r3, r3, #29
 8008246:	b2db      	uxtb	r3, r3
 8008248:	f003 0307 	and.w	r3, r3, #7
 800824c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800824e:	7bbb      	ldrb	r3, [r7, #14]
 8008250:	7b3a      	ldrb	r2, [r7, #12]
 8008252:	4911      	ldr	r1, [pc, #68]	; (8008298 <UARTEx_SetNbDataToProcess+0x94>)
 8008254:	5c8a      	ldrb	r2, [r1, r2]
 8008256:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800825a:	7b3a      	ldrb	r2, [r7, #12]
 800825c:	490f      	ldr	r1, [pc, #60]	; (800829c <UARTEx_SetNbDataToProcess+0x98>)
 800825e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008260:	fb93 f3f2 	sdiv	r3, r3, r2
 8008264:	b29a      	uxth	r2, r3
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800826c:	7bfb      	ldrb	r3, [r7, #15]
 800826e:	7b7a      	ldrb	r2, [r7, #13]
 8008270:	4909      	ldr	r1, [pc, #36]	; (8008298 <UARTEx_SetNbDataToProcess+0x94>)
 8008272:	5c8a      	ldrb	r2, [r1, r2]
 8008274:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008278:	7b7a      	ldrb	r2, [r7, #13]
 800827a:	4908      	ldr	r1, [pc, #32]	; (800829c <UARTEx_SetNbDataToProcess+0x98>)
 800827c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800827e:	fb93 f3f2 	sdiv	r3, r3, r2
 8008282:	b29a      	uxth	r2, r3
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800828a:	bf00      	nop
 800828c:	3714      	adds	r7, #20
 800828e:	46bd      	mov	sp, r7
 8008290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008294:	4770      	bx	lr
 8008296:	bf00      	nop
 8008298:	0800f29c 	.word	0x0800f29c
 800829c:	0800f2a4 	.word	0x0800f2a4

080082a0 <ism330dhcx_read_reg>:
  *
  */
int32_t __weak ism330dhcx_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                   uint8_t *data,
                                   uint16_t len)
{
 80082a0:	b590      	push	{r4, r7, lr}
 80082a2:	b087      	sub	sp, #28
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	60f8      	str	r0, [r7, #12]
 80082a8:	607a      	str	r2, [r7, #4]
 80082aa:	461a      	mov	r2, r3
 80082ac:	460b      	mov	r3, r1
 80082ae:	72fb      	strb	r3, [r7, #11]
 80082b0:	4613      	mov	r3, r2
 80082b2:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	685c      	ldr	r4, [r3, #4]
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	68d8      	ldr	r0, [r3, #12]
 80082bc:	893b      	ldrh	r3, [r7, #8]
 80082be:	7af9      	ldrb	r1, [r7, #11]
 80082c0:	687a      	ldr	r2, [r7, #4]
 80082c2:	47a0      	blx	r4
 80082c4:	6178      	str	r0, [r7, #20]

  return ret;
 80082c6:	697b      	ldr	r3, [r7, #20]
}
 80082c8:	4618      	mov	r0, r3
 80082ca:	371c      	adds	r7, #28
 80082cc:	46bd      	mov	sp, r7
 80082ce:	bd90      	pop	{r4, r7, pc}

080082d0 <ism330dhcx_write_reg>:
  *
  */
int32_t __weak ism330dhcx_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                    uint8_t *data,
                                    uint16_t len)
{
 80082d0:	b590      	push	{r4, r7, lr}
 80082d2:	b087      	sub	sp, #28
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	60f8      	str	r0, [r7, #12]
 80082d8:	607a      	str	r2, [r7, #4]
 80082da:	461a      	mov	r2, r3
 80082dc:	460b      	mov	r3, r1
 80082de:	72fb      	strb	r3, [r7, #11]
 80082e0:	4613      	mov	r3, r2
 80082e2:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	681c      	ldr	r4, [r3, #0]
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	68d8      	ldr	r0, [r3, #12]
 80082ec:	893b      	ldrh	r3, [r7, #8]
 80082ee:	7af9      	ldrb	r1, [r7, #11]
 80082f0:	687a      	ldr	r2, [r7, #4]
 80082f2:	47a0      	blx	r4
 80082f4:	6178      	str	r0, [r7, #20]

  return ret;
 80082f6:	697b      	ldr	r3, [r7, #20]
}
 80082f8:	4618      	mov	r0, r3
 80082fa:	371c      	adds	r7, #28
 80082fc:	46bd      	mov	sp, r7
 80082fe:	bd90      	pop	{r4, r7, pc}

08008300 <ism330dhcx_from_fs2g_to_mg>:
  * @{
  *
  */

float_t ism330dhcx_from_fs2g_to_mg(int16_t lsb)
{
 8008300:	b480      	push	{r7}
 8008302:	b083      	sub	sp, #12
 8008304:	af00      	add	r7, sp, #0
 8008306:	4603      	mov	r3, r0
 8008308:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 0.061f);
 800830a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800830e:	ee07 3a90 	vmov	s15, r3
 8008312:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008316:	ed9f 7a05 	vldr	s14, [pc, #20]	; 800832c <ism330dhcx_from_fs2g_to_mg+0x2c>
 800831a:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800831e:	eeb0 0a67 	vmov.f32	s0, s15
 8008322:	370c      	adds	r7, #12
 8008324:	46bd      	mov	sp, r7
 8008326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832a:	4770      	bx	lr
 800832c:	3d79db23 	.word	0x3d79db23

08008330 <ism330dhcx_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_xl_full_scale_set(stmdev_ctx_t *ctx,
                                     ism330dhcx_fs_xl_t val)
{
 8008330:	b580      	push	{r7, lr}
 8008332:	b084      	sub	sp, #16
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
 8008338:	460b      	mov	r3, r1
 800833a:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL1_XL,
 800833c:	f107 0208 	add.w	r2, r7, #8
 8008340:	2301      	movs	r3, #1
 8008342:	2110      	movs	r1, #16
 8008344:	6878      	ldr	r0, [r7, #4]
 8008346:	f7ff ffab 	bl	80082a0 <ism330dhcx_read_reg>
 800834a:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);

  if (ret == 0)
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d10f      	bne.n	8008372 <ism330dhcx_xl_full_scale_set+0x42>
  {
    ctrl1_xl.fs_xl = (uint8_t)val;
 8008352:	78fb      	ldrb	r3, [r7, #3]
 8008354:	f003 0303 	and.w	r3, r3, #3
 8008358:	b2da      	uxtb	r2, r3
 800835a:	7a3b      	ldrb	r3, [r7, #8]
 800835c:	f362 0383 	bfi	r3, r2, #2, #2
 8008360:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL1_XL,
 8008362:	f107 0208 	add.w	r2, r7, #8
 8008366:	2301      	movs	r3, #1
 8008368:	2110      	movs	r1, #16
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	f7ff ffb0 	bl	80082d0 <ism330dhcx_write_reg>
 8008370:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8008372:	68fb      	ldr	r3, [r7, #12]
}
 8008374:	4618      	mov	r0, r3
 8008376:	3710      	adds	r7, #16
 8008378:	46bd      	mov	sp, r7
 800837a:	bd80      	pop	{r7, pc}

0800837c <ism330dhcx_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_xl_data_rate_set(stmdev_ctx_t *ctx,
                                    ism330dhcx_odr_xl_t val)
{
 800837c:	b580      	push	{r7, lr}
 800837e:	b086      	sub	sp, #24
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
 8008384:	460b      	mov	r3, r1
 8008386:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_odr_xl_t odr_xl =  val;
 8008388:	78fb      	ldrb	r3, [r7, #3]
 800838a:	75fb      	strb	r3, [r7, #23]
  uint8_t mlc_enable;
  ism330dhcx_mlc_odr_t mlc_odr;
  ism330dhcx_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  /* Check the Finite State Machine data rate constraints */
  ret =  ism330dhcx_fsm_enable_get(ctx, &fsm_enable);
 800838c:	f107 030c 	add.w	r3, r7, #12
 8008390:	4619      	mov	r1, r3
 8008392:	6878      	ldr	r0, [r7, #4]
 8008394:	f000 fad0 	bl	8008938 <ism330dhcx_fsm_enable_get>
 8008398:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 800839a:	693b      	ldr	r3, [r7, #16]
 800839c:	2b00      	cmp	r3, #0
 800839e:	f040 80c4 	bne.w	800852a <ism330dhcx_xl_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80083a2:	7b3b      	ldrb	r3, [r7, #12]
 80083a4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80083a8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 80083aa:	7b3b      	ldrb	r3, [r7, #12]
 80083ac:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80083b0:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80083b2:	4313      	orrs	r3, r2
 80083b4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 80083b6:	7b3b      	ldrb	r3, [r7, #12]
 80083b8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80083bc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 80083be:	4313      	orrs	r3, r2
 80083c0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80083c2:	7b3b      	ldrb	r3, [r7, #12]
 80083c4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80083c8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 80083ca:	4313      	orrs	r3, r2
 80083cc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80083ce:	7b3b      	ldrb	r3, [r7, #12]
 80083d0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80083d4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80083d6:	4313      	orrs	r3, r2
 80083d8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80083da:	7b3b      	ldrb	r3, [r7, #12]
 80083dc:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80083e0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80083e2:	4313      	orrs	r3, r2
 80083e4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80083e6:	7b3b      	ldrb	r3, [r7, #12]
 80083e8:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80083ec:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80083ee:	4313      	orrs	r3, r2
 80083f0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 80083f2:	7b3b      	ldrb	r3, [r7, #12]
 80083f4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80083f8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80083fa:	4313      	orrs	r3, r2
 80083fc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 80083fe:	7b7b      	ldrb	r3, [r7, #13]
 8008400:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008404:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8008406:	4313      	orrs	r3, r2
 8008408:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800840a:	7b7b      	ldrb	r3, [r7, #13]
 800840c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8008410:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8008412:	4313      	orrs	r3, r2
 8008414:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8008416:	7b7b      	ldrb	r3, [r7, #13]
 8008418:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800841c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800841e:	4313      	orrs	r3, r2
 8008420:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8008422:	7b7b      	ldrb	r3, [r7, #13]
 8008424:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008428:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 800842a:	4313      	orrs	r3, r2
 800842c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 800842e:	7b7b      	ldrb	r3, [r7, #13]
 8008430:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8008434:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8008436:	4313      	orrs	r3, r2
 8008438:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800843a:	7b7b      	ldrb	r3, [r7, #13]
 800843c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8008440:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8008442:	4313      	orrs	r3, r2
 8008444:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8008446:	7b7b      	ldrb	r3, [r7, #13]
 8008448:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800844c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800844e:	4313      	orrs	r3, r2
 8008450:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8008452:	7b7b      	ldrb	r3, [r7, #13]
 8008454:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8008458:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 800845a:	4313      	orrs	r3, r2
 800845c:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800845e:	2b01      	cmp	r3, #1
 8008460:	d163      	bne.n	800852a <ism330dhcx_xl_data_rate_set+0x1ae>
    {
      ret =  ism330dhcx_fsm_data_rate_get(ctx, &fsm_odr);
 8008462:	f107 030b 	add.w	r3, r7, #11
 8008466:	4619      	mov	r1, r3
 8008468:	6878      	ldr	r0, [r7, #4]
 800846a:	f000 fa91 	bl	8008990 <ism330dhcx_fsm_data_rate_get>
 800846e:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8008470:	693b      	ldr	r3, [r7, #16]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d159      	bne.n	800852a <ism330dhcx_xl_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8008476:	7afb      	ldrb	r3, [r7, #11]
 8008478:	2b03      	cmp	r3, #3
 800847a:	d853      	bhi.n	8008524 <ism330dhcx_xl_data_rate_set+0x1a8>
 800847c:	a201      	add	r2, pc, #4	; (adr r2, 8008484 <ism330dhcx_xl_data_rate_set+0x108>)
 800847e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008482:	bf00      	nop
 8008484:	08008495 	.word	0x08008495
 8008488:	080084a7 	.word	0x080084a7
 800848c:	080084c5 	.word	0x080084c5
 8008490:	080084ef 	.word	0x080084ef
        {
          case ISM330DHCX_ODR_FSM_12Hz5:
            if (val == ISM330DHCX_XL_ODR_OFF)
 8008494:	78fb      	ldrb	r3, [r7, #3]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d102      	bne.n	80084a0 <ism330dhcx_xl_data_rate_set+0x124>
            {
              odr_xl = ISM330DHCX_XL_ODR_12Hz5;
 800849a:	2301      	movs	r3, #1
 800849c:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800849e:	e044      	b.n	800852a <ism330dhcx_xl_data_rate_set+0x1ae>
              odr_xl = val;
 80084a0:	78fb      	ldrb	r3, [r7, #3]
 80084a2:	75fb      	strb	r3, [r7, #23]
            break;
 80084a4:	e041      	b.n	800852a <ism330dhcx_xl_data_rate_set+0x1ae>

          case ISM330DHCX_ODR_FSM_26Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 80084a6:	78fb      	ldrb	r3, [r7, #3]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d102      	bne.n	80084b2 <ism330dhcx_xl_data_rate_set+0x136>
            {
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 80084ac:	2302      	movs	r3, #2
 80084ae:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 80084b0:	e03b      	b.n	800852a <ism330dhcx_xl_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 80084b2:	78fb      	ldrb	r3, [r7, #3]
 80084b4:	2b01      	cmp	r3, #1
 80084b6:	d102      	bne.n	80084be <ism330dhcx_xl_data_rate_set+0x142>
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 80084b8:	2302      	movs	r3, #2
 80084ba:	75fb      	strb	r3, [r7, #23]
            break;
 80084bc:	e035      	b.n	800852a <ism330dhcx_xl_data_rate_set+0x1ae>
              odr_xl = val;
 80084be:	78fb      	ldrb	r3, [r7, #3]
 80084c0:	75fb      	strb	r3, [r7, #23]
            break;
 80084c2:	e032      	b.n	800852a <ism330dhcx_xl_data_rate_set+0x1ae>

          case ISM330DHCX_ODR_FSM_52Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 80084c4:	78fb      	ldrb	r3, [r7, #3]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d102      	bne.n	80084d0 <ism330dhcx_xl_data_rate_set+0x154>
            {
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 80084ca:	2303      	movs	r3, #3
 80084cc:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 80084ce:	e02c      	b.n	800852a <ism330dhcx_xl_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 80084d0:	78fb      	ldrb	r3, [r7, #3]
 80084d2:	2b01      	cmp	r3, #1
 80084d4:	d102      	bne.n	80084dc <ism330dhcx_xl_data_rate_set+0x160>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 80084d6:	2303      	movs	r3, #3
 80084d8:	75fb      	strb	r3, [r7, #23]
            break;
 80084da:	e026      	b.n	800852a <ism330dhcx_xl_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_XL_ODR_26Hz)
 80084dc:	78fb      	ldrb	r3, [r7, #3]
 80084de:	2b02      	cmp	r3, #2
 80084e0:	d102      	bne.n	80084e8 <ism330dhcx_xl_data_rate_set+0x16c>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 80084e2:	2303      	movs	r3, #3
 80084e4:	75fb      	strb	r3, [r7, #23]
            break;
 80084e6:	e020      	b.n	800852a <ism330dhcx_xl_data_rate_set+0x1ae>
              odr_xl = val;
 80084e8:	78fb      	ldrb	r3, [r7, #3]
 80084ea:	75fb      	strb	r3, [r7, #23]
            break;
 80084ec:	e01d      	b.n	800852a <ism330dhcx_xl_data_rate_set+0x1ae>

          case ISM330DHCX_ODR_FSM_104Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 80084ee:	78fb      	ldrb	r3, [r7, #3]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d102      	bne.n	80084fa <ism330dhcx_xl_data_rate_set+0x17e>
            {
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 80084f4:	2304      	movs	r3, #4
 80084f6:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 80084f8:	e017      	b.n	800852a <ism330dhcx_xl_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 80084fa:	78fb      	ldrb	r3, [r7, #3]
 80084fc:	2b01      	cmp	r3, #1
 80084fe:	d102      	bne.n	8008506 <ism330dhcx_xl_data_rate_set+0x18a>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8008500:	2304      	movs	r3, #4
 8008502:	75fb      	strb	r3, [r7, #23]
            break;
 8008504:	e011      	b.n	800852a <ism330dhcx_xl_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_XL_ODR_26Hz)
 8008506:	78fb      	ldrb	r3, [r7, #3]
 8008508:	2b02      	cmp	r3, #2
 800850a:	d102      	bne.n	8008512 <ism330dhcx_xl_data_rate_set+0x196>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 800850c:	2304      	movs	r3, #4
 800850e:	75fb      	strb	r3, [r7, #23]
            break;
 8008510:	e00b      	b.n	800852a <ism330dhcx_xl_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_XL_ODR_52Hz)
 8008512:	78fb      	ldrb	r3, [r7, #3]
 8008514:	2b03      	cmp	r3, #3
 8008516:	d102      	bne.n	800851e <ism330dhcx_xl_data_rate_set+0x1a2>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8008518:	2304      	movs	r3, #4
 800851a:	75fb      	strb	r3, [r7, #23]
            break;
 800851c:	e005      	b.n	800852a <ism330dhcx_xl_data_rate_set+0x1ae>
              odr_xl = val;
 800851e:	78fb      	ldrb	r3, [r7, #3]
 8008520:	75fb      	strb	r3, [r7, #23]
            break;
 8008522:	e002      	b.n	800852a <ism330dhcx_xl_data_rate_set+0x1ae>

          default:
            odr_xl = val;
 8008524:	78fb      	ldrb	r3, [r7, #3]
 8008526:	75fb      	strb	r3, [r7, #23]
            break;
 8008528:	bf00      	nop
      }
    }
  }

  /* Check the Machine Learning Core data rate constraints */
  mlc_enable = PROPERTY_DISABLE;
 800852a:	2300      	movs	r3, #0
 800852c:	72bb      	strb	r3, [r7, #10]

  if (ret == 0)
 800852e:	693b      	ldr	r3, [r7, #16]
 8008530:	2b00      	cmp	r3, #0
 8008532:	d16c      	bne.n	800860e <ism330dhcx_xl_data_rate_set+0x292>
  {
    ret =  ism330dhcx_mlc_get(ctx, &mlc_enable);
 8008534:	f107 030a 	add.w	r3, r7, #10
 8008538:	4619      	mov	r1, r3
 800853a:	6878      	ldr	r0, [r7, #4]
 800853c:	f000 fa70 	bl	8008a20 <ism330dhcx_mlc_get>
 8008540:	6138      	str	r0, [r7, #16]

    if (mlc_enable == PROPERTY_ENABLE)
 8008542:	7abb      	ldrb	r3, [r7, #10]
 8008544:	2b01      	cmp	r3, #1
 8008546:	d162      	bne.n	800860e <ism330dhcx_xl_data_rate_set+0x292>
    {
      ret =  ism330dhcx_mlc_data_rate_get(ctx, &mlc_odr);
 8008548:	f107 0309 	add.w	r3, r7, #9
 800854c:	4619      	mov	r1, r3
 800854e:	6878      	ldr	r0, [r7, #4]
 8008550:	f000 fa90 	bl	8008a74 <ism330dhcx_mlc_data_rate_get>
 8008554:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8008556:	693b      	ldr	r3, [r7, #16]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d158      	bne.n	800860e <ism330dhcx_xl_data_rate_set+0x292>
      {
        switch (mlc_odr)
 800855c:	7a7b      	ldrb	r3, [r7, #9]
 800855e:	2b03      	cmp	r3, #3
 8008560:	d852      	bhi.n	8008608 <ism330dhcx_xl_data_rate_set+0x28c>
 8008562:	a201      	add	r2, pc, #4	; (adr r2, 8008568 <ism330dhcx_xl_data_rate_set+0x1ec>)
 8008564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008568:	08008579 	.word	0x08008579
 800856c:	0800858b 	.word	0x0800858b
 8008570:	080085a9 	.word	0x080085a9
 8008574:	080085d3 	.word	0x080085d3
        {
          case ISM330DHCX_ODR_PRGS_12Hz5:
            if (val == ISM330DHCX_XL_ODR_OFF)
 8008578:	78fb      	ldrb	r3, [r7, #3]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d102      	bne.n	8008584 <ism330dhcx_xl_data_rate_set+0x208>
            {
              odr_xl = ISM330DHCX_XL_ODR_12Hz5;
 800857e:	2301      	movs	r3, #1
 8008580:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8008582:	e044      	b.n	800860e <ism330dhcx_xl_data_rate_set+0x292>
              odr_xl = val;
 8008584:	78fb      	ldrb	r3, [r7, #3]
 8008586:	75fb      	strb	r3, [r7, #23]
            break;
 8008588:	e041      	b.n	800860e <ism330dhcx_xl_data_rate_set+0x292>

          case ISM330DHCX_ODR_PRGS_26Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 800858a:	78fb      	ldrb	r3, [r7, #3]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d102      	bne.n	8008596 <ism330dhcx_xl_data_rate_set+0x21a>
            {
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 8008590:	2302      	movs	r3, #2
 8008592:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8008594:	e03b      	b.n	800860e <ism330dhcx_xl_data_rate_set+0x292>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 8008596:	78fb      	ldrb	r3, [r7, #3]
 8008598:	2b01      	cmp	r3, #1
 800859a:	d102      	bne.n	80085a2 <ism330dhcx_xl_data_rate_set+0x226>
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 800859c:	2302      	movs	r3, #2
 800859e:	75fb      	strb	r3, [r7, #23]
            break;
 80085a0:	e035      	b.n	800860e <ism330dhcx_xl_data_rate_set+0x292>
              odr_xl = val;
 80085a2:	78fb      	ldrb	r3, [r7, #3]
 80085a4:	75fb      	strb	r3, [r7, #23]
            break;
 80085a6:	e032      	b.n	800860e <ism330dhcx_xl_data_rate_set+0x292>

          case ISM330DHCX_ODR_PRGS_52Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 80085a8:	78fb      	ldrb	r3, [r7, #3]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d102      	bne.n	80085b4 <ism330dhcx_xl_data_rate_set+0x238>
            {
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 80085ae:	2303      	movs	r3, #3
 80085b0:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 80085b2:	e02c      	b.n	800860e <ism330dhcx_xl_data_rate_set+0x292>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 80085b4:	78fb      	ldrb	r3, [r7, #3]
 80085b6:	2b01      	cmp	r3, #1
 80085b8:	d102      	bne.n	80085c0 <ism330dhcx_xl_data_rate_set+0x244>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 80085ba:	2303      	movs	r3, #3
 80085bc:	75fb      	strb	r3, [r7, #23]
            break;
 80085be:	e026      	b.n	800860e <ism330dhcx_xl_data_rate_set+0x292>
            else if (val == ISM330DHCX_XL_ODR_26Hz)
 80085c0:	78fb      	ldrb	r3, [r7, #3]
 80085c2:	2b02      	cmp	r3, #2
 80085c4:	d102      	bne.n	80085cc <ism330dhcx_xl_data_rate_set+0x250>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 80085c6:	2303      	movs	r3, #3
 80085c8:	75fb      	strb	r3, [r7, #23]
            break;
 80085ca:	e020      	b.n	800860e <ism330dhcx_xl_data_rate_set+0x292>
              odr_xl = val;
 80085cc:	78fb      	ldrb	r3, [r7, #3]
 80085ce:	75fb      	strb	r3, [r7, #23]
            break;
 80085d0:	e01d      	b.n	800860e <ism330dhcx_xl_data_rate_set+0x292>

          case ISM330DHCX_ODR_PRGS_104Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 80085d2:	78fb      	ldrb	r3, [r7, #3]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d102      	bne.n	80085de <ism330dhcx_xl_data_rate_set+0x262>
            {
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 80085d8:	2304      	movs	r3, #4
 80085da:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 80085dc:	e017      	b.n	800860e <ism330dhcx_xl_data_rate_set+0x292>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 80085de:	78fb      	ldrb	r3, [r7, #3]
 80085e0:	2b01      	cmp	r3, #1
 80085e2:	d102      	bne.n	80085ea <ism330dhcx_xl_data_rate_set+0x26e>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 80085e4:	2304      	movs	r3, #4
 80085e6:	75fb      	strb	r3, [r7, #23]
            break;
 80085e8:	e011      	b.n	800860e <ism330dhcx_xl_data_rate_set+0x292>
            else if (val == ISM330DHCX_XL_ODR_26Hz)
 80085ea:	78fb      	ldrb	r3, [r7, #3]
 80085ec:	2b02      	cmp	r3, #2
 80085ee:	d102      	bne.n	80085f6 <ism330dhcx_xl_data_rate_set+0x27a>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 80085f0:	2304      	movs	r3, #4
 80085f2:	75fb      	strb	r3, [r7, #23]
            break;
 80085f4:	e00b      	b.n	800860e <ism330dhcx_xl_data_rate_set+0x292>
            else if (val == ISM330DHCX_XL_ODR_52Hz)
 80085f6:	78fb      	ldrb	r3, [r7, #3]
 80085f8:	2b03      	cmp	r3, #3
 80085fa:	d102      	bne.n	8008602 <ism330dhcx_xl_data_rate_set+0x286>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 80085fc:	2304      	movs	r3, #4
 80085fe:	75fb      	strb	r3, [r7, #23]
            break;
 8008600:	e005      	b.n	800860e <ism330dhcx_xl_data_rate_set+0x292>
              odr_xl = val;
 8008602:	78fb      	ldrb	r3, [r7, #3]
 8008604:	75fb      	strb	r3, [r7, #23]
            break;
 8008606:	e002      	b.n	800860e <ism330dhcx_xl_data_rate_set+0x292>

          default:
            odr_xl = val;
 8008608:	78fb      	ldrb	r3, [r7, #3]
 800860a:	75fb      	strb	r3, [r7, #23]
            break;
 800860c:	bf00      	nop
        }
      }
    }
  }

  if (ret == 0)
 800860e:	693b      	ldr	r3, [r7, #16]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d107      	bne.n	8008624 <ism330dhcx_xl_data_rate_set+0x2a8>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL1_XL,
 8008614:	f107 0208 	add.w	r2, r7, #8
 8008618:	2301      	movs	r3, #1
 800861a:	2110      	movs	r1, #16
 800861c:	6878      	ldr	r0, [r7, #4]
 800861e:	f7ff fe3f 	bl	80082a0 <ism330dhcx_read_reg>
 8008622:	6138      	str	r0, [r7, #16]
                              (uint8_t *)&ctrl1_xl, 1);
  }

  if (ret == 0)
 8008624:	693b      	ldr	r3, [r7, #16]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d10f      	bne.n	800864a <ism330dhcx_xl_data_rate_set+0x2ce>
  {
    ctrl1_xl.odr_xl = (uint8_t)odr_xl;
 800862a:	7dfb      	ldrb	r3, [r7, #23]
 800862c:	f003 030f 	and.w	r3, r3, #15
 8008630:	b2da      	uxtb	r2, r3
 8008632:	7a3b      	ldrb	r3, [r7, #8]
 8008634:	f362 1307 	bfi	r3, r2, #4, #4
 8008638:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL1_XL,
 800863a:	f107 0208 	add.w	r2, r7, #8
 800863e:	2301      	movs	r3, #1
 8008640:	2110      	movs	r1, #16
 8008642:	6878      	ldr	r0, [r7, #4]
 8008644:	f7ff fe44 	bl	80082d0 <ism330dhcx_write_reg>
 8008648:	6138      	str	r0, [r7, #16]
                               (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 800864a:	693b      	ldr	r3, [r7, #16]
}
 800864c:	4618      	mov	r0, r3
 800864e:	3718      	adds	r7, #24
 8008650:	46bd      	mov	sp, r7
 8008652:	bd80      	pop	{r7, pc}

08008654 <ism330dhcx_device_conf_set>:
  * @param  val    Change the values of device_conf in reg CTRL9_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_device_conf_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8008654:	b580      	push	{r7, lr}
 8008656:	b084      	sub	sp, #16
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]
 800865c:	460b      	mov	r3, r1
 800865e:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl9_xl_t ctrl9_xl;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL9_XL,
 8008660:	f107 0208 	add.w	r2, r7, #8
 8008664:	2301      	movs	r3, #1
 8008666:	2118      	movs	r1, #24
 8008668:	6878      	ldr	r0, [r7, #4]
 800866a:	f7ff fe19 	bl	80082a0 <ism330dhcx_read_reg>
 800866e:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl9_xl, 1);

  if (ret == 0)
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d10f      	bne.n	8008696 <ism330dhcx_device_conf_set+0x42>
  {
    ctrl9_xl.device_conf = (uint8_t)val;
 8008676:	78fb      	ldrb	r3, [r7, #3]
 8008678:	f003 0301 	and.w	r3, r3, #1
 800867c:	b2da      	uxtb	r2, r3
 800867e:	7a3b      	ldrb	r3, [r7, #8]
 8008680:	f362 0341 	bfi	r3, r2, #1, #1
 8008684:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL9_XL,
 8008686:	f107 0208 	add.w	r2, r7, #8
 800868a:	2301      	movs	r3, #1
 800868c:	2118      	movs	r1, #24
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f7ff fe1e 	bl	80082d0 <ism330dhcx_write_reg>
 8008694:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl9_xl, 1);
  }

  return ret;
 8008696:	68fb      	ldr	r3, [r7, #12]
}
 8008698:	4618      	mov	r0, r3
 800869a:	3710      	adds	r7, #16
 800869c:	46bd      	mov	sp, r7
 800869e:	bd80      	pop	{r7, pc}

080086a0 <ism330dhcx_mem_bank_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_mem_bank_set(stmdev_ctx_t *ctx,
                                ism330dhcx_reg_access_t val)
{
 80086a0:	b580      	push	{r7, lr}
 80086a2:	b084      	sub	sp, #16
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
 80086a8:	460b      	mov	r3, r1
 80086aa:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_func_cfg_access_t func_cfg_access;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FUNC_CFG_ACCESS,
 80086ac:	f107 0208 	add.w	r2, r7, #8
 80086b0:	2301      	movs	r3, #1
 80086b2:	2101      	movs	r1, #1
 80086b4:	6878      	ldr	r0, [r7, #4]
 80086b6:	f7ff fdf3 	bl	80082a0 <ism330dhcx_read_reg>
 80086ba:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&func_cfg_access, 1);

  if (ret == 0)
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d10f      	bne.n	80086e2 <ism330dhcx_mem_bank_set+0x42>
  {
    func_cfg_access.reg_access = (uint8_t)val;
 80086c2:	78fb      	ldrb	r3, [r7, #3]
 80086c4:	f003 0303 	and.w	r3, r3, #3
 80086c8:	b2da      	uxtb	r2, r3
 80086ca:	7a3b      	ldrb	r3, [r7, #8]
 80086cc:	f362 1387 	bfi	r3, r2, #6, #2
 80086d0:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FUNC_CFG_ACCESS,
 80086d2:	f107 0208 	add.w	r2, r7, #8
 80086d6:	2301      	movs	r3, #1
 80086d8:	2101      	movs	r1, #1
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f7ff fdf8 	bl	80082d0 <ism330dhcx_write_reg>
 80086e0:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&func_cfg_access, 1);
  }

  return ret;
 80086e2:	68fb      	ldr	r3, [r7, #12]
}
 80086e4:	4618      	mov	r0, r3
 80086e6:	3710      	adds	r7, #16
 80086e8:	46bd      	mov	sp, r7
 80086ea:	bd80      	pop	{r7, pc}

080086ec <ism330dhcx_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	b084      	sub	sp, #16
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
 80086f4:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_WHO_AM_I, buff, 1);
 80086f6:	2301      	movs	r3, #1
 80086f8:	683a      	ldr	r2, [r7, #0]
 80086fa:	210f      	movs	r1, #15
 80086fc:	6878      	ldr	r0, [r7, #4]
 80086fe:	f7ff fdcf 	bl	80082a0 <ism330dhcx_read_reg>
 8008702:	60f8      	str	r0, [r7, #12]

  return ret;
 8008704:	68fb      	ldr	r3, [r7, #12]
}
 8008706:	4618      	mov	r0, r3
 8008708:	3710      	adds	r7, #16
 800870a:	46bd      	mov	sp, r7
 800870c:	bd80      	pop	{r7, pc}

0800870e <ism330dhcx_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800870e:	b580      	push	{r7, lr}
 8008710:	b084      	sub	sp, #16
 8008712:	af00      	add	r7, sp, #0
 8008714:	6078      	str	r0, [r7, #4]
 8008716:	460b      	mov	r3, r1
 8008718:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL3_C,
 800871a:	f107 0208 	add.w	r2, r7, #8
 800871e:	2301      	movs	r3, #1
 8008720:	2112      	movs	r1, #18
 8008722:	6878      	ldr	r0, [r7, #4]
 8008724:	f7ff fdbc 	bl	80082a0 <ism330dhcx_read_reg>
 8008728:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl3_c, 1);

  if (ret == 0)
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d10f      	bne.n	8008750 <ism330dhcx_reset_set+0x42>
  {
    ctrl3_c.sw_reset = (uint8_t)val;
 8008730:	78fb      	ldrb	r3, [r7, #3]
 8008732:	f003 0301 	and.w	r3, r3, #1
 8008736:	b2da      	uxtb	r2, r3
 8008738:	7a3b      	ldrb	r3, [r7, #8]
 800873a:	f362 0300 	bfi	r3, r2, #0, #1
 800873e:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL3_C,
 8008740:	f107 0208 	add.w	r2, r7, #8
 8008744:	2301      	movs	r3, #1
 8008746:	2112      	movs	r1, #18
 8008748:	6878      	ldr	r0, [r7, #4]
 800874a:	f7ff fdc1 	bl	80082d0 <ism330dhcx_write_reg>
 800874e:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl3_c, 1);
  }

  return ret;
 8008750:	68fb      	ldr	r3, [r7, #12]
}
 8008752:	4618      	mov	r0, r3
 8008754:	3710      	adds	r7, #16
 8008756:	46bd      	mov	sp, r7
 8008758:	bd80      	pop	{r7, pc}

0800875a <ism330dhcx_reset_get>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 800875a:	b580      	push	{r7, lr}
 800875c:	b084      	sub	sp, #16
 800875e:	af00      	add	r7, sp, #0
 8008760:	6078      	str	r0, [r7, #4]
 8008762:	6039      	str	r1, [r7, #0]
  ism330dhcx_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL3_C,
 8008764:	f107 0208 	add.w	r2, r7, #8
 8008768:	2301      	movs	r3, #1
 800876a:	2112      	movs	r1, #18
 800876c:	6878      	ldr	r0, [r7, #4]
 800876e:	f7ff fd97 	bl	80082a0 <ism330dhcx_read_reg>
 8008772:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl3_c, 1);
  *val = ctrl3_c.sw_reset;
 8008774:	7a3b      	ldrb	r3, [r7, #8]
 8008776:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800877a:	b2db      	uxtb	r3, r3
 800877c:	461a      	mov	r2, r3
 800877e:	683b      	ldr	r3, [r7, #0]
 8008780:	701a      	strb	r2, [r3, #0]

  return ret;
 8008782:	68fb      	ldr	r3, [r7, #12]
}
 8008784:	4618      	mov	r0, r3
 8008786:	3710      	adds	r7, #16
 8008788:	46bd      	mov	sp, r7
 800878a:	bd80      	pop	{r7, pc}

0800878c <ism330dhcx_fifo_watermark_set>:
  * @param  val    Change the values of wtm in reg FIFO_CTRL1
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_watermark_set(stmdev_ctx_t *ctx, uint16_t val)
{
 800878c:	b580      	push	{r7, lr}
 800878e:	b086      	sub	sp, #24
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
 8008794:	460b      	mov	r3, r1
 8008796:	807b      	strh	r3, [r7, #2]
  ism330dhcx_fifo_ctrl1_t fifo_ctrl1;
  ism330dhcx_fifo_ctrl2_t fifo_ctrl2;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_CTRL2,
 8008798:	f107 020c 	add.w	r2, r7, #12
 800879c:	2301      	movs	r3, #1
 800879e:	2108      	movs	r1, #8
 80087a0:	6878      	ldr	r0, [r7, #4]
 80087a2:	f7ff fd7d 	bl	80082a0 <ism330dhcx_read_reg>
 80087a6:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&fifo_ctrl2, 1);

  if (ret == 0)
 80087a8:	697b      	ldr	r3, [r7, #20]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d111      	bne.n	80087d2 <ism330dhcx_fifo_watermark_set+0x46>
  {
    fifo_ctrl2.wtm = (uint8_t)(val / 256U) & 0x01U;
 80087ae:	887b      	ldrh	r3, [r7, #2]
 80087b0:	0a1b      	lsrs	r3, r3, #8
 80087b2:	b29b      	uxth	r3, r3
 80087b4:	f003 0301 	and.w	r3, r3, #1
 80087b8:	b2da      	uxtb	r2, r3
 80087ba:	7b3b      	ldrb	r3, [r7, #12]
 80087bc:	f362 0300 	bfi	r3, r2, #0, #1
 80087c0:	733b      	strb	r3, [r7, #12]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FIFO_CTRL2,
 80087c2:	f107 020c 	add.w	r2, r7, #12
 80087c6:	2301      	movs	r3, #1
 80087c8:	2108      	movs	r1, #8
 80087ca:	6878      	ldr	r0, [r7, #4]
 80087cc:	f7ff fd80 	bl	80082d0 <ism330dhcx_write_reg>
 80087d0:	6178      	str	r0, [r7, #20]
                               (uint8_t *)&fifo_ctrl2, 1);
  }

  if (ret == 0)
 80087d2:	697b      	ldr	r3, [r7, #20]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d10a      	bne.n	80087ee <ism330dhcx_fifo_watermark_set+0x62>
  {
    fifo_ctrl1.wtm = (uint8_t)(val - (fifo_ctrl2.wtm * 256U));
 80087d8:	887b      	ldrh	r3, [r7, #2]
 80087da:	b2db      	uxtb	r3, r3
 80087dc:	743b      	strb	r3, [r7, #16]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FIFO_CTRL1,
 80087de:	f107 0210 	add.w	r2, r7, #16
 80087e2:	2301      	movs	r3, #1
 80087e4:	2107      	movs	r1, #7
 80087e6:	6878      	ldr	r0, [r7, #4]
 80087e8:	f7ff fd72 	bl	80082d0 <ism330dhcx_write_reg>
 80087ec:	6178      	str	r0, [r7, #20]
                               (uint8_t *)&fifo_ctrl1, 1);
  }

  return ret;
 80087ee:	697b      	ldr	r3, [r7, #20]
}
 80087f0:	4618      	mov	r0, r3
 80087f2:	3718      	adds	r7, #24
 80087f4:	46bd      	mov	sp, r7
 80087f6:	bd80      	pop	{r7, pc}

080087f8 <ism330dhcx_fifo_xl_batch_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_xl_batch_set(stmdev_ctx_t *ctx,
                                     ism330dhcx_bdr_xl_t val)
{
 80087f8:	b580      	push	{r7, lr}
 80087fa:	b084      	sub	sp, #16
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
 8008800:	460b      	mov	r3, r1
 8008802:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_fifo_ctrl3_t fifo_ctrl3;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_CTRL3,
 8008804:	f107 0208 	add.w	r2, r7, #8
 8008808:	2301      	movs	r3, #1
 800880a:	2109      	movs	r1, #9
 800880c:	6878      	ldr	r0, [r7, #4]
 800880e:	f7ff fd47 	bl	80082a0 <ism330dhcx_read_reg>
 8008812:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl3, 1);

  if (ret == 0)
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d10f      	bne.n	800883a <ism330dhcx_fifo_xl_batch_set+0x42>
  {
    fifo_ctrl3.bdr_xl = (uint8_t)val;
 800881a:	78fb      	ldrb	r3, [r7, #3]
 800881c:	f003 030f 	and.w	r3, r3, #15
 8008820:	b2da      	uxtb	r2, r3
 8008822:	7a3b      	ldrb	r3, [r7, #8]
 8008824:	f362 0303 	bfi	r3, r2, #0, #4
 8008828:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FIFO_CTRL3,
 800882a:	f107 0208 	add.w	r2, r7, #8
 800882e:	2301      	movs	r3, #1
 8008830:	2109      	movs	r1, #9
 8008832:	6878      	ldr	r0, [r7, #4]
 8008834:	f7ff fd4c 	bl	80082d0 <ism330dhcx_write_reg>
 8008838:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&fifo_ctrl3, 1);
  }

  return ret;
 800883a:	68fb      	ldr	r3, [r7, #12]
}
 800883c:	4618      	mov	r0, r3
 800883e:	3710      	adds	r7, #16
 8008840:	46bd      	mov	sp, r7
 8008842:	bd80      	pop	{r7, pc}

08008844 <ism330dhcx_fifo_gy_batch_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_gy_batch_set(stmdev_ctx_t *ctx,
                                     ism330dhcx_bdr_gy_t val)
{
 8008844:	b580      	push	{r7, lr}
 8008846:	b084      	sub	sp, #16
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
 800884c:	460b      	mov	r3, r1
 800884e:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_fifo_ctrl3_t fifo_ctrl3;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_CTRL3,
 8008850:	f107 0208 	add.w	r2, r7, #8
 8008854:	2301      	movs	r3, #1
 8008856:	2109      	movs	r1, #9
 8008858:	6878      	ldr	r0, [r7, #4]
 800885a:	f7ff fd21 	bl	80082a0 <ism330dhcx_read_reg>
 800885e:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl3, 1);

  if (ret == 0)
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d10f      	bne.n	8008886 <ism330dhcx_fifo_gy_batch_set+0x42>
  {
    fifo_ctrl3.bdr_gy = (uint8_t)val;
 8008866:	78fb      	ldrb	r3, [r7, #3]
 8008868:	f003 030f 	and.w	r3, r3, #15
 800886c:	b2da      	uxtb	r2, r3
 800886e:	7a3b      	ldrb	r3, [r7, #8]
 8008870:	f362 1307 	bfi	r3, r2, #4, #4
 8008874:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FIFO_CTRL3,
 8008876:	f107 0208 	add.w	r2, r7, #8
 800887a:	2301      	movs	r3, #1
 800887c:	2109      	movs	r1, #9
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f7ff fd26 	bl	80082d0 <ism330dhcx_write_reg>
 8008884:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&fifo_ctrl3, 1);
  }

  return ret;
 8008886:	68fb      	ldr	r3, [r7, #12]
}
 8008888:	4618      	mov	r0, r3
 800888a:	3710      	adds	r7, #16
 800888c:	46bd      	mov	sp, r7
 800888e:	bd80      	pop	{r7, pc}

08008890 <ism330dhcx_fifo_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_mode_set(stmdev_ctx_t *ctx,
                                 ism330dhcx_fifo_mode_t val)
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b084      	sub	sp, #16
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
 8008898:	460b      	mov	r3, r1
 800889a:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_fifo_ctrl4_t fifo_ctrl4;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_CTRL4,
 800889c:	f107 0208 	add.w	r2, r7, #8
 80088a0:	2301      	movs	r3, #1
 80088a2:	210a      	movs	r1, #10
 80088a4:	6878      	ldr	r0, [r7, #4]
 80088a6:	f7ff fcfb 	bl	80082a0 <ism330dhcx_read_reg>
 80088aa:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl4, 1);

  if (ret == 0)
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d10f      	bne.n	80088d2 <ism330dhcx_fifo_mode_set+0x42>
  {
    fifo_ctrl4.fifo_mode = (uint8_t)val;
 80088b2:	78fb      	ldrb	r3, [r7, #3]
 80088b4:	f003 0307 	and.w	r3, r3, #7
 80088b8:	b2da      	uxtb	r2, r3
 80088ba:	7a3b      	ldrb	r3, [r7, #8]
 80088bc:	f362 0302 	bfi	r3, r2, #0, #3
 80088c0:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FIFO_CTRL4,
 80088c2:	f107 0208 	add.w	r2, r7, #8
 80088c6:	2301      	movs	r3, #1
 80088c8:	210a      	movs	r1, #10
 80088ca:	6878      	ldr	r0, [r7, #4]
 80088cc:	f7ff fd00 	bl	80082d0 <ism330dhcx_write_reg>
 80088d0:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&fifo_ctrl4, 1);
  }

  return ret;
 80088d2:	68fb      	ldr	r3, [r7, #12]
}
 80088d4:	4618      	mov	r0, r3
 80088d6:	3710      	adds	r7, #16
 80088d8:	46bd      	mov	sp, r7
 80088da:	bd80      	pop	{r7, pc}

080088dc <ism330dhcx_fifo_data_level_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_data_level_get(stmdev_ctx_t *ctx,
                                       uint16_t *val)
{
 80088dc:	b580      	push	{r7, lr}
 80088de:	b086      	sub	sp, #24
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
 80088e4:	6039      	str	r1, [r7, #0]
  ism330dhcx_fifo_status1_t fifo_status1;
  ism330dhcx_fifo_status2_t fifo_status2;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_STATUS1,
 80088e6:	f107 0210 	add.w	r2, r7, #16
 80088ea:	2301      	movs	r3, #1
 80088ec:	213a      	movs	r1, #58	; 0x3a
 80088ee:	6878      	ldr	r0, [r7, #4]
 80088f0:	f7ff fcd6 	bl	80082a0 <ism330dhcx_read_reg>
 80088f4:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&fifo_status1, 1);

  if (ret == 0)
 80088f6:	697b      	ldr	r3, [r7, #20]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d118      	bne.n	800892e <ism330dhcx_fifo_data_level_get+0x52>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_STATUS2,
 80088fc:	f107 020c 	add.w	r2, r7, #12
 8008900:	2301      	movs	r3, #1
 8008902:	213b      	movs	r1, #59	; 0x3b
 8008904:	6878      	ldr	r0, [r7, #4]
 8008906:	f7ff fccb 	bl	80082a0 <ism330dhcx_read_reg>
 800890a:	6178      	str	r0, [r7, #20]
                              (uint8_t *)&fifo_status2, 1);
    *val = fifo_status2.diff_fifo;
 800890c:	7b3b      	ldrb	r3, [r7, #12]
 800890e:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8008912:	b2db      	uxtb	r3, r3
 8008914:	b29a      	uxth	r2, r3
 8008916:	683b      	ldr	r3, [r7, #0]
 8008918:	801a      	strh	r2, [r3, #0]
    *val = (*val * 256U) +  fifo_status1.diff_fifo;
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	881b      	ldrh	r3, [r3, #0]
 800891e:	021b      	lsls	r3, r3, #8
 8008920:	b29a      	uxth	r2, r3
 8008922:	7c3b      	ldrb	r3, [r7, #16]
 8008924:	b29b      	uxth	r3, r3
 8008926:	4413      	add	r3, r2
 8008928:	b29a      	uxth	r2, r3
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	801a      	strh	r2, [r3, #0]
  }

  return ret;
 800892e:	697b      	ldr	r3, [r7, #20]
}
 8008930:	4618      	mov	r0, r3
 8008932:	3718      	adds	r7, #24
 8008934:	46bd      	mov	sp, r7
 8008936:	bd80      	pop	{r7, pc}

08008938 <ism330dhcx_fsm_enable_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fsm_enable_get(stmdev_ctx_t *ctx,
                                  ism330dhcx_emb_fsm_enable_t *val)
{
 8008938:	b580      	push	{r7, lr}
 800893a:	b084      	sub	sp, #16
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
 8008940:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 8008942:	2102      	movs	r1, #2
 8008944:	6878      	ldr	r0, [r7, #4]
 8008946:	f7ff feab 	bl	80086a0 <ism330dhcx_mem_bank_set>
 800894a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d106      	bne.n	8008960 <ism330dhcx_fsm_enable_get+0x28>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_A,
                              (uint8_t *)&val->fsm_enable_a, 1);
 8008952:	683a      	ldr	r2, [r7, #0]
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_A,
 8008954:	2301      	movs	r3, #1
 8008956:	2146      	movs	r1, #70	; 0x46
 8008958:	6878      	ldr	r0, [r7, #4]
 800895a:	f7ff fca1 	bl	80082a0 <ism330dhcx_read_reg>
 800895e:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d107      	bne.n	8008976 <ism330dhcx_fsm_enable_get+0x3e>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_B,
                              (uint8_t *)&val->fsm_enable_b, 1);
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	1c5a      	adds	r2, r3, #1
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_B,
 800896a:	2301      	movs	r3, #1
 800896c:	2147      	movs	r1, #71	; 0x47
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	f7ff fc96 	bl	80082a0 <ism330dhcx_read_reg>
 8008974:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d104      	bne.n	8008986 <ism330dhcx_fsm_enable_get+0x4e>
  {
    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 800897c:	2100      	movs	r1, #0
 800897e:	6878      	ldr	r0, [r7, #4]
 8008980:	f7ff fe8e 	bl	80086a0 <ism330dhcx_mem_bank_set>
 8008984:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8008986:	68fb      	ldr	r3, [r7, #12]
}
 8008988:	4618      	mov	r0, r3
 800898a:	3710      	adds	r7, #16
 800898c:	46bd      	mov	sp, r7
 800898e:	bd80      	pop	{r7, pc}

08008990 <ism330dhcx_fsm_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                     ism330dhcx_fsm_odr_t *val)
{
 8008990:	b580      	push	{r7, lr}
 8008992:	b084      	sub	sp, #16
 8008994:	af00      	add	r7, sp, #0
 8008996:	6078      	str	r0, [r7, #4]
 8008998:	6039      	str	r1, [r7, #0]
  ism330dhcx_emb_func_odr_cfg_b_t emb_func_odr_cfg_b;
  int32_t ret;
  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 800899a:	2102      	movs	r1, #2
 800899c:	6878      	ldr	r0, [r7, #4]
 800899e:	f7ff fe7f 	bl	80086a0 <ism330dhcx_mem_bank_set>
 80089a2:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d107      	bne.n	80089ba <ism330dhcx_fsm_data_rate_get+0x2a>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_EMB_FUNC_ODR_CFG_B,
 80089aa:	f107 0208 	add.w	r2, r7, #8
 80089ae:	2301      	movs	r3, #1
 80089b0:	215f      	movs	r1, #95	; 0x5f
 80089b2:	6878      	ldr	r0, [r7, #4]
 80089b4:	f7ff fc74 	bl	80082a0 <ism330dhcx_read_reg>
 80089b8:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&emb_func_odr_cfg_b, 1);
  }

  if (ret == 0)
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d104      	bne.n	80089ca <ism330dhcx_fsm_data_rate_get+0x3a>
  {
    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 80089c0:	2100      	movs	r1, #0
 80089c2:	6878      	ldr	r0, [r7, #4]
 80089c4:	f7ff fe6c 	bl	80086a0 <ism330dhcx_mem_bank_set>
 80089c8:	60f8      	str	r0, [r7, #12]
  }

  switch (emb_func_odr_cfg_b.fsm_odr)
 80089ca:	7a3b      	ldrb	r3, [r7, #8]
 80089cc:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80089d0:	b2db      	uxtb	r3, r3
 80089d2:	2b03      	cmp	r3, #3
 80089d4:	d81a      	bhi.n	8008a0c <ism330dhcx_fsm_data_rate_get+0x7c>
 80089d6:	a201      	add	r2, pc, #4	; (adr r2, 80089dc <ism330dhcx_fsm_data_rate_get+0x4c>)
 80089d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089dc:	080089ed 	.word	0x080089ed
 80089e0:	080089f5 	.word	0x080089f5
 80089e4:	080089fd 	.word	0x080089fd
 80089e8:	08008a05 	.word	0x08008a05
  {
    case ISM330DHCX_ODR_FSM_12Hz5:
      *val = ISM330DHCX_ODR_FSM_12Hz5;
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	2200      	movs	r2, #0
 80089f0:	701a      	strb	r2, [r3, #0]
      break;
 80089f2:	e00f      	b.n	8008a14 <ism330dhcx_fsm_data_rate_get+0x84>

    case ISM330DHCX_ODR_FSM_26Hz:
      *val = ISM330DHCX_ODR_FSM_26Hz;
 80089f4:	683b      	ldr	r3, [r7, #0]
 80089f6:	2201      	movs	r2, #1
 80089f8:	701a      	strb	r2, [r3, #0]
      break;
 80089fa:	e00b      	b.n	8008a14 <ism330dhcx_fsm_data_rate_get+0x84>

    case ISM330DHCX_ODR_FSM_52Hz:
      *val = ISM330DHCX_ODR_FSM_52Hz;
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	2202      	movs	r2, #2
 8008a00:	701a      	strb	r2, [r3, #0]
      break;
 8008a02:	e007      	b.n	8008a14 <ism330dhcx_fsm_data_rate_get+0x84>

    case ISM330DHCX_ODR_FSM_104Hz:
      *val = ISM330DHCX_ODR_FSM_104Hz;
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	2203      	movs	r2, #3
 8008a08:	701a      	strb	r2, [r3, #0]
      break;
 8008a0a:	e003      	b.n	8008a14 <ism330dhcx_fsm_data_rate_get+0x84>

    default:
      *val = ISM330DHCX_ODR_FSM_12Hz5;
 8008a0c:	683b      	ldr	r3, [r7, #0]
 8008a0e:	2200      	movs	r2, #0
 8008a10:	701a      	strb	r2, [r3, #0]
      break;
 8008a12:	bf00      	nop
  }

  return ret;
 8008a14:	68fb      	ldr	r3, [r7, #12]
}
 8008a16:	4618      	mov	r0, r3
 8008a18:	3710      	adds	r7, #16
 8008a1a:	46bd      	mov	sp, r7
 8008a1c:	bd80      	pop	{r7, pc}
 8008a1e:	bf00      	nop

08008a20 <ism330dhcx_mlc_get>:
  * @param  val      Get the values of mlc_en in
  *                  reg EMB_FUNC_EN_B
  *
  */
int32_t ism330dhcx_mlc_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b084      	sub	sp, #16
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
 8008a28:	6039      	str	r1, [r7, #0]
  ism330dhcx_emb_func_en_b_t reg;
  int32_t ret;
  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 8008a2a:	2102      	movs	r1, #2
 8008a2c:	6878      	ldr	r0, [r7, #4]
 8008a2e:	f7ff fe37 	bl	80086a0 <ism330dhcx_mem_bank_set>
 8008a32:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d107      	bne.n	8008a4a <ism330dhcx_mlc_get+0x2a>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_EMB_FUNC_EN_B,
 8008a3a:	f107 0208 	add.w	r2, r7, #8
 8008a3e:	2301      	movs	r3, #1
 8008a40:	2105      	movs	r1, #5
 8008a42:	6878      	ldr	r0, [r7, #4]
 8008a44:	f7ff fc2c 	bl	80082a0 <ism330dhcx_read_reg>
 8008a48:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&reg, 1);
  }

  if (ret == 0)
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d10b      	bne.n	8008a68 <ism330dhcx_mlc_get+0x48>
  {
    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 8008a50:	2100      	movs	r1, #0
 8008a52:	6878      	ldr	r0, [r7, #4]
 8008a54:	f7ff fe24 	bl	80086a0 <ism330dhcx_mem_bank_set>
 8008a58:	60f8      	str	r0, [r7, #12]
    *val  = reg.mlc_en;
 8008a5a:	7a3b      	ldrb	r3, [r7, #8]
 8008a5c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8008a60:	b2db      	uxtb	r3, r3
 8008a62:	461a      	mov	r2, r3
 8008a64:	683b      	ldr	r3, [r7, #0]
 8008a66:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 8008a68:	68fb      	ldr	r3, [r7, #12]
}
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	3710      	adds	r7, #16
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	bd80      	pop	{r7, pc}
	...

08008a74 <ism330dhcx_mlc_data_rate_get>:
  *                  reg EMB_FUNC_ODR_CFG_C
  *
  */
int32_t ism330dhcx_mlc_data_rate_get(stmdev_ctx_t *ctx,
                                     ism330dhcx_mlc_odr_t *val)
{
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b084      	sub	sp, #16
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
 8008a7c:	6039      	str	r1, [r7, #0]
  ism330dhcx_emb_func_odr_cfg_c_t reg;
  int32_t ret;
  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 8008a7e:	2102      	movs	r1, #2
 8008a80:	6878      	ldr	r0, [r7, #4]
 8008a82:	f7ff fe0d 	bl	80086a0 <ism330dhcx_mem_bank_set>
 8008a86:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d107      	bne.n	8008a9e <ism330dhcx_mlc_data_rate_get+0x2a>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_EMB_FUNC_ODR_CFG_C,
 8008a8e:	f107 0208 	add.w	r2, r7, #8
 8008a92:	2301      	movs	r3, #1
 8008a94:	2160      	movs	r1, #96	; 0x60
 8008a96:	6878      	ldr	r0, [r7, #4]
 8008a98:	f7ff fc02 	bl	80082a0 <ism330dhcx_read_reg>
 8008a9c:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&reg, 1);
  }

  if (ret == 0)
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d12a      	bne.n	8008afa <ism330dhcx_mlc_data_rate_get+0x86>
  {
    switch (reg.mlc_odr)
 8008aa4:	7a3b      	ldrb	r3, [r7, #8]
 8008aa6:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8008aaa:	b2db      	uxtb	r3, r3
 8008aac:	2b03      	cmp	r3, #3
 8008aae:	d81b      	bhi.n	8008ae8 <ism330dhcx_mlc_data_rate_get+0x74>
 8008ab0:	a201      	add	r2, pc, #4	; (adr r2, 8008ab8 <ism330dhcx_mlc_data_rate_get+0x44>)
 8008ab2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ab6:	bf00      	nop
 8008ab8:	08008ac9 	.word	0x08008ac9
 8008abc:	08008ad1 	.word	0x08008ad1
 8008ac0:	08008ad9 	.word	0x08008ad9
 8008ac4:	08008ae1 	.word	0x08008ae1
    {
      case ISM330DHCX_ODR_PRGS_12Hz5:
        *val = ISM330DHCX_ODR_PRGS_12Hz5;
 8008ac8:	683b      	ldr	r3, [r7, #0]
 8008aca:	2200      	movs	r2, #0
 8008acc:	701a      	strb	r2, [r3, #0]
        break;
 8008ace:	e00f      	b.n	8008af0 <ism330dhcx_mlc_data_rate_get+0x7c>

      case ISM330DHCX_ODR_PRGS_26Hz:
        *val = ISM330DHCX_ODR_PRGS_26Hz;
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	2201      	movs	r2, #1
 8008ad4:	701a      	strb	r2, [r3, #0]
        break;
 8008ad6:	e00b      	b.n	8008af0 <ism330dhcx_mlc_data_rate_get+0x7c>

      case ISM330DHCX_ODR_PRGS_52Hz:
        *val = ISM330DHCX_ODR_PRGS_52Hz;
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	2202      	movs	r2, #2
 8008adc:	701a      	strb	r2, [r3, #0]
        break;
 8008ade:	e007      	b.n	8008af0 <ism330dhcx_mlc_data_rate_get+0x7c>

      case ISM330DHCX_ODR_PRGS_104Hz:
        *val = ISM330DHCX_ODR_PRGS_104Hz;
 8008ae0:	683b      	ldr	r3, [r7, #0]
 8008ae2:	2203      	movs	r2, #3
 8008ae4:	701a      	strb	r2, [r3, #0]
        break;
 8008ae6:	e003      	b.n	8008af0 <ism330dhcx_mlc_data_rate_get+0x7c>

      default:
        *val = ISM330DHCX_ODR_PRGS_12Hz5;
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	2200      	movs	r2, #0
 8008aec:	701a      	strb	r2, [r3, #0]
        break;
 8008aee:	bf00      	nop
    }

    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 8008af0:	2100      	movs	r1, #0
 8008af2:	6878      	ldr	r0, [r7, #4]
 8008af4:	f7ff fdd4 	bl	80086a0 <ism330dhcx_mem_bank_set>
 8008af8:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8008afa:	68fb      	ldr	r3, [r7, #12]
}
 8008afc:	4618      	mov	r0, r3
 8008afe:	3710      	adds	r7, #16
 8008b00:	46bd      	mov	sp, r7
 8008b02:	bd80      	pop	{r7, pc}

08008b04 <funchclassifier83.constprop.0>:
 8008b04:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8008bc0 <funchclassifier83.constprop.0+0xbc>
 8008b08:	b570      	push	{r4, r5, r6, lr}
 8008b0a:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8008bc4 <funchclassifier83.constprop.0+0xc0>
 8008b0e:	f04f 0e21 	mov.w	lr, #33	; 0x21
 8008b12:	eddf 6a2d 	vldr	s13, [pc, #180]	; 8008bc8 <funchclassifier83.constprop.0+0xc4>
 8008b16:	f240 1c21 	movw	ip, #289	; 0x121
 8008b1a:	ed9f 5a2c 	vldr	s10, [pc, #176]	; 8008bcc <funchclassifier83.constprop.0+0xc8>
 8008b1e:	eddf 5a2c 	vldr	s11, [pc, #176]	; 8008bd0 <funchclassifier83.constprop.0+0xcc>
 8008b22:	eeb0 6a47 	vmov.f32	s12, s14
 8008b26:	4d2b      	ldr	r5, [pc, #172]	; (8008bd4 <funchclassifier83.constprop.0+0xd0>)
 8008b28:	4e2b      	ldr	r6, [pc, #172]	; (8008bd8 <funchclassifier83.constprop.0+0xd4>)
 8008b2a:	4c2c      	ldr	r4, [pc, #176]	; (8008bdc <funchclassifier83.constprop.0+0xd8>)
 8008b2c:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8008b30:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8008b34:	ee17 3a10 	vmov	r3, s14
 8008b38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b3c:	b299      	uxth	r1, r3
 8008b3e:	ee16 3a90 	vmov	r3, s13
 8008b42:	b29a      	uxth	r2, r3
 8008b44:	ee17 3a90 	vmov	r3, s15
 8008b48:	4291      	cmp	r1, r2
 8008b4a:	b29b      	uxth	r3, r3
 8008b4c:	d219      	bcs.n	8008b82 <funchclassifier83.constprop.0+0x7e>
 8008b4e:	ed95 7a00 	vldr	s14, [r5]
 8008b52:	18c8      	adds	r0, r1, r3
 8008b54:	1a80      	subs	r0, r0, r2
 8008b56:	eb06 0181 	add.w	r1, r6, r1, lsl #2
 8008b5a:	b280      	uxth	r0, r0
 8008b5c:	461a      	mov	r2, r3
 8008b5e:	ecf1 7a01 	vldmia	r1!, {s15}
 8008b62:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8008b66:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8008b6a:	edd2 6a00 	vldr	s13, [r2]
 8008b6e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008b72:	3b01      	subs	r3, #1
 8008b74:	b29b      	uxth	r3, r3
 8008b76:	4283      	cmp	r3, r0
 8008b78:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008b7c:	d1ee      	bne.n	8008b5c <funchclassifier83.constprop.0+0x58>
 8008b7e:	ed85 7a00 	vstr	s14, [r5]
 8008b82:	f10e 0201 	add.w	r2, lr, #1
 8008b86:	4562      	cmp	r2, ip
 8008b88:	fa1f f38e 	uxth.w	r3, lr
 8008b8c:	f105 0504 	add.w	r5, r5, #4
 8008b90:	d015      	beq.n	8008bbe <funchclassifier83.constprop.0+0xba>
 8008b92:	ee07 2a90 	vmov	s15, r2
 8008b96:	f1ae 0140 	sub.w	r1, lr, #64	; 0x40
 8008b9a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8008b9e:	ee07 1a10 	vmov	s14, r1
 8008ba2:	ee07 3a90 	vmov	s15, r3
 8008ba6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008baa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008bae:	4696      	mov	lr, r2
 8008bb0:	fe87 7a06 	vmaxnm.f32	s14, s14, s12
 8008bb4:	fec6 6ac5 	vminnm.f32	s13, s13, s10
 8008bb8:	fec7 7ae5 	vminnm.f32	s15, s15, s11
 8008bbc:	e7b6      	b.n	8008b2c <funchclassifier83.constprop.0+0x28>
 8008bbe:	bd70      	pop	{r4, r5, r6, pc}
 8008bc0:	00000000 	.word	0x00000000
 8008bc4:	42000000 	.word	0x42000000
 8008bc8:	42040000 	.word	0x42040000
 8008bcc:	43800000 	.word	0x43800000
 8008bd0:	42800000 	.word	0x42800000
 8008bd4:	20001024 	.word	0x20001024
 8008bd8:	20001424 	.word	0x20001424
 8008bdc:	20000f20 	.word	0x20000f20

08008be0 <funchclassifier84.constprop.2>:
 8008be0:	b538      	push	{r3, r4, r5, lr}
 8008be2:	4b7f      	ldr	r3, [pc, #508]	; (8008de0 <funchclassifier84.constprop.2+0x200>)
 8008be4:	ed2d 8b0a 	vpush	{d8-d12}
 8008be8:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 8008bec:	ecb3 8a01 	vldmia	r3!, {s16}
 8008bf0:	ecf3 7a01 	vldmia	r3!, {s15}
 8008bf4:	4293      	cmp	r3, r2
 8008bf6:	ee38 8a27 	vadd.f32	s16, s16, s15
 8008bfa:	d1f9      	bne.n	8008bf0 <funchclassifier84.constprop.2+0x10>
 8008bfc:	ed9f 7a79 	vldr	s14, [pc, #484]	; 8008de4 <funchclassifier84.constprop.2+0x204>
 8008c00:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008c04:	eddf 7a78 	vldr	s15, [pc, #480]	; 8008de8 <funchclassifier84.constprop.2+0x208>
 8008c08:	2802      	cmp	r0, #2
 8008c0a:	ee28 8a07 	vmul.f32	s16, s16, s14
 8008c0e:	ee80 9a27 	vdiv.f32	s18, s0, s15
 8008c12:	d14b      	bne.n	8008cac <funchclassifier84.constprop.2+0xcc>
 8008c14:	ee80 aaa7 	vdiv.f32	s20, s1, s15
 8008c18:	2400      	movs	r4, #0
 8008c1a:	ed9f ca74 	vldr	s24, [pc, #464]	; 8008dec <funchclassifier84.constprop.2+0x20c>
 8008c1e:	eddf aa74 	vldr	s21, [pc, #464]	; 8008df0 <funchclassifier84.constprop.2+0x210>
 8008c22:	ed9f ba74 	vldr	s22, [pc, #464]	; 8008df4 <funchclassifier84.constprop.2+0x214>
 8008c26:	eddf ba74 	vldr	s23, [pc, #464]	; 8008df8 <funchclassifier84.constprop.2+0x218>
 8008c2a:	ee3a aa0a 	vadd.f32	s20, s20, s20
 8008c2e:	4d73      	ldr	r5, [pc, #460]	; (8008dfc <funchclassifier84.constprop.2+0x21c>)
 8008c30:	e026      	b.n	8008c80 <funchclassifier84.constprop.2+0xa0>
 8008c32:	ee60 9a0b 	vmul.f32	s19, s0, s22
 8008c36:	eeb0 0a69 	vmov.f32	s0, s19
 8008c3a:	f005 f8ad 	bl	800dd98 <sinf>
 8008c3e:	eec0 7a29 	vdiv.f32	s15, s0, s19
 8008c42:	ee67 9a8a 	vmul.f32	s19, s15, s20
 8008c46:	ee29 0a28 	vmul.f32	s0, s18, s17
 8008c4a:	eeb4 0aea 	vcmpe.f32	s0, s21
 8008c4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c52:	dd04      	ble.n	8008c5e <funchclassifier84.constprop.2+0x7e>
 8008c54:	eeb4 0aeb 	vcmpe.f32	s0, s23
 8008c58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c5c:	d476      	bmi.n	8008d4c <funchclassifier84.constprop.2+0x16c>
 8008c5e:	ee60 8a0b 	vmul.f32	s17, s0, s22
 8008c62:	eeb0 0a68 	vmov.f32	s0, s17
 8008c66:	f005 f897 	bl	800dd98 <sinf>
 8008c6a:	eec0 7a28 	vdiv.f32	s15, s0, s17
 8008c6e:	ee67 7a89 	vmul.f32	s15, s15, s18
 8008c72:	ee79 9ae7 	vsub.f32	s19, s19, s15
 8008c76:	3401      	adds	r4, #1
 8008c78:	2c41      	cmp	r4, #65	; 0x41
 8008c7a:	ece5 9a01 	vstmia	r5!, {s19}
 8008c7e:	d05d      	beq.n	8008d3c <funchclassifier84.constprop.2+0x15c>
 8008c80:	b2a3      	uxth	r3, r4
 8008c82:	ee00 3a10 	vmov	s0, r3
 8008c86:	eeb8 0a40 	vcvt.f32.u32	s0, s0
 8008c8a:	ee70 8a4c 	vsub.f32	s17, s0, s24
 8008c8e:	ee2a 0a28 	vmul.f32	s0, s20, s17
 8008c92:	eeb4 0aea 	vcmpe.f32	s0, s21
 8008c96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c9a:	ddca      	ble.n	8008c32 <funchclassifier84.constprop.2+0x52>
 8008c9c:	eeb4 0aeb 	vcmpe.f32	s0, s23
 8008ca0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ca4:	d5c5      	bpl.n	8008c32 <funchclassifier84.constprop.2+0x52>
 8008ca6:	eef0 9a4a 	vmov.f32	s19, s20
 8008caa:	e7cc      	b.n	8008c46 <funchclassifier84.constprop.2+0x66>
 8008cac:	2800      	cmp	r0, #0
 8008cae:	d150      	bne.n	8008d52 <funchclassifier84.constprop.2+0x172>
 8008cb0:	4604      	mov	r4, r0
 8008cb2:	ed9f aa4e 	vldr	s20, [pc, #312]	; 8008dec <funchclassifier84.constprop.2+0x20c>
 8008cb6:	eddf 9a4e 	vldr	s19, [pc, #312]	; 8008df0 <funchclassifier84.constprop.2+0x210>
 8008cba:	eddf aa4e 	vldr	s21, [pc, #312]	; 8008df4 <funchclassifier84.constprop.2+0x214>
 8008cbe:	ed9f ba4e 	vldr	s22, [pc, #312]	; 8008df8 <funchclassifier84.constprop.2+0x218>
 8008cc2:	4d4e      	ldr	r5, [pc, #312]	; (8008dfc <funchclassifier84.constprop.2+0x21c>)
 8008cc4:	e00e      	b.n	8008ce4 <funchclassifier84.constprop.2+0x104>
 8008cc6:	ee60 8a2a 	vmul.f32	s17, s0, s21
 8008cca:	eeb0 0a68 	vmov.f32	s0, s17
 8008cce:	f005 f863 	bl	800dd98 <sinf>
 8008cd2:	eec0 7a28 	vdiv.f32	s15, s0, s17
 8008cd6:	ee67 7a89 	vmul.f32	s15, s15, s18
 8008cda:	3401      	adds	r4, #1
 8008cdc:	2c41      	cmp	r4, #65	; 0x41
 8008cde:	ece5 7a01 	vstmia	r5!, {s15}
 8008ce2:	d019      	beq.n	8008d18 <funchclassifier84.constprop.2+0x138>
 8008ce4:	b2a3      	uxth	r3, r4
 8008ce6:	ee00 3a10 	vmov	s0, r3
 8008cea:	eeb8 0a40 	vcvt.f32.u32	s0, s0
 8008cee:	ee30 0a4a 	vsub.f32	s0, s0, s20
 8008cf2:	ee20 0a09 	vmul.f32	s0, s0, s18
 8008cf6:	eeb4 0ae9 	vcmpe.f32	s0, s19
 8008cfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008cfe:	dde2      	ble.n	8008cc6 <funchclassifier84.constprop.2+0xe6>
 8008d00:	eeb4 0acb 	vcmpe.f32	s0, s22
 8008d04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d08:	d5dd      	bpl.n	8008cc6 <funchclassifier84.constprop.2+0xe6>
 8008d0a:	eef0 7a49 	vmov.f32	s15, s18
 8008d0e:	3401      	adds	r4, #1
 8008d10:	2c41      	cmp	r4, #65	; 0x41
 8008d12:	ece5 7a01 	vstmia	r5!, {s15}
 8008d16:	d1e5      	bne.n	8008ce4 <funchclassifier84.constprop.2+0x104>
 8008d18:	eeb0 0a48 	vmov.f32	s0, s16
 8008d1c:	f7ff fef2 	bl	8008b04 <funchclassifier83.constprop.0>
 8008d20:	4b37      	ldr	r3, [pc, #220]	; (8008e00 <funchclassifier84.constprop.2+0x220>)
 8008d22:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 8008d26:	edd3 7a00 	vldr	s15, [r3]
 8008d2a:	ee78 7a27 	vadd.f32	s15, s16, s15
 8008d2e:	ece3 7a01 	vstmia	r3!, {s15}
 8008d32:	429a      	cmp	r2, r3
 8008d34:	d1f7      	bne.n	8008d26 <funchclassifier84.constprop.2+0x146>
 8008d36:	ecbd 8b0a 	vpop	{d8-d12}
 8008d3a:	bd38      	pop	{r3, r4, r5, pc}
 8008d3c:	eeb0 0a48 	vmov.f32	s0, s16
 8008d40:	ecbd 8b0a 	vpop	{d8-d12}
 8008d44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d48:	f7ff bedc 	b.w	8008b04 <funchclassifier83.constprop.0>
 8008d4c:	eef0 7a49 	vmov.f32	s15, s18
 8008d50:	e78f      	b.n	8008c72 <funchclassifier84.constprop.2+0x92>
 8008d52:	2400      	movs	r4, #0
 8008d54:	ed9f ca25 	vldr	s24, [pc, #148]	; 8008dec <funchclassifier84.constprop.2+0x20c>
 8008d58:	eddf aa25 	vldr	s21, [pc, #148]	; 8008df0 <funchclassifier84.constprop.2+0x210>
 8008d5c:	ed9f ba25 	vldr	s22, [pc, #148]	; 8008df4 <funchclassifier84.constprop.2+0x214>
 8008d60:	eddf ba25 	vldr	s23, [pc, #148]	; 8008df8 <funchclassifier84.constprop.2+0x218>
 8008d64:	4d25      	ldr	r5, [pc, #148]	; (8008dfc <funchclassifier84.constprop.2+0x21c>)
 8008d66:	e024      	b.n	8008db2 <funchclassifier84.constprop.2+0x1d2>
 8008d68:	ee28 aa8b 	vmul.f32	s20, s17, s22
 8008d6c:	eeb0 0a4a 	vmov.f32	s0, s20
 8008d70:	f005 f812 	bl	800dd98 <sinf>
 8008d74:	eec0 9a0a 	vdiv.f32	s19, s0, s20
 8008d78:	ee69 8a28 	vmul.f32	s17, s18, s17
 8008d7c:	eef4 8aea 	vcmpe.f32	s17, s21
 8008d80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d84:	dd04      	ble.n	8008d90 <funchclassifier84.constprop.2+0x1b0>
 8008d86:	eef4 8aeb 	vcmpe.f32	s17, s23
 8008d8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d8e:	d424      	bmi.n	8008dda <funchclassifier84.constprop.2+0x1fa>
 8008d90:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8008d94:	eeb0 0a68 	vmov.f32	s0, s17
 8008d98:	f004 fffe 	bl	800dd98 <sinf>
 8008d9c:	eec0 7a28 	vdiv.f32	s15, s0, s17
 8008da0:	ee67 7a89 	vmul.f32	s15, s15, s18
 8008da4:	ee79 9ae7 	vsub.f32	s19, s19, s15
 8008da8:	3401      	adds	r4, #1
 8008daa:	2c41      	cmp	r4, #65	; 0x41
 8008dac:	ece5 9a01 	vstmia	r5!, {s19}
 8008db0:	d0c4      	beq.n	8008d3c <funchclassifier84.constprop.2+0x15c>
 8008db2:	b2a3      	uxth	r3, r4
 8008db4:	ee08 3a90 	vmov	s17, r3
 8008db8:	eef8 8a68 	vcvt.f32.u32	s17, s17
 8008dbc:	ee78 8acc 	vsub.f32	s17, s17, s24
 8008dc0:	eef4 8aea 	vcmpe.f32	s17, s21
 8008dc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008dc8:	ddce      	ble.n	8008d68 <funchclassifier84.constprop.2+0x188>
 8008dca:	eef4 8aeb 	vcmpe.f32	s17, s23
 8008dce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008dd2:	d5c9      	bpl.n	8008d68 <funchclassifier84.constprop.2+0x188>
 8008dd4:	eef7 9a00 	vmov.f32	s19, #112	; 0x3f800000  1.0
 8008dd8:	e7ce      	b.n	8008d78 <funchclassifier84.constprop.2+0x198>
 8008dda:	eef0 7a49 	vmov.f32	s15, s18
 8008dde:	e7e1      	b.n	8008da4 <funchclassifier84.constprop.2+0x1c4>
 8008de0:	20001424 	.word	0x20001424
 8008de4:	3b800000 	.word	0x3b800000
 8008de8:	44504000 	.word	0x44504000
 8008dec:	42000000 	.word	0x42000000
 8008df0:	b727c5ac 	.word	0xb727c5ac
 8008df4:	40490fdb 	.word	0x40490fdb
 8008df8:	3727c5ac 	.word	0x3727c5ac
 8008dfc:	20000f20 	.word	0x20000f20
 8008e00:	20001024 	.word	0x20001024

08008e04 <neai_classification_init>:
 8008e04:	4b5b      	ldr	r3, [pc, #364]	; (8008f74 <neai_classification_init+0x170>)
 8008e06:	b430      	push	{r4, r5}
 8008e08:	6018      	str	r0, [r3, #0]
 8008e0a:	f200 53bc 	addw	r3, r0, #1468	; 0x5bc
 8008e0e:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
 8008e12:	ed93 7a00 	vldr	s14, [r3]
 8008e16:	eeb4 7a67 	vcmp.f32	s14, s15
 8008e1a:	f44f 75b7 	mov.w	r5, #366	; 0x16e
 8008e1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e22:	4c55      	ldr	r4, [pc, #340]	; (8008f78 <neai_classification_init+0x174>)
 8008e24:	4955      	ldr	r1, [pc, #340]	; (8008f7c <neai_classification_init+0x178>)
 8008e26:	4a56      	ldr	r2, [pc, #344]	; (8008f80 <neai_classification_init+0x17c>)
 8008e28:	6025      	str	r5, [r4, #0]
 8008e2a:	f500 64b7 	add.w	r4, r0, #1464	; 0x5b8
 8008e2e:	600c      	str	r4, [r1, #0]
 8008e30:	6013      	str	r3, [r2, #0]
 8008e32:	f040 809a 	bne.w	8008f6a <neai_classification_init+0x166>
 8008e36:	f500 63b8 	add.w	r3, r0, #1472	; 0x5c0
 8008e3a:	ed93 7a00 	vldr	s14, [r3]
 8008e3e:	eeb4 7a67 	vcmp.f32	s14, s15
 8008e42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e46:	f040 8090 	bne.w	8008f6a <neai_classification_init+0x166>
 8008e4a:	f200 53c4 	addw	r3, r0, #1476	; 0x5c4
 8008e4e:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8008f84 <neai_classification_init+0x180>
 8008e52:	ed93 7a00 	vldr	s14, [r3]
 8008e56:	eeb4 7a67 	vcmp.f32	s14, s15
 8008e5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e5e:	f040 8084 	bne.w	8008f6a <neai_classification_init+0x166>
 8008e62:	f500 63b9 	add.w	r3, r0, #1480	; 0x5c8
 8008e66:	ed93 7a00 	vldr	s14, [r3]
 8008e6a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8008e6e:	eeb4 7a67 	vcmp.f32	s14, s15
 8008e72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e76:	d178      	bne.n	8008f6a <neai_classification_init+0x166>
 8008e78:	f200 53cc 	addw	r3, r0, #1484	; 0x5cc
 8008e7c:	ed93 7a00 	vldr	s14, [r3]
 8008e80:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8008e84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e88:	d16f      	bne.n	8008f6a <neai_classification_init+0x166>
 8008e8a:	f500 63ba 	add.w	r3, r0, #1488	; 0x5d0
 8008e8e:	ed93 7a00 	vldr	s14, [r3]
 8008e92:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8008e96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e9a:	d166      	bne.n	8008f6a <neai_classification_init+0x166>
 8008e9c:	f200 53d4 	addw	r3, r0, #1492	; 0x5d4
 8008ea0:	ed93 7a00 	vldr	s14, [r3]
 8008ea4:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8008ea8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008eac:	d15d      	bne.n	8008f6a <neai_classification_init+0x166>
 8008eae:	f500 63bb 	add.w	r3, r0, #1496	; 0x5d8
 8008eb2:	ed93 7a00 	vldr	s14, [r3]
 8008eb6:	eeb4 7a67 	vcmp.f32	s14, s15
 8008eba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ebe:	d154      	bne.n	8008f6a <neai_classification_init+0x166>
 8008ec0:	f200 53dc 	addw	r3, r0, #1500	; 0x5dc
 8008ec4:	eddf 7a30 	vldr	s15, [pc, #192]	; 8008f88 <neai_classification_init+0x184>
 8008ec8:	ed93 7a00 	vldr	s14, [r3]
 8008ecc:	eeb4 7a67 	vcmp.f32	s14, s15
 8008ed0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ed4:	d149      	bne.n	8008f6a <neai_classification_init+0x166>
 8008ed6:	f500 63bc 	add.w	r3, r0, #1504	; 0x5e0
 8008eda:	edd3 7a00 	vldr	s15, [r3]
 8008ede:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008ee2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ee6:	d140      	bne.n	8008f6a <neai_classification_init+0x166>
 8008ee8:	f200 53e4 	addw	r3, r0, #1508	; 0x5e4
 8008eec:	edd3 7a00 	vldr	s15, [r3]
 8008ef0:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008ef4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ef8:	d137      	bne.n	8008f6a <neai_classification_init+0x166>
 8008efa:	f500 63bd 	add.w	r3, r0, #1512	; 0x5e8
 8008efe:	ed93 7a00 	vldr	s14, [r3]
 8008f02:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8008f06:	eeb4 7a67 	vcmp.f32	s14, s15
 8008f0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f0e:	d12c      	bne.n	8008f6a <neai_classification_init+0x166>
 8008f10:	f200 53ec 	addw	r3, r0, #1516	; 0x5ec
 8008f14:	ed93 7a00 	vldr	s14, [r3]
 8008f18:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8008f1c:	eeb4 7a67 	vcmp.f32	s14, s15
 8008f20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f24:	d121      	bne.n	8008f6a <neai_classification_init+0x166>
 8008f26:	f500 63be 	add.w	r3, r0, #1520	; 0x5f0
 8008f2a:	eddf 7a18 	vldr	s15, [pc, #96]	; 8008f8c <neai_classification_init+0x188>
 8008f2e:	ed93 7a00 	vldr	s14, [r3]
 8008f32:	eeb4 7a67 	vcmp.f32	s14, s15
 8008f36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f3a:	d116      	bne.n	8008f6a <neai_classification_init+0x166>
 8008f3c:	f200 53f4 	addw	r3, r0, #1524	; 0x5f4
 8008f40:	eddf 7a13 	vldr	s15, [pc, #76]	; 8008f90 <neai_classification_init+0x18c>
 8008f44:	ed93 7a00 	vldr	s14, [r3]
 8008f48:	eeb4 7a67 	vcmp.f32	s14, s15
 8008f4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f50:	d10b      	bne.n	8008f6a <neai_classification_init+0x166>
 8008f52:	f500 60bf 	add.w	r0, r0, #1528	; 0x5f8
 8008f56:	edd0 7a00 	vldr	s15, [r0]
 8008f5a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008f5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f62:	bf14      	ite	ne
 8008f64:	207d      	movne	r0, #125	; 0x7d
 8008f66:	2000      	moveq	r0, #0
 8008f68:	e000      	b.n	8008f6c <neai_classification_init+0x168>
 8008f6a:	207d      	movs	r0, #125	; 0x7d
 8008f6c:	4b09      	ldr	r3, [pc, #36]	; (8008f94 <neai_classification_init+0x190>)
 8008f6e:	7018      	strb	r0, [r3, #0]
 8008f70:	bc30      	pop	{r4, r5}
 8008f72:	4770      	bx	lr
 8008f74:	20000f14 	.word	0x20000f14
 8008f78:	20000f1c 	.word	0x20000f1c
 8008f7c:	20000f18 	.word	0x20000f18
 8008f80:	20000f10 	.word	0x20000f10
 8008f84:	43800000 	.word	0x43800000
 8008f88:	42400000 	.word	0x42400000
 8008f8c:	44504000 	.word	0x44504000
 8008f90:	43d00000 	.word	0x43d00000
 8008f94:	20000019 	.word	0x20000019

08008f98 <neai_classification>:
 8008f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f9c:	ed2d 8b0a 	vpush	{d8-d12}
 8008fa0:	4b40      	ldr	r3, [pc, #256]	; (80090a4 <neai_classification+0x10c>)
 8008fa2:	b089      	sub	sp, #36	; 0x24
 8008fa4:	781b      	ldrb	r3, [r3, #0]
 8008fa6:	9302      	str	r3, [sp, #8]
 8008fa8:	b12b      	cbz	r3, 8008fb6 <neai_classification+0x1e>
 8008faa:	9802      	ldr	r0, [sp, #8]
 8008fac:	b009      	add	sp, #36	; 0x24
 8008fae:	ecbd 8b0a 	vpop	{d8-d12}
 8008fb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fb6:	f8df 9128 	ldr.w	r9, [pc, #296]	; 80090e0 <neai_classification+0x148>
 8008fba:	ed9f 8a3b 	vldr	s16, [pc, #236]	; 80090a8 <neai_classification+0x110>
 8008fbe:	ed9f aa3b 	vldr	s20, [pc, #236]	; 80090ac <neai_classification+0x114>
 8008fc2:	ed9f 9a3b 	vldr	s18, [pc, #236]	; 80090b0 <neai_classification+0x118>
 8008fc6:	eddf 8a3b 	vldr	s17, [pc, #236]	; 80090b4 <neai_classification+0x11c>
 8008fca:	eddf 9a3b 	vldr	s19, [pc, #236]	; 80090b8 <neai_classification+0x120>
 8008fce:	464d      	mov	r5, r9
 8008fd0:	4698      	mov	r8, r3
 8008fd2:	46cb      	mov	fp, r9
 8008fd4:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8008fd8:	4c38      	ldr	r4, [pc, #224]	; (80090bc <neai_classification+0x124>)
 8008fda:	4f39      	ldr	r7, [pc, #228]	; (80090c0 <neai_classification+0x128>)
 8008fdc:	f8cd 9014 	str.w	r9, [sp, #20]
 8008fe0:	9001      	str	r0, [sp, #4]
 8008fe2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008fe6:	2100      	movs	r1, #0
 8008fe8:	4836      	ldr	r0, [pc, #216]	; (80090c4 <neai_classification+0x12c>)
 8008fea:	f001 fac3 	bl	800a574 <memset>
 8008fee:	4a35      	ldr	r2, [pc, #212]	; (80090c4 <neai_classification+0x12c>)
 8008ff0:	9b01      	ldr	r3, [sp, #4]
 8008ff2:	4691      	mov	r9, r2
 8008ff4:	4611      	mov	r1, r2
 8008ff6:	eb03 0088 	add.w	r0, r3, r8, lsl #2
 8008ffa:	4603      	mov	r3, r0
 8008ffc:	edd3 7a00 	vldr	s15, [r3]
 8009000:	ed91 7a00 	vldr	s14, [r1]
 8009004:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8009008:	ee77 7a87 	vadd.f32	s15, s15, s14
 800900c:	ece1 7a01 	vstmia	r1!, {s15}
 8009010:	428c      	cmp	r4, r1
 8009012:	f100 000c 	add.w	r0, r0, #12
 8009016:	d1f0      	bne.n	8008ffa <neai_classification+0x62>
 8009018:	eddf 6a2b 	vldr	s13, [pc, #172]	; 80090c8 <neai_classification+0x130>
 800901c:	2100      	movs	r1, #0
 800901e:	e007      	b.n	8009030 <neai_classification+0x98>
 8009020:	eef0 7a48 	vmov.f32	s15, s16
 8009024:	4294      	cmp	r4, r2
 8009026:	ed42 7a01 	vstr	s15, [r2, #-4]
 800902a:	f101 0101 	add.w	r1, r1, #1
 800902e:	d019      	beq.n	8009064 <neai_classification+0xcc>
 8009030:	ecb2 7a01 	vldmia	r2!, {s14}
 8009034:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8009038:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800903c:	dbf0      	blt.n	8009020 <neai_classification+0x88>
 800903e:	eef1 7ac7 	vsqrt.f32	s15, s14
 8009042:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800904a:	daeb      	bge.n	8009024 <neai_classification+0x8c>
 800904c:	ee07 1a90 	vmov	s15, r1
 8009050:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009054:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8009058:	4294      	cmp	r4, r2
 800905a:	ed42 7a01 	vstr	s15, [r2, #-4]
 800905e:	f101 0101 	add.w	r1, r1, #1
 8009062:	d1e5      	bne.n	8009030 <neai_classification+0x98>
 8009064:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009068:	2100      	movs	r1, #0
 800906a:	4818      	ldr	r0, [pc, #96]	; (80090cc <neai_classification+0x134>)
 800906c:	f001 fa82 	bl	800a574 <memset>
 8009070:	4a17      	ldr	r2, [pc, #92]	; (80090d0 <neai_classification+0x138>)
 8009072:	edd9 7a00 	vldr	s15, [r9]
 8009076:	4611      	mov	r1, r2
 8009078:	ecb1 7a01 	vldmia	r1!, {s14}
 800907c:	428c      	cmp	r4, r1
 800907e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009082:	d1f9      	bne.n	8009078 <neai_classification+0xe0>
 8009084:	ee67 aa8a 	vmul.f32	s21, s15, s20
 8009088:	4b12      	ldr	r3, [pc, #72]	; (80090d4 <neai_classification+0x13c>)
 800908a:	ed9f ba13 	vldr	s22, [pc, #76]	; 80090d8 <neai_classification+0x140>
 800908e:	eddf ba13 	vldr	s23, [pc, #76]	; 80090dc <neai_classification+0x144>
 8009092:	f04f 0a00 	mov.w	sl, #0
 8009096:	461e      	mov	r6, r3
 8009098:	eeb0 ca6a 	vmov.f32	s24, s21
 800909c:	9303      	str	r3, [sp, #12]
 800909e:	9204      	str	r2, [sp, #16]
 80090a0:	e031      	b.n	8009106 <neai_classification+0x16e>
 80090a2:	bf00      	nop
 80090a4:	20000019 	.word	0x20000019
 80090a8:	00000000 	.word	0x00000000
 80090ac:	3b800000 	.word	0x3b800000
 80090b0:	42000000 	.word	0x42000000
 80090b4:	b727c5ac 	.word	0xb727c5ac
 80090b8:	40490fdb 	.word	0x40490fdb
 80090bc:	20001824 	.word	0x20001824
 80090c0:	20001424 	.word	0x20001424
 80090c4:	20001424 	.word	0x20001424
 80090c8:	3b03126f 	.word	0x3b03126f
 80090cc:	20001024 	.word	0x20001024
 80090d0:	20001428 	.word	0x20001428
 80090d4:	20000f20 	.word	0x20000f20
 80090d8:	3f7fb153 	.word	0x3f7fb153
 80090dc:	3727c5ac 	.word	0x3727c5ac
 80090e0:	20001824 	.word	0x20001824
 80090e4:	ee67 aaa9 	vmul.f32	s21, s15, s19
 80090e8:	eeb0 0a6a 	vmov.f32	s0, s21
 80090ec:	f004 fe54 	bl	800dd98 <sinf>
 80090f0:	eec0 7a2a 	vdiv.f32	s15, s0, s21
 80090f4:	ee67 7a8b 	vmul.f32	s15, s15, s22
 80090f8:	f10a 0a01 	add.w	sl, sl, #1
 80090fc:	f1ba 0f41 	cmp.w	sl, #65	; 0x41
 8009100:	ece6 7a01 	vstmia	r6!, {s15}
 8009104:	d01c      	beq.n	8009140 <neai_classification+0x1a8>
 8009106:	fa1f f38a 	uxth.w	r3, sl
 800910a:	ee07 3a90 	vmov	s15, r3
 800910e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009112:	ee77 7ac9 	vsub.f32	s15, s15, s18
 8009116:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800911a:	eef4 7ae8 	vcmpe.f32	s15, s17
 800911e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009122:	dddf      	ble.n	80090e4 <neai_classification+0x14c>
 8009124:	eef4 7aeb 	vcmpe.f32	s15, s23
 8009128:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800912c:	d5da      	bpl.n	80090e4 <neai_classification+0x14c>
 800912e:	eef0 7a4b 	vmov.f32	s15, s22
 8009132:	f10a 0a01 	add.w	sl, sl, #1
 8009136:	f1ba 0f41 	cmp.w	sl, #65	; 0x41
 800913a:	ece6 7a01 	vstmia	r6!, {s15}
 800913e:	d1e2      	bne.n	8009106 <neai_classification+0x16e>
 8009140:	f8df a2d8 	ldr.w	sl, [pc, #728]	; 800941c <neai_classification+0x484>
 8009144:	eeb0 0a4c 	vmov.f32	s0, s24
 8009148:	f7ff fcdc 	bl	8008b04 <funchclassifier83.constprop.0>
 800914c:	eef0 aa4c 	vmov.f32	s21, s24
 8009150:	4650      	mov	r0, sl
 8009152:	9a04      	ldr	r2, [sp, #16]
 8009154:	edd0 7a00 	vldr	s15, [r0]
 8009158:	ee7a 7aa7 	vadd.f32	s15, s21, s15
 800915c:	ece0 7a01 	vstmia	r0!, {s15}
 8009160:	4287      	cmp	r7, r0
 8009162:	d1f7      	bne.n	8009154 <neai_classification+0x1bc>
 8009164:	edd9 7a00 	vldr	s15, [r9]
 8009168:	ecb2 7a01 	vldmia	r2!, {s14}
 800916c:	4294      	cmp	r4, r2
 800916e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009172:	d1f9      	bne.n	8009168 <neai_classification+0x1d0>
 8009174:	ee67 aa8a 	vmul.f32	s21, s15, s20
 8009178:	f04f 0900 	mov.w	r9, #0
 800917c:	9e03      	ldr	r6, [sp, #12]
 800917e:	fa1f f389 	uxth.w	r3, r9
 8009182:	ee07 3a90 	vmov	s15, r3
 8009186:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800918a:	ee77 7ac9 	vsub.f32	s15, s15, s18
 800918e:	ee67 7a88 	vmul.f32	s15, s15, s16
 8009192:	eef4 7ae8 	vcmpe.f32	s15, s17
 8009196:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800919a:	f340 811f 	ble.w	80093dc <neai_classification+0x444>
 800919e:	f109 0901 	add.w	r9, r9, #1
 80091a2:	f1b9 0f41 	cmp.w	r9, #65	; 0x41
 80091a6:	eca6 8a01 	vstmia	r6!, {s16}
 80091aa:	d1e8      	bne.n	800917e <neai_classification+0x1e6>
 80091ac:	eeb0 0a6a 	vmov.f32	s0, s21
 80091b0:	f7ff fca8 	bl	8008b04 <funchclassifier83.constprop.0>
 80091b4:	edda 7a00 	vldr	s15, [sl]
 80091b8:	ee7a 7aa7 	vadd.f32	s15, s21, s15
 80091bc:	ecea 7a01 	vstmia	sl!, {s15}
 80091c0:	4557      	cmp	r7, sl
 80091c2:	d1f7      	bne.n	80091b4 <neai_classification+0x21c>
 80091c4:	eddf 0a90 	vldr	s1, [pc, #576]	; 8009408 <neai_classification+0x470>
 80091c8:	eeb0 0a48 	vmov.f32	s0, s16
 80091cc:	2000      	movs	r0, #0
 80091ce:	f7ff fd07 	bl	8008be0 <funchclassifier84.constprop.2>
 80091d2:	eddf 0a8d 	vldr	s1, [pc, #564]	; 8009408 <neai_classification+0x470>
 80091d6:	2000      	movs	r0, #0
 80091d8:	eeb0 0a48 	vmov.f32	s0, s16
 80091dc:	f7ff fd00 	bl	8008be0 <funchclassifier84.constprop.2>
 80091e0:	4a8a      	ldr	r2, [pc, #552]	; (800940c <neai_classification+0x474>)
 80091e2:	ed12 4a01 	vldr	s8, [r2, #-4]
 80091e6:	eeb0 7a44 	vmov.f32	s14, s8
 80091ea:	ecf2 7a01 	vldmia	r2!, {s15}
 80091ee:	eef4 7a47 	vcmp.f32	s15, s14
 80091f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091f6:	bf48      	it	mi
 80091f8:	eeb0 7a67 	vmovmi.f32	s14, s15
 80091fc:	42ba      	cmp	r2, r7
 80091fe:	d1f4      	bne.n	80091ea <neai_classification+0x252>
 8009200:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8009204:	2200      	movs	r2, #0
 8009206:	eddf 5a82 	vldr	s11, [pc, #520]	; 8009410 <neai_classification+0x478>
 800920a:	eddf 4a82 	vldr	s9, [pc, #520]	; 8009414 <neai_classification+0x47c>
 800920e:	eeb6 5a00 	vmov.f32	s10, #96	; 0x3f000000  0.5
 8009212:	4659      	mov	r1, fp
 8009214:	ee37 6a46 	vsub.f32	s12, s14, s12
 8009218:	4694      	mov	ip, r2
 800921a:	487f      	ldr	r0, [pc, #508]	; (8009418 <neai_classification+0x480>)
 800921c:	4613      	mov	r3, r2
 800921e:	3201      	adds	r2, #1
 8009220:	ee07 2a90 	vmov	s15, r2
 8009224:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009228:	ee67 7aa4 	vmul.f32	s15, s15, s9
 800922c:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8009230:	eef4 5ae7 	vcmpe.f32	s11, s15
 8009234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009238:	eca1 6a01 	vstmia	r1!, {s12}
 800923c:	eef0 6a46 	vmov.f32	s13, s12
 8009240:	d815      	bhi.n	800926e <neai_classification+0x2d6>
 8009242:	4e76      	ldr	r6, [pc, #472]	; (800941c <neai_classification+0x484>)
 8009244:	f10c 0e01 	add.w	lr, ip, #1
 8009248:	eb06 0c8c 	add.w	ip, r6, ip, lsl #2
 800924c:	eddc 3a00 	vldr	s7, [ip]
 8009250:	fa1f fc8e 	uxth.w	ip, lr
 8009254:	ee05 ca90 	vmov	s11, ip
 8009258:	eef8 5a65 	vcvt.f32.u32	s11, s11
 800925c:	eef4 5ae7 	vcmpe.f32	s11, s15
 8009260:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009264:	fec6 6aa3 	vmaxnm.f32	s13, s13, s7
 8009268:	d9eb      	bls.n	8009242 <neai_classification+0x2aa>
 800926a:	ed41 6a01 	vstr	s13, [r1, #-4]
 800926e:	eddb 7a00 	vldr	s15, [fp]
 8009272:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800927a:	bf44      	itt	mi
 800927c:	ed8b 4a00 	vstrmi	s8, [fp]
 8009280:	ed51 6a01 	vldrmi	s13, [r1, #-4]
 8009284:	eef4 6ac7 	vcmpe.f32	s13, s14
 8009288:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800928c:	d503      	bpl.n	8009296 <neai_classification+0x2fe>
 800928e:	b113      	cbz	r3, 8009296 <neai_classification+0x2fe>
 8009290:	6803      	ldr	r3, [r0, #0]
 8009292:	f841 3c04 	str.w	r3, [r1, #-4]
 8009296:	2a7a      	cmp	r2, #122	; 0x7a
 8009298:	f100 0004 	add.w	r0, r0, #4
 800929c:	d1be      	bne.n	800921c <neai_classification+0x284>
 800929e:	f108 0801 	add.w	r8, r8, #1
 80092a2:	f1b8 0f03 	cmp.w	r8, #3
 80092a6:	f50b 7bf4 	add.w	fp, fp, #488	; 0x1e8
 80092aa:	f47f ae9a 	bne.w	8008fe2 <neai_classification+0x4a>
 80092ae:	e9dd 9a05 	ldrd	r9, sl, [sp, #20]
 80092b2:	f8dd b01c 	ldr.w	fp, [sp, #28]
 80092b6:	4b5a      	ldr	r3, [pc, #360]	; (8009420 <neai_classification+0x488>)
 80092b8:	ecf9 7a01 	vldmia	r9!, {s15}
 80092bc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80092c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092c4:	bf48      	it	mi
 80092c6:	eef1 7a67 	vnegmi.f32	s15, s15
 80092ca:	454b      	cmp	r3, r9
 80092cc:	ed49 7a01 	vstr	s15, [r9, #-4]
 80092d0:	d1f2      	bne.n	80092b8 <neai_classification+0x320>
 80092d2:	4b54      	ldr	r3, [pc, #336]	; (8009424 <neai_classification+0x48c>)
 80092d4:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8009410 <neai_classification+0x478>
 80092d8:	6818      	ldr	r0, [r3, #0]
 80092da:	2800      	cmp	r0, #0
 80092dc:	dd12      	ble.n	8009304 <neai_classification+0x36c>
 80092de:	2300      	movs	r3, #0
 80092e0:	4a51      	ldr	r2, [pc, #324]	; (8009428 <neai_classification+0x490>)
 80092e2:	6814      	ldr	r4, [r2, #0]
 80092e4:	eb04 0183 	add.w	r1, r4, r3, lsl #2
 80092e8:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 80092ec:	edd1 7a00 	vldr	s15, [r1]
 80092f0:	edd2 6a00 	vldr	s13, [r2]
 80092f4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80092f8:	3301      	adds	r3, #1
 80092fa:	b29b      	uxth	r3, r3
 80092fc:	4283      	cmp	r3, r0
 80092fe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009302:	dbef      	blt.n	80092e4 <neai_classification+0x34c>
 8009304:	4b49      	ldr	r3, [pc, #292]	; (800942c <neai_classification+0x494>)
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	edd3 7a00 	vldr	s15, [r3]
 800930c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009310:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8009314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009318:	dd73      	ble.n	8009402 <neai_classification+0x46a>
 800931a:	2102      	movs	r1, #2
 800931c:	f10a 0304 	add.w	r3, sl, #4
 8009320:	eddf 8a3b 	vldr	s17, [pc, #236]	; 8009410 <neai_classification+0x478>
 8009324:	edca 8a00 	vstr	s17, [sl]
 8009328:	edca 8a01 	vstr	s17, [sl, #4]
 800932c:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
 8009330:	edd3 7a00 	vldr	s15, [r3]
 8009334:	ee77 7a89 	vadd.f32	s15, s15, s18
 8009338:	edc3 7a00 	vstr	s15, [r3]
 800933c:	ed9a 8a01 	vldr	s16, [sl, #4]
 8009340:	edda 7a00 	vldr	s15, [sl]
 8009344:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8009348:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800934c:	fe38 aa27 	vselgt.f32	s20, s16, s15
 8009350:	eef1 9a04 	vmov.f32	s19, #20	; 0x40a00000  5.0
 8009354:	ee77 7aca 	vsub.f32	s15, s15, s20
 8009358:	ee67 7aa9 	vmul.f32	s15, s15, s19
 800935c:	4a34      	ldr	r2, [pc, #208]	; (8009430 <neai_classification+0x498>)
 800935e:	ee17 0a90 	vmov	r0, s15
 8009362:	8011      	strh	r1, [r2, #0]
 8009364:	f7f7 f8f4 	bl	8000550 <__aeabi_f2d>
 8009368:	ec41 0b10 	vmov	d0, r0, r1
 800936c:	f004 fccc 	bl	800dd08 <exp>
 8009370:	ec51 0b10 	vmov	r0, r1, d0
 8009374:	f7f7 fc3c 	bl	8000bf0 <__aeabi_d2f>
 8009378:	ee78 7a4a 	vsub.f32	s15, s16, s20
 800937c:	ee67 7aa9 	vmul.f32	s15, s15, s19
 8009380:	ee08 0a10 	vmov	s16, r0
 8009384:	ee17 0a90 	vmov	r0, s15
 8009388:	f7f7 f8e2 	bl	8000550 <__aeabi_f2d>
 800938c:	ec41 0b10 	vmov	d0, r0, r1
 8009390:	f004 fcba 	bl	800dd08 <exp>
 8009394:	ec51 0b10 	vmov	r0, r1, d0
 8009398:	f7f7 fc2a 	bl	8000bf0 <__aeabi_d2f>
 800939c:	ee78 8a28 	vadd.f32	s17, s16, s17
 80093a0:	ee07 0a90 	vmov	s15, r0
 80093a4:	ee77 8aa8 	vadd.f32	s17, s15, s17
 80093a8:	ee89 7a28 	vdiv.f32	s14, s18, s17
 80093ac:	ee27 8a08 	vmul.f32	s16, s14, s16
 80093b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80093b4:	eef4 7ac8 	vcmpe.f32	s15, s16
 80093b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093bc:	bfcc      	ite	gt
 80093be:	2301      	movgt	r3, #1
 80093c0:	2300      	movle	r3, #0
 80093c2:	9802      	ldr	r0, [sp, #8]
 80093c4:	3301      	adds	r3, #1
 80093c6:	ed8a 8a00 	vstr	s16, [sl]
 80093ca:	edca 7a01 	vstr	s15, [sl, #4]
 80093ce:	f8ab 3000 	strh.w	r3, [fp]
 80093d2:	b009      	add	sp, #36	; 0x24
 80093d4:	ecbd 8b0a 	vpop	{d8-d12}
 80093d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093dc:	ee27 baa9 	vmul.f32	s22, s15, s19
 80093e0:	eeb0 0a4b 	vmov.f32	s0, s22
 80093e4:	f004 fcd8 	bl	800dd98 <sinf>
 80093e8:	eec0 7a0b 	vdiv.f32	s15, s0, s22
 80093ec:	ee67 7a88 	vmul.f32	s15, s15, s16
 80093f0:	f109 0901 	add.w	r9, r9, #1
 80093f4:	f1b9 0f41 	cmp.w	r9, #65	; 0x41
 80093f8:	ece6 7a01 	vstmia	r6!, {s15}
 80093fc:	f47f aebf 	bne.w	800917e <neai_classification+0x1e6>
 8009400:	e6d4      	b.n	80091ac <neai_classification+0x214>
 8009402:	4653      	mov	r3, sl
 8009404:	2101      	movs	r1, #1
 8009406:	e78b      	b.n	8009320 <neai_classification+0x388>
 8009408:	43d00000 	.word	0x43d00000
 800940c:	20001028 	.word	0x20001028
 8009410:	00000000 	.word	0x00000000
 8009414:	40064b8a 	.word	0x40064b8a
 8009418:	20001820 	.word	0x20001820
 800941c:	20001024 	.word	0x20001024
 8009420:	20001ddc 	.word	0x20001ddc
 8009424:	20000f1c 	.word	0x20000f1c
 8009428:	20000f14 	.word	0x20000f14
 800942c:	20000f18 	.word	0x20000f18
 8009430:	20000f0c 	.word	0x20000f0c

08009434 <__cvt>:
 8009434:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009438:	ec55 4b10 	vmov	r4, r5, d0
 800943c:	2d00      	cmp	r5, #0
 800943e:	460e      	mov	r6, r1
 8009440:	4619      	mov	r1, r3
 8009442:	462b      	mov	r3, r5
 8009444:	bfb4      	ite	lt
 8009446:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800944a:	2300      	movge	r3, #0
 800944c:	4691      	mov	r9, r2
 800944e:	bfbf      	itttt	lt
 8009450:	4622      	movlt	r2, r4
 8009452:	461d      	movlt	r5, r3
 8009454:	232d      	movlt	r3, #45	; 0x2d
 8009456:	4614      	movlt	r4, r2
 8009458:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800945c:	700b      	strb	r3, [r1, #0]
 800945e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009460:	f023 0820 	bic.w	r8, r3, #32
 8009464:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009468:	d005      	beq.n	8009476 <__cvt+0x42>
 800946a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800946e:	d100      	bne.n	8009472 <__cvt+0x3e>
 8009470:	3601      	adds	r6, #1
 8009472:	2102      	movs	r1, #2
 8009474:	e000      	b.n	8009478 <__cvt+0x44>
 8009476:	2103      	movs	r1, #3
 8009478:	ab03      	add	r3, sp, #12
 800947a:	4632      	mov	r2, r6
 800947c:	9301      	str	r3, [sp, #4]
 800947e:	ab02      	add	r3, sp, #8
 8009480:	ec45 4b10 	vmov	d0, r4, r5
 8009484:	9300      	str	r3, [sp, #0]
 8009486:	4653      	mov	r3, sl
 8009488:	f001 f99a 	bl	800a7c0 <_dtoa_r>
 800948c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009490:	4607      	mov	r7, r0
 8009492:	d102      	bne.n	800949a <__cvt+0x66>
 8009494:	f019 0f01 	tst.w	r9, #1
 8009498:	d022      	beq.n	80094e0 <__cvt+0xac>
 800949a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800949e:	eb07 0906 	add.w	r9, r7, r6
 80094a2:	d110      	bne.n	80094c6 <__cvt+0x92>
 80094a4:	783b      	ldrb	r3, [r7, #0]
 80094a6:	2b30      	cmp	r3, #48	; 0x30
 80094a8:	d10a      	bne.n	80094c0 <__cvt+0x8c>
 80094aa:	2200      	movs	r2, #0
 80094ac:	2300      	movs	r3, #0
 80094ae:	4620      	mov	r0, r4
 80094b0:	4629      	mov	r1, r5
 80094b2:	f7f7 fb0d 	bl	8000ad0 <__aeabi_dcmpeq>
 80094b6:	b918      	cbnz	r0, 80094c0 <__cvt+0x8c>
 80094b8:	f1c6 0601 	rsb	r6, r6, #1
 80094bc:	f8ca 6000 	str.w	r6, [sl]
 80094c0:	f8da 3000 	ldr.w	r3, [sl]
 80094c4:	4499      	add	r9, r3
 80094c6:	2200      	movs	r2, #0
 80094c8:	2300      	movs	r3, #0
 80094ca:	4620      	mov	r0, r4
 80094cc:	4629      	mov	r1, r5
 80094ce:	f7f7 faff 	bl	8000ad0 <__aeabi_dcmpeq>
 80094d2:	b108      	cbz	r0, 80094d8 <__cvt+0xa4>
 80094d4:	f8cd 900c 	str.w	r9, [sp, #12]
 80094d8:	2230      	movs	r2, #48	; 0x30
 80094da:	9b03      	ldr	r3, [sp, #12]
 80094dc:	454b      	cmp	r3, r9
 80094de:	d307      	bcc.n	80094f0 <__cvt+0xbc>
 80094e0:	9b03      	ldr	r3, [sp, #12]
 80094e2:	4638      	mov	r0, r7
 80094e4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80094e6:	1bdb      	subs	r3, r3, r7
 80094e8:	6013      	str	r3, [r2, #0]
 80094ea:	b004      	add	sp, #16
 80094ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094f0:	1c59      	adds	r1, r3, #1
 80094f2:	9103      	str	r1, [sp, #12]
 80094f4:	701a      	strb	r2, [r3, #0]
 80094f6:	e7f0      	b.n	80094da <__cvt+0xa6>

080094f8 <__exponent>:
 80094f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80094fa:	2900      	cmp	r1, #0
 80094fc:	4603      	mov	r3, r0
 80094fe:	bfb8      	it	lt
 8009500:	4249      	neglt	r1, r1
 8009502:	f803 2b02 	strb.w	r2, [r3], #2
 8009506:	bfb4      	ite	lt
 8009508:	222d      	movlt	r2, #45	; 0x2d
 800950a:	222b      	movge	r2, #43	; 0x2b
 800950c:	2909      	cmp	r1, #9
 800950e:	7042      	strb	r2, [r0, #1]
 8009510:	dd29      	ble.n	8009566 <__exponent+0x6e>
 8009512:	f10d 0207 	add.w	r2, sp, #7
 8009516:	260a      	movs	r6, #10
 8009518:	4617      	mov	r7, r2
 800951a:	4694      	mov	ip, r2
 800951c:	3a01      	subs	r2, #1
 800951e:	fb91 f5f6 	sdiv	r5, r1, r6
 8009522:	fb06 1415 	mls	r4, r6, r5, r1
 8009526:	3430      	adds	r4, #48	; 0x30
 8009528:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800952c:	460c      	mov	r4, r1
 800952e:	4629      	mov	r1, r5
 8009530:	2c63      	cmp	r4, #99	; 0x63
 8009532:	dcf2      	bgt.n	800951a <__exponent+0x22>
 8009534:	3130      	adds	r1, #48	; 0x30
 8009536:	f1ac 0402 	sub.w	r4, ip, #2
 800953a:	f802 1c01 	strb.w	r1, [r2, #-1]
 800953e:	1c41      	adds	r1, r0, #1
 8009540:	4622      	mov	r2, r4
 8009542:	42ba      	cmp	r2, r7
 8009544:	d30a      	bcc.n	800955c <__exponent+0x64>
 8009546:	f10d 0209 	add.w	r2, sp, #9
 800954a:	eba2 020c 	sub.w	r2, r2, ip
 800954e:	42bc      	cmp	r4, r7
 8009550:	bf88      	it	hi
 8009552:	2200      	movhi	r2, #0
 8009554:	4413      	add	r3, r2
 8009556:	1a18      	subs	r0, r3, r0
 8009558:	b003      	add	sp, #12
 800955a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800955c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8009560:	f801 5f01 	strb.w	r5, [r1, #1]!
 8009564:	e7ed      	b.n	8009542 <__exponent+0x4a>
 8009566:	2330      	movs	r3, #48	; 0x30
 8009568:	3130      	adds	r1, #48	; 0x30
 800956a:	7083      	strb	r3, [r0, #2]
 800956c:	1d03      	adds	r3, r0, #4
 800956e:	70c1      	strb	r1, [r0, #3]
 8009570:	e7f1      	b.n	8009556 <__exponent+0x5e>
	...

08009574 <_printf_float>:
 8009574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009578:	ed2d 8b02 	vpush	{d8}
 800957c:	b08d      	sub	sp, #52	; 0x34
 800957e:	460c      	mov	r4, r1
 8009580:	4616      	mov	r6, r2
 8009582:	461f      	mov	r7, r3
 8009584:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009588:	4605      	mov	r5, r0
 800958a:	f000 fffb 	bl	800a584 <_localeconv_r>
 800958e:	f8d0 a000 	ldr.w	sl, [r0]
 8009592:	4650      	mov	r0, sl
 8009594:	f7f6 fe70 	bl	8000278 <strlen>
 8009598:	2300      	movs	r3, #0
 800959a:	f894 b018 	ldrb.w	fp, [r4, #24]
 800959e:	ee08 0a10 	vmov	s16, r0
 80095a2:	930a      	str	r3, [sp, #40]	; 0x28
 80095a4:	6823      	ldr	r3, [r4, #0]
 80095a6:	9305      	str	r3, [sp, #20]
 80095a8:	f8d8 3000 	ldr.w	r3, [r8]
 80095ac:	3307      	adds	r3, #7
 80095ae:	f023 0307 	bic.w	r3, r3, #7
 80095b2:	f103 0208 	add.w	r2, r3, #8
 80095b6:	f8c8 2000 	str.w	r2, [r8]
 80095ba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80095be:	e9d3 8900 	ldrd	r8, r9, [r3]
 80095c2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80095c6:	f8cd 8018 	str.w	r8, [sp, #24]
 80095ca:	9307      	str	r3, [sp, #28]
 80095cc:	4b9f      	ldr	r3, [pc, #636]	; (800984c <_printf_float+0x2d8>)
 80095ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80095d2:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80095d6:	f7f7 faad 	bl	8000b34 <__aeabi_dcmpun>
 80095da:	bb88      	cbnz	r0, 8009640 <_printf_float+0xcc>
 80095dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80095e0:	4b9a      	ldr	r3, [pc, #616]	; (800984c <_printf_float+0x2d8>)
 80095e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80095e6:	f7f7 fa87 	bl	8000af8 <__aeabi_dcmple>
 80095ea:	bb48      	cbnz	r0, 8009640 <_printf_float+0xcc>
 80095ec:	2200      	movs	r2, #0
 80095ee:	2300      	movs	r3, #0
 80095f0:	4640      	mov	r0, r8
 80095f2:	4649      	mov	r1, r9
 80095f4:	f7f7 fa76 	bl	8000ae4 <__aeabi_dcmplt>
 80095f8:	b110      	cbz	r0, 8009600 <_printf_float+0x8c>
 80095fa:	232d      	movs	r3, #45	; 0x2d
 80095fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009600:	4a93      	ldr	r2, [pc, #588]	; (8009850 <_printf_float+0x2dc>)
 8009602:	4b94      	ldr	r3, [pc, #592]	; (8009854 <_printf_float+0x2e0>)
 8009604:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009608:	bf94      	ite	ls
 800960a:	4690      	movls	r8, r2
 800960c:	4698      	movhi	r8, r3
 800960e:	2303      	movs	r3, #3
 8009610:	f04f 0900 	mov.w	r9, #0
 8009614:	6123      	str	r3, [r4, #16]
 8009616:	9b05      	ldr	r3, [sp, #20]
 8009618:	f023 0304 	bic.w	r3, r3, #4
 800961c:	6023      	str	r3, [r4, #0]
 800961e:	4633      	mov	r3, r6
 8009620:	aa0b      	add	r2, sp, #44	; 0x2c
 8009622:	4621      	mov	r1, r4
 8009624:	4628      	mov	r0, r5
 8009626:	9700      	str	r7, [sp, #0]
 8009628:	f000 f9da 	bl	80099e0 <_printf_common>
 800962c:	3001      	adds	r0, #1
 800962e:	f040 8090 	bne.w	8009752 <_printf_float+0x1de>
 8009632:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009636:	b00d      	add	sp, #52	; 0x34
 8009638:	ecbd 8b02 	vpop	{d8}
 800963c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009640:	4642      	mov	r2, r8
 8009642:	464b      	mov	r3, r9
 8009644:	4640      	mov	r0, r8
 8009646:	4649      	mov	r1, r9
 8009648:	f7f7 fa74 	bl	8000b34 <__aeabi_dcmpun>
 800964c:	b140      	cbz	r0, 8009660 <_printf_float+0xec>
 800964e:	464b      	mov	r3, r9
 8009650:	4a81      	ldr	r2, [pc, #516]	; (8009858 <_printf_float+0x2e4>)
 8009652:	2b00      	cmp	r3, #0
 8009654:	bfbc      	itt	lt
 8009656:	232d      	movlt	r3, #45	; 0x2d
 8009658:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800965c:	4b7f      	ldr	r3, [pc, #508]	; (800985c <_printf_float+0x2e8>)
 800965e:	e7d1      	b.n	8009604 <_printf_float+0x90>
 8009660:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009664:	6863      	ldr	r3, [r4, #4]
 8009666:	9206      	str	r2, [sp, #24]
 8009668:	1c5a      	adds	r2, r3, #1
 800966a:	d13f      	bne.n	80096ec <_printf_float+0x178>
 800966c:	2306      	movs	r3, #6
 800966e:	6063      	str	r3, [r4, #4]
 8009670:	9b05      	ldr	r3, [sp, #20]
 8009672:	4628      	mov	r0, r5
 8009674:	6861      	ldr	r1, [r4, #4]
 8009676:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800967a:	2300      	movs	r3, #0
 800967c:	9303      	str	r3, [sp, #12]
 800967e:	ab0a      	add	r3, sp, #40	; 0x28
 8009680:	6022      	str	r2, [r4, #0]
 8009682:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009686:	ab09      	add	r3, sp, #36	; 0x24
 8009688:	ec49 8b10 	vmov	d0, r8, r9
 800968c:	9300      	str	r3, [sp, #0]
 800968e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009692:	f7ff fecf 	bl	8009434 <__cvt>
 8009696:	9b06      	ldr	r3, [sp, #24]
 8009698:	4680      	mov	r8, r0
 800969a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800969c:	2b47      	cmp	r3, #71	; 0x47
 800969e:	d108      	bne.n	80096b2 <_printf_float+0x13e>
 80096a0:	1cc8      	adds	r0, r1, #3
 80096a2:	db02      	blt.n	80096aa <_printf_float+0x136>
 80096a4:	6863      	ldr	r3, [r4, #4]
 80096a6:	4299      	cmp	r1, r3
 80096a8:	dd41      	ble.n	800972e <_printf_float+0x1ba>
 80096aa:	f1ab 0302 	sub.w	r3, fp, #2
 80096ae:	fa5f fb83 	uxtb.w	fp, r3
 80096b2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80096b6:	d820      	bhi.n	80096fa <_printf_float+0x186>
 80096b8:	3901      	subs	r1, #1
 80096ba:	465a      	mov	r2, fp
 80096bc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80096c0:	9109      	str	r1, [sp, #36]	; 0x24
 80096c2:	f7ff ff19 	bl	80094f8 <__exponent>
 80096c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80096c8:	4681      	mov	r9, r0
 80096ca:	1813      	adds	r3, r2, r0
 80096cc:	2a01      	cmp	r2, #1
 80096ce:	6123      	str	r3, [r4, #16]
 80096d0:	dc02      	bgt.n	80096d8 <_printf_float+0x164>
 80096d2:	6822      	ldr	r2, [r4, #0]
 80096d4:	07d2      	lsls	r2, r2, #31
 80096d6:	d501      	bpl.n	80096dc <_printf_float+0x168>
 80096d8:	3301      	adds	r3, #1
 80096da:	6123      	str	r3, [r4, #16]
 80096dc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d09c      	beq.n	800961e <_printf_float+0xaa>
 80096e4:	232d      	movs	r3, #45	; 0x2d
 80096e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80096ea:	e798      	b.n	800961e <_printf_float+0xaa>
 80096ec:	9a06      	ldr	r2, [sp, #24]
 80096ee:	2a47      	cmp	r2, #71	; 0x47
 80096f0:	d1be      	bne.n	8009670 <_printf_float+0xfc>
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d1bc      	bne.n	8009670 <_printf_float+0xfc>
 80096f6:	2301      	movs	r3, #1
 80096f8:	e7b9      	b.n	800966e <_printf_float+0xfa>
 80096fa:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80096fe:	d118      	bne.n	8009732 <_printf_float+0x1be>
 8009700:	2900      	cmp	r1, #0
 8009702:	6863      	ldr	r3, [r4, #4]
 8009704:	dd0b      	ble.n	800971e <_printf_float+0x1aa>
 8009706:	6121      	str	r1, [r4, #16]
 8009708:	b913      	cbnz	r3, 8009710 <_printf_float+0x19c>
 800970a:	6822      	ldr	r2, [r4, #0]
 800970c:	07d0      	lsls	r0, r2, #31
 800970e:	d502      	bpl.n	8009716 <_printf_float+0x1a2>
 8009710:	3301      	adds	r3, #1
 8009712:	440b      	add	r3, r1
 8009714:	6123      	str	r3, [r4, #16]
 8009716:	f04f 0900 	mov.w	r9, #0
 800971a:	65a1      	str	r1, [r4, #88]	; 0x58
 800971c:	e7de      	b.n	80096dc <_printf_float+0x168>
 800971e:	b913      	cbnz	r3, 8009726 <_printf_float+0x1b2>
 8009720:	6822      	ldr	r2, [r4, #0]
 8009722:	07d2      	lsls	r2, r2, #31
 8009724:	d501      	bpl.n	800972a <_printf_float+0x1b6>
 8009726:	3302      	adds	r3, #2
 8009728:	e7f4      	b.n	8009714 <_printf_float+0x1a0>
 800972a:	2301      	movs	r3, #1
 800972c:	e7f2      	b.n	8009714 <_printf_float+0x1a0>
 800972e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009732:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009734:	4299      	cmp	r1, r3
 8009736:	db05      	blt.n	8009744 <_printf_float+0x1d0>
 8009738:	6823      	ldr	r3, [r4, #0]
 800973a:	6121      	str	r1, [r4, #16]
 800973c:	07d8      	lsls	r0, r3, #31
 800973e:	d5ea      	bpl.n	8009716 <_printf_float+0x1a2>
 8009740:	1c4b      	adds	r3, r1, #1
 8009742:	e7e7      	b.n	8009714 <_printf_float+0x1a0>
 8009744:	2900      	cmp	r1, #0
 8009746:	bfd4      	ite	le
 8009748:	f1c1 0202 	rsble	r2, r1, #2
 800974c:	2201      	movgt	r2, #1
 800974e:	4413      	add	r3, r2
 8009750:	e7e0      	b.n	8009714 <_printf_float+0x1a0>
 8009752:	6823      	ldr	r3, [r4, #0]
 8009754:	055a      	lsls	r2, r3, #21
 8009756:	d407      	bmi.n	8009768 <_printf_float+0x1f4>
 8009758:	6923      	ldr	r3, [r4, #16]
 800975a:	4642      	mov	r2, r8
 800975c:	4631      	mov	r1, r6
 800975e:	4628      	mov	r0, r5
 8009760:	47b8      	blx	r7
 8009762:	3001      	adds	r0, #1
 8009764:	d12c      	bne.n	80097c0 <_printf_float+0x24c>
 8009766:	e764      	b.n	8009632 <_printf_float+0xbe>
 8009768:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800976c:	f240 80e0 	bls.w	8009930 <_printf_float+0x3bc>
 8009770:	2200      	movs	r2, #0
 8009772:	2300      	movs	r3, #0
 8009774:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009778:	f7f7 f9aa 	bl	8000ad0 <__aeabi_dcmpeq>
 800977c:	2800      	cmp	r0, #0
 800977e:	d034      	beq.n	80097ea <_printf_float+0x276>
 8009780:	2301      	movs	r3, #1
 8009782:	4a37      	ldr	r2, [pc, #220]	; (8009860 <_printf_float+0x2ec>)
 8009784:	4631      	mov	r1, r6
 8009786:	4628      	mov	r0, r5
 8009788:	47b8      	blx	r7
 800978a:	3001      	adds	r0, #1
 800978c:	f43f af51 	beq.w	8009632 <_printf_float+0xbe>
 8009790:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009794:	429a      	cmp	r2, r3
 8009796:	db02      	blt.n	800979e <_printf_float+0x22a>
 8009798:	6823      	ldr	r3, [r4, #0]
 800979a:	07d8      	lsls	r0, r3, #31
 800979c:	d510      	bpl.n	80097c0 <_printf_float+0x24c>
 800979e:	ee18 3a10 	vmov	r3, s16
 80097a2:	4652      	mov	r2, sl
 80097a4:	4631      	mov	r1, r6
 80097a6:	4628      	mov	r0, r5
 80097a8:	47b8      	blx	r7
 80097aa:	3001      	adds	r0, #1
 80097ac:	f43f af41 	beq.w	8009632 <_printf_float+0xbe>
 80097b0:	f04f 0800 	mov.w	r8, #0
 80097b4:	f104 091a 	add.w	r9, r4, #26
 80097b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097ba:	3b01      	subs	r3, #1
 80097bc:	4543      	cmp	r3, r8
 80097be:	dc09      	bgt.n	80097d4 <_printf_float+0x260>
 80097c0:	6823      	ldr	r3, [r4, #0]
 80097c2:	079b      	lsls	r3, r3, #30
 80097c4:	f100 8107 	bmi.w	80099d6 <_printf_float+0x462>
 80097c8:	68e0      	ldr	r0, [r4, #12]
 80097ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097cc:	4298      	cmp	r0, r3
 80097ce:	bfb8      	it	lt
 80097d0:	4618      	movlt	r0, r3
 80097d2:	e730      	b.n	8009636 <_printf_float+0xc2>
 80097d4:	2301      	movs	r3, #1
 80097d6:	464a      	mov	r2, r9
 80097d8:	4631      	mov	r1, r6
 80097da:	4628      	mov	r0, r5
 80097dc:	47b8      	blx	r7
 80097de:	3001      	adds	r0, #1
 80097e0:	f43f af27 	beq.w	8009632 <_printf_float+0xbe>
 80097e4:	f108 0801 	add.w	r8, r8, #1
 80097e8:	e7e6      	b.n	80097b8 <_printf_float+0x244>
 80097ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	dc39      	bgt.n	8009864 <_printf_float+0x2f0>
 80097f0:	2301      	movs	r3, #1
 80097f2:	4a1b      	ldr	r2, [pc, #108]	; (8009860 <_printf_float+0x2ec>)
 80097f4:	4631      	mov	r1, r6
 80097f6:	4628      	mov	r0, r5
 80097f8:	47b8      	blx	r7
 80097fa:	3001      	adds	r0, #1
 80097fc:	f43f af19 	beq.w	8009632 <_printf_float+0xbe>
 8009800:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009804:	4313      	orrs	r3, r2
 8009806:	d102      	bne.n	800980e <_printf_float+0x29a>
 8009808:	6823      	ldr	r3, [r4, #0]
 800980a:	07d9      	lsls	r1, r3, #31
 800980c:	d5d8      	bpl.n	80097c0 <_printf_float+0x24c>
 800980e:	ee18 3a10 	vmov	r3, s16
 8009812:	4652      	mov	r2, sl
 8009814:	4631      	mov	r1, r6
 8009816:	4628      	mov	r0, r5
 8009818:	47b8      	blx	r7
 800981a:	3001      	adds	r0, #1
 800981c:	f43f af09 	beq.w	8009632 <_printf_float+0xbe>
 8009820:	f04f 0900 	mov.w	r9, #0
 8009824:	f104 0a1a 	add.w	sl, r4, #26
 8009828:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800982a:	425b      	negs	r3, r3
 800982c:	454b      	cmp	r3, r9
 800982e:	dc01      	bgt.n	8009834 <_printf_float+0x2c0>
 8009830:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009832:	e792      	b.n	800975a <_printf_float+0x1e6>
 8009834:	2301      	movs	r3, #1
 8009836:	4652      	mov	r2, sl
 8009838:	4631      	mov	r1, r6
 800983a:	4628      	mov	r0, r5
 800983c:	47b8      	blx	r7
 800983e:	3001      	adds	r0, #1
 8009840:	f43f aef7 	beq.w	8009632 <_printf_float+0xbe>
 8009844:	f109 0901 	add.w	r9, r9, #1
 8009848:	e7ee      	b.n	8009828 <_printf_float+0x2b4>
 800984a:	bf00      	nop
 800984c:	7fefffff 	.word	0x7fefffff
 8009850:	0800f2ac 	.word	0x0800f2ac
 8009854:	0800f2b0 	.word	0x0800f2b0
 8009858:	0800f2b4 	.word	0x0800f2b4
 800985c:	0800f2b8 	.word	0x0800f2b8
 8009860:	0800f2bc 	.word	0x0800f2bc
 8009864:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009866:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009868:	429a      	cmp	r2, r3
 800986a:	bfa8      	it	ge
 800986c:	461a      	movge	r2, r3
 800986e:	2a00      	cmp	r2, #0
 8009870:	4691      	mov	r9, r2
 8009872:	dc37      	bgt.n	80098e4 <_printf_float+0x370>
 8009874:	f04f 0b00 	mov.w	fp, #0
 8009878:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800987c:	f104 021a 	add.w	r2, r4, #26
 8009880:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009882:	9305      	str	r3, [sp, #20]
 8009884:	eba3 0309 	sub.w	r3, r3, r9
 8009888:	455b      	cmp	r3, fp
 800988a:	dc33      	bgt.n	80098f4 <_printf_float+0x380>
 800988c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009890:	429a      	cmp	r2, r3
 8009892:	db3b      	blt.n	800990c <_printf_float+0x398>
 8009894:	6823      	ldr	r3, [r4, #0]
 8009896:	07da      	lsls	r2, r3, #31
 8009898:	d438      	bmi.n	800990c <_printf_float+0x398>
 800989a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800989e:	eba2 0903 	sub.w	r9, r2, r3
 80098a2:	9b05      	ldr	r3, [sp, #20]
 80098a4:	1ad2      	subs	r2, r2, r3
 80098a6:	4591      	cmp	r9, r2
 80098a8:	bfa8      	it	ge
 80098aa:	4691      	movge	r9, r2
 80098ac:	f1b9 0f00 	cmp.w	r9, #0
 80098b0:	dc35      	bgt.n	800991e <_printf_float+0x3aa>
 80098b2:	f04f 0800 	mov.w	r8, #0
 80098b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80098ba:	f104 0a1a 	add.w	sl, r4, #26
 80098be:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80098c2:	1a9b      	subs	r3, r3, r2
 80098c4:	eba3 0309 	sub.w	r3, r3, r9
 80098c8:	4543      	cmp	r3, r8
 80098ca:	f77f af79 	ble.w	80097c0 <_printf_float+0x24c>
 80098ce:	2301      	movs	r3, #1
 80098d0:	4652      	mov	r2, sl
 80098d2:	4631      	mov	r1, r6
 80098d4:	4628      	mov	r0, r5
 80098d6:	47b8      	blx	r7
 80098d8:	3001      	adds	r0, #1
 80098da:	f43f aeaa 	beq.w	8009632 <_printf_float+0xbe>
 80098de:	f108 0801 	add.w	r8, r8, #1
 80098e2:	e7ec      	b.n	80098be <_printf_float+0x34a>
 80098e4:	4613      	mov	r3, r2
 80098e6:	4631      	mov	r1, r6
 80098e8:	4642      	mov	r2, r8
 80098ea:	4628      	mov	r0, r5
 80098ec:	47b8      	blx	r7
 80098ee:	3001      	adds	r0, #1
 80098f0:	d1c0      	bne.n	8009874 <_printf_float+0x300>
 80098f2:	e69e      	b.n	8009632 <_printf_float+0xbe>
 80098f4:	2301      	movs	r3, #1
 80098f6:	4631      	mov	r1, r6
 80098f8:	4628      	mov	r0, r5
 80098fa:	9205      	str	r2, [sp, #20]
 80098fc:	47b8      	blx	r7
 80098fe:	3001      	adds	r0, #1
 8009900:	f43f ae97 	beq.w	8009632 <_printf_float+0xbe>
 8009904:	f10b 0b01 	add.w	fp, fp, #1
 8009908:	9a05      	ldr	r2, [sp, #20]
 800990a:	e7b9      	b.n	8009880 <_printf_float+0x30c>
 800990c:	ee18 3a10 	vmov	r3, s16
 8009910:	4652      	mov	r2, sl
 8009912:	4631      	mov	r1, r6
 8009914:	4628      	mov	r0, r5
 8009916:	47b8      	blx	r7
 8009918:	3001      	adds	r0, #1
 800991a:	d1be      	bne.n	800989a <_printf_float+0x326>
 800991c:	e689      	b.n	8009632 <_printf_float+0xbe>
 800991e:	9a05      	ldr	r2, [sp, #20]
 8009920:	464b      	mov	r3, r9
 8009922:	4631      	mov	r1, r6
 8009924:	4628      	mov	r0, r5
 8009926:	4442      	add	r2, r8
 8009928:	47b8      	blx	r7
 800992a:	3001      	adds	r0, #1
 800992c:	d1c1      	bne.n	80098b2 <_printf_float+0x33e>
 800992e:	e680      	b.n	8009632 <_printf_float+0xbe>
 8009930:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009932:	2a01      	cmp	r2, #1
 8009934:	dc01      	bgt.n	800993a <_printf_float+0x3c6>
 8009936:	07db      	lsls	r3, r3, #31
 8009938:	d53a      	bpl.n	80099b0 <_printf_float+0x43c>
 800993a:	2301      	movs	r3, #1
 800993c:	4642      	mov	r2, r8
 800993e:	4631      	mov	r1, r6
 8009940:	4628      	mov	r0, r5
 8009942:	47b8      	blx	r7
 8009944:	3001      	adds	r0, #1
 8009946:	f43f ae74 	beq.w	8009632 <_printf_float+0xbe>
 800994a:	ee18 3a10 	vmov	r3, s16
 800994e:	4652      	mov	r2, sl
 8009950:	4631      	mov	r1, r6
 8009952:	4628      	mov	r0, r5
 8009954:	47b8      	blx	r7
 8009956:	3001      	adds	r0, #1
 8009958:	f43f ae6b 	beq.w	8009632 <_printf_float+0xbe>
 800995c:	2200      	movs	r2, #0
 800995e:	2300      	movs	r3, #0
 8009960:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8009964:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009968:	f7f7 f8b2 	bl	8000ad0 <__aeabi_dcmpeq>
 800996c:	b9d8      	cbnz	r0, 80099a6 <_printf_float+0x432>
 800996e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8009972:	f108 0201 	add.w	r2, r8, #1
 8009976:	4631      	mov	r1, r6
 8009978:	4628      	mov	r0, r5
 800997a:	47b8      	blx	r7
 800997c:	3001      	adds	r0, #1
 800997e:	d10e      	bne.n	800999e <_printf_float+0x42a>
 8009980:	e657      	b.n	8009632 <_printf_float+0xbe>
 8009982:	2301      	movs	r3, #1
 8009984:	4652      	mov	r2, sl
 8009986:	4631      	mov	r1, r6
 8009988:	4628      	mov	r0, r5
 800998a:	47b8      	blx	r7
 800998c:	3001      	adds	r0, #1
 800998e:	f43f ae50 	beq.w	8009632 <_printf_float+0xbe>
 8009992:	f108 0801 	add.w	r8, r8, #1
 8009996:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009998:	3b01      	subs	r3, #1
 800999a:	4543      	cmp	r3, r8
 800999c:	dcf1      	bgt.n	8009982 <_printf_float+0x40e>
 800999e:	464b      	mov	r3, r9
 80099a0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80099a4:	e6da      	b.n	800975c <_printf_float+0x1e8>
 80099a6:	f04f 0800 	mov.w	r8, #0
 80099aa:	f104 0a1a 	add.w	sl, r4, #26
 80099ae:	e7f2      	b.n	8009996 <_printf_float+0x422>
 80099b0:	2301      	movs	r3, #1
 80099b2:	4642      	mov	r2, r8
 80099b4:	e7df      	b.n	8009976 <_printf_float+0x402>
 80099b6:	2301      	movs	r3, #1
 80099b8:	464a      	mov	r2, r9
 80099ba:	4631      	mov	r1, r6
 80099bc:	4628      	mov	r0, r5
 80099be:	47b8      	blx	r7
 80099c0:	3001      	adds	r0, #1
 80099c2:	f43f ae36 	beq.w	8009632 <_printf_float+0xbe>
 80099c6:	f108 0801 	add.w	r8, r8, #1
 80099ca:	68e3      	ldr	r3, [r4, #12]
 80099cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80099ce:	1a5b      	subs	r3, r3, r1
 80099d0:	4543      	cmp	r3, r8
 80099d2:	dcf0      	bgt.n	80099b6 <_printf_float+0x442>
 80099d4:	e6f8      	b.n	80097c8 <_printf_float+0x254>
 80099d6:	f04f 0800 	mov.w	r8, #0
 80099da:	f104 0919 	add.w	r9, r4, #25
 80099de:	e7f4      	b.n	80099ca <_printf_float+0x456>

080099e0 <_printf_common>:
 80099e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099e4:	4616      	mov	r6, r2
 80099e6:	4699      	mov	r9, r3
 80099e8:	688a      	ldr	r2, [r1, #8]
 80099ea:	4607      	mov	r7, r0
 80099ec:	690b      	ldr	r3, [r1, #16]
 80099ee:	460c      	mov	r4, r1
 80099f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80099f4:	4293      	cmp	r3, r2
 80099f6:	bfb8      	it	lt
 80099f8:	4613      	movlt	r3, r2
 80099fa:	6033      	str	r3, [r6, #0]
 80099fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009a00:	b10a      	cbz	r2, 8009a06 <_printf_common+0x26>
 8009a02:	3301      	adds	r3, #1
 8009a04:	6033      	str	r3, [r6, #0]
 8009a06:	6823      	ldr	r3, [r4, #0]
 8009a08:	0699      	lsls	r1, r3, #26
 8009a0a:	bf42      	ittt	mi
 8009a0c:	6833      	ldrmi	r3, [r6, #0]
 8009a0e:	3302      	addmi	r3, #2
 8009a10:	6033      	strmi	r3, [r6, #0]
 8009a12:	6825      	ldr	r5, [r4, #0]
 8009a14:	f015 0506 	ands.w	r5, r5, #6
 8009a18:	d106      	bne.n	8009a28 <_printf_common+0x48>
 8009a1a:	f104 0a19 	add.w	sl, r4, #25
 8009a1e:	68e3      	ldr	r3, [r4, #12]
 8009a20:	6832      	ldr	r2, [r6, #0]
 8009a22:	1a9b      	subs	r3, r3, r2
 8009a24:	42ab      	cmp	r3, r5
 8009a26:	dc2b      	bgt.n	8009a80 <_printf_common+0xa0>
 8009a28:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009a2c:	1e13      	subs	r3, r2, #0
 8009a2e:	6822      	ldr	r2, [r4, #0]
 8009a30:	bf18      	it	ne
 8009a32:	2301      	movne	r3, #1
 8009a34:	0692      	lsls	r2, r2, #26
 8009a36:	d430      	bmi.n	8009a9a <_printf_common+0xba>
 8009a38:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009a3c:	4649      	mov	r1, r9
 8009a3e:	4638      	mov	r0, r7
 8009a40:	47c0      	blx	r8
 8009a42:	3001      	adds	r0, #1
 8009a44:	d023      	beq.n	8009a8e <_printf_common+0xae>
 8009a46:	6823      	ldr	r3, [r4, #0]
 8009a48:	341a      	adds	r4, #26
 8009a4a:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 8009a4e:	f003 0306 	and.w	r3, r3, #6
 8009a52:	2b04      	cmp	r3, #4
 8009a54:	bf0a      	itet	eq
 8009a56:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 8009a5a:	2500      	movne	r5, #0
 8009a5c:	6833      	ldreq	r3, [r6, #0]
 8009a5e:	f04f 0600 	mov.w	r6, #0
 8009a62:	bf08      	it	eq
 8009a64:	1aed      	subeq	r5, r5, r3
 8009a66:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8009a6a:	bf08      	it	eq
 8009a6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009a70:	4293      	cmp	r3, r2
 8009a72:	bfc4      	itt	gt
 8009a74:	1a9b      	subgt	r3, r3, r2
 8009a76:	18ed      	addgt	r5, r5, r3
 8009a78:	42b5      	cmp	r5, r6
 8009a7a:	d11a      	bne.n	8009ab2 <_printf_common+0xd2>
 8009a7c:	2000      	movs	r0, #0
 8009a7e:	e008      	b.n	8009a92 <_printf_common+0xb2>
 8009a80:	2301      	movs	r3, #1
 8009a82:	4652      	mov	r2, sl
 8009a84:	4649      	mov	r1, r9
 8009a86:	4638      	mov	r0, r7
 8009a88:	47c0      	blx	r8
 8009a8a:	3001      	adds	r0, #1
 8009a8c:	d103      	bne.n	8009a96 <_printf_common+0xb6>
 8009a8e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009a92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a96:	3501      	adds	r5, #1
 8009a98:	e7c1      	b.n	8009a1e <_printf_common+0x3e>
 8009a9a:	18e1      	adds	r1, r4, r3
 8009a9c:	1c5a      	adds	r2, r3, #1
 8009a9e:	2030      	movs	r0, #48	; 0x30
 8009aa0:	3302      	adds	r3, #2
 8009aa2:	4422      	add	r2, r4
 8009aa4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009aa8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009aac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009ab0:	e7c2      	b.n	8009a38 <_printf_common+0x58>
 8009ab2:	2301      	movs	r3, #1
 8009ab4:	4622      	mov	r2, r4
 8009ab6:	4649      	mov	r1, r9
 8009ab8:	4638      	mov	r0, r7
 8009aba:	47c0      	blx	r8
 8009abc:	3001      	adds	r0, #1
 8009abe:	d0e6      	beq.n	8009a8e <_printf_common+0xae>
 8009ac0:	3601      	adds	r6, #1
 8009ac2:	e7d9      	b.n	8009a78 <_printf_common+0x98>

08009ac4 <_printf_i>:
 8009ac4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009ac8:	7e0f      	ldrb	r7, [r1, #24]
 8009aca:	4691      	mov	r9, r2
 8009acc:	4680      	mov	r8, r0
 8009ace:	460c      	mov	r4, r1
 8009ad0:	2f78      	cmp	r7, #120	; 0x78
 8009ad2:	469a      	mov	sl, r3
 8009ad4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009ad6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009ada:	d807      	bhi.n	8009aec <_printf_i+0x28>
 8009adc:	2f62      	cmp	r7, #98	; 0x62
 8009ade:	d80a      	bhi.n	8009af6 <_printf_i+0x32>
 8009ae0:	2f00      	cmp	r7, #0
 8009ae2:	f000 80d3 	beq.w	8009c8c <_printf_i+0x1c8>
 8009ae6:	2f58      	cmp	r7, #88	; 0x58
 8009ae8:	f000 80bf 	beq.w	8009c6a <_printf_i+0x1a6>
 8009aec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009af0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009af4:	e03a      	b.n	8009b6c <_printf_i+0xa8>
 8009af6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009afa:	2b15      	cmp	r3, #21
 8009afc:	d8f6      	bhi.n	8009aec <_printf_i+0x28>
 8009afe:	a101      	add	r1, pc, #4	; (adr r1, 8009b04 <_printf_i+0x40>)
 8009b00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009b04:	08009b5d 	.word	0x08009b5d
 8009b08:	08009b71 	.word	0x08009b71
 8009b0c:	08009aed 	.word	0x08009aed
 8009b10:	08009aed 	.word	0x08009aed
 8009b14:	08009aed 	.word	0x08009aed
 8009b18:	08009aed 	.word	0x08009aed
 8009b1c:	08009b71 	.word	0x08009b71
 8009b20:	08009aed 	.word	0x08009aed
 8009b24:	08009aed 	.word	0x08009aed
 8009b28:	08009aed 	.word	0x08009aed
 8009b2c:	08009aed 	.word	0x08009aed
 8009b30:	08009c73 	.word	0x08009c73
 8009b34:	08009b9d 	.word	0x08009b9d
 8009b38:	08009c2f 	.word	0x08009c2f
 8009b3c:	08009aed 	.word	0x08009aed
 8009b40:	08009aed 	.word	0x08009aed
 8009b44:	08009c95 	.word	0x08009c95
 8009b48:	08009aed 	.word	0x08009aed
 8009b4c:	08009b9d 	.word	0x08009b9d
 8009b50:	08009aed 	.word	0x08009aed
 8009b54:	08009aed 	.word	0x08009aed
 8009b58:	08009c37 	.word	0x08009c37
 8009b5c:	682b      	ldr	r3, [r5, #0]
 8009b5e:	1d1a      	adds	r2, r3, #4
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	602a      	str	r2, [r5, #0]
 8009b64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009b68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009b6c:	2301      	movs	r3, #1
 8009b6e:	e09e      	b.n	8009cae <_printf_i+0x1ea>
 8009b70:	6820      	ldr	r0, [r4, #0]
 8009b72:	682b      	ldr	r3, [r5, #0]
 8009b74:	0607      	lsls	r7, r0, #24
 8009b76:	f103 0104 	add.w	r1, r3, #4
 8009b7a:	6029      	str	r1, [r5, #0]
 8009b7c:	d501      	bpl.n	8009b82 <_printf_i+0xbe>
 8009b7e:	681e      	ldr	r6, [r3, #0]
 8009b80:	e003      	b.n	8009b8a <_printf_i+0xc6>
 8009b82:	0646      	lsls	r6, r0, #25
 8009b84:	d5fb      	bpl.n	8009b7e <_printf_i+0xba>
 8009b86:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009b8a:	2e00      	cmp	r6, #0
 8009b8c:	da03      	bge.n	8009b96 <_printf_i+0xd2>
 8009b8e:	232d      	movs	r3, #45	; 0x2d
 8009b90:	4276      	negs	r6, r6
 8009b92:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009b96:	4859      	ldr	r0, [pc, #356]	; (8009cfc <_printf_i+0x238>)
 8009b98:	230a      	movs	r3, #10
 8009b9a:	e012      	b.n	8009bc2 <_printf_i+0xfe>
 8009b9c:	682b      	ldr	r3, [r5, #0]
 8009b9e:	6820      	ldr	r0, [r4, #0]
 8009ba0:	1d19      	adds	r1, r3, #4
 8009ba2:	6029      	str	r1, [r5, #0]
 8009ba4:	0605      	lsls	r5, r0, #24
 8009ba6:	d501      	bpl.n	8009bac <_printf_i+0xe8>
 8009ba8:	681e      	ldr	r6, [r3, #0]
 8009baa:	e002      	b.n	8009bb2 <_printf_i+0xee>
 8009bac:	0641      	lsls	r1, r0, #25
 8009bae:	d5fb      	bpl.n	8009ba8 <_printf_i+0xe4>
 8009bb0:	881e      	ldrh	r6, [r3, #0]
 8009bb2:	2f6f      	cmp	r7, #111	; 0x6f
 8009bb4:	4851      	ldr	r0, [pc, #324]	; (8009cfc <_printf_i+0x238>)
 8009bb6:	bf0c      	ite	eq
 8009bb8:	2308      	moveq	r3, #8
 8009bba:	230a      	movne	r3, #10
 8009bbc:	2100      	movs	r1, #0
 8009bbe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009bc2:	6865      	ldr	r5, [r4, #4]
 8009bc4:	2d00      	cmp	r5, #0
 8009bc6:	60a5      	str	r5, [r4, #8]
 8009bc8:	bfa2      	ittt	ge
 8009bca:	6821      	ldrge	r1, [r4, #0]
 8009bcc:	f021 0104 	bicge.w	r1, r1, #4
 8009bd0:	6021      	strge	r1, [r4, #0]
 8009bd2:	b90e      	cbnz	r6, 8009bd8 <_printf_i+0x114>
 8009bd4:	2d00      	cmp	r5, #0
 8009bd6:	d04a      	beq.n	8009c6e <_printf_i+0x1aa>
 8009bd8:	4615      	mov	r5, r2
 8009bda:	fbb6 f1f3 	udiv	r1, r6, r3
 8009bde:	fb03 6711 	mls	r7, r3, r1, r6
 8009be2:	5dc7      	ldrb	r7, [r0, r7]
 8009be4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009be8:	4637      	mov	r7, r6
 8009bea:	460e      	mov	r6, r1
 8009bec:	42bb      	cmp	r3, r7
 8009bee:	d9f4      	bls.n	8009bda <_printf_i+0x116>
 8009bf0:	2b08      	cmp	r3, #8
 8009bf2:	d10b      	bne.n	8009c0c <_printf_i+0x148>
 8009bf4:	6823      	ldr	r3, [r4, #0]
 8009bf6:	07de      	lsls	r6, r3, #31
 8009bf8:	d508      	bpl.n	8009c0c <_printf_i+0x148>
 8009bfa:	6923      	ldr	r3, [r4, #16]
 8009bfc:	6861      	ldr	r1, [r4, #4]
 8009bfe:	4299      	cmp	r1, r3
 8009c00:	bfde      	ittt	le
 8009c02:	2330      	movle	r3, #48	; 0x30
 8009c04:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009c08:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8009c0c:	1b52      	subs	r2, r2, r5
 8009c0e:	6122      	str	r2, [r4, #16]
 8009c10:	464b      	mov	r3, r9
 8009c12:	aa03      	add	r2, sp, #12
 8009c14:	4621      	mov	r1, r4
 8009c16:	4640      	mov	r0, r8
 8009c18:	f8cd a000 	str.w	sl, [sp]
 8009c1c:	f7ff fee0 	bl	80099e0 <_printf_common>
 8009c20:	3001      	adds	r0, #1
 8009c22:	d149      	bne.n	8009cb8 <_printf_i+0x1f4>
 8009c24:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009c28:	b004      	add	sp, #16
 8009c2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c2e:	6823      	ldr	r3, [r4, #0]
 8009c30:	f043 0320 	orr.w	r3, r3, #32
 8009c34:	6023      	str	r3, [r4, #0]
 8009c36:	2778      	movs	r7, #120	; 0x78
 8009c38:	4831      	ldr	r0, [pc, #196]	; (8009d00 <_printf_i+0x23c>)
 8009c3a:	6823      	ldr	r3, [r4, #0]
 8009c3c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009c40:	061f      	lsls	r7, r3, #24
 8009c42:	6829      	ldr	r1, [r5, #0]
 8009c44:	f851 6b04 	ldr.w	r6, [r1], #4
 8009c48:	d402      	bmi.n	8009c50 <_printf_i+0x18c>
 8009c4a:	065f      	lsls	r7, r3, #25
 8009c4c:	bf48      	it	mi
 8009c4e:	b2b6      	uxthmi	r6, r6
 8009c50:	07df      	lsls	r7, r3, #31
 8009c52:	6029      	str	r1, [r5, #0]
 8009c54:	bf44      	itt	mi
 8009c56:	f043 0320 	orrmi.w	r3, r3, #32
 8009c5a:	6023      	strmi	r3, [r4, #0]
 8009c5c:	b91e      	cbnz	r6, 8009c66 <_printf_i+0x1a2>
 8009c5e:	6823      	ldr	r3, [r4, #0]
 8009c60:	f023 0320 	bic.w	r3, r3, #32
 8009c64:	6023      	str	r3, [r4, #0]
 8009c66:	2310      	movs	r3, #16
 8009c68:	e7a8      	b.n	8009bbc <_printf_i+0xf8>
 8009c6a:	4824      	ldr	r0, [pc, #144]	; (8009cfc <_printf_i+0x238>)
 8009c6c:	e7e5      	b.n	8009c3a <_printf_i+0x176>
 8009c6e:	4615      	mov	r5, r2
 8009c70:	e7be      	b.n	8009bf0 <_printf_i+0x12c>
 8009c72:	682b      	ldr	r3, [r5, #0]
 8009c74:	6826      	ldr	r6, [r4, #0]
 8009c76:	1d18      	adds	r0, r3, #4
 8009c78:	6961      	ldr	r1, [r4, #20]
 8009c7a:	6028      	str	r0, [r5, #0]
 8009c7c:	0635      	lsls	r5, r6, #24
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	d501      	bpl.n	8009c86 <_printf_i+0x1c2>
 8009c82:	6019      	str	r1, [r3, #0]
 8009c84:	e002      	b.n	8009c8c <_printf_i+0x1c8>
 8009c86:	0670      	lsls	r0, r6, #25
 8009c88:	d5fb      	bpl.n	8009c82 <_printf_i+0x1be>
 8009c8a:	8019      	strh	r1, [r3, #0]
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	4615      	mov	r5, r2
 8009c90:	6123      	str	r3, [r4, #16]
 8009c92:	e7bd      	b.n	8009c10 <_printf_i+0x14c>
 8009c94:	682b      	ldr	r3, [r5, #0]
 8009c96:	2100      	movs	r1, #0
 8009c98:	1d1a      	adds	r2, r3, #4
 8009c9a:	602a      	str	r2, [r5, #0]
 8009c9c:	681d      	ldr	r5, [r3, #0]
 8009c9e:	6862      	ldr	r2, [r4, #4]
 8009ca0:	4628      	mov	r0, r5
 8009ca2:	f000 fce6 	bl	800a672 <memchr>
 8009ca6:	b108      	cbz	r0, 8009cac <_printf_i+0x1e8>
 8009ca8:	1b40      	subs	r0, r0, r5
 8009caa:	6060      	str	r0, [r4, #4]
 8009cac:	6863      	ldr	r3, [r4, #4]
 8009cae:	6123      	str	r3, [r4, #16]
 8009cb0:	2300      	movs	r3, #0
 8009cb2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009cb6:	e7ab      	b.n	8009c10 <_printf_i+0x14c>
 8009cb8:	6923      	ldr	r3, [r4, #16]
 8009cba:	462a      	mov	r2, r5
 8009cbc:	4649      	mov	r1, r9
 8009cbe:	4640      	mov	r0, r8
 8009cc0:	47d0      	blx	sl
 8009cc2:	3001      	adds	r0, #1
 8009cc4:	d0ae      	beq.n	8009c24 <_printf_i+0x160>
 8009cc6:	6823      	ldr	r3, [r4, #0]
 8009cc8:	079b      	lsls	r3, r3, #30
 8009cca:	d413      	bmi.n	8009cf4 <_printf_i+0x230>
 8009ccc:	68e0      	ldr	r0, [r4, #12]
 8009cce:	9b03      	ldr	r3, [sp, #12]
 8009cd0:	4298      	cmp	r0, r3
 8009cd2:	bfb8      	it	lt
 8009cd4:	4618      	movlt	r0, r3
 8009cd6:	e7a7      	b.n	8009c28 <_printf_i+0x164>
 8009cd8:	2301      	movs	r3, #1
 8009cda:	4632      	mov	r2, r6
 8009cdc:	4649      	mov	r1, r9
 8009cde:	4640      	mov	r0, r8
 8009ce0:	47d0      	blx	sl
 8009ce2:	3001      	adds	r0, #1
 8009ce4:	d09e      	beq.n	8009c24 <_printf_i+0x160>
 8009ce6:	3501      	adds	r5, #1
 8009ce8:	68e3      	ldr	r3, [r4, #12]
 8009cea:	9903      	ldr	r1, [sp, #12]
 8009cec:	1a5b      	subs	r3, r3, r1
 8009cee:	42ab      	cmp	r3, r5
 8009cf0:	dcf2      	bgt.n	8009cd8 <_printf_i+0x214>
 8009cf2:	e7eb      	b.n	8009ccc <_printf_i+0x208>
 8009cf4:	2500      	movs	r5, #0
 8009cf6:	f104 0619 	add.w	r6, r4, #25
 8009cfa:	e7f5      	b.n	8009ce8 <_printf_i+0x224>
 8009cfc:	0800f2be 	.word	0x0800f2be
 8009d00:	0800f2cf 	.word	0x0800f2cf

08009d04 <_scanf_float>:
 8009d04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d08:	b087      	sub	sp, #28
 8009d0a:	4617      	mov	r7, r2
 8009d0c:	468b      	mov	fp, r1
 8009d0e:	4680      	mov	r8, r0
 8009d10:	9303      	str	r3, [sp, #12]
 8009d12:	460c      	mov	r4, r1
 8009d14:	688b      	ldr	r3, [r1, #8]
 8009d16:	1e5a      	subs	r2, r3, #1
 8009d18:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009d1c:	bf8b      	itete	hi
 8009d1e:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009d22:	2300      	movls	r3, #0
 8009d24:	195b      	addhi	r3, r3, r5
 8009d26:	9302      	strls	r3, [sp, #8]
 8009d28:	f04f 0500 	mov.w	r5, #0
 8009d2c:	bf84      	itt	hi
 8009d2e:	9302      	strhi	r3, [sp, #8]
 8009d30:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009d34:	46aa      	mov	sl, r5
 8009d36:	46a9      	mov	r9, r5
 8009d38:	bf88      	it	hi
 8009d3a:	608b      	strhi	r3, [r1, #8]
 8009d3c:	680b      	ldr	r3, [r1, #0]
 8009d3e:	9501      	str	r5, [sp, #4]
 8009d40:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8009d44:	f84b 3b1c 	str.w	r3, [fp], #28
 8009d48:	465e      	mov	r6, fp
 8009d4a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009d4e:	68a2      	ldr	r2, [r4, #8]
 8009d50:	b152      	cbz	r2, 8009d68 <_scanf_float+0x64>
 8009d52:	683b      	ldr	r3, [r7, #0]
 8009d54:	781b      	ldrb	r3, [r3, #0]
 8009d56:	2b4e      	cmp	r3, #78	; 0x4e
 8009d58:	d864      	bhi.n	8009e24 <_scanf_float+0x120>
 8009d5a:	2b40      	cmp	r3, #64	; 0x40
 8009d5c:	d83c      	bhi.n	8009dd8 <_scanf_float+0xd4>
 8009d5e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8009d62:	b2c8      	uxtb	r0, r1
 8009d64:	280e      	cmp	r0, #14
 8009d66:	d93a      	bls.n	8009dde <_scanf_float+0xda>
 8009d68:	f1b9 0f00 	cmp.w	r9, #0
 8009d6c:	d003      	beq.n	8009d76 <_scanf_float+0x72>
 8009d6e:	6823      	ldr	r3, [r4, #0]
 8009d70:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009d74:	6023      	str	r3, [r4, #0]
 8009d76:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8009d7a:	f1ba 0f01 	cmp.w	sl, #1
 8009d7e:	f200 8113 	bhi.w	8009fa8 <_scanf_float+0x2a4>
 8009d82:	455e      	cmp	r6, fp
 8009d84:	f200 8105 	bhi.w	8009f92 <_scanf_float+0x28e>
 8009d88:	2501      	movs	r5, #1
 8009d8a:	4628      	mov	r0, r5
 8009d8c:	b007      	add	sp, #28
 8009d8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d92:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8009d96:	2a0d      	cmp	r2, #13
 8009d98:	d8e6      	bhi.n	8009d68 <_scanf_float+0x64>
 8009d9a:	a101      	add	r1, pc, #4	; (adr r1, 8009da0 <_scanf_float+0x9c>)
 8009d9c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009da0:	08009edf 	.word	0x08009edf
 8009da4:	08009d69 	.word	0x08009d69
 8009da8:	08009d69 	.word	0x08009d69
 8009dac:	08009d69 	.word	0x08009d69
 8009db0:	08009f3f 	.word	0x08009f3f
 8009db4:	08009f17 	.word	0x08009f17
 8009db8:	08009d69 	.word	0x08009d69
 8009dbc:	08009d69 	.word	0x08009d69
 8009dc0:	08009eed 	.word	0x08009eed
 8009dc4:	08009d69 	.word	0x08009d69
 8009dc8:	08009d69 	.word	0x08009d69
 8009dcc:	08009d69 	.word	0x08009d69
 8009dd0:	08009d69 	.word	0x08009d69
 8009dd4:	08009ea5 	.word	0x08009ea5
 8009dd8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8009ddc:	e7db      	b.n	8009d96 <_scanf_float+0x92>
 8009dde:	290e      	cmp	r1, #14
 8009de0:	d8c2      	bhi.n	8009d68 <_scanf_float+0x64>
 8009de2:	a001      	add	r0, pc, #4	; (adr r0, 8009de8 <_scanf_float+0xe4>)
 8009de4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009de8:	08009e97 	.word	0x08009e97
 8009dec:	08009d69 	.word	0x08009d69
 8009df0:	08009e97 	.word	0x08009e97
 8009df4:	08009f2b 	.word	0x08009f2b
 8009df8:	08009d69 	.word	0x08009d69
 8009dfc:	08009e45 	.word	0x08009e45
 8009e00:	08009e81 	.word	0x08009e81
 8009e04:	08009e81 	.word	0x08009e81
 8009e08:	08009e81 	.word	0x08009e81
 8009e0c:	08009e81 	.word	0x08009e81
 8009e10:	08009e81 	.word	0x08009e81
 8009e14:	08009e81 	.word	0x08009e81
 8009e18:	08009e81 	.word	0x08009e81
 8009e1c:	08009e81 	.word	0x08009e81
 8009e20:	08009e81 	.word	0x08009e81
 8009e24:	2b6e      	cmp	r3, #110	; 0x6e
 8009e26:	d809      	bhi.n	8009e3c <_scanf_float+0x138>
 8009e28:	2b60      	cmp	r3, #96	; 0x60
 8009e2a:	d8b2      	bhi.n	8009d92 <_scanf_float+0x8e>
 8009e2c:	2b54      	cmp	r3, #84	; 0x54
 8009e2e:	d077      	beq.n	8009f20 <_scanf_float+0x21c>
 8009e30:	2b59      	cmp	r3, #89	; 0x59
 8009e32:	d199      	bne.n	8009d68 <_scanf_float+0x64>
 8009e34:	2d07      	cmp	r5, #7
 8009e36:	d197      	bne.n	8009d68 <_scanf_float+0x64>
 8009e38:	2508      	movs	r5, #8
 8009e3a:	e029      	b.n	8009e90 <_scanf_float+0x18c>
 8009e3c:	2b74      	cmp	r3, #116	; 0x74
 8009e3e:	d06f      	beq.n	8009f20 <_scanf_float+0x21c>
 8009e40:	2b79      	cmp	r3, #121	; 0x79
 8009e42:	e7f6      	b.n	8009e32 <_scanf_float+0x12e>
 8009e44:	6821      	ldr	r1, [r4, #0]
 8009e46:	05c8      	lsls	r0, r1, #23
 8009e48:	d51a      	bpl.n	8009e80 <_scanf_float+0x17c>
 8009e4a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009e4e:	9b02      	ldr	r3, [sp, #8]
 8009e50:	f109 0901 	add.w	r9, r9, #1
 8009e54:	6021      	str	r1, [r4, #0]
 8009e56:	b11b      	cbz	r3, 8009e60 <_scanf_float+0x15c>
 8009e58:	3b01      	subs	r3, #1
 8009e5a:	3201      	adds	r2, #1
 8009e5c:	9302      	str	r3, [sp, #8]
 8009e5e:	60a2      	str	r2, [r4, #8]
 8009e60:	68a3      	ldr	r3, [r4, #8]
 8009e62:	3b01      	subs	r3, #1
 8009e64:	60a3      	str	r3, [r4, #8]
 8009e66:	6923      	ldr	r3, [r4, #16]
 8009e68:	3301      	adds	r3, #1
 8009e6a:	6123      	str	r3, [r4, #16]
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	3b01      	subs	r3, #1
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	607b      	str	r3, [r7, #4]
 8009e74:	f340 8084 	ble.w	8009f80 <_scanf_float+0x27c>
 8009e78:	683b      	ldr	r3, [r7, #0]
 8009e7a:	3301      	adds	r3, #1
 8009e7c:	603b      	str	r3, [r7, #0]
 8009e7e:	e766      	b.n	8009d4e <_scanf_float+0x4a>
 8009e80:	eb1a 0f05 	cmn.w	sl, r5
 8009e84:	f47f af70 	bne.w	8009d68 <_scanf_float+0x64>
 8009e88:	6822      	ldr	r2, [r4, #0]
 8009e8a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8009e8e:	6022      	str	r2, [r4, #0]
 8009e90:	f806 3b01 	strb.w	r3, [r6], #1
 8009e94:	e7e4      	b.n	8009e60 <_scanf_float+0x15c>
 8009e96:	6822      	ldr	r2, [r4, #0]
 8009e98:	0610      	lsls	r0, r2, #24
 8009e9a:	f57f af65 	bpl.w	8009d68 <_scanf_float+0x64>
 8009e9e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009ea2:	e7f4      	b.n	8009e8e <_scanf_float+0x18a>
 8009ea4:	f1ba 0f00 	cmp.w	sl, #0
 8009ea8:	d10e      	bne.n	8009ec8 <_scanf_float+0x1c4>
 8009eaa:	f1b9 0f00 	cmp.w	r9, #0
 8009eae:	d10e      	bne.n	8009ece <_scanf_float+0x1ca>
 8009eb0:	6822      	ldr	r2, [r4, #0]
 8009eb2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009eb6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009eba:	d108      	bne.n	8009ece <_scanf_float+0x1ca>
 8009ebc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009ec0:	f04f 0a01 	mov.w	sl, #1
 8009ec4:	6022      	str	r2, [r4, #0]
 8009ec6:	e7e3      	b.n	8009e90 <_scanf_float+0x18c>
 8009ec8:	f1ba 0f02 	cmp.w	sl, #2
 8009ecc:	d055      	beq.n	8009f7a <_scanf_float+0x276>
 8009ece:	2d01      	cmp	r5, #1
 8009ed0:	d002      	beq.n	8009ed8 <_scanf_float+0x1d4>
 8009ed2:	2d04      	cmp	r5, #4
 8009ed4:	f47f af48 	bne.w	8009d68 <_scanf_float+0x64>
 8009ed8:	3501      	adds	r5, #1
 8009eda:	b2ed      	uxtb	r5, r5
 8009edc:	e7d8      	b.n	8009e90 <_scanf_float+0x18c>
 8009ede:	f1ba 0f01 	cmp.w	sl, #1
 8009ee2:	f47f af41 	bne.w	8009d68 <_scanf_float+0x64>
 8009ee6:	f04f 0a02 	mov.w	sl, #2
 8009eea:	e7d1      	b.n	8009e90 <_scanf_float+0x18c>
 8009eec:	b97d      	cbnz	r5, 8009f0e <_scanf_float+0x20a>
 8009eee:	f1b9 0f00 	cmp.w	r9, #0
 8009ef2:	f47f af3c 	bne.w	8009d6e <_scanf_float+0x6a>
 8009ef6:	6822      	ldr	r2, [r4, #0]
 8009ef8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009efc:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009f00:	f47f af39 	bne.w	8009d76 <_scanf_float+0x72>
 8009f04:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009f08:	2501      	movs	r5, #1
 8009f0a:	6022      	str	r2, [r4, #0]
 8009f0c:	e7c0      	b.n	8009e90 <_scanf_float+0x18c>
 8009f0e:	2d03      	cmp	r5, #3
 8009f10:	d0e2      	beq.n	8009ed8 <_scanf_float+0x1d4>
 8009f12:	2d05      	cmp	r5, #5
 8009f14:	e7de      	b.n	8009ed4 <_scanf_float+0x1d0>
 8009f16:	2d02      	cmp	r5, #2
 8009f18:	f47f af26 	bne.w	8009d68 <_scanf_float+0x64>
 8009f1c:	2503      	movs	r5, #3
 8009f1e:	e7b7      	b.n	8009e90 <_scanf_float+0x18c>
 8009f20:	2d06      	cmp	r5, #6
 8009f22:	f47f af21 	bne.w	8009d68 <_scanf_float+0x64>
 8009f26:	2507      	movs	r5, #7
 8009f28:	e7b2      	b.n	8009e90 <_scanf_float+0x18c>
 8009f2a:	6822      	ldr	r2, [r4, #0]
 8009f2c:	0591      	lsls	r1, r2, #22
 8009f2e:	f57f af1b 	bpl.w	8009d68 <_scanf_float+0x64>
 8009f32:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8009f36:	f8cd 9004 	str.w	r9, [sp, #4]
 8009f3a:	6022      	str	r2, [r4, #0]
 8009f3c:	e7a8      	b.n	8009e90 <_scanf_float+0x18c>
 8009f3e:	6822      	ldr	r2, [r4, #0]
 8009f40:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8009f44:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009f48:	d006      	beq.n	8009f58 <_scanf_float+0x254>
 8009f4a:	0550      	lsls	r0, r2, #21
 8009f4c:	f57f af0c 	bpl.w	8009d68 <_scanf_float+0x64>
 8009f50:	f1b9 0f00 	cmp.w	r9, #0
 8009f54:	f43f af0f 	beq.w	8009d76 <_scanf_float+0x72>
 8009f58:	0591      	lsls	r1, r2, #22
 8009f5a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009f5e:	bf58      	it	pl
 8009f60:	9901      	ldrpl	r1, [sp, #4]
 8009f62:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009f66:	bf58      	it	pl
 8009f68:	eba9 0101 	subpl.w	r1, r9, r1
 8009f6c:	6022      	str	r2, [r4, #0]
 8009f6e:	f04f 0900 	mov.w	r9, #0
 8009f72:	bf58      	it	pl
 8009f74:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009f78:	e78a      	b.n	8009e90 <_scanf_float+0x18c>
 8009f7a:	f04f 0a03 	mov.w	sl, #3
 8009f7e:	e787      	b.n	8009e90 <_scanf_float+0x18c>
 8009f80:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009f84:	4639      	mov	r1, r7
 8009f86:	4640      	mov	r0, r8
 8009f88:	4798      	blx	r3
 8009f8a:	2800      	cmp	r0, #0
 8009f8c:	f43f aedf 	beq.w	8009d4e <_scanf_float+0x4a>
 8009f90:	e6ea      	b.n	8009d68 <_scanf_float+0x64>
 8009f92:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009f96:	463a      	mov	r2, r7
 8009f98:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009f9c:	4640      	mov	r0, r8
 8009f9e:	4798      	blx	r3
 8009fa0:	6923      	ldr	r3, [r4, #16]
 8009fa2:	3b01      	subs	r3, #1
 8009fa4:	6123      	str	r3, [r4, #16]
 8009fa6:	e6ec      	b.n	8009d82 <_scanf_float+0x7e>
 8009fa8:	1e6b      	subs	r3, r5, #1
 8009faa:	2b06      	cmp	r3, #6
 8009fac:	d825      	bhi.n	8009ffa <_scanf_float+0x2f6>
 8009fae:	2d02      	cmp	r5, #2
 8009fb0:	d836      	bhi.n	800a020 <_scanf_float+0x31c>
 8009fb2:	455e      	cmp	r6, fp
 8009fb4:	f67f aee8 	bls.w	8009d88 <_scanf_float+0x84>
 8009fb8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009fbc:	463a      	mov	r2, r7
 8009fbe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009fc2:	4640      	mov	r0, r8
 8009fc4:	4798      	blx	r3
 8009fc6:	6923      	ldr	r3, [r4, #16]
 8009fc8:	3b01      	subs	r3, #1
 8009fca:	6123      	str	r3, [r4, #16]
 8009fcc:	e7f1      	b.n	8009fb2 <_scanf_float+0x2ae>
 8009fce:	9802      	ldr	r0, [sp, #8]
 8009fd0:	463a      	mov	r2, r7
 8009fd2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009fd6:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8009fda:	9002      	str	r0, [sp, #8]
 8009fdc:	4640      	mov	r0, r8
 8009fde:	4798      	blx	r3
 8009fe0:	6923      	ldr	r3, [r4, #16]
 8009fe2:	3b01      	subs	r3, #1
 8009fe4:	6123      	str	r3, [r4, #16]
 8009fe6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8009fea:	fa5f fa8a 	uxtb.w	sl, sl
 8009fee:	f1ba 0f02 	cmp.w	sl, #2
 8009ff2:	d1ec      	bne.n	8009fce <_scanf_float+0x2ca>
 8009ff4:	3d03      	subs	r5, #3
 8009ff6:	b2ed      	uxtb	r5, r5
 8009ff8:	1b76      	subs	r6, r6, r5
 8009ffa:	6823      	ldr	r3, [r4, #0]
 8009ffc:	05da      	lsls	r2, r3, #23
 8009ffe:	d52e      	bpl.n	800a05e <_scanf_float+0x35a>
 800a000:	055b      	lsls	r3, r3, #21
 800a002:	d510      	bpl.n	800a026 <_scanf_float+0x322>
 800a004:	455e      	cmp	r6, fp
 800a006:	f67f aebf 	bls.w	8009d88 <_scanf_float+0x84>
 800a00a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a00e:	463a      	mov	r2, r7
 800a010:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a014:	4640      	mov	r0, r8
 800a016:	4798      	blx	r3
 800a018:	6923      	ldr	r3, [r4, #16]
 800a01a:	3b01      	subs	r3, #1
 800a01c:	6123      	str	r3, [r4, #16]
 800a01e:	e7f1      	b.n	800a004 <_scanf_float+0x300>
 800a020:	46aa      	mov	sl, r5
 800a022:	9602      	str	r6, [sp, #8]
 800a024:	e7df      	b.n	8009fe6 <_scanf_float+0x2e2>
 800a026:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a02a:	1e75      	subs	r5, r6, #1
 800a02c:	6923      	ldr	r3, [r4, #16]
 800a02e:	2965      	cmp	r1, #101	; 0x65
 800a030:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800a034:	6123      	str	r3, [r4, #16]
 800a036:	d00c      	beq.n	800a052 <_scanf_float+0x34e>
 800a038:	2945      	cmp	r1, #69	; 0x45
 800a03a:	d00a      	beq.n	800a052 <_scanf_float+0x34e>
 800a03c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a040:	463a      	mov	r2, r7
 800a042:	4640      	mov	r0, r8
 800a044:	1eb5      	subs	r5, r6, #2
 800a046:	4798      	blx	r3
 800a048:	6923      	ldr	r3, [r4, #16]
 800a04a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a04e:	3b01      	subs	r3, #1
 800a050:	6123      	str	r3, [r4, #16]
 800a052:	462e      	mov	r6, r5
 800a054:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a058:	463a      	mov	r2, r7
 800a05a:	4640      	mov	r0, r8
 800a05c:	4798      	blx	r3
 800a05e:	6825      	ldr	r5, [r4, #0]
 800a060:	f015 0510 	ands.w	r5, r5, #16
 800a064:	d158      	bne.n	800a118 <_scanf_float+0x414>
 800a066:	7035      	strb	r5, [r6, #0]
 800a068:	6823      	ldr	r3, [r4, #0]
 800a06a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a06e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a072:	d11c      	bne.n	800a0ae <_scanf_float+0x3aa>
 800a074:	9b01      	ldr	r3, [sp, #4]
 800a076:	454b      	cmp	r3, r9
 800a078:	eba3 0209 	sub.w	r2, r3, r9
 800a07c:	d124      	bne.n	800a0c8 <_scanf_float+0x3c4>
 800a07e:	2200      	movs	r2, #0
 800a080:	4659      	mov	r1, fp
 800a082:	4640      	mov	r0, r8
 800a084:	f002 fd58 	bl	800cb38 <_strtod_r>
 800a088:	6821      	ldr	r1, [r4, #0]
 800a08a:	9b03      	ldr	r3, [sp, #12]
 800a08c:	f011 0f02 	tst.w	r1, #2
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	ec57 6b10 	vmov	r6, r7, d0
 800a096:	f103 0204 	add.w	r2, r3, #4
 800a09a:	d020      	beq.n	800a0de <_scanf_float+0x3da>
 800a09c:	9903      	ldr	r1, [sp, #12]
 800a09e:	600a      	str	r2, [r1, #0]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	e9c3 6700 	strd	r6, r7, [r3]
 800a0a6:	68e3      	ldr	r3, [r4, #12]
 800a0a8:	3301      	adds	r3, #1
 800a0aa:	60e3      	str	r3, [r4, #12]
 800a0ac:	e66d      	b.n	8009d8a <_scanf_float+0x86>
 800a0ae:	9b04      	ldr	r3, [sp, #16]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d0e4      	beq.n	800a07e <_scanf_float+0x37a>
 800a0b4:	9905      	ldr	r1, [sp, #20]
 800a0b6:	230a      	movs	r3, #10
 800a0b8:	462a      	mov	r2, r5
 800a0ba:	4640      	mov	r0, r8
 800a0bc:	3101      	adds	r1, #1
 800a0be:	f002 fdc3 	bl	800cc48 <_strtol_r>
 800a0c2:	9b04      	ldr	r3, [sp, #16]
 800a0c4:	9e05      	ldr	r6, [sp, #20]
 800a0c6:	1ac2      	subs	r2, r0, r3
 800a0c8:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800a0cc:	4913      	ldr	r1, [pc, #76]	; (800a11c <_scanf_float+0x418>)
 800a0ce:	429e      	cmp	r6, r3
 800a0d0:	bf28      	it	cs
 800a0d2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800a0d6:	4630      	mov	r0, r6
 800a0d8:	f000 f954 	bl	800a384 <siprintf>
 800a0dc:	e7cf      	b.n	800a07e <_scanf_float+0x37a>
 800a0de:	f011 0f04 	tst.w	r1, #4
 800a0e2:	9903      	ldr	r1, [sp, #12]
 800a0e4:	600a      	str	r2, [r1, #0]
 800a0e6:	d1db      	bne.n	800a0a0 <_scanf_float+0x39c>
 800a0e8:	f8d3 8000 	ldr.w	r8, [r3]
 800a0ec:	ee10 2a10 	vmov	r2, s0
 800a0f0:	463b      	mov	r3, r7
 800a0f2:	ee10 0a10 	vmov	r0, s0
 800a0f6:	4639      	mov	r1, r7
 800a0f8:	f7f6 fd1c 	bl	8000b34 <__aeabi_dcmpun>
 800a0fc:	b128      	cbz	r0, 800a10a <_scanf_float+0x406>
 800a0fe:	4808      	ldr	r0, [pc, #32]	; (800a120 <_scanf_float+0x41c>)
 800a100:	f000 fac6 	bl	800a690 <nanf>
 800a104:	ed88 0a00 	vstr	s0, [r8]
 800a108:	e7cd      	b.n	800a0a6 <_scanf_float+0x3a2>
 800a10a:	4630      	mov	r0, r6
 800a10c:	4639      	mov	r1, r7
 800a10e:	f7f6 fd6f 	bl	8000bf0 <__aeabi_d2f>
 800a112:	f8c8 0000 	str.w	r0, [r8]
 800a116:	e7c6      	b.n	800a0a6 <_scanf_float+0x3a2>
 800a118:	2500      	movs	r5, #0
 800a11a:	e636      	b.n	8009d8a <_scanf_float+0x86>
 800a11c:	0800f2e0 	.word	0x0800f2e0
 800a120:	0800f675 	.word	0x0800f675

0800a124 <std>:
 800a124:	2300      	movs	r3, #0
 800a126:	b510      	push	{r4, lr}
 800a128:	4604      	mov	r4, r0
 800a12a:	6083      	str	r3, [r0, #8]
 800a12c:	8181      	strh	r1, [r0, #12]
 800a12e:	4619      	mov	r1, r3
 800a130:	6643      	str	r3, [r0, #100]	; 0x64
 800a132:	81c2      	strh	r2, [r0, #14]
 800a134:	2208      	movs	r2, #8
 800a136:	6183      	str	r3, [r0, #24]
 800a138:	e9c0 3300 	strd	r3, r3, [r0]
 800a13c:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a140:	305c      	adds	r0, #92	; 0x5c
 800a142:	f000 fa17 	bl	800a574 <memset>
 800a146:	4b0d      	ldr	r3, [pc, #52]	; (800a17c <std+0x58>)
 800a148:	6224      	str	r4, [r4, #32]
 800a14a:	6263      	str	r3, [r4, #36]	; 0x24
 800a14c:	4b0c      	ldr	r3, [pc, #48]	; (800a180 <std+0x5c>)
 800a14e:	62a3      	str	r3, [r4, #40]	; 0x28
 800a150:	4b0c      	ldr	r3, [pc, #48]	; (800a184 <std+0x60>)
 800a152:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a154:	4b0c      	ldr	r3, [pc, #48]	; (800a188 <std+0x64>)
 800a156:	6323      	str	r3, [r4, #48]	; 0x30
 800a158:	4b0c      	ldr	r3, [pc, #48]	; (800a18c <std+0x68>)
 800a15a:	429c      	cmp	r4, r3
 800a15c:	d006      	beq.n	800a16c <std+0x48>
 800a15e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800a162:	4294      	cmp	r4, r2
 800a164:	d002      	beq.n	800a16c <std+0x48>
 800a166:	33d0      	adds	r3, #208	; 0xd0
 800a168:	429c      	cmp	r4, r3
 800a16a:	d105      	bne.n	800a178 <std+0x54>
 800a16c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a170:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a174:	f000 ba7a 	b.w	800a66c <__retarget_lock_init_recursive>
 800a178:	bd10      	pop	{r4, pc}
 800a17a:	bf00      	nop
 800a17c:	0800a3c5 	.word	0x0800a3c5
 800a180:	0800a3e7 	.word	0x0800a3e7
 800a184:	0800a41f 	.word	0x0800a41f
 800a188:	0800a443 	.word	0x0800a443
 800a18c:	20001ddc 	.word	0x20001ddc

0800a190 <stdio_exit_handler>:
 800a190:	4a02      	ldr	r2, [pc, #8]	; (800a19c <stdio_exit_handler+0xc>)
 800a192:	4903      	ldr	r1, [pc, #12]	; (800a1a0 <stdio_exit_handler+0x10>)
 800a194:	4803      	ldr	r0, [pc, #12]	; (800a1a4 <stdio_exit_handler+0x14>)
 800a196:	f000 b869 	b.w	800a26c <_fwalk_sglue>
 800a19a:	bf00      	nop
 800a19c:	2000001c 	.word	0x2000001c
 800a1a0:	0800d28d 	.word	0x0800d28d
 800a1a4:	20000028 	.word	0x20000028

0800a1a8 <cleanup_stdio>:
 800a1a8:	6841      	ldr	r1, [r0, #4]
 800a1aa:	4b0c      	ldr	r3, [pc, #48]	; (800a1dc <cleanup_stdio+0x34>)
 800a1ac:	4299      	cmp	r1, r3
 800a1ae:	b510      	push	{r4, lr}
 800a1b0:	4604      	mov	r4, r0
 800a1b2:	d001      	beq.n	800a1b8 <cleanup_stdio+0x10>
 800a1b4:	f003 f86a 	bl	800d28c <_fflush_r>
 800a1b8:	68a1      	ldr	r1, [r4, #8]
 800a1ba:	4b09      	ldr	r3, [pc, #36]	; (800a1e0 <cleanup_stdio+0x38>)
 800a1bc:	4299      	cmp	r1, r3
 800a1be:	d002      	beq.n	800a1c6 <cleanup_stdio+0x1e>
 800a1c0:	4620      	mov	r0, r4
 800a1c2:	f003 f863 	bl	800d28c <_fflush_r>
 800a1c6:	68e1      	ldr	r1, [r4, #12]
 800a1c8:	4b06      	ldr	r3, [pc, #24]	; (800a1e4 <cleanup_stdio+0x3c>)
 800a1ca:	4299      	cmp	r1, r3
 800a1cc:	d004      	beq.n	800a1d8 <cleanup_stdio+0x30>
 800a1ce:	4620      	mov	r0, r4
 800a1d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a1d4:	f003 b85a 	b.w	800d28c <_fflush_r>
 800a1d8:	bd10      	pop	{r4, pc}
 800a1da:	bf00      	nop
 800a1dc:	20001ddc 	.word	0x20001ddc
 800a1e0:	20001e44 	.word	0x20001e44
 800a1e4:	20001eac 	.word	0x20001eac

0800a1e8 <global_stdio_init.part.0>:
 800a1e8:	b510      	push	{r4, lr}
 800a1ea:	4b0b      	ldr	r3, [pc, #44]	; (800a218 <global_stdio_init.part.0+0x30>)
 800a1ec:	2104      	movs	r1, #4
 800a1ee:	4c0b      	ldr	r4, [pc, #44]	; (800a21c <global_stdio_init.part.0+0x34>)
 800a1f0:	4a0b      	ldr	r2, [pc, #44]	; (800a220 <global_stdio_init.part.0+0x38>)
 800a1f2:	4620      	mov	r0, r4
 800a1f4:	601a      	str	r2, [r3, #0]
 800a1f6:	2200      	movs	r2, #0
 800a1f8:	f7ff ff94 	bl	800a124 <std>
 800a1fc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800a200:	2201      	movs	r2, #1
 800a202:	2109      	movs	r1, #9
 800a204:	f7ff ff8e 	bl	800a124 <std>
 800a208:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800a20c:	2202      	movs	r2, #2
 800a20e:	2112      	movs	r1, #18
 800a210:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a214:	f7ff bf86 	b.w	800a124 <std>
 800a218:	20001f14 	.word	0x20001f14
 800a21c:	20001ddc 	.word	0x20001ddc
 800a220:	0800a191 	.word	0x0800a191

0800a224 <__sfp_lock_acquire>:
 800a224:	4801      	ldr	r0, [pc, #4]	; (800a22c <__sfp_lock_acquire+0x8>)
 800a226:	f000 ba22 	b.w	800a66e <__retarget_lock_acquire_recursive>
 800a22a:	bf00      	nop
 800a22c:	20001f1d 	.word	0x20001f1d

0800a230 <__sfp_lock_release>:
 800a230:	4801      	ldr	r0, [pc, #4]	; (800a238 <__sfp_lock_release+0x8>)
 800a232:	f000 ba1d 	b.w	800a670 <__retarget_lock_release_recursive>
 800a236:	bf00      	nop
 800a238:	20001f1d 	.word	0x20001f1d

0800a23c <__sinit>:
 800a23c:	b510      	push	{r4, lr}
 800a23e:	4604      	mov	r4, r0
 800a240:	f7ff fff0 	bl	800a224 <__sfp_lock_acquire>
 800a244:	6a23      	ldr	r3, [r4, #32]
 800a246:	b11b      	cbz	r3, 800a250 <__sinit+0x14>
 800a248:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a24c:	f7ff bff0 	b.w	800a230 <__sfp_lock_release>
 800a250:	4b04      	ldr	r3, [pc, #16]	; (800a264 <__sinit+0x28>)
 800a252:	6223      	str	r3, [r4, #32]
 800a254:	4b04      	ldr	r3, [pc, #16]	; (800a268 <__sinit+0x2c>)
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d1f5      	bne.n	800a248 <__sinit+0xc>
 800a25c:	f7ff ffc4 	bl	800a1e8 <global_stdio_init.part.0>
 800a260:	e7f2      	b.n	800a248 <__sinit+0xc>
 800a262:	bf00      	nop
 800a264:	0800a1a9 	.word	0x0800a1a9
 800a268:	20001f14 	.word	0x20001f14

0800a26c <_fwalk_sglue>:
 800a26c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a270:	4607      	mov	r7, r0
 800a272:	4688      	mov	r8, r1
 800a274:	4614      	mov	r4, r2
 800a276:	2600      	movs	r6, #0
 800a278:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a27c:	f1b9 0901 	subs.w	r9, r9, #1
 800a280:	d505      	bpl.n	800a28e <_fwalk_sglue+0x22>
 800a282:	6824      	ldr	r4, [r4, #0]
 800a284:	2c00      	cmp	r4, #0
 800a286:	d1f7      	bne.n	800a278 <_fwalk_sglue+0xc>
 800a288:	4630      	mov	r0, r6
 800a28a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a28e:	89ab      	ldrh	r3, [r5, #12]
 800a290:	2b01      	cmp	r3, #1
 800a292:	d907      	bls.n	800a2a4 <_fwalk_sglue+0x38>
 800a294:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a298:	3301      	adds	r3, #1
 800a29a:	d003      	beq.n	800a2a4 <_fwalk_sglue+0x38>
 800a29c:	4629      	mov	r1, r5
 800a29e:	4638      	mov	r0, r7
 800a2a0:	47c0      	blx	r8
 800a2a2:	4306      	orrs	r6, r0
 800a2a4:	3568      	adds	r5, #104	; 0x68
 800a2a6:	e7e9      	b.n	800a27c <_fwalk_sglue+0x10>

0800a2a8 <iprintf>:
 800a2a8:	b40f      	push	{r0, r1, r2, r3}
 800a2aa:	b507      	push	{r0, r1, r2, lr}
 800a2ac:	4906      	ldr	r1, [pc, #24]	; (800a2c8 <iprintf+0x20>)
 800a2ae:	ab04      	add	r3, sp, #16
 800a2b0:	6808      	ldr	r0, [r1, #0]
 800a2b2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2b6:	6881      	ldr	r1, [r0, #8]
 800a2b8:	9301      	str	r3, [sp, #4]
 800a2ba:	f002 fe49 	bl	800cf50 <_vfiprintf_r>
 800a2be:	b003      	add	sp, #12
 800a2c0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a2c4:	b004      	add	sp, #16
 800a2c6:	4770      	bx	lr
 800a2c8:	20000074 	.word	0x20000074

0800a2cc <_puts_r>:
 800a2cc:	6a03      	ldr	r3, [r0, #32]
 800a2ce:	b570      	push	{r4, r5, r6, lr}
 800a2d0:	4605      	mov	r5, r0
 800a2d2:	460e      	mov	r6, r1
 800a2d4:	6884      	ldr	r4, [r0, #8]
 800a2d6:	b90b      	cbnz	r3, 800a2dc <_puts_r+0x10>
 800a2d8:	f7ff ffb0 	bl	800a23c <__sinit>
 800a2dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a2de:	07db      	lsls	r3, r3, #31
 800a2e0:	d405      	bmi.n	800a2ee <_puts_r+0x22>
 800a2e2:	89a3      	ldrh	r3, [r4, #12]
 800a2e4:	0598      	lsls	r0, r3, #22
 800a2e6:	d402      	bmi.n	800a2ee <_puts_r+0x22>
 800a2e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a2ea:	f000 f9c0 	bl	800a66e <__retarget_lock_acquire_recursive>
 800a2ee:	89a3      	ldrh	r3, [r4, #12]
 800a2f0:	0719      	lsls	r1, r3, #28
 800a2f2:	d513      	bpl.n	800a31c <_puts_r+0x50>
 800a2f4:	6923      	ldr	r3, [r4, #16]
 800a2f6:	b18b      	cbz	r3, 800a31c <_puts_r+0x50>
 800a2f8:	3e01      	subs	r6, #1
 800a2fa:	68a3      	ldr	r3, [r4, #8]
 800a2fc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a300:	3b01      	subs	r3, #1
 800a302:	60a3      	str	r3, [r4, #8]
 800a304:	b9e9      	cbnz	r1, 800a342 <_puts_r+0x76>
 800a306:	2b00      	cmp	r3, #0
 800a308:	da2e      	bge.n	800a368 <_puts_r+0x9c>
 800a30a:	4622      	mov	r2, r4
 800a30c:	210a      	movs	r1, #10
 800a30e:	4628      	mov	r0, r5
 800a310:	f000 f89b 	bl	800a44a <__swbuf_r>
 800a314:	3001      	adds	r0, #1
 800a316:	d007      	beq.n	800a328 <_puts_r+0x5c>
 800a318:	250a      	movs	r5, #10
 800a31a:	e007      	b.n	800a32c <_puts_r+0x60>
 800a31c:	4621      	mov	r1, r4
 800a31e:	4628      	mov	r0, r5
 800a320:	f000 f8d0 	bl	800a4c4 <__swsetup_r>
 800a324:	2800      	cmp	r0, #0
 800a326:	d0e7      	beq.n	800a2f8 <_puts_r+0x2c>
 800a328:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800a32c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a32e:	07da      	lsls	r2, r3, #31
 800a330:	d405      	bmi.n	800a33e <_puts_r+0x72>
 800a332:	89a3      	ldrh	r3, [r4, #12]
 800a334:	059b      	lsls	r3, r3, #22
 800a336:	d402      	bmi.n	800a33e <_puts_r+0x72>
 800a338:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a33a:	f000 f999 	bl	800a670 <__retarget_lock_release_recursive>
 800a33e:	4628      	mov	r0, r5
 800a340:	bd70      	pop	{r4, r5, r6, pc}
 800a342:	2b00      	cmp	r3, #0
 800a344:	da04      	bge.n	800a350 <_puts_r+0x84>
 800a346:	69a2      	ldr	r2, [r4, #24]
 800a348:	429a      	cmp	r2, r3
 800a34a:	dc06      	bgt.n	800a35a <_puts_r+0x8e>
 800a34c:	290a      	cmp	r1, #10
 800a34e:	d004      	beq.n	800a35a <_puts_r+0x8e>
 800a350:	6823      	ldr	r3, [r4, #0]
 800a352:	1c5a      	adds	r2, r3, #1
 800a354:	6022      	str	r2, [r4, #0]
 800a356:	7019      	strb	r1, [r3, #0]
 800a358:	e7cf      	b.n	800a2fa <_puts_r+0x2e>
 800a35a:	4622      	mov	r2, r4
 800a35c:	4628      	mov	r0, r5
 800a35e:	f000 f874 	bl	800a44a <__swbuf_r>
 800a362:	3001      	adds	r0, #1
 800a364:	d1c9      	bne.n	800a2fa <_puts_r+0x2e>
 800a366:	e7df      	b.n	800a328 <_puts_r+0x5c>
 800a368:	6823      	ldr	r3, [r4, #0]
 800a36a:	250a      	movs	r5, #10
 800a36c:	1c5a      	adds	r2, r3, #1
 800a36e:	6022      	str	r2, [r4, #0]
 800a370:	701d      	strb	r5, [r3, #0]
 800a372:	e7db      	b.n	800a32c <_puts_r+0x60>

0800a374 <puts>:
 800a374:	4b02      	ldr	r3, [pc, #8]	; (800a380 <puts+0xc>)
 800a376:	4601      	mov	r1, r0
 800a378:	6818      	ldr	r0, [r3, #0]
 800a37a:	f7ff bfa7 	b.w	800a2cc <_puts_r>
 800a37e:	bf00      	nop
 800a380:	20000074 	.word	0x20000074

0800a384 <siprintf>:
 800a384:	b40e      	push	{r1, r2, r3}
 800a386:	b500      	push	{lr}
 800a388:	b09c      	sub	sp, #112	; 0x70
 800a38a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a38e:	ab1d      	add	r3, sp, #116	; 0x74
 800a390:	9002      	str	r0, [sp, #8]
 800a392:	9006      	str	r0, [sp, #24]
 800a394:	9107      	str	r1, [sp, #28]
 800a396:	9104      	str	r1, [sp, #16]
 800a398:	4808      	ldr	r0, [pc, #32]	; (800a3bc <siprintf+0x38>)
 800a39a:	4909      	ldr	r1, [pc, #36]	; (800a3c0 <siprintf+0x3c>)
 800a39c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3a0:	9105      	str	r1, [sp, #20]
 800a3a2:	a902      	add	r1, sp, #8
 800a3a4:	6800      	ldr	r0, [r0, #0]
 800a3a6:	9301      	str	r3, [sp, #4]
 800a3a8:	f002 fcaa 	bl	800cd00 <_svfiprintf_r>
 800a3ac:	9b02      	ldr	r3, [sp, #8]
 800a3ae:	2200      	movs	r2, #0
 800a3b0:	701a      	strb	r2, [r3, #0]
 800a3b2:	b01c      	add	sp, #112	; 0x70
 800a3b4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a3b8:	b003      	add	sp, #12
 800a3ba:	4770      	bx	lr
 800a3bc:	20000074 	.word	0x20000074
 800a3c0:	ffff0208 	.word	0xffff0208

0800a3c4 <__sread>:
 800a3c4:	b510      	push	{r4, lr}
 800a3c6:	460c      	mov	r4, r1
 800a3c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3cc:	f000 f900 	bl	800a5d0 <_read_r>
 800a3d0:	2800      	cmp	r0, #0
 800a3d2:	bfab      	itete	ge
 800a3d4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a3d6:	89a3      	ldrhlt	r3, [r4, #12]
 800a3d8:	181b      	addge	r3, r3, r0
 800a3da:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a3de:	bfac      	ite	ge
 800a3e0:	6563      	strge	r3, [r4, #84]	; 0x54
 800a3e2:	81a3      	strhlt	r3, [r4, #12]
 800a3e4:	bd10      	pop	{r4, pc}

0800a3e6 <__swrite>:
 800a3e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3ea:	461f      	mov	r7, r3
 800a3ec:	898b      	ldrh	r3, [r1, #12]
 800a3ee:	4605      	mov	r5, r0
 800a3f0:	460c      	mov	r4, r1
 800a3f2:	05db      	lsls	r3, r3, #23
 800a3f4:	4616      	mov	r6, r2
 800a3f6:	d505      	bpl.n	800a404 <__swrite+0x1e>
 800a3f8:	2302      	movs	r3, #2
 800a3fa:	2200      	movs	r2, #0
 800a3fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a400:	f000 f8d4 	bl	800a5ac <_lseek_r>
 800a404:	89a3      	ldrh	r3, [r4, #12]
 800a406:	4632      	mov	r2, r6
 800a408:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a40c:	4628      	mov	r0, r5
 800a40e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a412:	81a3      	strh	r3, [r4, #12]
 800a414:	463b      	mov	r3, r7
 800a416:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a41a:	f000 b8eb 	b.w	800a5f4 <_write_r>

0800a41e <__sseek>:
 800a41e:	b510      	push	{r4, lr}
 800a420:	460c      	mov	r4, r1
 800a422:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a426:	f000 f8c1 	bl	800a5ac <_lseek_r>
 800a42a:	1c43      	adds	r3, r0, #1
 800a42c:	89a3      	ldrh	r3, [r4, #12]
 800a42e:	bf15      	itete	ne
 800a430:	6560      	strne	r0, [r4, #84]	; 0x54
 800a432:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a436:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a43a:	81a3      	strheq	r3, [r4, #12]
 800a43c:	bf18      	it	ne
 800a43e:	81a3      	strhne	r3, [r4, #12]
 800a440:	bd10      	pop	{r4, pc}

0800a442 <__sclose>:
 800a442:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a446:	f000 b8a1 	b.w	800a58c <_close_r>

0800a44a <__swbuf_r>:
 800a44a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a44c:	460e      	mov	r6, r1
 800a44e:	4614      	mov	r4, r2
 800a450:	4605      	mov	r5, r0
 800a452:	b118      	cbz	r0, 800a45c <__swbuf_r+0x12>
 800a454:	6a03      	ldr	r3, [r0, #32]
 800a456:	b90b      	cbnz	r3, 800a45c <__swbuf_r+0x12>
 800a458:	f7ff fef0 	bl	800a23c <__sinit>
 800a45c:	69a3      	ldr	r3, [r4, #24]
 800a45e:	60a3      	str	r3, [r4, #8]
 800a460:	89a3      	ldrh	r3, [r4, #12]
 800a462:	071a      	lsls	r2, r3, #28
 800a464:	d525      	bpl.n	800a4b2 <__swbuf_r+0x68>
 800a466:	6923      	ldr	r3, [r4, #16]
 800a468:	b31b      	cbz	r3, 800a4b2 <__swbuf_r+0x68>
 800a46a:	6823      	ldr	r3, [r4, #0]
 800a46c:	b2f6      	uxtb	r6, r6
 800a46e:	6922      	ldr	r2, [r4, #16]
 800a470:	4637      	mov	r7, r6
 800a472:	1a98      	subs	r0, r3, r2
 800a474:	6963      	ldr	r3, [r4, #20]
 800a476:	4283      	cmp	r3, r0
 800a478:	dc04      	bgt.n	800a484 <__swbuf_r+0x3a>
 800a47a:	4621      	mov	r1, r4
 800a47c:	4628      	mov	r0, r5
 800a47e:	f002 ff05 	bl	800d28c <_fflush_r>
 800a482:	b9e0      	cbnz	r0, 800a4be <__swbuf_r+0x74>
 800a484:	68a3      	ldr	r3, [r4, #8]
 800a486:	3b01      	subs	r3, #1
 800a488:	60a3      	str	r3, [r4, #8]
 800a48a:	6823      	ldr	r3, [r4, #0]
 800a48c:	1c5a      	adds	r2, r3, #1
 800a48e:	6022      	str	r2, [r4, #0]
 800a490:	701e      	strb	r6, [r3, #0]
 800a492:	1c43      	adds	r3, r0, #1
 800a494:	6962      	ldr	r2, [r4, #20]
 800a496:	429a      	cmp	r2, r3
 800a498:	d004      	beq.n	800a4a4 <__swbuf_r+0x5a>
 800a49a:	89a3      	ldrh	r3, [r4, #12]
 800a49c:	07db      	lsls	r3, r3, #31
 800a49e:	d506      	bpl.n	800a4ae <__swbuf_r+0x64>
 800a4a0:	2e0a      	cmp	r6, #10
 800a4a2:	d104      	bne.n	800a4ae <__swbuf_r+0x64>
 800a4a4:	4621      	mov	r1, r4
 800a4a6:	4628      	mov	r0, r5
 800a4a8:	f002 fef0 	bl	800d28c <_fflush_r>
 800a4ac:	b938      	cbnz	r0, 800a4be <__swbuf_r+0x74>
 800a4ae:	4638      	mov	r0, r7
 800a4b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a4b2:	4621      	mov	r1, r4
 800a4b4:	4628      	mov	r0, r5
 800a4b6:	f000 f805 	bl	800a4c4 <__swsetup_r>
 800a4ba:	2800      	cmp	r0, #0
 800a4bc:	d0d5      	beq.n	800a46a <__swbuf_r+0x20>
 800a4be:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800a4c2:	e7f4      	b.n	800a4ae <__swbuf_r+0x64>

0800a4c4 <__swsetup_r>:
 800a4c4:	b538      	push	{r3, r4, r5, lr}
 800a4c6:	4b2a      	ldr	r3, [pc, #168]	; (800a570 <__swsetup_r+0xac>)
 800a4c8:	4605      	mov	r5, r0
 800a4ca:	460c      	mov	r4, r1
 800a4cc:	6818      	ldr	r0, [r3, #0]
 800a4ce:	b118      	cbz	r0, 800a4d8 <__swsetup_r+0x14>
 800a4d0:	6a03      	ldr	r3, [r0, #32]
 800a4d2:	b90b      	cbnz	r3, 800a4d8 <__swsetup_r+0x14>
 800a4d4:	f7ff feb2 	bl	800a23c <__sinit>
 800a4d8:	89a3      	ldrh	r3, [r4, #12]
 800a4da:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a4de:	0718      	lsls	r0, r3, #28
 800a4e0:	d422      	bmi.n	800a528 <__swsetup_r+0x64>
 800a4e2:	06d9      	lsls	r1, r3, #27
 800a4e4:	d407      	bmi.n	800a4f6 <__swsetup_r+0x32>
 800a4e6:	2309      	movs	r3, #9
 800a4e8:	602b      	str	r3, [r5, #0]
 800a4ea:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a4ee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a4f2:	81a3      	strh	r3, [r4, #12]
 800a4f4:	e034      	b.n	800a560 <__swsetup_r+0x9c>
 800a4f6:	0758      	lsls	r0, r3, #29
 800a4f8:	d512      	bpl.n	800a520 <__swsetup_r+0x5c>
 800a4fa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a4fc:	b141      	cbz	r1, 800a510 <__swsetup_r+0x4c>
 800a4fe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a502:	4299      	cmp	r1, r3
 800a504:	d002      	beq.n	800a50c <__swsetup_r+0x48>
 800a506:	4628      	mov	r0, r5
 800a508:	f000 ff4a 	bl	800b3a0 <_free_r>
 800a50c:	2300      	movs	r3, #0
 800a50e:	6363      	str	r3, [r4, #52]	; 0x34
 800a510:	89a3      	ldrh	r3, [r4, #12]
 800a512:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a516:	81a3      	strh	r3, [r4, #12]
 800a518:	2300      	movs	r3, #0
 800a51a:	6063      	str	r3, [r4, #4]
 800a51c:	6923      	ldr	r3, [r4, #16]
 800a51e:	6023      	str	r3, [r4, #0]
 800a520:	89a3      	ldrh	r3, [r4, #12]
 800a522:	f043 0308 	orr.w	r3, r3, #8
 800a526:	81a3      	strh	r3, [r4, #12]
 800a528:	6923      	ldr	r3, [r4, #16]
 800a52a:	b94b      	cbnz	r3, 800a540 <__swsetup_r+0x7c>
 800a52c:	89a3      	ldrh	r3, [r4, #12]
 800a52e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a532:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a536:	d003      	beq.n	800a540 <__swsetup_r+0x7c>
 800a538:	4621      	mov	r1, r4
 800a53a:	4628      	mov	r0, r5
 800a53c:	f002 fef3 	bl	800d326 <__smakebuf_r>
 800a540:	89a0      	ldrh	r0, [r4, #12]
 800a542:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a546:	f010 0301 	ands.w	r3, r0, #1
 800a54a:	d00a      	beq.n	800a562 <__swsetup_r+0x9e>
 800a54c:	2300      	movs	r3, #0
 800a54e:	60a3      	str	r3, [r4, #8]
 800a550:	6963      	ldr	r3, [r4, #20]
 800a552:	425b      	negs	r3, r3
 800a554:	61a3      	str	r3, [r4, #24]
 800a556:	6923      	ldr	r3, [r4, #16]
 800a558:	b943      	cbnz	r3, 800a56c <__swsetup_r+0xa8>
 800a55a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a55e:	d1c4      	bne.n	800a4ea <__swsetup_r+0x26>
 800a560:	bd38      	pop	{r3, r4, r5, pc}
 800a562:	0781      	lsls	r1, r0, #30
 800a564:	bf58      	it	pl
 800a566:	6963      	ldrpl	r3, [r4, #20]
 800a568:	60a3      	str	r3, [r4, #8]
 800a56a:	e7f4      	b.n	800a556 <__swsetup_r+0x92>
 800a56c:	2000      	movs	r0, #0
 800a56e:	e7f7      	b.n	800a560 <__swsetup_r+0x9c>
 800a570:	20000074 	.word	0x20000074

0800a574 <memset>:
 800a574:	4402      	add	r2, r0
 800a576:	4603      	mov	r3, r0
 800a578:	4293      	cmp	r3, r2
 800a57a:	d100      	bne.n	800a57e <memset+0xa>
 800a57c:	4770      	bx	lr
 800a57e:	f803 1b01 	strb.w	r1, [r3], #1
 800a582:	e7f9      	b.n	800a578 <memset+0x4>

0800a584 <_localeconv_r>:
 800a584:	4800      	ldr	r0, [pc, #0]	; (800a588 <_localeconv_r+0x4>)
 800a586:	4770      	bx	lr
 800a588:	20000168 	.word	0x20000168

0800a58c <_close_r>:
 800a58c:	b538      	push	{r3, r4, r5, lr}
 800a58e:	2300      	movs	r3, #0
 800a590:	4d05      	ldr	r5, [pc, #20]	; (800a5a8 <_close_r+0x1c>)
 800a592:	4604      	mov	r4, r0
 800a594:	4608      	mov	r0, r1
 800a596:	602b      	str	r3, [r5, #0]
 800a598:	f7f7 fd1d 	bl	8001fd6 <_close>
 800a59c:	1c43      	adds	r3, r0, #1
 800a59e:	d102      	bne.n	800a5a6 <_close_r+0x1a>
 800a5a0:	682b      	ldr	r3, [r5, #0]
 800a5a2:	b103      	cbz	r3, 800a5a6 <_close_r+0x1a>
 800a5a4:	6023      	str	r3, [r4, #0]
 800a5a6:	bd38      	pop	{r3, r4, r5, pc}
 800a5a8:	20001f18 	.word	0x20001f18

0800a5ac <_lseek_r>:
 800a5ac:	b538      	push	{r3, r4, r5, lr}
 800a5ae:	4604      	mov	r4, r0
 800a5b0:	4d06      	ldr	r5, [pc, #24]	; (800a5cc <_lseek_r+0x20>)
 800a5b2:	4608      	mov	r0, r1
 800a5b4:	4611      	mov	r1, r2
 800a5b6:	2200      	movs	r2, #0
 800a5b8:	602a      	str	r2, [r5, #0]
 800a5ba:	461a      	mov	r2, r3
 800a5bc:	f7f7 fd32 	bl	8002024 <_lseek>
 800a5c0:	1c43      	adds	r3, r0, #1
 800a5c2:	d102      	bne.n	800a5ca <_lseek_r+0x1e>
 800a5c4:	682b      	ldr	r3, [r5, #0]
 800a5c6:	b103      	cbz	r3, 800a5ca <_lseek_r+0x1e>
 800a5c8:	6023      	str	r3, [r4, #0]
 800a5ca:	bd38      	pop	{r3, r4, r5, pc}
 800a5cc:	20001f18 	.word	0x20001f18

0800a5d0 <_read_r>:
 800a5d0:	b538      	push	{r3, r4, r5, lr}
 800a5d2:	4604      	mov	r4, r0
 800a5d4:	4d06      	ldr	r5, [pc, #24]	; (800a5f0 <_read_r+0x20>)
 800a5d6:	4608      	mov	r0, r1
 800a5d8:	4611      	mov	r1, r2
 800a5da:	2200      	movs	r2, #0
 800a5dc:	602a      	str	r2, [r5, #0]
 800a5de:	461a      	mov	r2, r3
 800a5e0:	f7f7 fcc0 	bl	8001f64 <_read>
 800a5e4:	1c43      	adds	r3, r0, #1
 800a5e6:	d102      	bne.n	800a5ee <_read_r+0x1e>
 800a5e8:	682b      	ldr	r3, [r5, #0]
 800a5ea:	b103      	cbz	r3, 800a5ee <_read_r+0x1e>
 800a5ec:	6023      	str	r3, [r4, #0]
 800a5ee:	bd38      	pop	{r3, r4, r5, pc}
 800a5f0:	20001f18 	.word	0x20001f18

0800a5f4 <_write_r>:
 800a5f4:	b538      	push	{r3, r4, r5, lr}
 800a5f6:	4604      	mov	r4, r0
 800a5f8:	4d06      	ldr	r5, [pc, #24]	; (800a614 <_write_r+0x20>)
 800a5fa:	4608      	mov	r0, r1
 800a5fc:	4611      	mov	r1, r2
 800a5fe:	2200      	movs	r2, #0
 800a600:	602a      	str	r2, [r5, #0]
 800a602:	461a      	mov	r2, r3
 800a604:	f7f7 fccb 	bl	8001f9e <_write>
 800a608:	1c43      	adds	r3, r0, #1
 800a60a:	d102      	bne.n	800a612 <_write_r+0x1e>
 800a60c:	682b      	ldr	r3, [r5, #0]
 800a60e:	b103      	cbz	r3, 800a612 <_write_r+0x1e>
 800a610:	6023      	str	r3, [r4, #0]
 800a612:	bd38      	pop	{r3, r4, r5, pc}
 800a614:	20001f18 	.word	0x20001f18

0800a618 <__errno>:
 800a618:	4b01      	ldr	r3, [pc, #4]	; (800a620 <__errno+0x8>)
 800a61a:	6818      	ldr	r0, [r3, #0]
 800a61c:	4770      	bx	lr
 800a61e:	bf00      	nop
 800a620:	20000074 	.word	0x20000074

0800a624 <__libc_init_array>:
 800a624:	b570      	push	{r4, r5, r6, lr}
 800a626:	4d0d      	ldr	r5, [pc, #52]	; (800a65c <__libc_init_array+0x38>)
 800a628:	2600      	movs	r6, #0
 800a62a:	4c0d      	ldr	r4, [pc, #52]	; (800a660 <__libc_init_array+0x3c>)
 800a62c:	1b64      	subs	r4, r4, r5
 800a62e:	10a4      	asrs	r4, r4, #2
 800a630:	42a6      	cmp	r6, r4
 800a632:	d109      	bne.n	800a648 <__libc_init_array+0x24>
 800a634:	4d0b      	ldr	r5, [pc, #44]	; (800a664 <__libc_init_array+0x40>)
 800a636:	2600      	movs	r6, #0
 800a638:	4c0b      	ldr	r4, [pc, #44]	; (800a668 <__libc_init_array+0x44>)
 800a63a:	f004 fa63 	bl	800eb04 <_init>
 800a63e:	1b64      	subs	r4, r4, r5
 800a640:	10a4      	asrs	r4, r4, #2
 800a642:	42a6      	cmp	r6, r4
 800a644:	d105      	bne.n	800a652 <__libc_init_array+0x2e>
 800a646:	bd70      	pop	{r4, r5, r6, pc}
 800a648:	f855 3b04 	ldr.w	r3, [r5], #4
 800a64c:	3601      	adds	r6, #1
 800a64e:	4798      	blx	r3
 800a650:	e7ee      	b.n	800a630 <__libc_init_array+0xc>
 800a652:	f855 3b04 	ldr.w	r3, [r5], #4
 800a656:	3601      	adds	r6, #1
 800a658:	4798      	blx	r3
 800a65a:	e7f2      	b.n	800a642 <__libc_init_array+0x1e>
 800a65c:	0800fae0 	.word	0x0800fae0
 800a660:	0800fae0 	.word	0x0800fae0
 800a664:	0800fae0 	.word	0x0800fae0
 800a668:	0800fae4 	.word	0x0800fae4

0800a66c <__retarget_lock_init_recursive>:
 800a66c:	4770      	bx	lr

0800a66e <__retarget_lock_acquire_recursive>:
 800a66e:	4770      	bx	lr

0800a670 <__retarget_lock_release_recursive>:
 800a670:	4770      	bx	lr

0800a672 <memchr>:
 800a672:	b2c9      	uxtb	r1, r1
 800a674:	4402      	add	r2, r0
 800a676:	b510      	push	{r4, lr}
 800a678:	4290      	cmp	r0, r2
 800a67a:	4603      	mov	r3, r0
 800a67c:	d101      	bne.n	800a682 <memchr+0x10>
 800a67e:	2300      	movs	r3, #0
 800a680:	e003      	b.n	800a68a <memchr+0x18>
 800a682:	781c      	ldrb	r4, [r3, #0]
 800a684:	3001      	adds	r0, #1
 800a686:	428c      	cmp	r4, r1
 800a688:	d1f6      	bne.n	800a678 <memchr+0x6>
 800a68a:	4618      	mov	r0, r3
 800a68c:	bd10      	pop	{r4, pc}
	...

0800a690 <nanf>:
 800a690:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800a698 <nanf+0x8>
 800a694:	4770      	bx	lr
 800a696:	bf00      	nop
 800a698:	7fc00000 	.word	0x7fc00000

0800a69c <quorem>:
 800a69c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6a0:	6903      	ldr	r3, [r0, #16]
 800a6a2:	4607      	mov	r7, r0
 800a6a4:	690c      	ldr	r4, [r1, #16]
 800a6a6:	42a3      	cmp	r3, r4
 800a6a8:	f2c0 8086 	blt.w	800a7b8 <quorem+0x11c>
 800a6ac:	3c01      	subs	r4, #1
 800a6ae:	f100 0514 	add.w	r5, r0, #20
 800a6b2:	f101 0814 	add.w	r8, r1, #20
 800a6b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a6ba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a6be:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a6c2:	9301      	str	r3, [sp, #4]
 800a6c4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a6c8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a6cc:	3301      	adds	r3, #1
 800a6ce:	429a      	cmp	r2, r3
 800a6d0:	fbb2 f6f3 	udiv	r6, r2, r3
 800a6d4:	d335      	bcc.n	800a742 <quorem+0xa6>
 800a6d6:	f04f 0e00 	mov.w	lr, #0
 800a6da:	4640      	mov	r0, r8
 800a6dc:	46ac      	mov	ip, r5
 800a6de:	46f2      	mov	sl, lr
 800a6e0:	f850 2b04 	ldr.w	r2, [r0], #4
 800a6e4:	b293      	uxth	r3, r2
 800a6e6:	4581      	cmp	r9, r0
 800a6e8:	fb06 e303 	mla	r3, r6, r3, lr
 800a6ec:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a6f0:	ea4f 4213 	mov.w	r2, r3, lsr #16
 800a6f4:	b29b      	uxth	r3, r3
 800a6f6:	fb06 220e 	mla	r2, r6, lr, r2
 800a6fa:	ebaa 0303 	sub.w	r3, sl, r3
 800a6fe:	f8dc a000 	ldr.w	sl, [ip]
 800a702:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a706:	fa1f fa8a 	uxth.w	sl, sl
 800a70a:	b292      	uxth	r2, r2
 800a70c:	4453      	add	r3, sl
 800a70e:	9300      	str	r3, [sp, #0]
 800a710:	f8dc 3000 	ldr.w	r3, [ip]
 800a714:	ebc2 4213 	rsb	r2, r2, r3, lsr #16
 800a718:	9b00      	ldr	r3, [sp, #0]
 800a71a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a71e:	f8bd 3000 	ldrh.w	r3, [sp]
 800a722:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a726:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a72a:	f84c 3b04 	str.w	r3, [ip], #4
 800a72e:	d2d7      	bcs.n	800a6e0 <quorem+0x44>
 800a730:	f855 300b 	ldr.w	r3, [r5, fp]
 800a734:	b92b      	cbnz	r3, 800a742 <quorem+0xa6>
 800a736:	9b01      	ldr	r3, [sp, #4]
 800a738:	3b04      	subs	r3, #4
 800a73a:	429d      	cmp	r5, r3
 800a73c:	461a      	mov	r2, r3
 800a73e:	d32f      	bcc.n	800a7a0 <quorem+0x104>
 800a740:	613c      	str	r4, [r7, #16]
 800a742:	4638      	mov	r0, r7
 800a744:	f001 f9f4 	bl	800bb30 <__mcmp>
 800a748:	2800      	cmp	r0, #0
 800a74a:	db25      	blt.n	800a798 <quorem+0xfc>
 800a74c:	3601      	adds	r6, #1
 800a74e:	4629      	mov	r1, r5
 800a750:	2000      	movs	r0, #0
 800a752:	f858 2b04 	ldr.w	r2, [r8], #4
 800a756:	f8d1 c000 	ldr.w	ip, [r1]
 800a75a:	b293      	uxth	r3, r2
 800a75c:	45c1      	cmp	r9, r8
 800a75e:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800a762:	eba0 0303 	sub.w	r3, r0, r3
 800a766:	fa1f f08c 	uxth.w	r0, ip
 800a76a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a76e:	4403      	add	r3, r0
 800a770:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a774:	b29b      	uxth	r3, r3
 800a776:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a77a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a77e:	f841 3b04 	str.w	r3, [r1], #4
 800a782:	d2e6      	bcs.n	800a752 <quorem+0xb6>
 800a784:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a788:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a78c:	b922      	cbnz	r2, 800a798 <quorem+0xfc>
 800a78e:	3b04      	subs	r3, #4
 800a790:	429d      	cmp	r5, r3
 800a792:	461a      	mov	r2, r3
 800a794:	d30a      	bcc.n	800a7ac <quorem+0x110>
 800a796:	613c      	str	r4, [r7, #16]
 800a798:	4630      	mov	r0, r6
 800a79a:	b003      	add	sp, #12
 800a79c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7a0:	6812      	ldr	r2, [r2, #0]
 800a7a2:	3b04      	subs	r3, #4
 800a7a4:	2a00      	cmp	r2, #0
 800a7a6:	d1cb      	bne.n	800a740 <quorem+0xa4>
 800a7a8:	3c01      	subs	r4, #1
 800a7aa:	e7c6      	b.n	800a73a <quorem+0x9e>
 800a7ac:	6812      	ldr	r2, [r2, #0]
 800a7ae:	3b04      	subs	r3, #4
 800a7b0:	2a00      	cmp	r2, #0
 800a7b2:	d1f0      	bne.n	800a796 <quorem+0xfa>
 800a7b4:	3c01      	subs	r4, #1
 800a7b6:	e7eb      	b.n	800a790 <quorem+0xf4>
 800a7b8:	2000      	movs	r0, #0
 800a7ba:	e7ee      	b.n	800a79a <quorem+0xfe>
 800a7bc:	0000      	movs	r0, r0
	...

0800a7c0 <_dtoa_r>:
 800a7c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7c4:	69c5      	ldr	r5, [r0, #28]
 800a7c6:	4604      	mov	r4, r0
 800a7c8:	ed2d 8b04 	vpush	{d8-d9}
 800a7cc:	b093      	sub	sp, #76	; 0x4c
 800a7ce:	ec57 6b10 	vmov	r6, r7, d0
 800a7d2:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a7d6:	9107      	str	r1, [sp, #28]
 800a7d8:	920a      	str	r2, [sp, #40]	; 0x28
 800a7da:	930d      	str	r3, [sp, #52]	; 0x34
 800a7dc:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a7e0:	b975      	cbnz	r5, 800a800 <_dtoa_r+0x40>
 800a7e2:	2010      	movs	r0, #16
 800a7e4:	f000 fe28 	bl	800b438 <malloc>
 800a7e8:	4602      	mov	r2, r0
 800a7ea:	61e0      	str	r0, [r4, #28]
 800a7ec:	b920      	cbnz	r0, 800a7f8 <_dtoa_r+0x38>
 800a7ee:	4bae      	ldr	r3, [pc, #696]	; (800aaa8 <_dtoa_r+0x2e8>)
 800a7f0:	21ef      	movs	r1, #239	; 0xef
 800a7f2:	48ae      	ldr	r0, [pc, #696]	; (800aaac <_dtoa_r+0x2ec>)
 800a7f4:	f002 fe48 	bl	800d488 <__assert_func>
 800a7f8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a7fc:	6005      	str	r5, [r0, #0]
 800a7fe:	60c5      	str	r5, [r0, #12]
 800a800:	69e3      	ldr	r3, [r4, #28]
 800a802:	6819      	ldr	r1, [r3, #0]
 800a804:	b151      	cbz	r1, 800a81c <_dtoa_r+0x5c>
 800a806:	685a      	ldr	r2, [r3, #4]
 800a808:	2301      	movs	r3, #1
 800a80a:	4620      	mov	r0, r4
 800a80c:	4093      	lsls	r3, r2
 800a80e:	604a      	str	r2, [r1, #4]
 800a810:	608b      	str	r3, [r1, #8]
 800a812:	f000 ff05 	bl	800b620 <_Bfree>
 800a816:	69e3      	ldr	r3, [r4, #28]
 800a818:	2200      	movs	r2, #0
 800a81a:	601a      	str	r2, [r3, #0]
 800a81c:	1e3b      	subs	r3, r7, #0
 800a81e:	bfb7      	itett	lt
 800a820:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a824:	2300      	movge	r3, #0
 800a826:	2201      	movlt	r2, #1
 800a828:	9303      	strlt	r3, [sp, #12]
 800a82a:	bfac      	ite	ge
 800a82c:	f8c8 3000 	strge.w	r3, [r8]
 800a830:	f8c8 2000 	strlt.w	r2, [r8]
 800a834:	4b9e      	ldr	r3, [pc, #632]	; (800aab0 <_dtoa_r+0x2f0>)
 800a836:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a83a:	ea33 0308 	bics.w	r3, r3, r8
 800a83e:	d11b      	bne.n	800a878 <_dtoa_r+0xb8>
 800a840:	f242 730f 	movw	r3, #9999	; 0x270f
 800a844:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a846:	6013      	str	r3, [r2, #0]
 800a848:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a84c:	4333      	orrs	r3, r6
 800a84e:	f000 8592 	beq.w	800b376 <_dtoa_r+0xbb6>
 800a852:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a854:	b963      	cbnz	r3, 800a870 <_dtoa_r+0xb0>
 800a856:	4b97      	ldr	r3, [pc, #604]	; (800aab4 <_dtoa_r+0x2f4>)
 800a858:	e027      	b.n	800a8aa <_dtoa_r+0xea>
 800a85a:	4b97      	ldr	r3, [pc, #604]	; (800aab8 <_dtoa_r+0x2f8>)
 800a85c:	9300      	str	r3, [sp, #0]
 800a85e:	3308      	adds	r3, #8
 800a860:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a862:	6013      	str	r3, [r2, #0]
 800a864:	9800      	ldr	r0, [sp, #0]
 800a866:	b013      	add	sp, #76	; 0x4c
 800a868:	ecbd 8b04 	vpop	{d8-d9}
 800a86c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a870:	4b90      	ldr	r3, [pc, #576]	; (800aab4 <_dtoa_r+0x2f4>)
 800a872:	9300      	str	r3, [sp, #0]
 800a874:	3303      	adds	r3, #3
 800a876:	e7f3      	b.n	800a860 <_dtoa_r+0xa0>
 800a878:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a87c:	2200      	movs	r2, #0
 800a87e:	2300      	movs	r3, #0
 800a880:	ec51 0b17 	vmov	r0, r1, d7
 800a884:	eeb0 8a47 	vmov.f32	s16, s14
 800a888:	eef0 8a67 	vmov.f32	s17, s15
 800a88c:	f7f6 f920 	bl	8000ad0 <__aeabi_dcmpeq>
 800a890:	4681      	mov	r9, r0
 800a892:	b160      	cbz	r0, 800a8ae <_dtoa_r+0xee>
 800a894:	2301      	movs	r3, #1
 800a896:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a898:	6013      	str	r3, [r2, #0]
 800a89a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	f000 8567 	beq.w	800b370 <_dtoa_r+0xbb0>
 800a8a2:	4b86      	ldr	r3, [pc, #536]	; (800aabc <_dtoa_r+0x2fc>)
 800a8a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a8a6:	6013      	str	r3, [r2, #0]
 800a8a8:	3b01      	subs	r3, #1
 800a8aa:	9300      	str	r3, [sp, #0]
 800a8ac:	e7da      	b.n	800a864 <_dtoa_r+0xa4>
 800a8ae:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a8b2:	eeb0 0a48 	vmov.f32	s0, s16
 800a8b6:	eef0 0a68 	vmov.f32	s1, s17
 800a8ba:	aa10      	add	r2, sp, #64	; 0x40
 800a8bc:	a911      	add	r1, sp, #68	; 0x44
 800a8be:	4620      	mov	r0, r4
 800a8c0:	f001 fa56 	bl	800bd70 <__d2b>
 800a8c4:	4682      	mov	sl, r0
 800a8c6:	2d00      	cmp	r5, #0
 800a8c8:	d07d      	beq.n	800a9c6 <_dtoa_r+0x206>
 800a8ca:	ee18 3a90 	vmov	r3, s17
 800a8ce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a8d2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800a8d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a8da:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a8de:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a8e2:	ec51 0b18 	vmov	r0, r1, d8
 800a8e6:	4619      	mov	r1, r3
 800a8e8:	2200      	movs	r2, #0
 800a8ea:	4b75      	ldr	r3, [pc, #468]	; (800aac0 <_dtoa_r+0x300>)
 800a8ec:	f7f5 fcd0 	bl	8000290 <__aeabi_dsub>
 800a8f0:	a367      	add	r3, pc, #412	; (adr r3, 800aa90 <_dtoa_r+0x2d0>)
 800a8f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8f6:	f7f5 fe83 	bl	8000600 <__aeabi_dmul>
 800a8fa:	a367      	add	r3, pc, #412	; (adr r3, 800aa98 <_dtoa_r+0x2d8>)
 800a8fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a900:	f7f5 fcc8 	bl	8000294 <__adddf3>
 800a904:	4606      	mov	r6, r0
 800a906:	460f      	mov	r7, r1
 800a908:	4628      	mov	r0, r5
 800a90a:	f7f5 fe0f 	bl	800052c <__aeabi_i2d>
 800a90e:	a364      	add	r3, pc, #400	; (adr r3, 800aaa0 <_dtoa_r+0x2e0>)
 800a910:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a914:	f7f5 fe74 	bl	8000600 <__aeabi_dmul>
 800a918:	4602      	mov	r2, r0
 800a91a:	460b      	mov	r3, r1
 800a91c:	4630      	mov	r0, r6
 800a91e:	4639      	mov	r1, r7
 800a920:	f7f5 fcb8 	bl	8000294 <__adddf3>
 800a924:	4606      	mov	r6, r0
 800a926:	460f      	mov	r7, r1
 800a928:	f7f6 f91a 	bl	8000b60 <__aeabi_d2iz>
 800a92c:	2200      	movs	r2, #0
 800a92e:	4683      	mov	fp, r0
 800a930:	2300      	movs	r3, #0
 800a932:	4630      	mov	r0, r6
 800a934:	4639      	mov	r1, r7
 800a936:	f7f6 f8d5 	bl	8000ae4 <__aeabi_dcmplt>
 800a93a:	b148      	cbz	r0, 800a950 <_dtoa_r+0x190>
 800a93c:	4658      	mov	r0, fp
 800a93e:	f7f5 fdf5 	bl	800052c <__aeabi_i2d>
 800a942:	4632      	mov	r2, r6
 800a944:	463b      	mov	r3, r7
 800a946:	f7f6 f8c3 	bl	8000ad0 <__aeabi_dcmpeq>
 800a94a:	b908      	cbnz	r0, 800a950 <_dtoa_r+0x190>
 800a94c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800a950:	f1bb 0f16 	cmp.w	fp, #22
 800a954:	d857      	bhi.n	800aa06 <_dtoa_r+0x246>
 800a956:	4b5b      	ldr	r3, [pc, #364]	; (800aac4 <_dtoa_r+0x304>)
 800a958:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a95c:	ec51 0b18 	vmov	r0, r1, d8
 800a960:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a964:	f7f6 f8be 	bl	8000ae4 <__aeabi_dcmplt>
 800a968:	2800      	cmp	r0, #0
 800a96a:	d04e      	beq.n	800aa0a <_dtoa_r+0x24a>
 800a96c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800a970:	2300      	movs	r3, #0
 800a972:	930c      	str	r3, [sp, #48]	; 0x30
 800a974:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a976:	1b5b      	subs	r3, r3, r5
 800a978:	1e5a      	subs	r2, r3, #1
 800a97a:	bf4c      	ite	mi
 800a97c:	f1c3 0301 	rsbmi	r3, r3, #1
 800a980:	2300      	movpl	r3, #0
 800a982:	9206      	str	r2, [sp, #24]
 800a984:	bf45      	ittet	mi
 800a986:	9305      	strmi	r3, [sp, #20]
 800a988:	2300      	movmi	r3, #0
 800a98a:	9305      	strpl	r3, [sp, #20]
 800a98c:	9306      	strmi	r3, [sp, #24]
 800a98e:	f1bb 0f00 	cmp.w	fp, #0
 800a992:	db3c      	blt.n	800aa0e <_dtoa_r+0x24e>
 800a994:	9b06      	ldr	r3, [sp, #24]
 800a996:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800a99a:	445b      	add	r3, fp
 800a99c:	9306      	str	r3, [sp, #24]
 800a99e:	2300      	movs	r3, #0
 800a9a0:	9308      	str	r3, [sp, #32]
 800a9a2:	9b07      	ldr	r3, [sp, #28]
 800a9a4:	2b09      	cmp	r3, #9
 800a9a6:	d868      	bhi.n	800aa7a <_dtoa_r+0x2ba>
 800a9a8:	2b05      	cmp	r3, #5
 800a9aa:	bfc5      	ittet	gt
 800a9ac:	3b04      	subgt	r3, #4
 800a9ae:	2500      	movgt	r5, #0
 800a9b0:	2501      	movle	r5, #1
 800a9b2:	9307      	strgt	r3, [sp, #28]
 800a9b4:	9b07      	ldr	r3, [sp, #28]
 800a9b6:	3b02      	subs	r3, #2
 800a9b8:	2b03      	cmp	r3, #3
 800a9ba:	f200 8087 	bhi.w	800aacc <_dtoa_r+0x30c>
 800a9be:	e8df f003 	tbb	[pc, r3]
 800a9c2:	3d30      	.short	0x3d30
 800a9c4:	5a3b      	.short	0x5a3b
 800a9c6:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a9ca:	441d      	add	r5, r3
 800a9cc:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a9d0:	2b20      	cmp	r3, #32
 800a9d2:	bfc9      	itett	gt
 800a9d4:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a9d8:	f1c3 0320 	rsble	r3, r3, #32
 800a9dc:	fa08 f803 	lslgt.w	r8, r8, r3
 800a9e0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800a9e4:	bfd8      	it	le
 800a9e6:	fa06 f003 	lslle.w	r0, r6, r3
 800a9ea:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 800a9ee:	bfc4      	itt	gt
 800a9f0:	fa26 f303 	lsrgt.w	r3, r6, r3
 800a9f4:	ea48 0003 	orrgt.w	r0, r8, r3
 800a9f8:	f7f5 fd88 	bl	800050c <__aeabi_ui2d>
 800a9fc:	2201      	movs	r2, #1
 800a9fe:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800aa02:	920e      	str	r2, [sp, #56]	; 0x38
 800aa04:	e76f      	b.n	800a8e6 <_dtoa_r+0x126>
 800aa06:	2301      	movs	r3, #1
 800aa08:	e7b3      	b.n	800a972 <_dtoa_r+0x1b2>
 800aa0a:	900c      	str	r0, [sp, #48]	; 0x30
 800aa0c:	e7b2      	b.n	800a974 <_dtoa_r+0x1b4>
 800aa0e:	9b05      	ldr	r3, [sp, #20]
 800aa10:	eba3 030b 	sub.w	r3, r3, fp
 800aa14:	9305      	str	r3, [sp, #20]
 800aa16:	f1cb 0300 	rsb	r3, fp, #0
 800aa1a:	9308      	str	r3, [sp, #32]
 800aa1c:	2300      	movs	r3, #0
 800aa1e:	930b      	str	r3, [sp, #44]	; 0x2c
 800aa20:	e7bf      	b.n	800a9a2 <_dtoa_r+0x1e2>
 800aa22:	2300      	movs	r3, #0
 800aa24:	9309      	str	r3, [sp, #36]	; 0x24
 800aa26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	dc52      	bgt.n	800aad2 <_dtoa_r+0x312>
 800aa2c:	2301      	movs	r3, #1
 800aa2e:	461a      	mov	r2, r3
 800aa30:	9301      	str	r3, [sp, #4]
 800aa32:	9304      	str	r3, [sp, #16]
 800aa34:	920a      	str	r2, [sp, #40]	; 0x28
 800aa36:	e00b      	b.n	800aa50 <_dtoa_r+0x290>
 800aa38:	2301      	movs	r3, #1
 800aa3a:	e7f3      	b.n	800aa24 <_dtoa_r+0x264>
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	9309      	str	r3, [sp, #36]	; 0x24
 800aa40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa42:	445b      	add	r3, fp
 800aa44:	9301      	str	r3, [sp, #4]
 800aa46:	3301      	adds	r3, #1
 800aa48:	2b01      	cmp	r3, #1
 800aa4a:	9304      	str	r3, [sp, #16]
 800aa4c:	bfb8      	it	lt
 800aa4e:	2301      	movlt	r3, #1
 800aa50:	69e0      	ldr	r0, [r4, #28]
 800aa52:	2100      	movs	r1, #0
 800aa54:	2204      	movs	r2, #4
 800aa56:	f102 0614 	add.w	r6, r2, #20
 800aa5a:	429e      	cmp	r6, r3
 800aa5c:	d93d      	bls.n	800aada <_dtoa_r+0x31a>
 800aa5e:	6041      	str	r1, [r0, #4]
 800aa60:	4620      	mov	r0, r4
 800aa62:	f000 fd9d 	bl	800b5a0 <_Balloc>
 800aa66:	9000      	str	r0, [sp, #0]
 800aa68:	2800      	cmp	r0, #0
 800aa6a:	d139      	bne.n	800aae0 <_dtoa_r+0x320>
 800aa6c:	4b16      	ldr	r3, [pc, #88]	; (800aac8 <_dtoa_r+0x308>)
 800aa6e:	4602      	mov	r2, r0
 800aa70:	f240 11af 	movw	r1, #431	; 0x1af
 800aa74:	e6bd      	b.n	800a7f2 <_dtoa_r+0x32>
 800aa76:	2301      	movs	r3, #1
 800aa78:	e7e1      	b.n	800aa3e <_dtoa_r+0x27e>
 800aa7a:	2501      	movs	r5, #1
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	9509      	str	r5, [sp, #36]	; 0x24
 800aa80:	9307      	str	r3, [sp, #28]
 800aa82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800aa86:	2200      	movs	r2, #0
 800aa88:	9301      	str	r3, [sp, #4]
 800aa8a:	9304      	str	r3, [sp, #16]
 800aa8c:	2312      	movs	r3, #18
 800aa8e:	e7d1      	b.n	800aa34 <_dtoa_r+0x274>
 800aa90:	636f4361 	.word	0x636f4361
 800aa94:	3fd287a7 	.word	0x3fd287a7
 800aa98:	8b60c8b3 	.word	0x8b60c8b3
 800aa9c:	3fc68a28 	.word	0x3fc68a28
 800aaa0:	509f79fb 	.word	0x509f79fb
 800aaa4:	3fd34413 	.word	0x3fd34413
 800aaa8:	0800f2f2 	.word	0x0800f2f2
 800aaac:	0800f309 	.word	0x0800f309
 800aab0:	7ff00000 	.word	0x7ff00000
 800aab4:	0800f2ee 	.word	0x0800f2ee
 800aab8:	0800f2e5 	.word	0x0800f2e5
 800aabc:	0800f2bd 	.word	0x0800f2bd
 800aac0:	3ff80000 	.word	0x3ff80000
 800aac4:	0800f3f8 	.word	0x0800f3f8
 800aac8:	0800f361 	.word	0x0800f361
 800aacc:	2301      	movs	r3, #1
 800aace:	9309      	str	r3, [sp, #36]	; 0x24
 800aad0:	e7d7      	b.n	800aa82 <_dtoa_r+0x2c2>
 800aad2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aad4:	9301      	str	r3, [sp, #4]
 800aad6:	9304      	str	r3, [sp, #16]
 800aad8:	e7ba      	b.n	800aa50 <_dtoa_r+0x290>
 800aada:	3101      	adds	r1, #1
 800aadc:	0052      	lsls	r2, r2, #1
 800aade:	e7ba      	b.n	800aa56 <_dtoa_r+0x296>
 800aae0:	69e3      	ldr	r3, [r4, #28]
 800aae2:	9a00      	ldr	r2, [sp, #0]
 800aae4:	601a      	str	r2, [r3, #0]
 800aae6:	9b04      	ldr	r3, [sp, #16]
 800aae8:	2b0e      	cmp	r3, #14
 800aaea:	f200 80a8 	bhi.w	800ac3e <_dtoa_r+0x47e>
 800aaee:	2d00      	cmp	r5, #0
 800aaf0:	f000 80a5 	beq.w	800ac3e <_dtoa_r+0x47e>
 800aaf4:	f1bb 0f00 	cmp.w	fp, #0
 800aaf8:	dd38      	ble.n	800ab6c <_dtoa_r+0x3ac>
 800aafa:	f00b 020f 	and.w	r2, fp, #15
 800aafe:	4bbf      	ldr	r3, [pc, #764]	; (800adfc <_dtoa_r+0x63c>)
 800ab00:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800ab04:	ea4f 182b 	mov.w	r8, fp, asr #4
 800ab08:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ab0c:	e9d3 6700 	ldrd	r6, r7, [r3]
 800ab10:	d019      	beq.n	800ab46 <_dtoa_r+0x386>
 800ab12:	4bbb      	ldr	r3, [pc, #748]	; (800ae00 <_dtoa_r+0x640>)
 800ab14:	f008 080f 	and.w	r8, r8, #15
 800ab18:	2503      	movs	r5, #3
 800ab1a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ab1e:	ec51 0b18 	vmov	r0, r1, d8
 800ab22:	f7f5 fe97 	bl	8000854 <__aeabi_ddiv>
 800ab26:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ab2a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800ae00 <_dtoa_r+0x640>
 800ab2e:	f1b8 0f00 	cmp.w	r8, #0
 800ab32:	d10a      	bne.n	800ab4a <_dtoa_r+0x38a>
 800ab34:	4632      	mov	r2, r6
 800ab36:	463b      	mov	r3, r7
 800ab38:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ab3c:	f7f5 fe8a 	bl	8000854 <__aeabi_ddiv>
 800ab40:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ab44:	e02b      	b.n	800ab9e <_dtoa_r+0x3de>
 800ab46:	2502      	movs	r5, #2
 800ab48:	e7ef      	b.n	800ab2a <_dtoa_r+0x36a>
 800ab4a:	f018 0f01 	tst.w	r8, #1
 800ab4e:	d008      	beq.n	800ab62 <_dtoa_r+0x3a2>
 800ab50:	4630      	mov	r0, r6
 800ab52:	4639      	mov	r1, r7
 800ab54:	3501      	adds	r5, #1
 800ab56:	e9d9 2300 	ldrd	r2, r3, [r9]
 800ab5a:	f7f5 fd51 	bl	8000600 <__aeabi_dmul>
 800ab5e:	4606      	mov	r6, r0
 800ab60:	460f      	mov	r7, r1
 800ab62:	ea4f 0868 	mov.w	r8, r8, asr #1
 800ab66:	f109 0908 	add.w	r9, r9, #8
 800ab6a:	e7e0      	b.n	800ab2e <_dtoa_r+0x36e>
 800ab6c:	f000 809f 	beq.w	800acae <_dtoa_r+0x4ee>
 800ab70:	f1cb 0600 	rsb	r6, fp, #0
 800ab74:	4ba1      	ldr	r3, [pc, #644]	; (800adfc <_dtoa_r+0x63c>)
 800ab76:	4fa2      	ldr	r7, [pc, #648]	; (800ae00 <_dtoa_r+0x640>)
 800ab78:	2502      	movs	r5, #2
 800ab7a:	f006 020f 	and.w	r2, r6, #15
 800ab7e:	1136      	asrs	r6, r6, #4
 800ab80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ab84:	ec51 0b18 	vmov	r0, r1, d8
 800ab88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab8c:	f7f5 fd38 	bl	8000600 <__aeabi_dmul>
 800ab90:	2300      	movs	r3, #0
 800ab92:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ab96:	2e00      	cmp	r6, #0
 800ab98:	d17e      	bne.n	800ac98 <_dtoa_r+0x4d8>
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d1d0      	bne.n	800ab40 <_dtoa_r+0x380>
 800ab9e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aba0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	f000 8084 	beq.w	800acb2 <_dtoa_r+0x4f2>
 800abaa:	2200      	movs	r2, #0
 800abac:	4b95      	ldr	r3, [pc, #596]	; (800ae04 <_dtoa_r+0x644>)
 800abae:	4640      	mov	r0, r8
 800abb0:	4649      	mov	r1, r9
 800abb2:	f7f5 ff97 	bl	8000ae4 <__aeabi_dcmplt>
 800abb6:	2800      	cmp	r0, #0
 800abb8:	d07b      	beq.n	800acb2 <_dtoa_r+0x4f2>
 800abba:	9b04      	ldr	r3, [sp, #16]
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d078      	beq.n	800acb2 <_dtoa_r+0x4f2>
 800abc0:	9b01      	ldr	r3, [sp, #4]
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	dd39      	ble.n	800ac3a <_dtoa_r+0x47a>
 800abc6:	2200      	movs	r2, #0
 800abc8:	4b8f      	ldr	r3, [pc, #572]	; (800ae08 <_dtoa_r+0x648>)
 800abca:	4640      	mov	r0, r8
 800abcc:	4649      	mov	r1, r9
 800abce:	f7f5 fd17 	bl	8000600 <__aeabi_dmul>
 800abd2:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 800abd6:	3501      	adds	r5, #1
 800abd8:	9e01      	ldr	r6, [sp, #4]
 800abda:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800abde:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800abe2:	4628      	mov	r0, r5
 800abe4:	f7f5 fca2 	bl	800052c <__aeabi_i2d>
 800abe8:	4642      	mov	r2, r8
 800abea:	464b      	mov	r3, r9
 800abec:	f7f5 fd08 	bl	8000600 <__aeabi_dmul>
 800abf0:	4b86      	ldr	r3, [pc, #536]	; (800ae0c <_dtoa_r+0x64c>)
 800abf2:	2200      	movs	r2, #0
 800abf4:	f7f5 fb4e 	bl	8000294 <__adddf3>
 800abf8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800abfc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ac00:	9303      	str	r3, [sp, #12]
 800ac02:	2e00      	cmp	r6, #0
 800ac04:	d158      	bne.n	800acb8 <_dtoa_r+0x4f8>
 800ac06:	2200      	movs	r2, #0
 800ac08:	4b81      	ldr	r3, [pc, #516]	; (800ae10 <_dtoa_r+0x650>)
 800ac0a:	4640      	mov	r0, r8
 800ac0c:	4649      	mov	r1, r9
 800ac0e:	f7f5 fb3f 	bl	8000290 <__aeabi_dsub>
 800ac12:	4680      	mov	r8, r0
 800ac14:	4689      	mov	r9, r1
 800ac16:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ac1a:	f7f5 ff81 	bl	8000b20 <__aeabi_dcmpgt>
 800ac1e:	2800      	cmp	r0, #0
 800ac20:	f040 8296 	bne.w	800b150 <_dtoa_r+0x990>
 800ac24:	4640      	mov	r0, r8
 800ac26:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800ac2a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ac2e:	4649      	mov	r1, r9
 800ac30:	f7f5 ff58 	bl	8000ae4 <__aeabi_dcmplt>
 800ac34:	2800      	cmp	r0, #0
 800ac36:	f040 8289 	bne.w	800b14c <_dtoa_r+0x98c>
 800ac3a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800ac3e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	f2c0 814e 	blt.w	800aee2 <_dtoa_r+0x722>
 800ac46:	f1bb 0f0e 	cmp.w	fp, #14
 800ac4a:	f300 814a 	bgt.w	800aee2 <_dtoa_r+0x722>
 800ac4e:	4b6b      	ldr	r3, [pc, #428]	; (800adfc <_dtoa_r+0x63c>)
 800ac50:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800ac54:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ac58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	f280 80dc 	bge.w	800ae18 <_dtoa_r+0x658>
 800ac60:	9b04      	ldr	r3, [sp, #16]
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	f300 80d8 	bgt.w	800ae18 <_dtoa_r+0x658>
 800ac68:	f040 826f 	bne.w	800b14a <_dtoa_r+0x98a>
 800ac6c:	2200      	movs	r2, #0
 800ac6e:	4b68      	ldr	r3, [pc, #416]	; (800ae10 <_dtoa_r+0x650>)
 800ac70:	4640      	mov	r0, r8
 800ac72:	4649      	mov	r1, r9
 800ac74:	f7f5 fcc4 	bl	8000600 <__aeabi_dmul>
 800ac78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ac7c:	f7f5 ff46 	bl	8000b0c <__aeabi_dcmpge>
 800ac80:	9e04      	ldr	r6, [sp, #16]
 800ac82:	4637      	mov	r7, r6
 800ac84:	2800      	cmp	r0, #0
 800ac86:	f040 8245 	bne.w	800b114 <_dtoa_r+0x954>
 800ac8a:	9d00      	ldr	r5, [sp, #0]
 800ac8c:	2331      	movs	r3, #49	; 0x31
 800ac8e:	f10b 0b01 	add.w	fp, fp, #1
 800ac92:	f805 3b01 	strb.w	r3, [r5], #1
 800ac96:	e241      	b.n	800b11c <_dtoa_r+0x95c>
 800ac98:	07f2      	lsls	r2, r6, #31
 800ac9a:	d505      	bpl.n	800aca8 <_dtoa_r+0x4e8>
 800ac9c:	3501      	adds	r5, #1
 800ac9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aca2:	f7f5 fcad 	bl	8000600 <__aeabi_dmul>
 800aca6:	2301      	movs	r3, #1
 800aca8:	1076      	asrs	r6, r6, #1
 800acaa:	3708      	adds	r7, #8
 800acac:	e773      	b.n	800ab96 <_dtoa_r+0x3d6>
 800acae:	2502      	movs	r5, #2
 800acb0:	e775      	b.n	800ab9e <_dtoa_r+0x3de>
 800acb2:	465f      	mov	r7, fp
 800acb4:	9e04      	ldr	r6, [sp, #16]
 800acb6:	e792      	b.n	800abde <_dtoa_r+0x41e>
 800acb8:	9900      	ldr	r1, [sp, #0]
 800acba:	4b50      	ldr	r3, [pc, #320]	; (800adfc <_dtoa_r+0x63c>)
 800acbc:	4431      	add	r1, r6
 800acbe:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800acc2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800acc6:	9102      	str	r1, [sp, #8]
 800acc8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800acca:	eeb0 9a47 	vmov.f32	s18, s14
 800acce:	eef0 9a67 	vmov.f32	s19, s15
 800acd2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800acd6:	2900      	cmp	r1, #0
 800acd8:	d044      	beq.n	800ad64 <_dtoa_r+0x5a4>
 800acda:	2000      	movs	r0, #0
 800acdc:	494d      	ldr	r1, [pc, #308]	; (800ae14 <_dtoa_r+0x654>)
 800acde:	f7f5 fdb9 	bl	8000854 <__aeabi_ddiv>
 800ace2:	ec53 2b19 	vmov	r2, r3, d9
 800ace6:	f7f5 fad3 	bl	8000290 <__aeabi_dsub>
 800acea:	9d00      	ldr	r5, [sp, #0]
 800acec:	ec41 0b19 	vmov	d9, r0, r1
 800acf0:	4649      	mov	r1, r9
 800acf2:	4640      	mov	r0, r8
 800acf4:	f7f5 ff34 	bl	8000b60 <__aeabi_d2iz>
 800acf8:	4606      	mov	r6, r0
 800acfa:	f7f5 fc17 	bl	800052c <__aeabi_i2d>
 800acfe:	4602      	mov	r2, r0
 800ad00:	3630      	adds	r6, #48	; 0x30
 800ad02:	460b      	mov	r3, r1
 800ad04:	4640      	mov	r0, r8
 800ad06:	4649      	mov	r1, r9
 800ad08:	f7f5 fac2 	bl	8000290 <__aeabi_dsub>
 800ad0c:	f805 6b01 	strb.w	r6, [r5], #1
 800ad10:	4680      	mov	r8, r0
 800ad12:	4689      	mov	r9, r1
 800ad14:	ec53 2b19 	vmov	r2, r3, d9
 800ad18:	f7f5 fee4 	bl	8000ae4 <__aeabi_dcmplt>
 800ad1c:	2800      	cmp	r0, #0
 800ad1e:	d164      	bne.n	800adea <_dtoa_r+0x62a>
 800ad20:	4642      	mov	r2, r8
 800ad22:	464b      	mov	r3, r9
 800ad24:	2000      	movs	r0, #0
 800ad26:	4937      	ldr	r1, [pc, #220]	; (800ae04 <_dtoa_r+0x644>)
 800ad28:	f7f5 fab2 	bl	8000290 <__aeabi_dsub>
 800ad2c:	ec53 2b19 	vmov	r2, r3, d9
 800ad30:	f7f5 fed8 	bl	8000ae4 <__aeabi_dcmplt>
 800ad34:	2800      	cmp	r0, #0
 800ad36:	f040 80b6 	bne.w	800aea6 <_dtoa_r+0x6e6>
 800ad3a:	9b02      	ldr	r3, [sp, #8]
 800ad3c:	429d      	cmp	r5, r3
 800ad3e:	f43f af7c 	beq.w	800ac3a <_dtoa_r+0x47a>
 800ad42:	2200      	movs	r2, #0
 800ad44:	4b30      	ldr	r3, [pc, #192]	; (800ae08 <_dtoa_r+0x648>)
 800ad46:	ec51 0b19 	vmov	r0, r1, d9
 800ad4a:	f7f5 fc59 	bl	8000600 <__aeabi_dmul>
 800ad4e:	2200      	movs	r2, #0
 800ad50:	4b2d      	ldr	r3, [pc, #180]	; (800ae08 <_dtoa_r+0x648>)
 800ad52:	ec41 0b19 	vmov	d9, r0, r1
 800ad56:	4640      	mov	r0, r8
 800ad58:	4649      	mov	r1, r9
 800ad5a:	f7f5 fc51 	bl	8000600 <__aeabi_dmul>
 800ad5e:	4680      	mov	r8, r0
 800ad60:	4689      	mov	r9, r1
 800ad62:	e7c5      	b.n	800acf0 <_dtoa_r+0x530>
 800ad64:	ec51 0b17 	vmov	r0, r1, d7
 800ad68:	f7f5 fc4a 	bl	8000600 <__aeabi_dmul>
 800ad6c:	9b02      	ldr	r3, [sp, #8]
 800ad6e:	9d00      	ldr	r5, [sp, #0]
 800ad70:	930f      	str	r3, [sp, #60]	; 0x3c
 800ad72:	ec41 0b19 	vmov	d9, r0, r1
 800ad76:	4649      	mov	r1, r9
 800ad78:	4640      	mov	r0, r8
 800ad7a:	f7f5 fef1 	bl	8000b60 <__aeabi_d2iz>
 800ad7e:	4606      	mov	r6, r0
 800ad80:	f7f5 fbd4 	bl	800052c <__aeabi_i2d>
 800ad84:	4602      	mov	r2, r0
 800ad86:	460b      	mov	r3, r1
 800ad88:	4640      	mov	r0, r8
 800ad8a:	4649      	mov	r1, r9
 800ad8c:	3630      	adds	r6, #48	; 0x30
 800ad8e:	f7f5 fa7f 	bl	8000290 <__aeabi_dsub>
 800ad92:	9b02      	ldr	r3, [sp, #8]
 800ad94:	f805 6b01 	strb.w	r6, [r5], #1
 800ad98:	4680      	mov	r8, r0
 800ad9a:	429d      	cmp	r5, r3
 800ad9c:	4689      	mov	r9, r1
 800ad9e:	f04f 0200 	mov.w	r2, #0
 800ada2:	d124      	bne.n	800adee <_dtoa_r+0x62e>
 800ada4:	4b1b      	ldr	r3, [pc, #108]	; (800ae14 <_dtoa_r+0x654>)
 800ada6:	ec51 0b19 	vmov	r0, r1, d9
 800adaa:	f7f5 fa73 	bl	8000294 <__adddf3>
 800adae:	4602      	mov	r2, r0
 800adb0:	460b      	mov	r3, r1
 800adb2:	4640      	mov	r0, r8
 800adb4:	4649      	mov	r1, r9
 800adb6:	f7f5 feb3 	bl	8000b20 <__aeabi_dcmpgt>
 800adba:	2800      	cmp	r0, #0
 800adbc:	d173      	bne.n	800aea6 <_dtoa_r+0x6e6>
 800adbe:	2000      	movs	r0, #0
 800adc0:	4914      	ldr	r1, [pc, #80]	; (800ae14 <_dtoa_r+0x654>)
 800adc2:	ec53 2b19 	vmov	r2, r3, d9
 800adc6:	f7f5 fa63 	bl	8000290 <__aeabi_dsub>
 800adca:	4602      	mov	r2, r0
 800adcc:	460b      	mov	r3, r1
 800adce:	4640      	mov	r0, r8
 800add0:	4649      	mov	r1, r9
 800add2:	f7f5 fe87 	bl	8000ae4 <__aeabi_dcmplt>
 800add6:	2800      	cmp	r0, #0
 800add8:	f43f af2f 	beq.w	800ac3a <_dtoa_r+0x47a>
 800addc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800adde:	1e6b      	subs	r3, r5, #1
 800ade0:	930f      	str	r3, [sp, #60]	; 0x3c
 800ade2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ade6:	2b30      	cmp	r3, #48	; 0x30
 800ade8:	d0f8      	beq.n	800addc <_dtoa_r+0x61c>
 800adea:	46bb      	mov	fp, r7
 800adec:	e04a      	b.n	800ae84 <_dtoa_r+0x6c4>
 800adee:	4b06      	ldr	r3, [pc, #24]	; (800ae08 <_dtoa_r+0x648>)
 800adf0:	f7f5 fc06 	bl	8000600 <__aeabi_dmul>
 800adf4:	4680      	mov	r8, r0
 800adf6:	4689      	mov	r9, r1
 800adf8:	e7bd      	b.n	800ad76 <_dtoa_r+0x5b6>
 800adfa:	bf00      	nop
 800adfc:	0800f3f8 	.word	0x0800f3f8
 800ae00:	0800f3d0 	.word	0x0800f3d0
 800ae04:	3ff00000 	.word	0x3ff00000
 800ae08:	40240000 	.word	0x40240000
 800ae0c:	401c0000 	.word	0x401c0000
 800ae10:	40140000 	.word	0x40140000
 800ae14:	3fe00000 	.word	0x3fe00000
 800ae18:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800ae1c:	9d00      	ldr	r5, [sp, #0]
 800ae1e:	4642      	mov	r2, r8
 800ae20:	464b      	mov	r3, r9
 800ae22:	4630      	mov	r0, r6
 800ae24:	4639      	mov	r1, r7
 800ae26:	f7f5 fd15 	bl	8000854 <__aeabi_ddiv>
 800ae2a:	f7f5 fe99 	bl	8000b60 <__aeabi_d2iz>
 800ae2e:	9001      	str	r0, [sp, #4]
 800ae30:	f7f5 fb7c 	bl	800052c <__aeabi_i2d>
 800ae34:	4642      	mov	r2, r8
 800ae36:	464b      	mov	r3, r9
 800ae38:	f7f5 fbe2 	bl	8000600 <__aeabi_dmul>
 800ae3c:	4602      	mov	r2, r0
 800ae3e:	460b      	mov	r3, r1
 800ae40:	4630      	mov	r0, r6
 800ae42:	4639      	mov	r1, r7
 800ae44:	f7f5 fa24 	bl	8000290 <__aeabi_dsub>
 800ae48:	9e01      	ldr	r6, [sp, #4]
 800ae4a:	9f04      	ldr	r7, [sp, #16]
 800ae4c:	4602      	mov	r2, r0
 800ae4e:	3630      	adds	r6, #48	; 0x30
 800ae50:	460b      	mov	r3, r1
 800ae52:	f805 6b01 	strb.w	r6, [r5], #1
 800ae56:	9e00      	ldr	r6, [sp, #0]
 800ae58:	1bae      	subs	r6, r5, r6
 800ae5a:	42b7      	cmp	r7, r6
 800ae5c:	d134      	bne.n	800aec8 <_dtoa_r+0x708>
 800ae5e:	f7f5 fa19 	bl	8000294 <__adddf3>
 800ae62:	4642      	mov	r2, r8
 800ae64:	464b      	mov	r3, r9
 800ae66:	4606      	mov	r6, r0
 800ae68:	460f      	mov	r7, r1
 800ae6a:	f7f5 fe59 	bl	8000b20 <__aeabi_dcmpgt>
 800ae6e:	b9c8      	cbnz	r0, 800aea4 <_dtoa_r+0x6e4>
 800ae70:	4642      	mov	r2, r8
 800ae72:	464b      	mov	r3, r9
 800ae74:	4630      	mov	r0, r6
 800ae76:	4639      	mov	r1, r7
 800ae78:	f7f5 fe2a 	bl	8000ad0 <__aeabi_dcmpeq>
 800ae7c:	b110      	cbz	r0, 800ae84 <_dtoa_r+0x6c4>
 800ae7e:	9b01      	ldr	r3, [sp, #4]
 800ae80:	07db      	lsls	r3, r3, #31
 800ae82:	d40f      	bmi.n	800aea4 <_dtoa_r+0x6e4>
 800ae84:	4651      	mov	r1, sl
 800ae86:	4620      	mov	r0, r4
 800ae88:	f000 fbca 	bl	800b620 <_Bfree>
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ae90:	702b      	strb	r3, [r5, #0]
 800ae92:	f10b 0301 	add.w	r3, fp, #1
 800ae96:	6013      	str	r3, [r2, #0]
 800ae98:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	f43f ace2 	beq.w	800a864 <_dtoa_r+0xa4>
 800aea0:	601d      	str	r5, [r3, #0]
 800aea2:	e4df      	b.n	800a864 <_dtoa_r+0xa4>
 800aea4:	465f      	mov	r7, fp
 800aea6:	462b      	mov	r3, r5
 800aea8:	461d      	mov	r5, r3
 800aeaa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aeae:	2a39      	cmp	r2, #57	; 0x39
 800aeb0:	d106      	bne.n	800aec0 <_dtoa_r+0x700>
 800aeb2:	9a00      	ldr	r2, [sp, #0]
 800aeb4:	429a      	cmp	r2, r3
 800aeb6:	d1f7      	bne.n	800aea8 <_dtoa_r+0x6e8>
 800aeb8:	2230      	movs	r2, #48	; 0x30
 800aeba:	9900      	ldr	r1, [sp, #0]
 800aebc:	3701      	adds	r7, #1
 800aebe:	700a      	strb	r2, [r1, #0]
 800aec0:	781a      	ldrb	r2, [r3, #0]
 800aec2:	3201      	adds	r2, #1
 800aec4:	701a      	strb	r2, [r3, #0]
 800aec6:	e790      	b.n	800adea <_dtoa_r+0x62a>
 800aec8:	2200      	movs	r2, #0
 800aeca:	4ba3      	ldr	r3, [pc, #652]	; (800b158 <_dtoa_r+0x998>)
 800aecc:	f7f5 fb98 	bl	8000600 <__aeabi_dmul>
 800aed0:	2200      	movs	r2, #0
 800aed2:	2300      	movs	r3, #0
 800aed4:	4606      	mov	r6, r0
 800aed6:	460f      	mov	r7, r1
 800aed8:	f7f5 fdfa 	bl	8000ad0 <__aeabi_dcmpeq>
 800aedc:	2800      	cmp	r0, #0
 800aede:	d09e      	beq.n	800ae1e <_dtoa_r+0x65e>
 800aee0:	e7d0      	b.n	800ae84 <_dtoa_r+0x6c4>
 800aee2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aee4:	2a00      	cmp	r2, #0
 800aee6:	f000 80ca 	beq.w	800b07e <_dtoa_r+0x8be>
 800aeea:	9a07      	ldr	r2, [sp, #28]
 800aeec:	2a01      	cmp	r2, #1
 800aeee:	f300 80ad 	bgt.w	800b04c <_dtoa_r+0x88c>
 800aef2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aef4:	2a00      	cmp	r2, #0
 800aef6:	f000 80a5 	beq.w	800b044 <_dtoa_r+0x884>
 800aefa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800aefe:	9e08      	ldr	r6, [sp, #32]
 800af00:	9d05      	ldr	r5, [sp, #20]
 800af02:	9a05      	ldr	r2, [sp, #20]
 800af04:	2101      	movs	r1, #1
 800af06:	4620      	mov	r0, r4
 800af08:	441a      	add	r2, r3
 800af0a:	9205      	str	r2, [sp, #20]
 800af0c:	9a06      	ldr	r2, [sp, #24]
 800af0e:	441a      	add	r2, r3
 800af10:	9206      	str	r2, [sp, #24]
 800af12:	f000 fc87 	bl	800b824 <__i2b>
 800af16:	4607      	mov	r7, r0
 800af18:	b165      	cbz	r5, 800af34 <_dtoa_r+0x774>
 800af1a:	9b06      	ldr	r3, [sp, #24]
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	dd09      	ble.n	800af34 <_dtoa_r+0x774>
 800af20:	42ab      	cmp	r3, r5
 800af22:	9a05      	ldr	r2, [sp, #20]
 800af24:	bfa8      	it	ge
 800af26:	462b      	movge	r3, r5
 800af28:	1ad2      	subs	r2, r2, r3
 800af2a:	1aed      	subs	r5, r5, r3
 800af2c:	9205      	str	r2, [sp, #20]
 800af2e:	9a06      	ldr	r2, [sp, #24]
 800af30:	1ad3      	subs	r3, r2, r3
 800af32:	9306      	str	r3, [sp, #24]
 800af34:	9b08      	ldr	r3, [sp, #32]
 800af36:	b1f3      	cbz	r3, 800af76 <_dtoa_r+0x7b6>
 800af38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	f000 80a3 	beq.w	800b086 <_dtoa_r+0x8c6>
 800af40:	2e00      	cmp	r6, #0
 800af42:	dd10      	ble.n	800af66 <_dtoa_r+0x7a6>
 800af44:	4639      	mov	r1, r7
 800af46:	4632      	mov	r2, r6
 800af48:	4620      	mov	r0, r4
 800af4a:	f000 fd2b 	bl	800b9a4 <__pow5mult>
 800af4e:	4652      	mov	r2, sl
 800af50:	4601      	mov	r1, r0
 800af52:	4607      	mov	r7, r0
 800af54:	4620      	mov	r0, r4
 800af56:	f000 fc7b 	bl	800b850 <__multiply>
 800af5a:	4680      	mov	r8, r0
 800af5c:	4651      	mov	r1, sl
 800af5e:	4620      	mov	r0, r4
 800af60:	46c2      	mov	sl, r8
 800af62:	f000 fb5d 	bl	800b620 <_Bfree>
 800af66:	9b08      	ldr	r3, [sp, #32]
 800af68:	1b9a      	subs	r2, r3, r6
 800af6a:	d004      	beq.n	800af76 <_dtoa_r+0x7b6>
 800af6c:	4651      	mov	r1, sl
 800af6e:	4620      	mov	r0, r4
 800af70:	f000 fd18 	bl	800b9a4 <__pow5mult>
 800af74:	4682      	mov	sl, r0
 800af76:	2101      	movs	r1, #1
 800af78:	4620      	mov	r0, r4
 800af7a:	f000 fc53 	bl	800b824 <__i2b>
 800af7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800af80:	4606      	mov	r6, r0
 800af82:	2b00      	cmp	r3, #0
 800af84:	f340 8081 	ble.w	800b08a <_dtoa_r+0x8ca>
 800af88:	461a      	mov	r2, r3
 800af8a:	4601      	mov	r1, r0
 800af8c:	4620      	mov	r0, r4
 800af8e:	f000 fd09 	bl	800b9a4 <__pow5mult>
 800af92:	9b07      	ldr	r3, [sp, #28]
 800af94:	4606      	mov	r6, r0
 800af96:	2b01      	cmp	r3, #1
 800af98:	dd7a      	ble.n	800b090 <_dtoa_r+0x8d0>
 800af9a:	f04f 0800 	mov.w	r8, #0
 800af9e:	6933      	ldr	r3, [r6, #16]
 800afa0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800afa4:	6918      	ldr	r0, [r3, #16]
 800afa6:	f000 fbef 	bl	800b788 <__hi0bits>
 800afaa:	f1c0 0020 	rsb	r0, r0, #32
 800afae:	9b06      	ldr	r3, [sp, #24]
 800afb0:	4418      	add	r0, r3
 800afb2:	f010 001f 	ands.w	r0, r0, #31
 800afb6:	f000 8094 	beq.w	800b0e2 <_dtoa_r+0x922>
 800afba:	f1c0 0320 	rsb	r3, r0, #32
 800afbe:	2b04      	cmp	r3, #4
 800afc0:	f340 8085 	ble.w	800b0ce <_dtoa_r+0x90e>
 800afc4:	f1c0 001c 	rsb	r0, r0, #28
 800afc8:	9b05      	ldr	r3, [sp, #20]
 800afca:	4403      	add	r3, r0
 800afcc:	4405      	add	r5, r0
 800afce:	9305      	str	r3, [sp, #20]
 800afd0:	9b06      	ldr	r3, [sp, #24]
 800afd2:	4403      	add	r3, r0
 800afd4:	9306      	str	r3, [sp, #24]
 800afd6:	9b05      	ldr	r3, [sp, #20]
 800afd8:	2b00      	cmp	r3, #0
 800afda:	dd05      	ble.n	800afe8 <_dtoa_r+0x828>
 800afdc:	4651      	mov	r1, sl
 800afde:	461a      	mov	r2, r3
 800afe0:	4620      	mov	r0, r4
 800afe2:	f000 fd39 	bl	800ba58 <__lshift>
 800afe6:	4682      	mov	sl, r0
 800afe8:	9b06      	ldr	r3, [sp, #24]
 800afea:	2b00      	cmp	r3, #0
 800afec:	dd05      	ble.n	800affa <_dtoa_r+0x83a>
 800afee:	4631      	mov	r1, r6
 800aff0:	461a      	mov	r2, r3
 800aff2:	4620      	mov	r0, r4
 800aff4:	f000 fd30 	bl	800ba58 <__lshift>
 800aff8:	4606      	mov	r6, r0
 800affa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800affc:	2b00      	cmp	r3, #0
 800affe:	d072      	beq.n	800b0e6 <_dtoa_r+0x926>
 800b000:	4631      	mov	r1, r6
 800b002:	4650      	mov	r0, sl
 800b004:	f000 fd94 	bl	800bb30 <__mcmp>
 800b008:	2800      	cmp	r0, #0
 800b00a:	da6c      	bge.n	800b0e6 <_dtoa_r+0x926>
 800b00c:	2300      	movs	r3, #0
 800b00e:	4651      	mov	r1, sl
 800b010:	220a      	movs	r2, #10
 800b012:	4620      	mov	r0, r4
 800b014:	f000 fb26 	bl	800b664 <__multadd>
 800b018:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b01a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800b01e:	4682      	mov	sl, r0
 800b020:	2b00      	cmp	r3, #0
 800b022:	f000 81af 	beq.w	800b384 <_dtoa_r+0xbc4>
 800b026:	2300      	movs	r3, #0
 800b028:	4639      	mov	r1, r7
 800b02a:	220a      	movs	r2, #10
 800b02c:	4620      	mov	r0, r4
 800b02e:	f000 fb19 	bl	800b664 <__multadd>
 800b032:	9b01      	ldr	r3, [sp, #4]
 800b034:	4607      	mov	r7, r0
 800b036:	2b00      	cmp	r3, #0
 800b038:	f300 8096 	bgt.w	800b168 <_dtoa_r+0x9a8>
 800b03c:	9b07      	ldr	r3, [sp, #28]
 800b03e:	2b02      	cmp	r3, #2
 800b040:	dc59      	bgt.n	800b0f6 <_dtoa_r+0x936>
 800b042:	e091      	b.n	800b168 <_dtoa_r+0x9a8>
 800b044:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b046:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b04a:	e758      	b.n	800aefe <_dtoa_r+0x73e>
 800b04c:	9b04      	ldr	r3, [sp, #16]
 800b04e:	1e5e      	subs	r6, r3, #1
 800b050:	9b08      	ldr	r3, [sp, #32]
 800b052:	42b3      	cmp	r3, r6
 800b054:	bfb7      	itett	lt
 800b056:	9b08      	ldrlt	r3, [sp, #32]
 800b058:	1b9e      	subge	r6, r3, r6
 800b05a:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800b05c:	1af3      	sublt	r3, r6, r3
 800b05e:	bfbe      	ittt	lt
 800b060:	9608      	strlt	r6, [sp, #32]
 800b062:	2600      	movlt	r6, #0
 800b064:	18d2      	addlt	r2, r2, r3
 800b066:	9b04      	ldr	r3, [sp, #16]
 800b068:	bfb8      	it	lt
 800b06a:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	bfb7      	itett	lt
 800b070:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800b074:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800b078:	1a9d      	sublt	r5, r3, r2
 800b07a:	2300      	movlt	r3, #0
 800b07c:	e741      	b.n	800af02 <_dtoa_r+0x742>
 800b07e:	9e08      	ldr	r6, [sp, #32]
 800b080:	9d05      	ldr	r5, [sp, #20]
 800b082:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b084:	e748      	b.n	800af18 <_dtoa_r+0x758>
 800b086:	9a08      	ldr	r2, [sp, #32]
 800b088:	e770      	b.n	800af6c <_dtoa_r+0x7ac>
 800b08a:	9b07      	ldr	r3, [sp, #28]
 800b08c:	2b01      	cmp	r3, #1
 800b08e:	dc19      	bgt.n	800b0c4 <_dtoa_r+0x904>
 800b090:	9b02      	ldr	r3, [sp, #8]
 800b092:	b9bb      	cbnz	r3, 800b0c4 <_dtoa_r+0x904>
 800b094:	9b03      	ldr	r3, [sp, #12]
 800b096:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b09a:	b99b      	cbnz	r3, 800b0c4 <_dtoa_r+0x904>
 800b09c:	9b03      	ldr	r3, [sp, #12]
 800b09e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b0a2:	0d1b      	lsrs	r3, r3, #20
 800b0a4:	051b      	lsls	r3, r3, #20
 800b0a6:	b183      	cbz	r3, 800b0ca <_dtoa_r+0x90a>
 800b0a8:	9b05      	ldr	r3, [sp, #20]
 800b0aa:	f04f 0801 	mov.w	r8, #1
 800b0ae:	3301      	adds	r3, #1
 800b0b0:	9305      	str	r3, [sp, #20]
 800b0b2:	9b06      	ldr	r3, [sp, #24]
 800b0b4:	3301      	adds	r3, #1
 800b0b6:	9306      	str	r3, [sp, #24]
 800b0b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	f47f af6f 	bne.w	800af9e <_dtoa_r+0x7de>
 800b0c0:	2001      	movs	r0, #1
 800b0c2:	e774      	b.n	800afae <_dtoa_r+0x7ee>
 800b0c4:	f04f 0800 	mov.w	r8, #0
 800b0c8:	e7f6      	b.n	800b0b8 <_dtoa_r+0x8f8>
 800b0ca:	4698      	mov	r8, r3
 800b0cc:	e7f4      	b.n	800b0b8 <_dtoa_r+0x8f8>
 800b0ce:	d082      	beq.n	800afd6 <_dtoa_r+0x816>
 800b0d0:	331c      	adds	r3, #28
 800b0d2:	9a05      	ldr	r2, [sp, #20]
 800b0d4:	441a      	add	r2, r3
 800b0d6:	441d      	add	r5, r3
 800b0d8:	9205      	str	r2, [sp, #20]
 800b0da:	9a06      	ldr	r2, [sp, #24]
 800b0dc:	441a      	add	r2, r3
 800b0de:	9206      	str	r2, [sp, #24]
 800b0e0:	e779      	b.n	800afd6 <_dtoa_r+0x816>
 800b0e2:	4603      	mov	r3, r0
 800b0e4:	e7f4      	b.n	800b0d0 <_dtoa_r+0x910>
 800b0e6:	9b04      	ldr	r3, [sp, #16]
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	dc37      	bgt.n	800b15c <_dtoa_r+0x99c>
 800b0ec:	9b07      	ldr	r3, [sp, #28]
 800b0ee:	2b02      	cmp	r3, #2
 800b0f0:	dd34      	ble.n	800b15c <_dtoa_r+0x99c>
 800b0f2:	9b04      	ldr	r3, [sp, #16]
 800b0f4:	9301      	str	r3, [sp, #4]
 800b0f6:	9b01      	ldr	r3, [sp, #4]
 800b0f8:	b963      	cbnz	r3, 800b114 <_dtoa_r+0x954>
 800b0fa:	4631      	mov	r1, r6
 800b0fc:	2205      	movs	r2, #5
 800b0fe:	4620      	mov	r0, r4
 800b100:	f000 fab0 	bl	800b664 <__multadd>
 800b104:	4601      	mov	r1, r0
 800b106:	4606      	mov	r6, r0
 800b108:	4650      	mov	r0, sl
 800b10a:	f000 fd11 	bl	800bb30 <__mcmp>
 800b10e:	2800      	cmp	r0, #0
 800b110:	f73f adbb 	bgt.w	800ac8a <_dtoa_r+0x4ca>
 800b114:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b116:	9d00      	ldr	r5, [sp, #0]
 800b118:	ea6f 0b03 	mvn.w	fp, r3
 800b11c:	f04f 0800 	mov.w	r8, #0
 800b120:	4631      	mov	r1, r6
 800b122:	4620      	mov	r0, r4
 800b124:	f000 fa7c 	bl	800b620 <_Bfree>
 800b128:	2f00      	cmp	r7, #0
 800b12a:	f43f aeab 	beq.w	800ae84 <_dtoa_r+0x6c4>
 800b12e:	f1b8 0f00 	cmp.w	r8, #0
 800b132:	d005      	beq.n	800b140 <_dtoa_r+0x980>
 800b134:	45b8      	cmp	r8, r7
 800b136:	d003      	beq.n	800b140 <_dtoa_r+0x980>
 800b138:	4641      	mov	r1, r8
 800b13a:	4620      	mov	r0, r4
 800b13c:	f000 fa70 	bl	800b620 <_Bfree>
 800b140:	4639      	mov	r1, r7
 800b142:	4620      	mov	r0, r4
 800b144:	f000 fa6c 	bl	800b620 <_Bfree>
 800b148:	e69c      	b.n	800ae84 <_dtoa_r+0x6c4>
 800b14a:	2600      	movs	r6, #0
 800b14c:	4637      	mov	r7, r6
 800b14e:	e7e1      	b.n	800b114 <_dtoa_r+0x954>
 800b150:	46bb      	mov	fp, r7
 800b152:	4637      	mov	r7, r6
 800b154:	e599      	b.n	800ac8a <_dtoa_r+0x4ca>
 800b156:	bf00      	nop
 800b158:	40240000 	.word	0x40240000
 800b15c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b15e:	2b00      	cmp	r3, #0
 800b160:	f000 80c8 	beq.w	800b2f4 <_dtoa_r+0xb34>
 800b164:	9b04      	ldr	r3, [sp, #16]
 800b166:	9301      	str	r3, [sp, #4]
 800b168:	2d00      	cmp	r5, #0
 800b16a:	dd05      	ble.n	800b178 <_dtoa_r+0x9b8>
 800b16c:	4639      	mov	r1, r7
 800b16e:	462a      	mov	r2, r5
 800b170:	4620      	mov	r0, r4
 800b172:	f000 fc71 	bl	800ba58 <__lshift>
 800b176:	4607      	mov	r7, r0
 800b178:	f1b8 0f00 	cmp.w	r8, #0
 800b17c:	d05b      	beq.n	800b236 <_dtoa_r+0xa76>
 800b17e:	6879      	ldr	r1, [r7, #4]
 800b180:	4620      	mov	r0, r4
 800b182:	f000 fa0d 	bl	800b5a0 <_Balloc>
 800b186:	4605      	mov	r5, r0
 800b188:	b928      	cbnz	r0, 800b196 <_dtoa_r+0x9d6>
 800b18a:	4b82      	ldr	r3, [pc, #520]	; (800b394 <_dtoa_r+0xbd4>)
 800b18c:	4602      	mov	r2, r0
 800b18e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800b192:	f7ff bb2e 	b.w	800a7f2 <_dtoa_r+0x32>
 800b196:	693a      	ldr	r2, [r7, #16]
 800b198:	f107 010c 	add.w	r1, r7, #12
 800b19c:	300c      	adds	r0, #12
 800b19e:	3202      	adds	r2, #2
 800b1a0:	0092      	lsls	r2, r2, #2
 800b1a2:	f002 f95b 	bl	800d45c <memcpy>
 800b1a6:	2201      	movs	r2, #1
 800b1a8:	4629      	mov	r1, r5
 800b1aa:	4620      	mov	r0, r4
 800b1ac:	f000 fc54 	bl	800ba58 <__lshift>
 800b1b0:	9b00      	ldr	r3, [sp, #0]
 800b1b2:	46b8      	mov	r8, r7
 800b1b4:	4607      	mov	r7, r0
 800b1b6:	3301      	adds	r3, #1
 800b1b8:	9304      	str	r3, [sp, #16]
 800b1ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b1be:	4413      	add	r3, r2
 800b1c0:	9308      	str	r3, [sp, #32]
 800b1c2:	9b02      	ldr	r3, [sp, #8]
 800b1c4:	f003 0301 	and.w	r3, r3, #1
 800b1c8:	9306      	str	r3, [sp, #24]
 800b1ca:	9b04      	ldr	r3, [sp, #16]
 800b1cc:	4631      	mov	r1, r6
 800b1ce:	4650      	mov	r0, sl
 800b1d0:	3b01      	subs	r3, #1
 800b1d2:	9301      	str	r3, [sp, #4]
 800b1d4:	f7ff fa62 	bl	800a69c <quorem>
 800b1d8:	4641      	mov	r1, r8
 800b1da:	9002      	str	r0, [sp, #8]
 800b1dc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b1e0:	4650      	mov	r0, sl
 800b1e2:	f000 fca5 	bl	800bb30 <__mcmp>
 800b1e6:	463a      	mov	r2, r7
 800b1e8:	9005      	str	r0, [sp, #20]
 800b1ea:	4631      	mov	r1, r6
 800b1ec:	4620      	mov	r0, r4
 800b1ee:	f000 fcbb 	bl	800bb68 <__mdiff>
 800b1f2:	68c2      	ldr	r2, [r0, #12]
 800b1f4:	4605      	mov	r5, r0
 800b1f6:	bb02      	cbnz	r2, 800b23a <_dtoa_r+0xa7a>
 800b1f8:	4601      	mov	r1, r0
 800b1fa:	4650      	mov	r0, sl
 800b1fc:	f000 fc98 	bl	800bb30 <__mcmp>
 800b200:	4602      	mov	r2, r0
 800b202:	4629      	mov	r1, r5
 800b204:	4620      	mov	r0, r4
 800b206:	9209      	str	r2, [sp, #36]	; 0x24
 800b208:	f000 fa0a 	bl	800b620 <_Bfree>
 800b20c:	9b07      	ldr	r3, [sp, #28]
 800b20e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b210:	9d04      	ldr	r5, [sp, #16]
 800b212:	ea43 0102 	orr.w	r1, r3, r2
 800b216:	9b06      	ldr	r3, [sp, #24]
 800b218:	4319      	orrs	r1, r3
 800b21a:	d110      	bne.n	800b23e <_dtoa_r+0xa7e>
 800b21c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b220:	d029      	beq.n	800b276 <_dtoa_r+0xab6>
 800b222:	9b05      	ldr	r3, [sp, #20]
 800b224:	2b00      	cmp	r3, #0
 800b226:	dd02      	ble.n	800b22e <_dtoa_r+0xa6e>
 800b228:	9b02      	ldr	r3, [sp, #8]
 800b22a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800b22e:	9b01      	ldr	r3, [sp, #4]
 800b230:	f883 9000 	strb.w	r9, [r3]
 800b234:	e774      	b.n	800b120 <_dtoa_r+0x960>
 800b236:	4638      	mov	r0, r7
 800b238:	e7ba      	b.n	800b1b0 <_dtoa_r+0x9f0>
 800b23a:	2201      	movs	r2, #1
 800b23c:	e7e1      	b.n	800b202 <_dtoa_r+0xa42>
 800b23e:	9b05      	ldr	r3, [sp, #20]
 800b240:	2b00      	cmp	r3, #0
 800b242:	db04      	blt.n	800b24e <_dtoa_r+0xa8e>
 800b244:	9907      	ldr	r1, [sp, #28]
 800b246:	430b      	orrs	r3, r1
 800b248:	9906      	ldr	r1, [sp, #24]
 800b24a:	430b      	orrs	r3, r1
 800b24c:	d120      	bne.n	800b290 <_dtoa_r+0xad0>
 800b24e:	2a00      	cmp	r2, #0
 800b250:	dded      	ble.n	800b22e <_dtoa_r+0xa6e>
 800b252:	4651      	mov	r1, sl
 800b254:	2201      	movs	r2, #1
 800b256:	4620      	mov	r0, r4
 800b258:	f000 fbfe 	bl	800ba58 <__lshift>
 800b25c:	4631      	mov	r1, r6
 800b25e:	4682      	mov	sl, r0
 800b260:	f000 fc66 	bl	800bb30 <__mcmp>
 800b264:	2800      	cmp	r0, #0
 800b266:	dc03      	bgt.n	800b270 <_dtoa_r+0xab0>
 800b268:	d1e1      	bne.n	800b22e <_dtoa_r+0xa6e>
 800b26a:	f019 0f01 	tst.w	r9, #1
 800b26e:	d0de      	beq.n	800b22e <_dtoa_r+0xa6e>
 800b270:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b274:	d1d8      	bne.n	800b228 <_dtoa_r+0xa68>
 800b276:	2339      	movs	r3, #57	; 0x39
 800b278:	9a01      	ldr	r2, [sp, #4]
 800b27a:	7013      	strb	r3, [r2, #0]
 800b27c:	462b      	mov	r3, r5
 800b27e:	461d      	mov	r5, r3
 800b280:	3b01      	subs	r3, #1
 800b282:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b286:	2a39      	cmp	r2, #57	; 0x39
 800b288:	d06b      	beq.n	800b362 <_dtoa_r+0xba2>
 800b28a:	3201      	adds	r2, #1
 800b28c:	701a      	strb	r2, [r3, #0]
 800b28e:	e747      	b.n	800b120 <_dtoa_r+0x960>
 800b290:	2a00      	cmp	r2, #0
 800b292:	dd07      	ble.n	800b2a4 <_dtoa_r+0xae4>
 800b294:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b298:	d0ed      	beq.n	800b276 <_dtoa_r+0xab6>
 800b29a:	f109 0301 	add.w	r3, r9, #1
 800b29e:	9a01      	ldr	r2, [sp, #4]
 800b2a0:	7013      	strb	r3, [r2, #0]
 800b2a2:	e73d      	b.n	800b120 <_dtoa_r+0x960>
 800b2a4:	9b04      	ldr	r3, [sp, #16]
 800b2a6:	9a08      	ldr	r2, [sp, #32]
 800b2a8:	f803 9c01 	strb.w	r9, [r3, #-1]
 800b2ac:	4293      	cmp	r3, r2
 800b2ae:	d042      	beq.n	800b336 <_dtoa_r+0xb76>
 800b2b0:	4651      	mov	r1, sl
 800b2b2:	2300      	movs	r3, #0
 800b2b4:	220a      	movs	r2, #10
 800b2b6:	4620      	mov	r0, r4
 800b2b8:	f000 f9d4 	bl	800b664 <__multadd>
 800b2bc:	45b8      	cmp	r8, r7
 800b2be:	4682      	mov	sl, r0
 800b2c0:	f04f 0300 	mov.w	r3, #0
 800b2c4:	f04f 020a 	mov.w	r2, #10
 800b2c8:	4641      	mov	r1, r8
 800b2ca:	4620      	mov	r0, r4
 800b2cc:	d107      	bne.n	800b2de <_dtoa_r+0xb1e>
 800b2ce:	f000 f9c9 	bl	800b664 <__multadd>
 800b2d2:	4680      	mov	r8, r0
 800b2d4:	4607      	mov	r7, r0
 800b2d6:	9b04      	ldr	r3, [sp, #16]
 800b2d8:	3301      	adds	r3, #1
 800b2da:	9304      	str	r3, [sp, #16]
 800b2dc:	e775      	b.n	800b1ca <_dtoa_r+0xa0a>
 800b2de:	f000 f9c1 	bl	800b664 <__multadd>
 800b2e2:	4639      	mov	r1, r7
 800b2e4:	4680      	mov	r8, r0
 800b2e6:	2300      	movs	r3, #0
 800b2e8:	220a      	movs	r2, #10
 800b2ea:	4620      	mov	r0, r4
 800b2ec:	f000 f9ba 	bl	800b664 <__multadd>
 800b2f0:	4607      	mov	r7, r0
 800b2f2:	e7f0      	b.n	800b2d6 <_dtoa_r+0xb16>
 800b2f4:	9b04      	ldr	r3, [sp, #16]
 800b2f6:	9301      	str	r3, [sp, #4]
 800b2f8:	9d00      	ldr	r5, [sp, #0]
 800b2fa:	4631      	mov	r1, r6
 800b2fc:	4650      	mov	r0, sl
 800b2fe:	f7ff f9cd 	bl	800a69c <quorem>
 800b302:	9b00      	ldr	r3, [sp, #0]
 800b304:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b308:	f805 9b01 	strb.w	r9, [r5], #1
 800b30c:	1aea      	subs	r2, r5, r3
 800b30e:	9b01      	ldr	r3, [sp, #4]
 800b310:	4293      	cmp	r3, r2
 800b312:	dd07      	ble.n	800b324 <_dtoa_r+0xb64>
 800b314:	4651      	mov	r1, sl
 800b316:	2300      	movs	r3, #0
 800b318:	220a      	movs	r2, #10
 800b31a:	4620      	mov	r0, r4
 800b31c:	f000 f9a2 	bl	800b664 <__multadd>
 800b320:	4682      	mov	sl, r0
 800b322:	e7ea      	b.n	800b2fa <_dtoa_r+0xb3a>
 800b324:	9b01      	ldr	r3, [sp, #4]
 800b326:	f04f 0800 	mov.w	r8, #0
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	bfcc      	ite	gt
 800b32e:	461d      	movgt	r5, r3
 800b330:	2501      	movle	r5, #1
 800b332:	9b00      	ldr	r3, [sp, #0]
 800b334:	441d      	add	r5, r3
 800b336:	4651      	mov	r1, sl
 800b338:	2201      	movs	r2, #1
 800b33a:	4620      	mov	r0, r4
 800b33c:	f000 fb8c 	bl	800ba58 <__lshift>
 800b340:	4631      	mov	r1, r6
 800b342:	4682      	mov	sl, r0
 800b344:	f000 fbf4 	bl	800bb30 <__mcmp>
 800b348:	2800      	cmp	r0, #0
 800b34a:	dc97      	bgt.n	800b27c <_dtoa_r+0xabc>
 800b34c:	d102      	bne.n	800b354 <_dtoa_r+0xb94>
 800b34e:	f019 0f01 	tst.w	r9, #1
 800b352:	d193      	bne.n	800b27c <_dtoa_r+0xabc>
 800b354:	462b      	mov	r3, r5
 800b356:	461d      	mov	r5, r3
 800b358:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b35c:	2a30      	cmp	r2, #48	; 0x30
 800b35e:	d0fa      	beq.n	800b356 <_dtoa_r+0xb96>
 800b360:	e6de      	b.n	800b120 <_dtoa_r+0x960>
 800b362:	9a00      	ldr	r2, [sp, #0]
 800b364:	429a      	cmp	r2, r3
 800b366:	d18a      	bne.n	800b27e <_dtoa_r+0xabe>
 800b368:	f10b 0b01 	add.w	fp, fp, #1
 800b36c:	2331      	movs	r3, #49	; 0x31
 800b36e:	e797      	b.n	800b2a0 <_dtoa_r+0xae0>
 800b370:	4b09      	ldr	r3, [pc, #36]	; (800b398 <_dtoa_r+0xbd8>)
 800b372:	f7ff ba9a 	b.w	800a8aa <_dtoa_r+0xea>
 800b376:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b378:	2b00      	cmp	r3, #0
 800b37a:	f47f aa6e 	bne.w	800a85a <_dtoa_r+0x9a>
 800b37e:	4b07      	ldr	r3, [pc, #28]	; (800b39c <_dtoa_r+0xbdc>)
 800b380:	f7ff ba93 	b.w	800a8aa <_dtoa_r+0xea>
 800b384:	9b01      	ldr	r3, [sp, #4]
 800b386:	2b00      	cmp	r3, #0
 800b388:	dcb6      	bgt.n	800b2f8 <_dtoa_r+0xb38>
 800b38a:	9b07      	ldr	r3, [sp, #28]
 800b38c:	2b02      	cmp	r3, #2
 800b38e:	f73f aeb2 	bgt.w	800b0f6 <_dtoa_r+0x936>
 800b392:	e7b1      	b.n	800b2f8 <_dtoa_r+0xb38>
 800b394:	0800f361 	.word	0x0800f361
 800b398:	0800f2bc 	.word	0x0800f2bc
 800b39c:	0800f2e5 	.word	0x0800f2e5

0800b3a0 <_free_r>:
 800b3a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b3a2:	2900      	cmp	r1, #0
 800b3a4:	d043      	beq.n	800b42e <_free_r+0x8e>
 800b3a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b3aa:	1f0c      	subs	r4, r1, #4
 800b3ac:	9001      	str	r0, [sp, #4]
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	bfb8      	it	lt
 800b3b2:	18e4      	addlt	r4, r4, r3
 800b3b4:	f000 f8e8 	bl	800b588 <__malloc_lock>
 800b3b8:	4a1e      	ldr	r2, [pc, #120]	; (800b434 <_free_r+0x94>)
 800b3ba:	9801      	ldr	r0, [sp, #4]
 800b3bc:	6813      	ldr	r3, [r2, #0]
 800b3be:	b933      	cbnz	r3, 800b3ce <_free_r+0x2e>
 800b3c0:	6063      	str	r3, [r4, #4]
 800b3c2:	6014      	str	r4, [r2, #0]
 800b3c4:	b003      	add	sp, #12
 800b3c6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b3ca:	f000 b8e3 	b.w	800b594 <__malloc_unlock>
 800b3ce:	42a3      	cmp	r3, r4
 800b3d0:	d908      	bls.n	800b3e4 <_free_r+0x44>
 800b3d2:	6825      	ldr	r5, [r4, #0]
 800b3d4:	1961      	adds	r1, r4, r5
 800b3d6:	428b      	cmp	r3, r1
 800b3d8:	bf01      	itttt	eq
 800b3da:	6819      	ldreq	r1, [r3, #0]
 800b3dc:	685b      	ldreq	r3, [r3, #4]
 800b3de:	1949      	addeq	r1, r1, r5
 800b3e0:	6021      	streq	r1, [r4, #0]
 800b3e2:	e7ed      	b.n	800b3c0 <_free_r+0x20>
 800b3e4:	461a      	mov	r2, r3
 800b3e6:	685b      	ldr	r3, [r3, #4]
 800b3e8:	b10b      	cbz	r3, 800b3ee <_free_r+0x4e>
 800b3ea:	42a3      	cmp	r3, r4
 800b3ec:	d9fa      	bls.n	800b3e4 <_free_r+0x44>
 800b3ee:	6811      	ldr	r1, [r2, #0]
 800b3f0:	1855      	adds	r5, r2, r1
 800b3f2:	42a5      	cmp	r5, r4
 800b3f4:	d10b      	bne.n	800b40e <_free_r+0x6e>
 800b3f6:	6824      	ldr	r4, [r4, #0]
 800b3f8:	4421      	add	r1, r4
 800b3fa:	1854      	adds	r4, r2, r1
 800b3fc:	6011      	str	r1, [r2, #0]
 800b3fe:	42a3      	cmp	r3, r4
 800b400:	d1e0      	bne.n	800b3c4 <_free_r+0x24>
 800b402:	681c      	ldr	r4, [r3, #0]
 800b404:	685b      	ldr	r3, [r3, #4]
 800b406:	440c      	add	r4, r1
 800b408:	6053      	str	r3, [r2, #4]
 800b40a:	6014      	str	r4, [r2, #0]
 800b40c:	e7da      	b.n	800b3c4 <_free_r+0x24>
 800b40e:	d902      	bls.n	800b416 <_free_r+0x76>
 800b410:	230c      	movs	r3, #12
 800b412:	6003      	str	r3, [r0, #0]
 800b414:	e7d6      	b.n	800b3c4 <_free_r+0x24>
 800b416:	6825      	ldr	r5, [r4, #0]
 800b418:	1961      	adds	r1, r4, r5
 800b41a:	428b      	cmp	r3, r1
 800b41c:	bf02      	ittt	eq
 800b41e:	6819      	ldreq	r1, [r3, #0]
 800b420:	685b      	ldreq	r3, [r3, #4]
 800b422:	1949      	addeq	r1, r1, r5
 800b424:	6063      	str	r3, [r4, #4]
 800b426:	bf08      	it	eq
 800b428:	6021      	streq	r1, [r4, #0]
 800b42a:	6054      	str	r4, [r2, #4]
 800b42c:	e7ca      	b.n	800b3c4 <_free_r+0x24>
 800b42e:	b003      	add	sp, #12
 800b430:	bd30      	pop	{r4, r5, pc}
 800b432:	bf00      	nop
 800b434:	20001f20 	.word	0x20001f20

0800b438 <malloc>:
 800b438:	4b02      	ldr	r3, [pc, #8]	; (800b444 <malloc+0xc>)
 800b43a:	4601      	mov	r1, r0
 800b43c:	6818      	ldr	r0, [r3, #0]
 800b43e:	f000 b823 	b.w	800b488 <_malloc_r>
 800b442:	bf00      	nop
 800b444:	20000074 	.word	0x20000074

0800b448 <sbrk_aligned>:
 800b448:	b570      	push	{r4, r5, r6, lr}
 800b44a:	4e0e      	ldr	r6, [pc, #56]	; (800b484 <sbrk_aligned+0x3c>)
 800b44c:	460c      	mov	r4, r1
 800b44e:	4605      	mov	r5, r0
 800b450:	6831      	ldr	r1, [r6, #0]
 800b452:	b911      	cbnz	r1, 800b45a <sbrk_aligned+0x12>
 800b454:	f001 fff2 	bl	800d43c <_sbrk_r>
 800b458:	6030      	str	r0, [r6, #0]
 800b45a:	4621      	mov	r1, r4
 800b45c:	4628      	mov	r0, r5
 800b45e:	f001 ffed 	bl	800d43c <_sbrk_r>
 800b462:	1c43      	adds	r3, r0, #1
 800b464:	d00a      	beq.n	800b47c <sbrk_aligned+0x34>
 800b466:	1cc4      	adds	r4, r0, #3
 800b468:	f024 0403 	bic.w	r4, r4, #3
 800b46c:	42a0      	cmp	r0, r4
 800b46e:	d007      	beq.n	800b480 <sbrk_aligned+0x38>
 800b470:	1a21      	subs	r1, r4, r0
 800b472:	4628      	mov	r0, r5
 800b474:	f001 ffe2 	bl	800d43c <_sbrk_r>
 800b478:	3001      	adds	r0, #1
 800b47a:	d101      	bne.n	800b480 <sbrk_aligned+0x38>
 800b47c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800b480:	4620      	mov	r0, r4
 800b482:	bd70      	pop	{r4, r5, r6, pc}
 800b484:	20001f24 	.word	0x20001f24

0800b488 <_malloc_r>:
 800b488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b48c:	1ccd      	adds	r5, r1, #3
 800b48e:	4607      	mov	r7, r0
 800b490:	f025 0503 	bic.w	r5, r5, #3
 800b494:	3508      	adds	r5, #8
 800b496:	2d0c      	cmp	r5, #12
 800b498:	bf38      	it	cc
 800b49a:	250c      	movcc	r5, #12
 800b49c:	2d00      	cmp	r5, #0
 800b49e:	db01      	blt.n	800b4a4 <_malloc_r+0x1c>
 800b4a0:	42a9      	cmp	r1, r5
 800b4a2:	d905      	bls.n	800b4b0 <_malloc_r+0x28>
 800b4a4:	230c      	movs	r3, #12
 800b4a6:	2600      	movs	r6, #0
 800b4a8:	603b      	str	r3, [r7, #0]
 800b4aa:	4630      	mov	r0, r6
 800b4ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b4b0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b584 <_malloc_r+0xfc>
 800b4b4:	f000 f868 	bl	800b588 <__malloc_lock>
 800b4b8:	f8d8 3000 	ldr.w	r3, [r8]
 800b4bc:	461c      	mov	r4, r3
 800b4be:	bb5c      	cbnz	r4, 800b518 <_malloc_r+0x90>
 800b4c0:	4629      	mov	r1, r5
 800b4c2:	4638      	mov	r0, r7
 800b4c4:	f7ff ffc0 	bl	800b448 <sbrk_aligned>
 800b4c8:	1c43      	adds	r3, r0, #1
 800b4ca:	4604      	mov	r4, r0
 800b4cc:	d155      	bne.n	800b57a <_malloc_r+0xf2>
 800b4ce:	f8d8 4000 	ldr.w	r4, [r8]
 800b4d2:	4626      	mov	r6, r4
 800b4d4:	2e00      	cmp	r6, #0
 800b4d6:	d145      	bne.n	800b564 <_malloc_r+0xdc>
 800b4d8:	2c00      	cmp	r4, #0
 800b4da:	d048      	beq.n	800b56e <_malloc_r+0xe6>
 800b4dc:	6823      	ldr	r3, [r4, #0]
 800b4de:	4631      	mov	r1, r6
 800b4e0:	4638      	mov	r0, r7
 800b4e2:	eb04 0903 	add.w	r9, r4, r3
 800b4e6:	f001 ffa9 	bl	800d43c <_sbrk_r>
 800b4ea:	4581      	cmp	r9, r0
 800b4ec:	d13f      	bne.n	800b56e <_malloc_r+0xe6>
 800b4ee:	6821      	ldr	r1, [r4, #0]
 800b4f0:	4638      	mov	r0, r7
 800b4f2:	1a6d      	subs	r5, r5, r1
 800b4f4:	4629      	mov	r1, r5
 800b4f6:	f7ff ffa7 	bl	800b448 <sbrk_aligned>
 800b4fa:	3001      	adds	r0, #1
 800b4fc:	d037      	beq.n	800b56e <_malloc_r+0xe6>
 800b4fe:	6823      	ldr	r3, [r4, #0]
 800b500:	442b      	add	r3, r5
 800b502:	6023      	str	r3, [r4, #0]
 800b504:	f8d8 3000 	ldr.w	r3, [r8]
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d038      	beq.n	800b57e <_malloc_r+0xf6>
 800b50c:	685a      	ldr	r2, [r3, #4]
 800b50e:	42a2      	cmp	r2, r4
 800b510:	d12b      	bne.n	800b56a <_malloc_r+0xe2>
 800b512:	2200      	movs	r2, #0
 800b514:	605a      	str	r2, [r3, #4]
 800b516:	e00f      	b.n	800b538 <_malloc_r+0xb0>
 800b518:	6822      	ldr	r2, [r4, #0]
 800b51a:	1b52      	subs	r2, r2, r5
 800b51c:	d41f      	bmi.n	800b55e <_malloc_r+0xd6>
 800b51e:	2a0b      	cmp	r2, #11
 800b520:	d917      	bls.n	800b552 <_malloc_r+0xca>
 800b522:	1961      	adds	r1, r4, r5
 800b524:	42a3      	cmp	r3, r4
 800b526:	6025      	str	r5, [r4, #0]
 800b528:	bf18      	it	ne
 800b52a:	6059      	strne	r1, [r3, #4]
 800b52c:	6863      	ldr	r3, [r4, #4]
 800b52e:	bf08      	it	eq
 800b530:	f8c8 1000 	streq.w	r1, [r8]
 800b534:	5162      	str	r2, [r4, r5]
 800b536:	604b      	str	r3, [r1, #4]
 800b538:	f104 060b 	add.w	r6, r4, #11
 800b53c:	4638      	mov	r0, r7
 800b53e:	f000 f829 	bl	800b594 <__malloc_unlock>
 800b542:	1d23      	adds	r3, r4, #4
 800b544:	f026 0607 	bic.w	r6, r6, #7
 800b548:	1af2      	subs	r2, r6, r3
 800b54a:	d0ae      	beq.n	800b4aa <_malloc_r+0x22>
 800b54c:	1b9b      	subs	r3, r3, r6
 800b54e:	50a3      	str	r3, [r4, r2]
 800b550:	e7ab      	b.n	800b4aa <_malloc_r+0x22>
 800b552:	42a3      	cmp	r3, r4
 800b554:	6862      	ldr	r2, [r4, #4]
 800b556:	d1dd      	bne.n	800b514 <_malloc_r+0x8c>
 800b558:	f8c8 2000 	str.w	r2, [r8]
 800b55c:	e7ec      	b.n	800b538 <_malloc_r+0xb0>
 800b55e:	4623      	mov	r3, r4
 800b560:	6864      	ldr	r4, [r4, #4]
 800b562:	e7ac      	b.n	800b4be <_malloc_r+0x36>
 800b564:	4634      	mov	r4, r6
 800b566:	6876      	ldr	r6, [r6, #4]
 800b568:	e7b4      	b.n	800b4d4 <_malloc_r+0x4c>
 800b56a:	4613      	mov	r3, r2
 800b56c:	e7cc      	b.n	800b508 <_malloc_r+0x80>
 800b56e:	230c      	movs	r3, #12
 800b570:	4638      	mov	r0, r7
 800b572:	603b      	str	r3, [r7, #0]
 800b574:	f000 f80e 	bl	800b594 <__malloc_unlock>
 800b578:	e797      	b.n	800b4aa <_malloc_r+0x22>
 800b57a:	6025      	str	r5, [r4, #0]
 800b57c:	e7dc      	b.n	800b538 <_malloc_r+0xb0>
 800b57e:	605b      	str	r3, [r3, #4]
 800b580:	deff      	udf	#255	; 0xff
 800b582:	bf00      	nop
 800b584:	20001f20 	.word	0x20001f20

0800b588 <__malloc_lock>:
 800b588:	4801      	ldr	r0, [pc, #4]	; (800b590 <__malloc_lock+0x8>)
 800b58a:	f7ff b870 	b.w	800a66e <__retarget_lock_acquire_recursive>
 800b58e:	bf00      	nop
 800b590:	20001f1c 	.word	0x20001f1c

0800b594 <__malloc_unlock>:
 800b594:	4801      	ldr	r0, [pc, #4]	; (800b59c <__malloc_unlock+0x8>)
 800b596:	f7ff b86b 	b.w	800a670 <__retarget_lock_release_recursive>
 800b59a:	bf00      	nop
 800b59c:	20001f1c 	.word	0x20001f1c

0800b5a0 <_Balloc>:
 800b5a0:	b570      	push	{r4, r5, r6, lr}
 800b5a2:	69c6      	ldr	r6, [r0, #28]
 800b5a4:	4604      	mov	r4, r0
 800b5a6:	460d      	mov	r5, r1
 800b5a8:	b976      	cbnz	r6, 800b5c8 <_Balloc+0x28>
 800b5aa:	2010      	movs	r0, #16
 800b5ac:	f7ff ff44 	bl	800b438 <malloc>
 800b5b0:	4602      	mov	r2, r0
 800b5b2:	61e0      	str	r0, [r4, #28]
 800b5b4:	b920      	cbnz	r0, 800b5c0 <_Balloc+0x20>
 800b5b6:	4b18      	ldr	r3, [pc, #96]	; (800b618 <_Balloc+0x78>)
 800b5b8:	216b      	movs	r1, #107	; 0x6b
 800b5ba:	4818      	ldr	r0, [pc, #96]	; (800b61c <_Balloc+0x7c>)
 800b5bc:	f001 ff64 	bl	800d488 <__assert_func>
 800b5c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b5c4:	6006      	str	r6, [r0, #0]
 800b5c6:	60c6      	str	r6, [r0, #12]
 800b5c8:	69e6      	ldr	r6, [r4, #28]
 800b5ca:	68f3      	ldr	r3, [r6, #12]
 800b5cc:	b183      	cbz	r3, 800b5f0 <_Balloc+0x50>
 800b5ce:	69e3      	ldr	r3, [r4, #28]
 800b5d0:	68db      	ldr	r3, [r3, #12]
 800b5d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b5d6:	b9b8      	cbnz	r0, 800b608 <_Balloc+0x68>
 800b5d8:	2101      	movs	r1, #1
 800b5da:	4620      	mov	r0, r4
 800b5dc:	fa01 f605 	lsl.w	r6, r1, r5
 800b5e0:	1d72      	adds	r2, r6, #5
 800b5e2:	0092      	lsls	r2, r2, #2
 800b5e4:	f001 ff6e 	bl	800d4c4 <_calloc_r>
 800b5e8:	b160      	cbz	r0, 800b604 <_Balloc+0x64>
 800b5ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b5ee:	e00e      	b.n	800b60e <_Balloc+0x6e>
 800b5f0:	2221      	movs	r2, #33	; 0x21
 800b5f2:	2104      	movs	r1, #4
 800b5f4:	4620      	mov	r0, r4
 800b5f6:	f001 ff65 	bl	800d4c4 <_calloc_r>
 800b5fa:	69e3      	ldr	r3, [r4, #28]
 800b5fc:	60f0      	str	r0, [r6, #12]
 800b5fe:	68db      	ldr	r3, [r3, #12]
 800b600:	2b00      	cmp	r3, #0
 800b602:	d1e4      	bne.n	800b5ce <_Balloc+0x2e>
 800b604:	2000      	movs	r0, #0
 800b606:	bd70      	pop	{r4, r5, r6, pc}
 800b608:	6802      	ldr	r2, [r0, #0]
 800b60a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b60e:	2300      	movs	r3, #0
 800b610:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b614:	e7f7      	b.n	800b606 <_Balloc+0x66>
 800b616:	bf00      	nop
 800b618:	0800f2f2 	.word	0x0800f2f2
 800b61c:	0800f372 	.word	0x0800f372

0800b620 <_Bfree>:
 800b620:	b570      	push	{r4, r5, r6, lr}
 800b622:	69c6      	ldr	r6, [r0, #28]
 800b624:	4605      	mov	r5, r0
 800b626:	460c      	mov	r4, r1
 800b628:	b976      	cbnz	r6, 800b648 <_Bfree+0x28>
 800b62a:	2010      	movs	r0, #16
 800b62c:	f7ff ff04 	bl	800b438 <malloc>
 800b630:	4602      	mov	r2, r0
 800b632:	61e8      	str	r0, [r5, #28]
 800b634:	b920      	cbnz	r0, 800b640 <_Bfree+0x20>
 800b636:	4b09      	ldr	r3, [pc, #36]	; (800b65c <_Bfree+0x3c>)
 800b638:	218f      	movs	r1, #143	; 0x8f
 800b63a:	4809      	ldr	r0, [pc, #36]	; (800b660 <_Bfree+0x40>)
 800b63c:	f001 ff24 	bl	800d488 <__assert_func>
 800b640:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b644:	6006      	str	r6, [r0, #0]
 800b646:	60c6      	str	r6, [r0, #12]
 800b648:	b13c      	cbz	r4, 800b65a <_Bfree+0x3a>
 800b64a:	69eb      	ldr	r3, [r5, #28]
 800b64c:	6862      	ldr	r2, [r4, #4]
 800b64e:	68db      	ldr	r3, [r3, #12]
 800b650:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b654:	6021      	str	r1, [r4, #0]
 800b656:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b65a:	bd70      	pop	{r4, r5, r6, pc}
 800b65c:	0800f2f2 	.word	0x0800f2f2
 800b660:	0800f372 	.word	0x0800f372

0800b664 <__multadd>:
 800b664:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b668:	f101 0c14 	add.w	ip, r1, #20
 800b66c:	4607      	mov	r7, r0
 800b66e:	460c      	mov	r4, r1
 800b670:	461e      	mov	r6, r3
 800b672:	690d      	ldr	r5, [r1, #16]
 800b674:	2000      	movs	r0, #0
 800b676:	f8dc 3000 	ldr.w	r3, [ip]
 800b67a:	3001      	adds	r0, #1
 800b67c:	b299      	uxth	r1, r3
 800b67e:	4285      	cmp	r5, r0
 800b680:	fb02 6101 	mla	r1, r2, r1, r6
 800b684:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b688:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800b68c:	b289      	uxth	r1, r1
 800b68e:	fb02 3306 	mla	r3, r2, r6, r3
 800b692:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b696:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b69a:	f84c 1b04 	str.w	r1, [ip], #4
 800b69e:	dcea      	bgt.n	800b676 <__multadd+0x12>
 800b6a0:	b30e      	cbz	r6, 800b6e6 <__multadd+0x82>
 800b6a2:	68a3      	ldr	r3, [r4, #8]
 800b6a4:	42ab      	cmp	r3, r5
 800b6a6:	dc19      	bgt.n	800b6dc <__multadd+0x78>
 800b6a8:	6861      	ldr	r1, [r4, #4]
 800b6aa:	4638      	mov	r0, r7
 800b6ac:	3101      	adds	r1, #1
 800b6ae:	f7ff ff77 	bl	800b5a0 <_Balloc>
 800b6b2:	4680      	mov	r8, r0
 800b6b4:	b928      	cbnz	r0, 800b6c2 <__multadd+0x5e>
 800b6b6:	4602      	mov	r2, r0
 800b6b8:	4b0c      	ldr	r3, [pc, #48]	; (800b6ec <__multadd+0x88>)
 800b6ba:	21ba      	movs	r1, #186	; 0xba
 800b6bc:	480c      	ldr	r0, [pc, #48]	; (800b6f0 <__multadd+0x8c>)
 800b6be:	f001 fee3 	bl	800d488 <__assert_func>
 800b6c2:	6922      	ldr	r2, [r4, #16]
 800b6c4:	f104 010c 	add.w	r1, r4, #12
 800b6c8:	300c      	adds	r0, #12
 800b6ca:	3202      	adds	r2, #2
 800b6cc:	0092      	lsls	r2, r2, #2
 800b6ce:	f001 fec5 	bl	800d45c <memcpy>
 800b6d2:	4621      	mov	r1, r4
 800b6d4:	4644      	mov	r4, r8
 800b6d6:	4638      	mov	r0, r7
 800b6d8:	f7ff ffa2 	bl	800b620 <_Bfree>
 800b6dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b6e0:	3501      	adds	r5, #1
 800b6e2:	615e      	str	r6, [r3, #20]
 800b6e4:	6125      	str	r5, [r4, #16]
 800b6e6:	4620      	mov	r0, r4
 800b6e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6ec:	0800f361 	.word	0x0800f361
 800b6f0:	0800f372 	.word	0x0800f372

0800b6f4 <__s2b>:
 800b6f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b6f8:	4615      	mov	r5, r2
 800b6fa:	461f      	mov	r7, r3
 800b6fc:	2209      	movs	r2, #9
 800b6fe:	3308      	adds	r3, #8
 800b700:	460c      	mov	r4, r1
 800b702:	4606      	mov	r6, r0
 800b704:	2100      	movs	r1, #0
 800b706:	fb93 f3f2 	sdiv	r3, r3, r2
 800b70a:	2201      	movs	r2, #1
 800b70c:	429a      	cmp	r2, r3
 800b70e:	db09      	blt.n	800b724 <__s2b+0x30>
 800b710:	4630      	mov	r0, r6
 800b712:	f7ff ff45 	bl	800b5a0 <_Balloc>
 800b716:	b940      	cbnz	r0, 800b72a <__s2b+0x36>
 800b718:	4602      	mov	r2, r0
 800b71a:	4b19      	ldr	r3, [pc, #100]	; (800b780 <__s2b+0x8c>)
 800b71c:	21d3      	movs	r1, #211	; 0xd3
 800b71e:	4819      	ldr	r0, [pc, #100]	; (800b784 <__s2b+0x90>)
 800b720:	f001 feb2 	bl	800d488 <__assert_func>
 800b724:	0052      	lsls	r2, r2, #1
 800b726:	3101      	adds	r1, #1
 800b728:	e7f0      	b.n	800b70c <__s2b+0x18>
 800b72a:	9b08      	ldr	r3, [sp, #32]
 800b72c:	2d09      	cmp	r5, #9
 800b72e:	6143      	str	r3, [r0, #20]
 800b730:	f04f 0301 	mov.w	r3, #1
 800b734:	6103      	str	r3, [r0, #16]
 800b736:	dd16      	ble.n	800b766 <__s2b+0x72>
 800b738:	f104 0909 	add.w	r9, r4, #9
 800b73c:	442c      	add	r4, r5
 800b73e:	46c8      	mov	r8, r9
 800b740:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b744:	4601      	mov	r1, r0
 800b746:	220a      	movs	r2, #10
 800b748:	4630      	mov	r0, r6
 800b74a:	3b30      	subs	r3, #48	; 0x30
 800b74c:	f7ff ff8a 	bl	800b664 <__multadd>
 800b750:	45a0      	cmp	r8, r4
 800b752:	d1f5      	bne.n	800b740 <__s2b+0x4c>
 800b754:	f1a5 0408 	sub.w	r4, r5, #8
 800b758:	444c      	add	r4, r9
 800b75a:	1b2d      	subs	r5, r5, r4
 800b75c:	1963      	adds	r3, r4, r5
 800b75e:	42bb      	cmp	r3, r7
 800b760:	db04      	blt.n	800b76c <__s2b+0x78>
 800b762:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b766:	340a      	adds	r4, #10
 800b768:	2509      	movs	r5, #9
 800b76a:	e7f6      	b.n	800b75a <__s2b+0x66>
 800b76c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b770:	4601      	mov	r1, r0
 800b772:	220a      	movs	r2, #10
 800b774:	4630      	mov	r0, r6
 800b776:	3b30      	subs	r3, #48	; 0x30
 800b778:	f7ff ff74 	bl	800b664 <__multadd>
 800b77c:	e7ee      	b.n	800b75c <__s2b+0x68>
 800b77e:	bf00      	nop
 800b780:	0800f361 	.word	0x0800f361
 800b784:	0800f372 	.word	0x0800f372

0800b788 <__hi0bits>:
 800b788:	0c03      	lsrs	r3, r0, #16
 800b78a:	041b      	lsls	r3, r3, #16
 800b78c:	b9d3      	cbnz	r3, 800b7c4 <__hi0bits+0x3c>
 800b78e:	0400      	lsls	r0, r0, #16
 800b790:	2310      	movs	r3, #16
 800b792:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b796:	bf04      	itt	eq
 800b798:	0200      	lsleq	r0, r0, #8
 800b79a:	3308      	addeq	r3, #8
 800b79c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b7a0:	bf04      	itt	eq
 800b7a2:	0100      	lsleq	r0, r0, #4
 800b7a4:	3304      	addeq	r3, #4
 800b7a6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b7aa:	bf04      	itt	eq
 800b7ac:	0080      	lsleq	r0, r0, #2
 800b7ae:	3302      	addeq	r3, #2
 800b7b0:	2800      	cmp	r0, #0
 800b7b2:	db05      	blt.n	800b7c0 <__hi0bits+0x38>
 800b7b4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b7b8:	f103 0301 	add.w	r3, r3, #1
 800b7bc:	bf08      	it	eq
 800b7be:	2320      	moveq	r3, #32
 800b7c0:	4618      	mov	r0, r3
 800b7c2:	4770      	bx	lr
 800b7c4:	2300      	movs	r3, #0
 800b7c6:	e7e4      	b.n	800b792 <__hi0bits+0xa>

0800b7c8 <__lo0bits>:
 800b7c8:	6803      	ldr	r3, [r0, #0]
 800b7ca:	f013 0207 	ands.w	r2, r3, #7
 800b7ce:	d00c      	beq.n	800b7ea <__lo0bits+0x22>
 800b7d0:	07d9      	lsls	r1, r3, #31
 800b7d2:	d422      	bmi.n	800b81a <__lo0bits+0x52>
 800b7d4:	079a      	lsls	r2, r3, #30
 800b7d6:	bf47      	ittee	mi
 800b7d8:	085b      	lsrmi	r3, r3, #1
 800b7da:	2201      	movmi	r2, #1
 800b7dc:	089b      	lsrpl	r3, r3, #2
 800b7de:	2202      	movpl	r2, #2
 800b7e0:	bf4c      	ite	mi
 800b7e2:	6003      	strmi	r3, [r0, #0]
 800b7e4:	6003      	strpl	r3, [r0, #0]
 800b7e6:	4610      	mov	r0, r2
 800b7e8:	4770      	bx	lr
 800b7ea:	b299      	uxth	r1, r3
 800b7ec:	b909      	cbnz	r1, 800b7f2 <__lo0bits+0x2a>
 800b7ee:	0c1b      	lsrs	r3, r3, #16
 800b7f0:	2210      	movs	r2, #16
 800b7f2:	b2d9      	uxtb	r1, r3
 800b7f4:	b909      	cbnz	r1, 800b7fa <__lo0bits+0x32>
 800b7f6:	3208      	adds	r2, #8
 800b7f8:	0a1b      	lsrs	r3, r3, #8
 800b7fa:	0719      	lsls	r1, r3, #28
 800b7fc:	bf04      	itt	eq
 800b7fe:	091b      	lsreq	r3, r3, #4
 800b800:	3204      	addeq	r2, #4
 800b802:	0799      	lsls	r1, r3, #30
 800b804:	bf04      	itt	eq
 800b806:	089b      	lsreq	r3, r3, #2
 800b808:	3202      	addeq	r2, #2
 800b80a:	07d9      	lsls	r1, r3, #31
 800b80c:	d403      	bmi.n	800b816 <__lo0bits+0x4e>
 800b80e:	085b      	lsrs	r3, r3, #1
 800b810:	f102 0201 	add.w	r2, r2, #1
 800b814:	d003      	beq.n	800b81e <__lo0bits+0x56>
 800b816:	6003      	str	r3, [r0, #0]
 800b818:	e7e5      	b.n	800b7e6 <__lo0bits+0x1e>
 800b81a:	2200      	movs	r2, #0
 800b81c:	e7e3      	b.n	800b7e6 <__lo0bits+0x1e>
 800b81e:	2220      	movs	r2, #32
 800b820:	e7e1      	b.n	800b7e6 <__lo0bits+0x1e>
	...

0800b824 <__i2b>:
 800b824:	b510      	push	{r4, lr}
 800b826:	460c      	mov	r4, r1
 800b828:	2101      	movs	r1, #1
 800b82a:	f7ff feb9 	bl	800b5a0 <_Balloc>
 800b82e:	4602      	mov	r2, r0
 800b830:	b928      	cbnz	r0, 800b83e <__i2b+0x1a>
 800b832:	4b05      	ldr	r3, [pc, #20]	; (800b848 <__i2b+0x24>)
 800b834:	f240 1145 	movw	r1, #325	; 0x145
 800b838:	4804      	ldr	r0, [pc, #16]	; (800b84c <__i2b+0x28>)
 800b83a:	f001 fe25 	bl	800d488 <__assert_func>
 800b83e:	2301      	movs	r3, #1
 800b840:	6144      	str	r4, [r0, #20]
 800b842:	6103      	str	r3, [r0, #16]
 800b844:	bd10      	pop	{r4, pc}
 800b846:	bf00      	nop
 800b848:	0800f361 	.word	0x0800f361
 800b84c:	0800f372 	.word	0x0800f372

0800b850 <__multiply>:
 800b850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b854:	4691      	mov	r9, r2
 800b856:	690a      	ldr	r2, [r1, #16]
 800b858:	460c      	mov	r4, r1
 800b85a:	b085      	sub	sp, #20
 800b85c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b860:	429a      	cmp	r2, r3
 800b862:	bfbe      	ittt	lt
 800b864:	460b      	movlt	r3, r1
 800b866:	464c      	movlt	r4, r9
 800b868:	4699      	movlt	r9, r3
 800b86a:	6927      	ldr	r7, [r4, #16]
 800b86c:	68a3      	ldr	r3, [r4, #8]
 800b86e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b872:	6861      	ldr	r1, [r4, #4]
 800b874:	eb07 060a 	add.w	r6, r7, sl
 800b878:	42b3      	cmp	r3, r6
 800b87a:	bfb8      	it	lt
 800b87c:	3101      	addlt	r1, #1
 800b87e:	f7ff fe8f 	bl	800b5a0 <_Balloc>
 800b882:	b930      	cbnz	r0, 800b892 <__multiply+0x42>
 800b884:	4602      	mov	r2, r0
 800b886:	4b45      	ldr	r3, [pc, #276]	; (800b99c <__multiply+0x14c>)
 800b888:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800b88c:	4844      	ldr	r0, [pc, #272]	; (800b9a0 <__multiply+0x150>)
 800b88e:	f001 fdfb 	bl	800d488 <__assert_func>
 800b892:	f100 0514 	add.w	r5, r0, #20
 800b896:	2200      	movs	r2, #0
 800b898:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b89c:	462b      	mov	r3, r5
 800b89e:	4543      	cmp	r3, r8
 800b8a0:	d321      	bcc.n	800b8e6 <__multiply+0x96>
 800b8a2:	f104 0314 	add.w	r3, r4, #20
 800b8a6:	f104 0115 	add.w	r1, r4, #21
 800b8aa:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b8ae:	f109 0314 	add.w	r3, r9, #20
 800b8b2:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b8b6:	9202      	str	r2, [sp, #8]
 800b8b8:	1b3a      	subs	r2, r7, r4
 800b8ba:	3a15      	subs	r2, #21
 800b8bc:	f022 0203 	bic.w	r2, r2, #3
 800b8c0:	3204      	adds	r2, #4
 800b8c2:	428f      	cmp	r7, r1
 800b8c4:	bf38      	it	cc
 800b8c6:	2204      	movcc	r2, #4
 800b8c8:	9201      	str	r2, [sp, #4]
 800b8ca:	9a02      	ldr	r2, [sp, #8]
 800b8cc:	9303      	str	r3, [sp, #12]
 800b8ce:	429a      	cmp	r2, r3
 800b8d0:	d80c      	bhi.n	800b8ec <__multiply+0x9c>
 800b8d2:	2e00      	cmp	r6, #0
 800b8d4:	dd03      	ble.n	800b8de <__multiply+0x8e>
 800b8d6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d05b      	beq.n	800b996 <__multiply+0x146>
 800b8de:	6106      	str	r6, [r0, #16]
 800b8e0:	b005      	add	sp, #20
 800b8e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8e6:	f843 2b04 	str.w	r2, [r3], #4
 800b8ea:	e7d8      	b.n	800b89e <__multiply+0x4e>
 800b8ec:	f8b3 a000 	ldrh.w	sl, [r3]
 800b8f0:	f1ba 0f00 	cmp.w	sl, #0
 800b8f4:	d024      	beq.n	800b940 <__multiply+0xf0>
 800b8f6:	f104 0e14 	add.w	lr, r4, #20
 800b8fa:	46a9      	mov	r9, r5
 800b8fc:	f04f 0c00 	mov.w	ip, #0
 800b900:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b904:	f8d9 1000 	ldr.w	r1, [r9]
 800b908:	fa1f fb82 	uxth.w	fp, r2
 800b90c:	4577      	cmp	r7, lr
 800b90e:	b289      	uxth	r1, r1
 800b910:	fb0a 110b 	mla	r1, sl, fp, r1
 800b914:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b918:	f8d9 2000 	ldr.w	r2, [r9]
 800b91c:	4461      	add	r1, ip
 800b91e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b922:	fb0a c20b 	mla	r2, sl, fp, ip
 800b926:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b92a:	b289      	uxth	r1, r1
 800b92c:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b930:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b934:	f849 1b04 	str.w	r1, [r9], #4
 800b938:	d8e2      	bhi.n	800b900 <__multiply+0xb0>
 800b93a:	9a01      	ldr	r2, [sp, #4]
 800b93c:	f845 c002 	str.w	ip, [r5, r2]
 800b940:	9a03      	ldr	r2, [sp, #12]
 800b942:	3304      	adds	r3, #4
 800b944:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b948:	f1b9 0f00 	cmp.w	r9, #0
 800b94c:	d021      	beq.n	800b992 <__multiply+0x142>
 800b94e:	6829      	ldr	r1, [r5, #0]
 800b950:	f104 0c14 	add.w	ip, r4, #20
 800b954:	46ae      	mov	lr, r5
 800b956:	f04f 0a00 	mov.w	sl, #0
 800b95a:	f8bc b000 	ldrh.w	fp, [ip]
 800b95e:	b289      	uxth	r1, r1
 800b960:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b964:	fb09 220b 	mla	r2, r9, fp, r2
 800b968:	4452      	add	r2, sl
 800b96a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b96e:	f84e 1b04 	str.w	r1, [lr], #4
 800b972:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b976:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b97a:	f8be 1000 	ldrh.w	r1, [lr]
 800b97e:	4567      	cmp	r7, ip
 800b980:	fb09 110a 	mla	r1, r9, sl, r1
 800b984:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800b988:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b98c:	d8e5      	bhi.n	800b95a <__multiply+0x10a>
 800b98e:	9a01      	ldr	r2, [sp, #4]
 800b990:	50a9      	str	r1, [r5, r2]
 800b992:	3504      	adds	r5, #4
 800b994:	e799      	b.n	800b8ca <__multiply+0x7a>
 800b996:	3e01      	subs	r6, #1
 800b998:	e79b      	b.n	800b8d2 <__multiply+0x82>
 800b99a:	bf00      	nop
 800b99c:	0800f361 	.word	0x0800f361
 800b9a0:	0800f372 	.word	0x0800f372

0800b9a4 <__pow5mult>:
 800b9a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b9a8:	4615      	mov	r5, r2
 800b9aa:	f012 0203 	ands.w	r2, r2, #3
 800b9ae:	4606      	mov	r6, r0
 800b9b0:	460f      	mov	r7, r1
 800b9b2:	d007      	beq.n	800b9c4 <__pow5mult+0x20>
 800b9b4:	3a01      	subs	r2, #1
 800b9b6:	4c25      	ldr	r4, [pc, #148]	; (800ba4c <__pow5mult+0xa8>)
 800b9b8:	2300      	movs	r3, #0
 800b9ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b9be:	f7ff fe51 	bl	800b664 <__multadd>
 800b9c2:	4607      	mov	r7, r0
 800b9c4:	10ad      	asrs	r5, r5, #2
 800b9c6:	d03d      	beq.n	800ba44 <__pow5mult+0xa0>
 800b9c8:	69f4      	ldr	r4, [r6, #28]
 800b9ca:	b97c      	cbnz	r4, 800b9ec <__pow5mult+0x48>
 800b9cc:	2010      	movs	r0, #16
 800b9ce:	f7ff fd33 	bl	800b438 <malloc>
 800b9d2:	4602      	mov	r2, r0
 800b9d4:	61f0      	str	r0, [r6, #28]
 800b9d6:	b928      	cbnz	r0, 800b9e4 <__pow5mult+0x40>
 800b9d8:	4b1d      	ldr	r3, [pc, #116]	; (800ba50 <__pow5mult+0xac>)
 800b9da:	f240 11b3 	movw	r1, #435	; 0x1b3
 800b9de:	481d      	ldr	r0, [pc, #116]	; (800ba54 <__pow5mult+0xb0>)
 800b9e0:	f001 fd52 	bl	800d488 <__assert_func>
 800b9e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b9e8:	6004      	str	r4, [r0, #0]
 800b9ea:	60c4      	str	r4, [r0, #12]
 800b9ec:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800b9f0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b9f4:	b94c      	cbnz	r4, 800ba0a <__pow5mult+0x66>
 800b9f6:	f240 2171 	movw	r1, #625	; 0x271
 800b9fa:	4630      	mov	r0, r6
 800b9fc:	f7ff ff12 	bl	800b824 <__i2b>
 800ba00:	2300      	movs	r3, #0
 800ba02:	4604      	mov	r4, r0
 800ba04:	f8c8 0008 	str.w	r0, [r8, #8]
 800ba08:	6003      	str	r3, [r0, #0]
 800ba0a:	f04f 0900 	mov.w	r9, #0
 800ba0e:	07eb      	lsls	r3, r5, #31
 800ba10:	d50a      	bpl.n	800ba28 <__pow5mult+0x84>
 800ba12:	4639      	mov	r1, r7
 800ba14:	4622      	mov	r2, r4
 800ba16:	4630      	mov	r0, r6
 800ba18:	f7ff ff1a 	bl	800b850 <__multiply>
 800ba1c:	4680      	mov	r8, r0
 800ba1e:	4639      	mov	r1, r7
 800ba20:	4630      	mov	r0, r6
 800ba22:	4647      	mov	r7, r8
 800ba24:	f7ff fdfc 	bl	800b620 <_Bfree>
 800ba28:	106d      	asrs	r5, r5, #1
 800ba2a:	d00b      	beq.n	800ba44 <__pow5mult+0xa0>
 800ba2c:	6820      	ldr	r0, [r4, #0]
 800ba2e:	b938      	cbnz	r0, 800ba40 <__pow5mult+0x9c>
 800ba30:	4622      	mov	r2, r4
 800ba32:	4621      	mov	r1, r4
 800ba34:	4630      	mov	r0, r6
 800ba36:	f7ff ff0b 	bl	800b850 <__multiply>
 800ba3a:	6020      	str	r0, [r4, #0]
 800ba3c:	f8c0 9000 	str.w	r9, [r0]
 800ba40:	4604      	mov	r4, r0
 800ba42:	e7e4      	b.n	800ba0e <__pow5mult+0x6a>
 800ba44:	4638      	mov	r0, r7
 800ba46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba4a:	bf00      	nop
 800ba4c:	0800f4c0 	.word	0x0800f4c0
 800ba50:	0800f2f2 	.word	0x0800f2f2
 800ba54:	0800f372 	.word	0x0800f372

0800ba58 <__lshift>:
 800ba58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba5c:	460c      	mov	r4, r1
 800ba5e:	4607      	mov	r7, r0
 800ba60:	4691      	mov	r9, r2
 800ba62:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ba66:	6923      	ldr	r3, [r4, #16]
 800ba68:	6849      	ldr	r1, [r1, #4]
 800ba6a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ba6e:	68a3      	ldr	r3, [r4, #8]
 800ba70:	f108 0601 	add.w	r6, r8, #1
 800ba74:	42b3      	cmp	r3, r6
 800ba76:	db0b      	blt.n	800ba90 <__lshift+0x38>
 800ba78:	4638      	mov	r0, r7
 800ba7a:	f7ff fd91 	bl	800b5a0 <_Balloc>
 800ba7e:	4605      	mov	r5, r0
 800ba80:	b948      	cbnz	r0, 800ba96 <__lshift+0x3e>
 800ba82:	4602      	mov	r2, r0
 800ba84:	4b28      	ldr	r3, [pc, #160]	; (800bb28 <__lshift+0xd0>)
 800ba86:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800ba8a:	4828      	ldr	r0, [pc, #160]	; (800bb2c <__lshift+0xd4>)
 800ba8c:	f001 fcfc 	bl	800d488 <__assert_func>
 800ba90:	3101      	adds	r1, #1
 800ba92:	005b      	lsls	r3, r3, #1
 800ba94:	e7ee      	b.n	800ba74 <__lshift+0x1c>
 800ba96:	2300      	movs	r3, #0
 800ba98:	f100 0114 	add.w	r1, r0, #20
 800ba9c:	f100 0210 	add.w	r2, r0, #16
 800baa0:	4618      	mov	r0, r3
 800baa2:	4553      	cmp	r3, sl
 800baa4:	db33      	blt.n	800bb0e <__lshift+0xb6>
 800baa6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800baaa:	f104 0314 	add.w	r3, r4, #20
 800baae:	6920      	ldr	r0, [r4, #16]
 800bab0:	f019 091f 	ands.w	r9, r9, #31
 800bab4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bab8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800babc:	d02b      	beq.n	800bb16 <__lshift+0xbe>
 800babe:	f1c9 0e20 	rsb	lr, r9, #32
 800bac2:	468a      	mov	sl, r1
 800bac4:	2200      	movs	r2, #0
 800bac6:	6818      	ldr	r0, [r3, #0]
 800bac8:	fa00 f009 	lsl.w	r0, r0, r9
 800bacc:	4310      	orrs	r0, r2
 800bace:	f84a 0b04 	str.w	r0, [sl], #4
 800bad2:	f853 2b04 	ldr.w	r2, [r3], #4
 800bad6:	459c      	cmp	ip, r3
 800bad8:	fa22 f20e 	lsr.w	r2, r2, lr
 800badc:	d8f3      	bhi.n	800bac6 <__lshift+0x6e>
 800bade:	ebac 0304 	sub.w	r3, ip, r4
 800bae2:	f104 0015 	add.w	r0, r4, #21
 800bae6:	3b15      	subs	r3, #21
 800bae8:	f023 0303 	bic.w	r3, r3, #3
 800baec:	3304      	adds	r3, #4
 800baee:	4584      	cmp	ip, r0
 800baf0:	bf38      	it	cc
 800baf2:	2304      	movcc	r3, #4
 800baf4:	50ca      	str	r2, [r1, r3]
 800baf6:	b10a      	cbz	r2, 800bafc <__lshift+0xa4>
 800baf8:	f108 0602 	add.w	r6, r8, #2
 800bafc:	3e01      	subs	r6, #1
 800bafe:	4638      	mov	r0, r7
 800bb00:	4621      	mov	r1, r4
 800bb02:	612e      	str	r6, [r5, #16]
 800bb04:	f7ff fd8c 	bl	800b620 <_Bfree>
 800bb08:	4628      	mov	r0, r5
 800bb0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb0e:	3301      	adds	r3, #1
 800bb10:	f842 0f04 	str.w	r0, [r2, #4]!
 800bb14:	e7c5      	b.n	800baa2 <__lshift+0x4a>
 800bb16:	3904      	subs	r1, #4
 800bb18:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb1c:	459c      	cmp	ip, r3
 800bb1e:	f841 2f04 	str.w	r2, [r1, #4]!
 800bb22:	d8f9      	bhi.n	800bb18 <__lshift+0xc0>
 800bb24:	e7ea      	b.n	800bafc <__lshift+0xa4>
 800bb26:	bf00      	nop
 800bb28:	0800f361 	.word	0x0800f361
 800bb2c:	0800f372 	.word	0x0800f372

0800bb30 <__mcmp>:
 800bb30:	6902      	ldr	r2, [r0, #16]
 800bb32:	b530      	push	{r4, r5, lr}
 800bb34:	690c      	ldr	r4, [r1, #16]
 800bb36:	1b12      	subs	r2, r2, r4
 800bb38:	d10e      	bne.n	800bb58 <__mcmp+0x28>
 800bb3a:	f100 0314 	add.w	r3, r0, #20
 800bb3e:	3114      	adds	r1, #20
 800bb40:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bb44:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bb48:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bb4c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bb50:	42a5      	cmp	r5, r4
 800bb52:	d003      	beq.n	800bb5c <__mcmp+0x2c>
 800bb54:	d305      	bcc.n	800bb62 <__mcmp+0x32>
 800bb56:	2201      	movs	r2, #1
 800bb58:	4610      	mov	r0, r2
 800bb5a:	bd30      	pop	{r4, r5, pc}
 800bb5c:	4283      	cmp	r3, r0
 800bb5e:	d3f3      	bcc.n	800bb48 <__mcmp+0x18>
 800bb60:	e7fa      	b.n	800bb58 <__mcmp+0x28>
 800bb62:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bb66:	e7f7      	b.n	800bb58 <__mcmp+0x28>

0800bb68 <__mdiff>:
 800bb68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb6c:	460c      	mov	r4, r1
 800bb6e:	4606      	mov	r6, r0
 800bb70:	4611      	mov	r1, r2
 800bb72:	4692      	mov	sl, r2
 800bb74:	4620      	mov	r0, r4
 800bb76:	f7ff ffdb 	bl	800bb30 <__mcmp>
 800bb7a:	1e05      	subs	r5, r0, #0
 800bb7c:	d110      	bne.n	800bba0 <__mdiff+0x38>
 800bb7e:	4629      	mov	r1, r5
 800bb80:	4630      	mov	r0, r6
 800bb82:	f7ff fd0d 	bl	800b5a0 <_Balloc>
 800bb86:	b930      	cbnz	r0, 800bb96 <__mdiff+0x2e>
 800bb88:	4b3d      	ldr	r3, [pc, #244]	; (800bc80 <__mdiff+0x118>)
 800bb8a:	4602      	mov	r2, r0
 800bb8c:	f240 2137 	movw	r1, #567	; 0x237
 800bb90:	483c      	ldr	r0, [pc, #240]	; (800bc84 <__mdiff+0x11c>)
 800bb92:	f001 fc79 	bl	800d488 <__assert_func>
 800bb96:	2301      	movs	r3, #1
 800bb98:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bb9c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bba0:	bfa4      	itt	ge
 800bba2:	4653      	movge	r3, sl
 800bba4:	46a2      	movge	sl, r4
 800bba6:	4630      	mov	r0, r6
 800bba8:	bfa8      	it	ge
 800bbaa:	2500      	movge	r5, #0
 800bbac:	f8da 1004 	ldr.w	r1, [sl, #4]
 800bbb0:	bfac      	ite	ge
 800bbb2:	461c      	movge	r4, r3
 800bbb4:	2501      	movlt	r5, #1
 800bbb6:	f7ff fcf3 	bl	800b5a0 <_Balloc>
 800bbba:	b920      	cbnz	r0, 800bbc6 <__mdiff+0x5e>
 800bbbc:	4b30      	ldr	r3, [pc, #192]	; (800bc80 <__mdiff+0x118>)
 800bbbe:	4602      	mov	r2, r0
 800bbc0:	f240 2145 	movw	r1, #581	; 0x245
 800bbc4:	e7e4      	b.n	800bb90 <__mdiff+0x28>
 800bbc6:	f8da 7010 	ldr.w	r7, [sl, #16]
 800bbca:	f104 0914 	add.w	r9, r4, #20
 800bbce:	6926      	ldr	r6, [r4, #16]
 800bbd0:	f100 0814 	add.w	r8, r0, #20
 800bbd4:	60c5      	str	r5, [r0, #12]
 800bbd6:	f10a 0514 	add.w	r5, sl, #20
 800bbda:	f10a 0210 	add.w	r2, sl, #16
 800bbde:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800bbe2:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800bbe6:	46c2      	mov	sl, r8
 800bbe8:	f04f 0c00 	mov.w	ip, #0
 800bbec:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800bbf0:	f859 3b04 	ldr.w	r3, [r9], #4
 800bbf4:	fa1f f18b 	uxth.w	r1, fp
 800bbf8:	454e      	cmp	r6, r9
 800bbfa:	4461      	add	r1, ip
 800bbfc:	fa1f fc83 	uxth.w	ip, r3
 800bc00:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800bc04:	eba1 010c 	sub.w	r1, r1, ip
 800bc08:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bc0c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800bc10:	b289      	uxth	r1, r1
 800bc12:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800bc16:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800bc1a:	f84a 1b04 	str.w	r1, [sl], #4
 800bc1e:	d8e5      	bhi.n	800bbec <__mdiff+0x84>
 800bc20:	1b33      	subs	r3, r6, r4
 800bc22:	3415      	adds	r4, #21
 800bc24:	3b15      	subs	r3, #21
 800bc26:	f023 0303 	bic.w	r3, r3, #3
 800bc2a:	3304      	adds	r3, #4
 800bc2c:	42a6      	cmp	r6, r4
 800bc2e:	bf38      	it	cc
 800bc30:	2304      	movcc	r3, #4
 800bc32:	441d      	add	r5, r3
 800bc34:	4443      	add	r3, r8
 800bc36:	462c      	mov	r4, r5
 800bc38:	461e      	mov	r6, r3
 800bc3a:	4574      	cmp	r4, lr
 800bc3c:	d30e      	bcc.n	800bc5c <__mdiff+0xf4>
 800bc3e:	f10e 0203 	add.w	r2, lr, #3
 800bc42:	1b52      	subs	r2, r2, r5
 800bc44:	3d03      	subs	r5, #3
 800bc46:	f022 0203 	bic.w	r2, r2, #3
 800bc4a:	45ae      	cmp	lr, r5
 800bc4c:	bf38      	it	cc
 800bc4e:	2200      	movcc	r2, #0
 800bc50:	4413      	add	r3, r2
 800bc52:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800bc56:	b18a      	cbz	r2, 800bc7c <__mdiff+0x114>
 800bc58:	6107      	str	r7, [r0, #16]
 800bc5a:	e79f      	b.n	800bb9c <__mdiff+0x34>
 800bc5c:	f854 8b04 	ldr.w	r8, [r4], #4
 800bc60:	fa1f f288 	uxth.w	r2, r8
 800bc64:	4462      	add	r2, ip
 800bc66:	1411      	asrs	r1, r2, #16
 800bc68:	b292      	uxth	r2, r2
 800bc6a:	eb01 4118 	add.w	r1, r1, r8, lsr #16
 800bc6e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800bc72:	ea4f 4c21 	mov.w	ip, r1, asr #16
 800bc76:	f846 2b04 	str.w	r2, [r6], #4
 800bc7a:	e7de      	b.n	800bc3a <__mdiff+0xd2>
 800bc7c:	3f01      	subs	r7, #1
 800bc7e:	e7e8      	b.n	800bc52 <__mdiff+0xea>
 800bc80:	0800f361 	.word	0x0800f361
 800bc84:	0800f372 	.word	0x0800f372

0800bc88 <__ulp>:
 800bc88:	b082      	sub	sp, #8
 800bc8a:	4b11      	ldr	r3, [pc, #68]	; (800bcd0 <__ulp+0x48>)
 800bc8c:	ed8d 0b00 	vstr	d0, [sp]
 800bc90:	9a01      	ldr	r2, [sp, #4]
 800bc92:	4013      	ands	r3, r2
 800bc94:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	dc08      	bgt.n	800bcae <__ulp+0x26>
 800bc9c:	425b      	negs	r3, r3
 800bc9e:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800bca2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800bca6:	da04      	bge.n	800bcb2 <__ulp+0x2a>
 800bca8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800bcac:	4113      	asrs	r3, r2
 800bcae:	2200      	movs	r2, #0
 800bcb0:	e008      	b.n	800bcc4 <__ulp+0x3c>
 800bcb2:	f1a2 0314 	sub.w	r3, r2, #20
 800bcb6:	2b1e      	cmp	r3, #30
 800bcb8:	bfd6      	itet	le
 800bcba:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800bcbe:	2201      	movgt	r2, #1
 800bcc0:	40da      	lsrle	r2, r3
 800bcc2:	2300      	movs	r3, #0
 800bcc4:	4619      	mov	r1, r3
 800bcc6:	4610      	mov	r0, r2
 800bcc8:	ec41 0b10 	vmov	d0, r0, r1
 800bccc:	b002      	add	sp, #8
 800bcce:	4770      	bx	lr
 800bcd0:	7ff00000 	.word	0x7ff00000

0800bcd4 <__b2d>:
 800bcd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bcd8:	6906      	ldr	r6, [r0, #16]
 800bcda:	f100 0814 	add.w	r8, r0, #20
 800bcde:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800bce2:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800bce6:	1f37      	subs	r7, r6, #4
 800bce8:	4610      	mov	r0, r2
 800bcea:	f7ff fd4d 	bl	800b788 <__hi0bits>
 800bcee:	f1c0 0320 	rsb	r3, r0, #32
 800bcf2:	280a      	cmp	r0, #10
 800bcf4:	600b      	str	r3, [r1, #0]
 800bcf6:	491d      	ldr	r1, [pc, #116]	; (800bd6c <__b2d+0x98>)
 800bcf8:	dc16      	bgt.n	800bd28 <__b2d+0x54>
 800bcfa:	f1c0 0c0b 	rsb	ip, r0, #11
 800bcfe:	45b8      	cmp	r8, r7
 800bd00:	f100 0015 	add.w	r0, r0, #21
 800bd04:	fa22 f30c 	lsr.w	r3, r2, ip
 800bd08:	fa02 f000 	lsl.w	r0, r2, r0
 800bd0c:	ea43 0501 	orr.w	r5, r3, r1
 800bd10:	bf34      	ite	cc
 800bd12:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800bd16:	2300      	movcs	r3, #0
 800bd18:	fa23 f30c 	lsr.w	r3, r3, ip
 800bd1c:	4303      	orrs	r3, r0
 800bd1e:	461c      	mov	r4, r3
 800bd20:	ec45 4b10 	vmov	d0, r4, r5
 800bd24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd28:	45b8      	cmp	r8, r7
 800bd2a:	bf3a      	itte	cc
 800bd2c:	f1a6 0708 	subcc.w	r7, r6, #8
 800bd30:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800bd34:	2300      	movcs	r3, #0
 800bd36:	380b      	subs	r0, #11
 800bd38:	d014      	beq.n	800bd64 <__b2d+0x90>
 800bd3a:	f1c0 0120 	rsb	r1, r0, #32
 800bd3e:	4082      	lsls	r2, r0
 800bd40:	4547      	cmp	r7, r8
 800bd42:	fa23 f401 	lsr.w	r4, r3, r1
 800bd46:	fa03 f300 	lsl.w	r3, r3, r0
 800bd4a:	ea42 0204 	orr.w	r2, r2, r4
 800bd4e:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800bd52:	bf8c      	ite	hi
 800bd54:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800bd58:	2200      	movls	r2, #0
 800bd5a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800bd5e:	40ca      	lsrs	r2, r1
 800bd60:	4313      	orrs	r3, r2
 800bd62:	e7dc      	b.n	800bd1e <__b2d+0x4a>
 800bd64:	ea42 0501 	orr.w	r5, r2, r1
 800bd68:	e7d9      	b.n	800bd1e <__b2d+0x4a>
 800bd6a:	bf00      	nop
 800bd6c:	3ff00000 	.word	0x3ff00000

0800bd70 <__d2b>:
 800bd70:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bd74:	460f      	mov	r7, r1
 800bd76:	2101      	movs	r1, #1
 800bd78:	4616      	mov	r6, r2
 800bd7a:	ec59 8b10 	vmov	r8, r9, d0
 800bd7e:	f7ff fc0f 	bl	800b5a0 <_Balloc>
 800bd82:	4604      	mov	r4, r0
 800bd84:	b930      	cbnz	r0, 800bd94 <__d2b+0x24>
 800bd86:	4602      	mov	r2, r0
 800bd88:	4b24      	ldr	r3, [pc, #144]	; (800be1c <__d2b+0xac>)
 800bd8a:	f240 310f 	movw	r1, #783	; 0x30f
 800bd8e:	4824      	ldr	r0, [pc, #144]	; (800be20 <__d2b+0xb0>)
 800bd90:	f001 fb7a 	bl	800d488 <__assert_func>
 800bd94:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bd98:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bd9c:	bb2d      	cbnz	r5, 800bdea <__d2b+0x7a>
 800bd9e:	9301      	str	r3, [sp, #4]
 800bda0:	f1b8 0300 	subs.w	r3, r8, #0
 800bda4:	d026      	beq.n	800bdf4 <__d2b+0x84>
 800bda6:	4668      	mov	r0, sp
 800bda8:	9300      	str	r3, [sp, #0]
 800bdaa:	f7ff fd0d 	bl	800b7c8 <__lo0bits>
 800bdae:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bdb2:	b1e8      	cbz	r0, 800bdf0 <__d2b+0x80>
 800bdb4:	f1c0 0320 	rsb	r3, r0, #32
 800bdb8:	fa02 f303 	lsl.w	r3, r2, r3
 800bdbc:	40c2      	lsrs	r2, r0
 800bdbe:	430b      	orrs	r3, r1
 800bdc0:	9201      	str	r2, [sp, #4]
 800bdc2:	6163      	str	r3, [r4, #20]
 800bdc4:	9b01      	ldr	r3, [sp, #4]
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	61a3      	str	r3, [r4, #24]
 800bdca:	bf14      	ite	ne
 800bdcc:	2202      	movne	r2, #2
 800bdce:	2201      	moveq	r2, #1
 800bdd0:	6122      	str	r2, [r4, #16]
 800bdd2:	b1bd      	cbz	r5, 800be04 <__d2b+0x94>
 800bdd4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bdd8:	4405      	add	r5, r0
 800bdda:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bdde:	603d      	str	r5, [r7, #0]
 800bde0:	6030      	str	r0, [r6, #0]
 800bde2:	4620      	mov	r0, r4
 800bde4:	b003      	add	sp, #12
 800bde6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bdea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bdee:	e7d6      	b.n	800bd9e <__d2b+0x2e>
 800bdf0:	6161      	str	r1, [r4, #20]
 800bdf2:	e7e7      	b.n	800bdc4 <__d2b+0x54>
 800bdf4:	a801      	add	r0, sp, #4
 800bdf6:	f7ff fce7 	bl	800b7c8 <__lo0bits>
 800bdfa:	9b01      	ldr	r3, [sp, #4]
 800bdfc:	3020      	adds	r0, #32
 800bdfe:	2201      	movs	r2, #1
 800be00:	6163      	str	r3, [r4, #20]
 800be02:	e7e5      	b.n	800bdd0 <__d2b+0x60>
 800be04:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800be08:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800be0c:	6038      	str	r0, [r7, #0]
 800be0e:	6918      	ldr	r0, [r3, #16]
 800be10:	f7ff fcba 	bl	800b788 <__hi0bits>
 800be14:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800be18:	e7e2      	b.n	800bde0 <__d2b+0x70>
 800be1a:	bf00      	nop
 800be1c:	0800f361 	.word	0x0800f361
 800be20:	0800f372 	.word	0x0800f372

0800be24 <__ratio>:
 800be24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be28:	4688      	mov	r8, r1
 800be2a:	4681      	mov	r9, r0
 800be2c:	4669      	mov	r1, sp
 800be2e:	f7ff ff51 	bl	800bcd4 <__b2d>
 800be32:	a901      	add	r1, sp, #4
 800be34:	4640      	mov	r0, r8
 800be36:	ec55 4b10 	vmov	r4, r5, d0
 800be3a:	f7ff ff4b 	bl	800bcd4 <__b2d>
 800be3e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800be42:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800be46:	462f      	mov	r7, r5
 800be48:	eba3 0c02 	sub.w	ip, r3, r2
 800be4c:	e9dd 3200 	ldrd	r3, r2, [sp]
 800be50:	ec51 0b10 	vmov	r0, r1, d0
 800be54:	1a9b      	subs	r3, r3, r2
 800be56:	468b      	mov	fp, r1
 800be58:	4620      	mov	r0, r4
 800be5a:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800be5e:	2b00      	cmp	r3, #0
 800be60:	bfd5      	itete	le
 800be62:	460a      	movle	r2, r1
 800be64:	462a      	movgt	r2, r5
 800be66:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800be6a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800be6e:	bfd8      	it	le
 800be70:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800be74:	ee10 2a10 	vmov	r2, s0
 800be78:	4639      	mov	r1, r7
 800be7a:	465b      	mov	r3, fp
 800be7c:	f7f4 fcea 	bl	8000854 <__aeabi_ddiv>
 800be80:	ec41 0b10 	vmov	d0, r0, r1
 800be84:	b003      	add	sp, #12
 800be86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800be8a <__copybits>:
 800be8a:	3901      	subs	r1, #1
 800be8c:	f102 0314 	add.w	r3, r2, #20
 800be90:	1149      	asrs	r1, r1, #5
 800be92:	b570      	push	{r4, r5, r6, lr}
 800be94:	3101      	adds	r1, #1
 800be96:	6914      	ldr	r4, [r2, #16]
 800be98:	1f05      	subs	r5, r0, #4
 800be9a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800be9e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800bea2:	42a3      	cmp	r3, r4
 800bea4:	d30c      	bcc.n	800bec0 <__copybits+0x36>
 800bea6:	1aa3      	subs	r3, r4, r2
 800bea8:	3211      	adds	r2, #17
 800beaa:	3b11      	subs	r3, #17
 800beac:	f023 0303 	bic.w	r3, r3, #3
 800beb0:	42a2      	cmp	r2, r4
 800beb2:	bf88      	it	hi
 800beb4:	2300      	movhi	r3, #0
 800beb6:	4418      	add	r0, r3
 800beb8:	2300      	movs	r3, #0
 800beba:	4288      	cmp	r0, r1
 800bebc:	d305      	bcc.n	800beca <__copybits+0x40>
 800bebe:	bd70      	pop	{r4, r5, r6, pc}
 800bec0:	f853 6b04 	ldr.w	r6, [r3], #4
 800bec4:	f845 6f04 	str.w	r6, [r5, #4]!
 800bec8:	e7eb      	b.n	800bea2 <__copybits+0x18>
 800beca:	f840 3b04 	str.w	r3, [r0], #4
 800bece:	e7f4      	b.n	800beba <__copybits+0x30>

0800bed0 <__any_on>:
 800bed0:	f100 0214 	add.w	r2, r0, #20
 800bed4:	114b      	asrs	r3, r1, #5
 800bed6:	6900      	ldr	r0, [r0, #16]
 800bed8:	4298      	cmp	r0, r3
 800beda:	b510      	push	{r4, lr}
 800bedc:	db11      	blt.n	800bf02 <__any_on+0x32>
 800bede:	dd0a      	ble.n	800bef6 <__any_on+0x26>
 800bee0:	f011 011f 	ands.w	r1, r1, #31
 800bee4:	d007      	beq.n	800bef6 <__any_on+0x26>
 800bee6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800beea:	fa24 f001 	lsr.w	r0, r4, r1
 800beee:	fa00 f101 	lsl.w	r1, r0, r1
 800bef2:	428c      	cmp	r4, r1
 800bef4:	d10b      	bne.n	800bf0e <__any_on+0x3e>
 800bef6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800befa:	4293      	cmp	r3, r2
 800befc:	d803      	bhi.n	800bf06 <__any_on+0x36>
 800befe:	2000      	movs	r0, #0
 800bf00:	bd10      	pop	{r4, pc}
 800bf02:	4603      	mov	r3, r0
 800bf04:	e7f7      	b.n	800bef6 <__any_on+0x26>
 800bf06:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bf0a:	2900      	cmp	r1, #0
 800bf0c:	d0f5      	beq.n	800befa <__any_on+0x2a>
 800bf0e:	2001      	movs	r0, #1
 800bf10:	e7f6      	b.n	800bf00 <__any_on+0x30>

0800bf12 <sulp>:
 800bf12:	b570      	push	{r4, r5, r6, lr}
 800bf14:	4604      	mov	r4, r0
 800bf16:	460d      	mov	r5, r1
 800bf18:	4616      	mov	r6, r2
 800bf1a:	ec45 4b10 	vmov	d0, r4, r5
 800bf1e:	f7ff feb3 	bl	800bc88 <__ulp>
 800bf22:	ec51 0b10 	vmov	r0, r1, d0
 800bf26:	b17e      	cbz	r6, 800bf48 <sulp+0x36>
 800bf28:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800bf2c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	dd09      	ble.n	800bf48 <sulp+0x36>
 800bf34:	051b      	lsls	r3, r3, #20
 800bf36:	2400      	movs	r4, #0
 800bf38:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800bf3c:	4622      	mov	r2, r4
 800bf3e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800bf42:	462b      	mov	r3, r5
 800bf44:	f7f4 fb5c 	bl	8000600 <__aeabi_dmul>
 800bf48:	bd70      	pop	{r4, r5, r6, pc}
 800bf4a:	0000      	movs	r0, r0
 800bf4c:	0000      	movs	r0, r0
	...

0800bf50 <_strtod_l>:
 800bf50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf54:	ed2d 8b02 	vpush	{d8}
 800bf58:	b09b      	sub	sp, #108	; 0x6c
 800bf5a:	4604      	mov	r4, r0
 800bf5c:	460d      	mov	r5, r1
 800bf5e:	f04f 0800 	mov.w	r8, #0
 800bf62:	9213      	str	r2, [sp, #76]	; 0x4c
 800bf64:	2200      	movs	r2, #0
 800bf66:	f04f 0900 	mov.w	r9, #0
 800bf6a:	9216      	str	r2, [sp, #88]	; 0x58
 800bf6c:	460a      	mov	r2, r1
 800bf6e:	9215      	str	r2, [sp, #84]	; 0x54
 800bf70:	7811      	ldrb	r1, [r2, #0]
 800bf72:	292b      	cmp	r1, #43	; 0x2b
 800bf74:	d04c      	beq.n	800c010 <_strtod_l+0xc0>
 800bf76:	d83a      	bhi.n	800bfee <_strtod_l+0x9e>
 800bf78:	290d      	cmp	r1, #13
 800bf7a:	d834      	bhi.n	800bfe6 <_strtod_l+0x96>
 800bf7c:	2908      	cmp	r1, #8
 800bf7e:	d834      	bhi.n	800bfea <_strtod_l+0x9a>
 800bf80:	2900      	cmp	r1, #0
 800bf82:	d03d      	beq.n	800c000 <_strtod_l+0xb0>
 800bf84:	2200      	movs	r2, #0
 800bf86:	920a      	str	r2, [sp, #40]	; 0x28
 800bf88:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800bf8a:	7832      	ldrb	r2, [r6, #0]
 800bf8c:	2a30      	cmp	r2, #48	; 0x30
 800bf8e:	f040 80b4 	bne.w	800c0fa <_strtod_l+0x1aa>
 800bf92:	7872      	ldrb	r2, [r6, #1]
 800bf94:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800bf98:	2a58      	cmp	r2, #88	; 0x58
 800bf9a:	d170      	bne.n	800c07e <_strtod_l+0x12e>
 800bf9c:	9302      	str	r3, [sp, #8]
 800bf9e:	a915      	add	r1, sp, #84	; 0x54
 800bfa0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bfa2:	4620      	mov	r0, r4
 800bfa4:	4a8e      	ldr	r2, [pc, #568]	; (800c1e0 <_strtod_l+0x290>)
 800bfa6:	9301      	str	r3, [sp, #4]
 800bfa8:	ab16      	add	r3, sp, #88	; 0x58
 800bfaa:	9300      	str	r3, [sp, #0]
 800bfac:	ab17      	add	r3, sp, #92	; 0x5c
 800bfae:	f001 fb05 	bl	800d5bc <__gethex>
 800bfb2:	f010 070f 	ands.w	r7, r0, #15
 800bfb6:	4605      	mov	r5, r0
 800bfb8:	d005      	beq.n	800bfc6 <_strtod_l+0x76>
 800bfba:	2f06      	cmp	r7, #6
 800bfbc:	d12a      	bne.n	800c014 <_strtod_l+0xc4>
 800bfbe:	3601      	adds	r6, #1
 800bfc0:	2300      	movs	r3, #0
 800bfc2:	9615      	str	r6, [sp, #84]	; 0x54
 800bfc4:	930a      	str	r3, [sp, #40]	; 0x28
 800bfc6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	f040 8581 	bne.w	800cad0 <_strtod_l+0xb80>
 800bfce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bfd0:	b1db      	cbz	r3, 800c00a <_strtod_l+0xba>
 800bfd2:	4642      	mov	r2, r8
 800bfd4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800bfd8:	ec43 2b10 	vmov	d0, r2, r3
 800bfdc:	b01b      	add	sp, #108	; 0x6c
 800bfde:	ecbd 8b02 	vpop	{d8}
 800bfe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfe6:	2920      	cmp	r1, #32
 800bfe8:	d1cc      	bne.n	800bf84 <_strtod_l+0x34>
 800bfea:	3201      	adds	r2, #1
 800bfec:	e7bf      	b.n	800bf6e <_strtod_l+0x1e>
 800bfee:	292d      	cmp	r1, #45	; 0x2d
 800bff0:	d1c8      	bne.n	800bf84 <_strtod_l+0x34>
 800bff2:	2101      	movs	r1, #1
 800bff4:	910a      	str	r1, [sp, #40]	; 0x28
 800bff6:	1c51      	adds	r1, r2, #1
 800bff8:	9115      	str	r1, [sp, #84]	; 0x54
 800bffa:	7852      	ldrb	r2, [r2, #1]
 800bffc:	2a00      	cmp	r2, #0
 800bffe:	d1c3      	bne.n	800bf88 <_strtod_l+0x38>
 800c000:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c002:	9515      	str	r5, [sp, #84]	; 0x54
 800c004:	2b00      	cmp	r3, #0
 800c006:	f040 8561 	bne.w	800cacc <_strtod_l+0xb7c>
 800c00a:	4642      	mov	r2, r8
 800c00c:	464b      	mov	r3, r9
 800c00e:	e7e3      	b.n	800bfd8 <_strtod_l+0x88>
 800c010:	2100      	movs	r1, #0
 800c012:	e7ef      	b.n	800bff4 <_strtod_l+0xa4>
 800c014:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800c016:	b13a      	cbz	r2, 800c028 <_strtod_l+0xd8>
 800c018:	2135      	movs	r1, #53	; 0x35
 800c01a:	a818      	add	r0, sp, #96	; 0x60
 800c01c:	f7ff ff35 	bl	800be8a <__copybits>
 800c020:	9916      	ldr	r1, [sp, #88]	; 0x58
 800c022:	4620      	mov	r0, r4
 800c024:	f7ff fafc 	bl	800b620 <_Bfree>
 800c028:	3f01      	subs	r7, #1
 800c02a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c02c:	2f04      	cmp	r7, #4
 800c02e:	d806      	bhi.n	800c03e <_strtod_l+0xee>
 800c030:	e8df f007 	tbb	[pc, r7]
 800c034:	201d0314 	.word	0x201d0314
 800c038:	14          	.byte	0x14
 800c039:	00          	.byte	0x00
 800c03a:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800c03e:	05e9      	lsls	r1, r5, #23
 800c040:	bf48      	it	mi
 800c042:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800c046:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c04a:	0d1b      	lsrs	r3, r3, #20
 800c04c:	051b      	lsls	r3, r3, #20
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d1b9      	bne.n	800bfc6 <_strtod_l+0x76>
 800c052:	f7fe fae1 	bl	800a618 <__errno>
 800c056:	2322      	movs	r3, #34	; 0x22
 800c058:	6003      	str	r3, [r0, #0]
 800c05a:	e7b4      	b.n	800bfc6 <_strtod_l+0x76>
 800c05c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800c060:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800c064:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800c068:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800c06c:	e7e7      	b.n	800c03e <_strtod_l+0xee>
 800c06e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800c1e8 <_strtod_l+0x298>
 800c072:	e7e4      	b.n	800c03e <_strtod_l+0xee>
 800c074:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800c078:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800c07c:	e7df      	b.n	800c03e <_strtod_l+0xee>
 800c07e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c080:	1c5a      	adds	r2, r3, #1
 800c082:	9215      	str	r2, [sp, #84]	; 0x54
 800c084:	785b      	ldrb	r3, [r3, #1]
 800c086:	2b30      	cmp	r3, #48	; 0x30
 800c088:	d0f9      	beq.n	800c07e <_strtod_l+0x12e>
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d09b      	beq.n	800bfc6 <_strtod_l+0x76>
 800c08e:	2301      	movs	r3, #1
 800c090:	f04f 0a00 	mov.w	sl, #0
 800c094:	9304      	str	r3, [sp, #16]
 800c096:	220a      	movs	r2, #10
 800c098:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c09a:	46d3      	mov	fp, sl
 800c09c:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800c0a0:	930b      	str	r3, [sp, #44]	; 0x2c
 800c0a2:	9815      	ldr	r0, [sp, #84]	; 0x54
 800c0a4:	7806      	ldrb	r6, [r0, #0]
 800c0a6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800c0aa:	b2d9      	uxtb	r1, r3
 800c0ac:	2909      	cmp	r1, #9
 800c0ae:	d926      	bls.n	800c0fe <_strtod_l+0x1ae>
 800c0b0:	2201      	movs	r2, #1
 800c0b2:	494c      	ldr	r1, [pc, #304]	; (800c1e4 <_strtod_l+0x294>)
 800c0b4:	f001 f98d 	bl	800d3d2 <strncmp>
 800c0b8:	2800      	cmp	r0, #0
 800c0ba:	d030      	beq.n	800c11e <_strtod_l+0x1ce>
 800c0bc:	2000      	movs	r0, #0
 800c0be:	4632      	mov	r2, r6
 800c0c0:	465e      	mov	r6, fp
 800c0c2:	4603      	mov	r3, r0
 800c0c4:	9005      	str	r0, [sp, #20]
 800c0c6:	2a65      	cmp	r2, #101	; 0x65
 800c0c8:	d001      	beq.n	800c0ce <_strtod_l+0x17e>
 800c0ca:	2a45      	cmp	r2, #69	; 0x45
 800c0cc:	d113      	bne.n	800c0f6 <_strtod_l+0x1a6>
 800c0ce:	b91e      	cbnz	r6, 800c0d8 <_strtod_l+0x188>
 800c0d0:	9a04      	ldr	r2, [sp, #16]
 800c0d2:	4302      	orrs	r2, r0
 800c0d4:	d094      	beq.n	800c000 <_strtod_l+0xb0>
 800c0d6:	2600      	movs	r6, #0
 800c0d8:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800c0da:	1c6a      	adds	r2, r5, #1
 800c0dc:	9215      	str	r2, [sp, #84]	; 0x54
 800c0de:	786a      	ldrb	r2, [r5, #1]
 800c0e0:	2a2b      	cmp	r2, #43	; 0x2b
 800c0e2:	d073      	beq.n	800c1cc <_strtod_l+0x27c>
 800c0e4:	2a2d      	cmp	r2, #45	; 0x2d
 800c0e6:	d077      	beq.n	800c1d8 <_strtod_l+0x288>
 800c0e8:	f04f 0c00 	mov.w	ip, #0
 800c0ec:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800c0f0:	2909      	cmp	r1, #9
 800c0f2:	d97f      	bls.n	800c1f4 <_strtod_l+0x2a4>
 800c0f4:	9515      	str	r5, [sp, #84]	; 0x54
 800c0f6:	2700      	movs	r7, #0
 800c0f8:	e09e      	b.n	800c238 <_strtod_l+0x2e8>
 800c0fa:	2300      	movs	r3, #0
 800c0fc:	e7c8      	b.n	800c090 <_strtod_l+0x140>
 800c0fe:	f1bb 0f08 	cmp.w	fp, #8
 800c102:	f100 0001 	add.w	r0, r0, #1
 800c106:	f10b 0b01 	add.w	fp, fp, #1
 800c10a:	bfd4      	ite	le
 800c10c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800c10e:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800c112:	9015      	str	r0, [sp, #84]	; 0x54
 800c114:	bfdc      	itt	le
 800c116:	fb02 3301 	mlale	r3, r2, r1, r3
 800c11a:	9309      	strle	r3, [sp, #36]	; 0x24
 800c11c:	e7c1      	b.n	800c0a2 <_strtod_l+0x152>
 800c11e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c120:	1c5a      	adds	r2, r3, #1
 800c122:	9215      	str	r2, [sp, #84]	; 0x54
 800c124:	785a      	ldrb	r2, [r3, #1]
 800c126:	f1bb 0f00 	cmp.w	fp, #0
 800c12a:	d036      	beq.n	800c19a <_strtod_l+0x24a>
 800c12c:	465e      	mov	r6, fp
 800c12e:	9005      	str	r0, [sp, #20]
 800c130:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800c134:	2b09      	cmp	r3, #9
 800c136:	d912      	bls.n	800c15e <_strtod_l+0x20e>
 800c138:	2301      	movs	r3, #1
 800c13a:	e7c4      	b.n	800c0c6 <_strtod_l+0x176>
 800c13c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c13e:	3001      	adds	r0, #1
 800c140:	1c5a      	adds	r2, r3, #1
 800c142:	9215      	str	r2, [sp, #84]	; 0x54
 800c144:	785a      	ldrb	r2, [r3, #1]
 800c146:	2a30      	cmp	r2, #48	; 0x30
 800c148:	d0f8      	beq.n	800c13c <_strtod_l+0x1ec>
 800c14a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800c14e:	2b08      	cmp	r3, #8
 800c150:	f200 84c3 	bhi.w	800cada <_strtod_l+0xb8a>
 800c154:	9005      	str	r0, [sp, #20]
 800c156:	2000      	movs	r0, #0
 800c158:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c15a:	4606      	mov	r6, r0
 800c15c:	930b      	str	r3, [sp, #44]	; 0x2c
 800c15e:	3a30      	subs	r2, #48	; 0x30
 800c160:	f100 0301 	add.w	r3, r0, #1
 800c164:	d013      	beq.n	800c18e <_strtod_l+0x23e>
 800c166:	9905      	ldr	r1, [sp, #20]
 800c168:	eb00 0c06 	add.w	ip, r0, r6
 800c16c:	4419      	add	r1, r3
 800c16e:	4633      	mov	r3, r6
 800c170:	9105      	str	r1, [sp, #20]
 800c172:	210a      	movs	r1, #10
 800c174:	4563      	cmp	r3, ip
 800c176:	d112      	bne.n	800c19e <_strtod_l+0x24e>
 800c178:	1833      	adds	r3, r6, r0
 800c17a:	3601      	adds	r6, #1
 800c17c:	2b08      	cmp	r3, #8
 800c17e:	4406      	add	r6, r0
 800c180:	dc1a      	bgt.n	800c1b8 <_strtod_l+0x268>
 800c182:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c184:	230a      	movs	r3, #10
 800c186:	fb03 2301 	mla	r3, r3, r1, r2
 800c18a:	9309      	str	r3, [sp, #36]	; 0x24
 800c18c:	2300      	movs	r3, #0
 800c18e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800c190:	4618      	mov	r0, r3
 800c192:	1c51      	adds	r1, r2, #1
 800c194:	9115      	str	r1, [sp, #84]	; 0x54
 800c196:	7852      	ldrb	r2, [r2, #1]
 800c198:	e7ca      	b.n	800c130 <_strtod_l+0x1e0>
 800c19a:	4658      	mov	r0, fp
 800c19c:	e7d3      	b.n	800c146 <_strtod_l+0x1f6>
 800c19e:	2b08      	cmp	r3, #8
 800c1a0:	f103 0301 	add.w	r3, r3, #1
 800c1a4:	dc03      	bgt.n	800c1ae <_strtod_l+0x25e>
 800c1a6:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c1a8:	434f      	muls	r7, r1
 800c1aa:	9709      	str	r7, [sp, #36]	; 0x24
 800c1ac:	e7e2      	b.n	800c174 <_strtod_l+0x224>
 800c1ae:	2b10      	cmp	r3, #16
 800c1b0:	bfd8      	it	le
 800c1b2:	fb01 fa0a 	mulle.w	sl, r1, sl
 800c1b6:	e7dd      	b.n	800c174 <_strtod_l+0x224>
 800c1b8:	2e10      	cmp	r6, #16
 800c1ba:	bfdc      	itt	le
 800c1bc:	230a      	movle	r3, #10
 800c1be:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800c1c2:	e7e3      	b.n	800c18c <_strtod_l+0x23c>
 800c1c4:	2300      	movs	r3, #0
 800c1c6:	9305      	str	r3, [sp, #20]
 800c1c8:	2301      	movs	r3, #1
 800c1ca:	e781      	b.n	800c0d0 <_strtod_l+0x180>
 800c1cc:	f04f 0c00 	mov.w	ip, #0
 800c1d0:	1caa      	adds	r2, r5, #2
 800c1d2:	9215      	str	r2, [sp, #84]	; 0x54
 800c1d4:	78aa      	ldrb	r2, [r5, #2]
 800c1d6:	e789      	b.n	800c0ec <_strtod_l+0x19c>
 800c1d8:	f04f 0c01 	mov.w	ip, #1
 800c1dc:	e7f8      	b.n	800c1d0 <_strtod_l+0x280>
 800c1de:	bf00      	nop
 800c1e0:	0800f4d0 	.word	0x0800f4d0
 800c1e4:	0800f4cc 	.word	0x0800f4cc
 800c1e8:	7ff00000 	.word	0x7ff00000
 800c1ec:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800c1ee:	1c51      	adds	r1, r2, #1
 800c1f0:	9115      	str	r1, [sp, #84]	; 0x54
 800c1f2:	7852      	ldrb	r2, [r2, #1]
 800c1f4:	2a30      	cmp	r2, #48	; 0x30
 800c1f6:	d0f9      	beq.n	800c1ec <_strtod_l+0x29c>
 800c1f8:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800c1fc:	2908      	cmp	r1, #8
 800c1fe:	f63f af7a 	bhi.w	800c0f6 <_strtod_l+0x1a6>
 800c202:	3a30      	subs	r2, #48	; 0x30
 800c204:	9208      	str	r2, [sp, #32]
 800c206:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800c208:	920c      	str	r2, [sp, #48]	; 0x30
 800c20a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800c20c:	1c57      	adds	r7, r2, #1
 800c20e:	9715      	str	r7, [sp, #84]	; 0x54
 800c210:	7852      	ldrb	r2, [r2, #1]
 800c212:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800c216:	f1be 0f09 	cmp.w	lr, #9
 800c21a:	d938      	bls.n	800c28e <_strtod_l+0x33e>
 800c21c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c21e:	1a7f      	subs	r7, r7, r1
 800c220:	2f08      	cmp	r7, #8
 800c222:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800c226:	dc03      	bgt.n	800c230 <_strtod_l+0x2e0>
 800c228:	9908      	ldr	r1, [sp, #32]
 800c22a:	428f      	cmp	r7, r1
 800c22c:	bfa8      	it	ge
 800c22e:	460f      	movge	r7, r1
 800c230:	f1bc 0f00 	cmp.w	ip, #0
 800c234:	d000      	beq.n	800c238 <_strtod_l+0x2e8>
 800c236:	427f      	negs	r7, r7
 800c238:	2e00      	cmp	r6, #0
 800c23a:	d14f      	bne.n	800c2dc <_strtod_l+0x38c>
 800c23c:	9904      	ldr	r1, [sp, #16]
 800c23e:	4301      	orrs	r1, r0
 800c240:	f47f aec1 	bne.w	800bfc6 <_strtod_l+0x76>
 800c244:	2b00      	cmp	r3, #0
 800c246:	f47f aedb 	bne.w	800c000 <_strtod_l+0xb0>
 800c24a:	2a69      	cmp	r2, #105	; 0x69
 800c24c:	d029      	beq.n	800c2a2 <_strtod_l+0x352>
 800c24e:	dc26      	bgt.n	800c29e <_strtod_l+0x34e>
 800c250:	2a49      	cmp	r2, #73	; 0x49
 800c252:	d026      	beq.n	800c2a2 <_strtod_l+0x352>
 800c254:	2a4e      	cmp	r2, #78	; 0x4e
 800c256:	f47f aed3 	bne.w	800c000 <_strtod_l+0xb0>
 800c25a:	499c      	ldr	r1, [pc, #624]	; (800c4cc <_strtod_l+0x57c>)
 800c25c:	a815      	add	r0, sp, #84	; 0x54
 800c25e:	f001 fbed 	bl	800da3c <__match>
 800c262:	2800      	cmp	r0, #0
 800c264:	f43f aecc 	beq.w	800c000 <_strtod_l+0xb0>
 800c268:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c26a:	781b      	ldrb	r3, [r3, #0]
 800c26c:	2b28      	cmp	r3, #40	; 0x28
 800c26e:	d12f      	bne.n	800c2d0 <_strtod_l+0x380>
 800c270:	aa18      	add	r2, sp, #96	; 0x60
 800c272:	4997      	ldr	r1, [pc, #604]	; (800c4d0 <_strtod_l+0x580>)
 800c274:	a815      	add	r0, sp, #84	; 0x54
 800c276:	f001 fbf5 	bl	800da64 <__hexnan>
 800c27a:	2805      	cmp	r0, #5
 800c27c:	d128      	bne.n	800c2d0 <_strtod_l+0x380>
 800c27e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c280:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800c284:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800c288:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800c28c:	e69b      	b.n	800bfc6 <_strtod_l+0x76>
 800c28e:	9f08      	ldr	r7, [sp, #32]
 800c290:	210a      	movs	r1, #10
 800c292:	fb01 2107 	mla	r1, r1, r7, r2
 800c296:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800c29a:	9208      	str	r2, [sp, #32]
 800c29c:	e7b5      	b.n	800c20a <_strtod_l+0x2ba>
 800c29e:	2a6e      	cmp	r2, #110	; 0x6e
 800c2a0:	e7d9      	b.n	800c256 <_strtod_l+0x306>
 800c2a2:	498c      	ldr	r1, [pc, #560]	; (800c4d4 <_strtod_l+0x584>)
 800c2a4:	a815      	add	r0, sp, #84	; 0x54
 800c2a6:	f001 fbc9 	bl	800da3c <__match>
 800c2aa:	2800      	cmp	r0, #0
 800c2ac:	f43f aea8 	beq.w	800c000 <_strtod_l+0xb0>
 800c2b0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c2b2:	a815      	add	r0, sp, #84	; 0x54
 800c2b4:	4988      	ldr	r1, [pc, #544]	; (800c4d8 <_strtod_l+0x588>)
 800c2b6:	3b01      	subs	r3, #1
 800c2b8:	9315      	str	r3, [sp, #84]	; 0x54
 800c2ba:	f001 fbbf 	bl	800da3c <__match>
 800c2be:	b910      	cbnz	r0, 800c2c6 <_strtod_l+0x376>
 800c2c0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c2c2:	3301      	adds	r3, #1
 800c2c4:	9315      	str	r3, [sp, #84]	; 0x54
 800c2c6:	f8df 9220 	ldr.w	r9, [pc, #544]	; 800c4e8 <_strtod_l+0x598>
 800c2ca:	f04f 0800 	mov.w	r8, #0
 800c2ce:	e67a      	b.n	800bfc6 <_strtod_l+0x76>
 800c2d0:	4882      	ldr	r0, [pc, #520]	; (800c4dc <_strtod_l+0x58c>)
 800c2d2:	f001 f8d1 	bl	800d478 <nan>
 800c2d6:	ec59 8b10 	vmov	r8, r9, d0
 800c2da:	e674      	b.n	800bfc6 <_strtod_l+0x76>
 800c2dc:	9b05      	ldr	r3, [sp, #20]
 800c2de:	f1bb 0f00 	cmp.w	fp, #0
 800c2e2:	bf08      	it	eq
 800c2e4:	46b3      	moveq	fp, r6
 800c2e6:	2e10      	cmp	r6, #16
 800c2e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c2ea:	eba7 0303 	sub.w	r3, r7, r3
 800c2ee:	4635      	mov	r5, r6
 800c2f0:	bfa8      	it	ge
 800c2f2:	2510      	movge	r5, #16
 800c2f4:	9308      	str	r3, [sp, #32]
 800c2f6:	f7f4 f909 	bl	800050c <__aeabi_ui2d>
 800c2fa:	2e09      	cmp	r6, #9
 800c2fc:	4680      	mov	r8, r0
 800c2fe:	4689      	mov	r9, r1
 800c300:	dd13      	ble.n	800c32a <_strtod_l+0x3da>
 800c302:	4b77      	ldr	r3, [pc, #476]	; (800c4e0 <_strtod_l+0x590>)
 800c304:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800c308:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800c30c:	f7f4 f978 	bl	8000600 <__aeabi_dmul>
 800c310:	4680      	mov	r8, r0
 800c312:	4689      	mov	r9, r1
 800c314:	4650      	mov	r0, sl
 800c316:	f7f4 f8f9 	bl	800050c <__aeabi_ui2d>
 800c31a:	4602      	mov	r2, r0
 800c31c:	460b      	mov	r3, r1
 800c31e:	4640      	mov	r0, r8
 800c320:	4649      	mov	r1, r9
 800c322:	f7f3 ffb7 	bl	8000294 <__adddf3>
 800c326:	4680      	mov	r8, r0
 800c328:	4689      	mov	r9, r1
 800c32a:	2e0f      	cmp	r6, #15
 800c32c:	dc38      	bgt.n	800c3a0 <_strtod_l+0x450>
 800c32e:	9b08      	ldr	r3, [sp, #32]
 800c330:	2b00      	cmp	r3, #0
 800c332:	f43f ae48 	beq.w	800bfc6 <_strtod_l+0x76>
 800c336:	dd24      	ble.n	800c382 <_strtod_l+0x432>
 800c338:	2b16      	cmp	r3, #22
 800c33a:	dc0b      	bgt.n	800c354 <_strtod_l+0x404>
 800c33c:	4968      	ldr	r1, [pc, #416]	; (800c4e0 <_strtod_l+0x590>)
 800c33e:	4642      	mov	r2, r8
 800c340:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c344:	464b      	mov	r3, r9
 800c346:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c34a:	f7f4 f959 	bl	8000600 <__aeabi_dmul>
 800c34e:	4680      	mov	r8, r0
 800c350:	4689      	mov	r9, r1
 800c352:	e638      	b.n	800bfc6 <_strtod_l+0x76>
 800c354:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800c358:	9a08      	ldr	r2, [sp, #32]
 800c35a:	4293      	cmp	r3, r2
 800c35c:	db20      	blt.n	800c3a0 <_strtod_l+0x450>
 800c35e:	f1c6 060f 	rsb	r6, r6, #15
 800c362:	4c5f      	ldr	r4, [pc, #380]	; (800c4e0 <_strtod_l+0x590>)
 800c364:	4642      	mov	r2, r8
 800c366:	464b      	mov	r3, r9
 800c368:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800c36c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c370:	f7f4 f946 	bl	8000600 <__aeabi_dmul>
 800c374:	9b08      	ldr	r3, [sp, #32]
 800c376:	1b9e      	subs	r6, r3, r6
 800c378:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800c37c:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c380:	e7e3      	b.n	800c34a <_strtod_l+0x3fa>
 800c382:	9b08      	ldr	r3, [sp, #32]
 800c384:	3316      	adds	r3, #22
 800c386:	db0b      	blt.n	800c3a0 <_strtod_l+0x450>
 800c388:	9b05      	ldr	r3, [sp, #20]
 800c38a:	4640      	mov	r0, r8
 800c38c:	4649      	mov	r1, r9
 800c38e:	1bdf      	subs	r7, r3, r7
 800c390:	4b53      	ldr	r3, [pc, #332]	; (800c4e0 <_strtod_l+0x590>)
 800c392:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800c396:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c39a:	f7f4 fa5b 	bl	8000854 <__aeabi_ddiv>
 800c39e:	e7d6      	b.n	800c34e <_strtod_l+0x3fe>
 800c3a0:	1b75      	subs	r5, r6, r5
 800c3a2:	9b08      	ldr	r3, [sp, #32]
 800c3a4:	441d      	add	r5, r3
 800c3a6:	2d00      	cmp	r5, #0
 800c3a8:	dd70      	ble.n	800c48c <_strtod_l+0x53c>
 800c3aa:	f015 030f 	ands.w	r3, r5, #15
 800c3ae:	d00a      	beq.n	800c3c6 <_strtod_l+0x476>
 800c3b0:	494b      	ldr	r1, [pc, #300]	; (800c4e0 <_strtod_l+0x590>)
 800c3b2:	4642      	mov	r2, r8
 800c3b4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c3b8:	464b      	mov	r3, r9
 800c3ba:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c3be:	f7f4 f91f 	bl	8000600 <__aeabi_dmul>
 800c3c2:	4680      	mov	r8, r0
 800c3c4:	4689      	mov	r9, r1
 800c3c6:	f035 050f 	bics.w	r5, r5, #15
 800c3ca:	d04d      	beq.n	800c468 <_strtod_l+0x518>
 800c3cc:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800c3d0:	dd22      	ble.n	800c418 <_strtod_l+0x4c8>
 800c3d2:	2500      	movs	r5, #0
 800c3d4:	46ab      	mov	fp, r5
 800c3d6:	9509      	str	r5, [sp, #36]	; 0x24
 800c3d8:	9505      	str	r5, [sp, #20]
 800c3da:	2322      	movs	r3, #34	; 0x22
 800c3dc:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800c4e8 <_strtod_l+0x598>
 800c3e0:	f04f 0800 	mov.w	r8, #0
 800c3e4:	6023      	str	r3, [r4, #0]
 800c3e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	f43f adec 	beq.w	800bfc6 <_strtod_l+0x76>
 800c3ee:	9916      	ldr	r1, [sp, #88]	; 0x58
 800c3f0:	4620      	mov	r0, r4
 800c3f2:	f7ff f915 	bl	800b620 <_Bfree>
 800c3f6:	9905      	ldr	r1, [sp, #20]
 800c3f8:	4620      	mov	r0, r4
 800c3fa:	f7ff f911 	bl	800b620 <_Bfree>
 800c3fe:	4659      	mov	r1, fp
 800c400:	4620      	mov	r0, r4
 800c402:	f7ff f90d 	bl	800b620 <_Bfree>
 800c406:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c408:	4620      	mov	r0, r4
 800c40a:	f7ff f909 	bl	800b620 <_Bfree>
 800c40e:	4629      	mov	r1, r5
 800c410:	4620      	mov	r0, r4
 800c412:	f7ff f905 	bl	800b620 <_Bfree>
 800c416:	e5d6      	b.n	800bfc6 <_strtod_l+0x76>
 800c418:	4b32      	ldr	r3, [pc, #200]	; (800c4e4 <_strtod_l+0x594>)
 800c41a:	112d      	asrs	r5, r5, #4
 800c41c:	4640      	mov	r0, r8
 800c41e:	4649      	mov	r1, r9
 800c420:	9304      	str	r3, [sp, #16]
 800c422:	2300      	movs	r3, #0
 800c424:	469a      	mov	sl, r3
 800c426:	2d01      	cmp	r5, #1
 800c428:	dc21      	bgt.n	800c46e <_strtod_l+0x51e>
 800c42a:	b10b      	cbz	r3, 800c430 <_strtod_l+0x4e0>
 800c42c:	4680      	mov	r8, r0
 800c42e:	4689      	mov	r9, r1
 800c430:	492c      	ldr	r1, [pc, #176]	; (800c4e4 <_strtod_l+0x594>)
 800c432:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800c436:	4642      	mov	r2, r8
 800c438:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800c43c:	464b      	mov	r3, r9
 800c43e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c442:	f7f4 f8dd 	bl	8000600 <__aeabi_dmul>
 800c446:	4b28      	ldr	r3, [pc, #160]	; (800c4e8 <_strtod_l+0x598>)
 800c448:	460a      	mov	r2, r1
 800c44a:	4680      	mov	r8, r0
 800c44c:	400b      	ands	r3, r1
 800c44e:	4927      	ldr	r1, [pc, #156]	; (800c4ec <_strtod_l+0x59c>)
 800c450:	428b      	cmp	r3, r1
 800c452:	d8be      	bhi.n	800c3d2 <_strtod_l+0x482>
 800c454:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800c458:	428b      	cmp	r3, r1
 800c45a:	bf86      	itte	hi
 800c45c:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800c4f0 <_strtod_l+0x5a0>
 800c460:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 800c464:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800c468:	2300      	movs	r3, #0
 800c46a:	9304      	str	r3, [sp, #16]
 800c46c:	e07c      	b.n	800c568 <_strtod_l+0x618>
 800c46e:	07ea      	lsls	r2, r5, #31
 800c470:	d505      	bpl.n	800c47e <_strtod_l+0x52e>
 800c472:	9b04      	ldr	r3, [sp, #16]
 800c474:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c478:	f7f4 f8c2 	bl	8000600 <__aeabi_dmul>
 800c47c:	2301      	movs	r3, #1
 800c47e:	9a04      	ldr	r2, [sp, #16]
 800c480:	f10a 0a01 	add.w	sl, sl, #1
 800c484:	106d      	asrs	r5, r5, #1
 800c486:	3208      	adds	r2, #8
 800c488:	9204      	str	r2, [sp, #16]
 800c48a:	e7cc      	b.n	800c426 <_strtod_l+0x4d6>
 800c48c:	d0ec      	beq.n	800c468 <_strtod_l+0x518>
 800c48e:	426d      	negs	r5, r5
 800c490:	f015 020f 	ands.w	r2, r5, #15
 800c494:	d00a      	beq.n	800c4ac <_strtod_l+0x55c>
 800c496:	4b12      	ldr	r3, [pc, #72]	; (800c4e0 <_strtod_l+0x590>)
 800c498:	4640      	mov	r0, r8
 800c49a:	4649      	mov	r1, r9
 800c49c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c4a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4a4:	f7f4 f9d6 	bl	8000854 <__aeabi_ddiv>
 800c4a8:	4680      	mov	r8, r0
 800c4aa:	4689      	mov	r9, r1
 800c4ac:	112d      	asrs	r5, r5, #4
 800c4ae:	d0db      	beq.n	800c468 <_strtod_l+0x518>
 800c4b0:	2d1f      	cmp	r5, #31
 800c4b2:	dd1f      	ble.n	800c4f4 <_strtod_l+0x5a4>
 800c4b4:	2500      	movs	r5, #0
 800c4b6:	46ab      	mov	fp, r5
 800c4b8:	9509      	str	r5, [sp, #36]	; 0x24
 800c4ba:	9505      	str	r5, [sp, #20]
 800c4bc:	2322      	movs	r3, #34	; 0x22
 800c4be:	f04f 0800 	mov.w	r8, #0
 800c4c2:	f04f 0900 	mov.w	r9, #0
 800c4c6:	6023      	str	r3, [r4, #0]
 800c4c8:	e78d      	b.n	800c3e6 <_strtod_l+0x496>
 800c4ca:	bf00      	nop
 800c4cc:	0800f2b9 	.word	0x0800f2b9
 800c4d0:	0800f4e4 	.word	0x0800f4e4
 800c4d4:	0800f2b1 	.word	0x0800f2b1
 800c4d8:	0800f2e8 	.word	0x0800f2e8
 800c4dc:	0800f675 	.word	0x0800f675
 800c4e0:	0800f3f8 	.word	0x0800f3f8
 800c4e4:	0800f3d0 	.word	0x0800f3d0
 800c4e8:	7ff00000 	.word	0x7ff00000
 800c4ec:	7ca00000 	.word	0x7ca00000
 800c4f0:	7fefffff 	.word	0x7fefffff
 800c4f4:	f015 0310 	ands.w	r3, r5, #16
 800c4f8:	4640      	mov	r0, r8
 800c4fa:	4649      	mov	r1, r9
 800c4fc:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800c8a0 <_strtod_l+0x950>
 800c500:	bf18      	it	ne
 800c502:	236a      	movne	r3, #106	; 0x6a
 800c504:	9304      	str	r3, [sp, #16]
 800c506:	2300      	movs	r3, #0
 800c508:	07ea      	lsls	r2, r5, #31
 800c50a:	d504      	bpl.n	800c516 <_strtod_l+0x5c6>
 800c50c:	e9da 2300 	ldrd	r2, r3, [sl]
 800c510:	f7f4 f876 	bl	8000600 <__aeabi_dmul>
 800c514:	2301      	movs	r3, #1
 800c516:	106d      	asrs	r5, r5, #1
 800c518:	f10a 0a08 	add.w	sl, sl, #8
 800c51c:	d1f4      	bne.n	800c508 <_strtod_l+0x5b8>
 800c51e:	b10b      	cbz	r3, 800c524 <_strtod_l+0x5d4>
 800c520:	4680      	mov	r8, r0
 800c522:	4689      	mov	r9, r1
 800c524:	9b04      	ldr	r3, [sp, #16]
 800c526:	b1bb      	cbz	r3, 800c558 <_strtod_l+0x608>
 800c528:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800c52c:	4649      	mov	r1, r9
 800c52e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800c532:	2b00      	cmp	r3, #0
 800c534:	dd10      	ble.n	800c558 <_strtod_l+0x608>
 800c536:	2b1f      	cmp	r3, #31
 800c538:	f340 811e 	ble.w	800c778 <_strtod_l+0x828>
 800c53c:	2b34      	cmp	r3, #52	; 0x34
 800c53e:	f04f 0800 	mov.w	r8, #0
 800c542:	bfdb      	ittet	le
 800c544:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 800c548:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800c54c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800c550:	4093      	lslle	r3, r2
 800c552:	bfd8      	it	le
 800c554:	ea03 0901 	andle.w	r9, r3, r1
 800c558:	2200      	movs	r2, #0
 800c55a:	2300      	movs	r3, #0
 800c55c:	4640      	mov	r0, r8
 800c55e:	4649      	mov	r1, r9
 800c560:	f7f4 fab6 	bl	8000ad0 <__aeabi_dcmpeq>
 800c564:	2800      	cmp	r0, #0
 800c566:	d1a5      	bne.n	800c4b4 <_strtod_l+0x564>
 800c568:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c56a:	465a      	mov	r2, fp
 800c56c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c56e:	4620      	mov	r0, r4
 800c570:	9300      	str	r3, [sp, #0]
 800c572:	4633      	mov	r3, r6
 800c574:	f7ff f8be 	bl	800b6f4 <__s2b>
 800c578:	9009      	str	r0, [sp, #36]	; 0x24
 800c57a:	2800      	cmp	r0, #0
 800c57c:	f43f af29 	beq.w	800c3d2 <_strtod_l+0x482>
 800c580:	9a08      	ldr	r2, [sp, #32]
 800c582:	2500      	movs	r5, #0
 800c584:	9b05      	ldr	r3, [sp, #20]
 800c586:	2a00      	cmp	r2, #0
 800c588:	46ab      	mov	fp, r5
 800c58a:	eba3 0307 	sub.w	r3, r3, r7
 800c58e:	bfa8      	it	ge
 800c590:	2300      	movge	r3, #0
 800c592:	930c      	str	r3, [sp, #48]	; 0x30
 800c594:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c598:	9312      	str	r3, [sp, #72]	; 0x48
 800c59a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c59c:	4620      	mov	r0, r4
 800c59e:	6859      	ldr	r1, [r3, #4]
 800c5a0:	f7fe fffe 	bl	800b5a0 <_Balloc>
 800c5a4:	9005      	str	r0, [sp, #20]
 800c5a6:	2800      	cmp	r0, #0
 800c5a8:	f43f af17 	beq.w	800c3da <_strtod_l+0x48a>
 800c5ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c5ae:	300c      	adds	r0, #12
 800c5b0:	691a      	ldr	r2, [r3, #16]
 800c5b2:	f103 010c 	add.w	r1, r3, #12
 800c5b6:	3202      	adds	r2, #2
 800c5b8:	0092      	lsls	r2, r2, #2
 800c5ba:	f000 ff4f 	bl	800d45c <memcpy>
 800c5be:	aa18      	add	r2, sp, #96	; 0x60
 800c5c0:	a917      	add	r1, sp, #92	; 0x5c
 800c5c2:	4620      	mov	r0, r4
 800c5c4:	ec49 8b10 	vmov	d0, r8, r9
 800c5c8:	f7ff fbd2 	bl	800bd70 <__d2b>
 800c5cc:	9016      	str	r0, [sp, #88]	; 0x58
 800c5ce:	ec49 8b18 	vmov	d8, r8, r9
 800c5d2:	2800      	cmp	r0, #0
 800c5d4:	f43f af01 	beq.w	800c3da <_strtod_l+0x48a>
 800c5d8:	2101      	movs	r1, #1
 800c5da:	4620      	mov	r0, r4
 800c5dc:	f7ff f922 	bl	800b824 <__i2b>
 800c5e0:	4683      	mov	fp, r0
 800c5e2:	2800      	cmp	r0, #0
 800c5e4:	f43f aef9 	beq.w	800c3da <_strtod_l+0x48a>
 800c5e8:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800c5ea:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c5ec:	2e00      	cmp	r6, #0
 800c5ee:	bfa9      	itett	ge
 800c5f0:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800c5f2:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800c5f4:	eb06 0a03 	addge.w	sl, r6, r3
 800c5f8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800c5fa:	bfb8      	it	lt
 800c5fc:	1b9f      	sublt	r7, r3, r6
 800c5fe:	9b04      	ldr	r3, [sp, #16]
 800c600:	bfb8      	it	lt
 800c602:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800c606:	1af6      	subs	r6, r6, r3
 800c608:	4ba0      	ldr	r3, [pc, #640]	; (800c88c <_strtod_l+0x93c>)
 800c60a:	4416      	add	r6, r2
 800c60c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800c610:	3e01      	subs	r6, #1
 800c612:	429e      	cmp	r6, r3
 800c614:	f280 80c3 	bge.w	800c79e <_strtod_l+0x84e>
 800c618:	1b9b      	subs	r3, r3, r6
 800c61a:	2101      	movs	r1, #1
 800c61c:	2b1f      	cmp	r3, #31
 800c61e:	eba2 0203 	sub.w	r2, r2, r3
 800c622:	f300 80b0 	bgt.w	800c786 <_strtod_l+0x836>
 800c626:	fa01 f303 	lsl.w	r3, r1, r3
 800c62a:	930e      	str	r3, [sp, #56]	; 0x38
 800c62c:	2300      	movs	r3, #0
 800c62e:	930d      	str	r3, [sp, #52]	; 0x34
 800c630:	eb0a 0602 	add.w	r6, sl, r2
 800c634:	9b04      	ldr	r3, [sp, #16]
 800c636:	4417      	add	r7, r2
 800c638:	45b2      	cmp	sl, r6
 800c63a:	441f      	add	r7, r3
 800c63c:	4653      	mov	r3, sl
 800c63e:	bfa8      	it	ge
 800c640:	4633      	movge	r3, r6
 800c642:	42bb      	cmp	r3, r7
 800c644:	bfa8      	it	ge
 800c646:	463b      	movge	r3, r7
 800c648:	2b00      	cmp	r3, #0
 800c64a:	bfc2      	ittt	gt
 800c64c:	1af6      	subgt	r6, r6, r3
 800c64e:	1aff      	subgt	r7, r7, r3
 800c650:	ebaa 0a03 	subgt.w	sl, sl, r3
 800c654:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c656:	2b00      	cmp	r3, #0
 800c658:	dd17      	ble.n	800c68a <_strtod_l+0x73a>
 800c65a:	4659      	mov	r1, fp
 800c65c:	461a      	mov	r2, r3
 800c65e:	4620      	mov	r0, r4
 800c660:	f7ff f9a0 	bl	800b9a4 <__pow5mult>
 800c664:	4683      	mov	fp, r0
 800c666:	2800      	cmp	r0, #0
 800c668:	f43f aeb7 	beq.w	800c3da <_strtod_l+0x48a>
 800c66c:	4601      	mov	r1, r0
 800c66e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800c670:	4620      	mov	r0, r4
 800c672:	f7ff f8ed 	bl	800b850 <__multiply>
 800c676:	900b      	str	r0, [sp, #44]	; 0x2c
 800c678:	2800      	cmp	r0, #0
 800c67a:	f43f aeae 	beq.w	800c3da <_strtod_l+0x48a>
 800c67e:	9916      	ldr	r1, [sp, #88]	; 0x58
 800c680:	4620      	mov	r0, r4
 800c682:	f7fe ffcd 	bl	800b620 <_Bfree>
 800c686:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c688:	9316      	str	r3, [sp, #88]	; 0x58
 800c68a:	2e00      	cmp	r6, #0
 800c68c:	f300 808c 	bgt.w	800c7a8 <_strtod_l+0x858>
 800c690:	9b08      	ldr	r3, [sp, #32]
 800c692:	2b00      	cmp	r3, #0
 800c694:	dd08      	ble.n	800c6a8 <_strtod_l+0x758>
 800c696:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c698:	4620      	mov	r0, r4
 800c69a:	9905      	ldr	r1, [sp, #20]
 800c69c:	f7ff f982 	bl	800b9a4 <__pow5mult>
 800c6a0:	9005      	str	r0, [sp, #20]
 800c6a2:	2800      	cmp	r0, #0
 800c6a4:	f43f ae99 	beq.w	800c3da <_strtod_l+0x48a>
 800c6a8:	2f00      	cmp	r7, #0
 800c6aa:	dd08      	ble.n	800c6be <_strtod_l+0x76e>
 800c6ac:	463a      	mov	r2, r7
 800c6ae:	9905      	ldr	r1, [sp, #20]
 800c6b0:	4620      	mov	r0, r4
 800c6b2:	f7ff f9d1 	bl	800ba58 <__lshift>
 800c6b6:	9005      	str	r0, [sp, #20]
 800c6b8:	2800      	cmp	r0, #0
 800c6ba:	f43f ae8e 	beq.w	800c3da <_strtod_l+0x48a>
 800c6be:	f1ba 0f00 	cmp.w	sl, #0
 800c6c2:	dd08      	ble.n	800c6d6 <_strtod_l+0x786>
 800c6c4:	4659      	mov	r1, fp
 800c6c6:	4652      	mov	r2, sl
 800c6c8:	4620      	mov	r0, r4
 800c6ca:	f7ff f9c5 	bl	800ba58 <__lshift>
 800c6ce:	4683      	mov	fp, r0
 800c6d0:	2800      	cmp	r0, #0
 800c6d2:	f43f ae82 	beq.w	800c3da <_strtod_l+0x48a>
 800c6d6:	9a05      	ldr	r2, [sp, #20]
 800c6d8:	4620      	mov	r0, r4
 800c6da:	9916      	ldr	r1, [sp, #88]	; 0x58
 800c6dc:	f7ff fa44 	bl	800bb68 <__mdiff>
 800c6e0:	4605      	mov	r5, r0
 800c6e2:	2800      	cmp	r0, #0
 800c6e4:	f43f ae79 	beq.w	800c3da <_strtod_l+0x48a>
 800c6e8:	68c3      	ldr	r3, [r0, #12]
 800c6ea:	4659      	mov	r1, fp
 800c6ec:	930b      	str	r3, [sp, #44]	; 0x2c
 800c6ee:	2300      	movs	r3, #0
 800c6f0:	60c3      	str	r3, [r0, #12]
 800c6f2:	f7ff fa1d 	bl	800bb30 <__mcmp>
 800c6f6:	2800      	cmp	r0, #0
 800c6f8:	da60      	bge.n	800c7bc <_strtod_l+0x86c>
 800c6fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c6fc:	ea53 0308 	orrs.w	r3, r3, r8
 800c700:	f040 8084 	bne.w	800c80c <_strtod_l+0x8bc>
 800c704:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d17f      	bne.n	800c80c <_strtod_l+0x8bc>
 800c70c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c710:	0d1b      	lsrs	r3, r3, #20
 800c712:	051b      	lsls	r3, r3, #20
 800c714:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800c718:	d978      	bls.n	800c80c <_strtod_l+0x8bc>
 800c71a:	696b      	ldr	r3, [r5, #20]
 800c71c:	b913      	cbnz	r3, 800c724 <_strtod_l+0x7d4>
 800c71e:	692b      	ldr	r3, [r5, #16]
 800c720:	2b01      	cmp	r3, #1
 800c722:	dd73      	ble.n	800c80c <_strtod_l+0x8bc>
 800c724:	4629      	mov	r1, r5
 800c726:	2201      	movs	r2, #1
 800c728:	4620      	mov	r0, r4
 800c72a:	f7ff f995 	bl	800ba58 <__lshift>
 800c72e:	4659      	mov	r1, fp
 800c730:	4605      	mov	r5, r0
 800c732:	f7ff f9fd 	bl	800bb30 <__mcmp>
 800c736:	2800      	cmp	r0, #0
 800c738:	dd68      	ble.n	800c80c <_strtod_l+0x8bc>
 800c73a:	9904      	ldr	r1, [sp, #16]
 800c73c:	464b      	mov	r3, r9
 800c73e:	4a54      	ldr	r2, [pc, #336]	; (800c890 <_strtod_l+0x940>)
 800c740:	2900      	cmp	r1, #0
 800c742:	f000 8084 	beq.w	800c84e <_strtod_l+0x8fe>
 800c746:	ea02 0109 	and.w	r1, r2, r9
 800c74a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800c74e:	dc7e      	bgt.n	800c84e <_strtod_l+0x8fe>
 800c750:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800c754:	f77f aeb2 	ble.w	800c4bc <_strtod_l+0x56c>
 800c758:	4b4e      	ldr	r3, [pc, #312]	; (800c894 <_strtod_l+0x944>)
 800c75a:	4640      	mov	r0, r8
 800c75c:	4649      	mov	r1, r9
 800c75e:	2200      	movs	r2, #0
 800c760:	f7f3 ff4e 	bl	8000600 <__aeabi_dmul>
 800c764:	4b4a      	ldr	r3, [pc, #296]	; (800c890 <_strtod_l+0x940>)
 800c766:	4680      	mov	r8, r0
 800c768:	4689      	mov	r9, r1
 800c76a:	400b      	ands	r3, r1
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	f47f ae3e 	bne.w	800c3ee <_strtod_l+0x49e>
 800c772:	2322      	movs	r3, #34	; 0x22
 800c774:	6023      	str	r3, [r4, #0]
 800c776:	e63a      	b.n	800c3ee <_strtod_l+0x49e>
 800c778:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c77c:	fa02 f303 	lsl.w	r3, r2, r3
 800c780:	ea03 0808 	and.w	r8, r3, r8
 800c784:	e6e8      	b.n	800c558 <_strtod_l+0x608>
 800c786:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800c78a:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800c78e:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800c792:	36e2      	adds	r6, #226	; 0xe2
 800c794:	fa01 f306 	lsl.w	r3, r1, r6
 800c798:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800c79c:	e748      	b.n	800c630 <_strtod_l+0x6e0>
 800c79e:	2100      	movs	r1, #0
 800c7a0:	2301      	movs	r3, #1
 800c7a2:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800c7a6:	e743      	b.n	800c630 <_strtod_l+0x6e0>
 800c7a8:	4632      	mov	r2, r6
 800c7aa:	9916      	ldr	r1, [sp, #88]	; 0x58
 800c7ac:	4620      	mov	r0, r4
 800c7ae:	f7ff f953 	bl	800ba58 <__lshift>
 800c7b2:	9016      	str	r0, [sp, #88]	; 0x58
 800c7b4:	2800      	cmp	r0, #0
 800c7b6:	f47f af6b 	bne.w	800c690 <_strtod_l+0x740>
 800c7ba:	e60e      	b.n	800c3da <_strtod_l+0x48a>
 800c7bc:	46ca      	mov	sl, r9
 800c7be:	d171      	bne.n	800c8a4 <_strtod_l+0x954>
 800c7c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c7c2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c7c6:	b352      	cbz	r2, 800c81e <_strtod_l+0x8ce>
 800c7c8:	4a33      	ldr	r2, [pc, #204]	; (800c898 <_strtod_l+0x948>)
 800c7ca:	4293      	cmp	r3, r2
 800c7cc:	d12a      	bne.n	800c824 <_strtod_l+0x8d4>
 800c7ce:	9b04      	ldr	r3, [sp, #16]
 800c7d0:	4641      	mov	r1, r8
 800c7d2:	b1fb      	cbz	r3, 800c814 <_strtod_l+0x8c4>
 800c7d4:	4b2e      	ldr	r3, [pc, #184]	; (800c890 <_strtod_l+0x940>)
 800c7d6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c7da:	ea09 0303 	and.w	r3, r9, r3
 800c7de:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c7e2:	d81a      	bhi.n	800c81a <_strtod_l+0x8ca>
 800c7e4:	0d1b      	lsrs	r3, r3, #20
 800c7e6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c7ea:	fa02 f303 	lsl.w	r3, r2, r3
 800c7ee:	4299      	cmp	r1, r3
 800c7f0:	d118      	bne.n	800c824 <_strtod_l+0x8d4>
 800c7f2:	4b2a      	ldr	r3, [pc, #168]	; (800c89c <_strtod_l+0x94c>)
 800c7f4:	459a      	cmp	sl, r3
 800c7f6:	d102      	bne.n	800c7fe <_strtod_l+0x8ae>
 800c7f8:	3101      	adds	r1, #1
 800c7fa:	f43f adee 	beq.w	800c3da <_strtod_l+0x48a>
 800c7fe:	4b24      	ldr	r3, [pc, #144]	; (800c890 <_strtod_l+0x940>)
 800c800:	f04f 0800 	mov.w	r8, #0
 800c804:	ea0a 0303 	and.w	r3, sl, r3
 800c808:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800c80c:	9b04      	ldr	r3, [sp, #16]
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d1a2      	bne.n	800c758 <_strtod_l+0x808>
 800c812:	e5ec      	b.n	800c3ee <_strtod_l+0x49e>
 800c814:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c818:	e7e9      	b.n	800c7ee <_strtod_l+0x89e>
 800c81a:	4613      	mov	r3, r2
 800c81c:	e7e7      	b.n	800c7ee <_strtod_l+0x89e>
 800c81e:	ea53 0308 	orrs.w	r3, r3, r8
 800c822:	d08a      	beq.n	800c73a <_strtod_l+0x7ea>
 800c824:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c826:	b1e3      	cbz	r3, 800c862 <_strtod_l+0x912>
 800c828:	ea13 0f0a 	tst.w	r3, sl
 800c82c:	d0ee      	beq.n	800c80c <_strtod_l+0x8bc>
 800c82e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c830:	4640      	mov	r0, r8
 800c832:	9a04      	ldr	r2, [sp, #16]
 800c834:	4649      	mov	r1, r9
 800c836:	b1c3      	cbz	r3, 800c86a <_strtod_l+0x91a>
 800c838:	f7ff fb6b 	bl	800bf12 <sulp>
 800c83c:	4602      	mov	r2, r0
 800c83e:	460b      	mov	r3, r1
 800c840:	ec51 0b18 	vmov	r0, r1, d8
 800c844:	f7f3 fd26 	bl	8000294 <__adddf3>
 800c848:	4680      	mov	r8, r0
 800c84a:	4689      	mov	r9, r1
 800c84c:	e7de      	b.n	800c80c <_strtod_l+0x8bc>
 800c84e:	4013      	ands	r3, r2
 800c850:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800c854:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800c858:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800c85c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800c860:	e7d4      	b.n	800c80c <_strtod_l+0x8bc>
 800c862:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c864:	ea13 0f08 	tst.w	r3, r8
 800c868:	e7e0      	b.n	800c82c <_strtod_l+0x8dc>
 800c86a:	f7ff fb52 	bl	800bf12 <sulp>
 800c86e:	4602      	mov	r2, r0
 800c870:	460b      	mov	r3, r1
 800c872:	ec51 0b18 	vmov	r0, r1, d8
 800c876:	f7f3 fd0b 	bl	8000290 <__aeabi_dsub>
 800c87a:	2200      	movs	r2, #0
 800c87c:	2300      	movs	r3, #0
 800c87e:	4680      	mov	r8, r0
 800c880:	4689      	mov	r9, r1
 800c882:	f7f4 f925 	bl	8000ad0 <__aeabi_dcmpeq>
 800c886:	2800      	cmp	r0, #0
 800c888:	d0c0      	beq.n	800c80c <_strtod_l+0x8bc>
 800c88a:	e617      	b.n	800c4bc <_strtod_l+0x56c>
 800c88c:	fffffc02 	.word	0xfffffc02
 800c890:	7ff00000 	.word	0x7ff00000
 800c894:	39500000 	.word	0x39500000
 800c898:	000fffff 	.word	0x000fffff
 800c89c:	7fefffff 	.word	0x7fefffff
 800c8a0:	0800f4f8 	.word	0x0800f4f8
 800c8a4:	4659      	mov	r1, fp
 800c8a6:	4628      	mov	r0, r5
 800c8a8:	f7ff fabc 	bl	800be24 <__ratio>
 800c8ac:	2200      	movs	r2, #0
 800c8ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c8b2:	ee10 0a10 	vmov	r0, s0
 800c8b6:	ec57 6b10 	vmov	r6, r7, d0
 800c8ba:	4639      	mov	r1, r7
 800c8bc:	f7f4 f91c 	bl	8000af8 <__aeabi_dcmple>
 800c8c0:	2800      	cmp	r0, #0
 800c8c2:	d071      	beq.n	800c9a8 <_strtod_l+0xa58>
 800c8c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d17c      	bne.n	800c9c4 <_strtod_l+0xa74>
 800c8ca:	f1b8 0f00 	cmp.w	r8, #0
 800c8ce:	d15a      	bne.n	800c986 <_strtod_l+0xa36>
 800c8d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d15d      	bne.n	800c994 <_strtod_l+0xa44>
 800c8d8:	2200      	movs	r2, #0
 800c8da:	4b91      	ldr	r3, [pc, #580]	; (800cb20 <_strtod_l+0xbd0>)
 800c8dc:	4630      	mov	r0, r6
 800c8de:	4639      	mov	r1, r7
 800c8e0:	f7f4 f900 	bl	8000ae4 <__aeabi_dcmplt>
 800c8e4:	2800      	cmp	r0, #0
 800c8e6:	d15c      	bne.n	800c9a2 <_strtod_l+0xa52>
 800c8e8:	4630      	mov	r0, r6
 800c8ea:	4639      	mov	r1, r7
 800c8ec:	2200      	movs	r2, #0
 800c8ee:	4b8d      	ldr	r3, [pc, #564]	; (800cb24 <_strtod_l+0xbd4>)
 800c8f0:	f7f3 fe86 	bl	8000600 <__aeabi_dmul>
 800c8f4:	4606      	mov	r6, r0
 800c8f6:	460f      	mov	r7, r1
 800c8f8:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800c8fc:	9606      	str	r6, [sp, #24]
 800c8fe:	9307      	str	r3, [sp, #28]
 800c900:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c904:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800c908:	4b87      	ldr	r3, [pc, #540]	; (800cb28 <_strtod_l+0xbd8>)
 800c90a:	ea0a 0303 	and.w	r3, sl, r3
 800c90e:	930d      	str	r3, [sp, #52]	; 0x34
 800c910:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c912:	4b86      	ldr	r3, [pc, #536]	; (800cb2c <_strtod_l+0xbdc>)
 800c914:	429a      	cmp	r2, r3
 800c916:	f040 8090 	bne.w	800ca3a <_strtod_l+0xaea>
 800c91a:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800c91e:	ec49 8b10 	vmov	d0, r8, r9
 800c922:	f7ff f9b1 	bl	800bc88 <__ulp>
 800c926:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c92a:	ec51 0b10 	vmov	r0, r1, d0
 800c92e:	f7f3 fe67 	bl	8000600 <__aeabi_dmul>
 800c932:	4642      	mov	r2, r8
 800c934:	464b      	mov	r3, r9
 800c936:	f7f3 fcad 	bl	8000294 <__adddf3>
 800c93a:	460b      	mov	r3, r1
 800c93c:	497a      	ldr	r1, [pc, #488]	; (800cb28 <_strtod_l+0xbd8>)
 800c93e:	4680      	mov	r8, r0
 800c940:	4a7b      	ldr	r2, [pc, #492]	; (800cb30 <_strtod_l+0xbe0>)
 800c942:	4019      	ands	r1, r3
 800c944:	4291      	cmp	r1, r2
 800c946:	d944      	bls.n	800c9d2 <_strtod_l+0xa82>
 800c948:	ee18 2a90 	vmov	r2, s17
 800c94c:	4b79      	ldr	r3, [pc, #484]	; (800cb34 <_strtod_l+0xbe4>)
 800c94e:	429a      	cmp	r2, r3
 800c950:	d104      	bne.n	800c95c <_strtod_l+0xa0c>
 800c952:	ee18 3a10 	vmov	r3, s16
 800c956:	3301      	adds	r3, #1
 800c958:	f43f ad3f 	beq.w	800c3da <_strtod_l+0x48a>
 800c95c:	f8df 91d4 	ldr.w	r9, [pc, #468]	; 800cb34 <_strtod_l+0xbe4>
 800c960:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800c964:	9916      	ldr	r1, [sp, #88]	; 0x58
 800c966:	4620      	mov	r0, r4
 800c968:	f7fe fe5a 	bl	800b620 <_Bfree>
 800c96c:	9905      	ldr	r1, [sp, #20]
 800c96e:	4620      	mov	r0, r4
 800c970:	f7fe fe56 	bl	800b620 <_Bfree>
 800c974:	4659      	mov	r1, fp
 800c976:	4620      	mov	r0, r4
 800c978:	f7fe fe52 	bl	800b620 <_Bfree>
 800c97c:	4629      	mov	r1, r5
 800c97e:	4620      	mov	r0, r4
 800c980:	f7fe fe4e 	bl	800b620 <_Bfree>
 800c984:	e609      	b.n	800c59a <_strtod_l+0x64a>
 800c986:	f1b8 0f01 	cmp.w	r8, #1
 800c98a:	d103      	bne.n	800c994 <_strtod_l+0xa44>
 800c98c:	f1b9 0f00 	cmp.w	r9, #0
 800c990:	f43f ad94 	beq.w	800c4bc <_strtod_l+0x56c>
 800c994:	2600      	movs	r6, #0
 800c996:	4f62      	ldr	r7, [pc, #392]	; (800cb20 <_strtod_l+0xbd0>)
 800c998:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800caf0 <_strtod_l+0xba0>
 800c99c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c9a0:	e7ae      	b.n	800c900 <_strtod_l+0x9b0>
 800c9a2:	2600      	movs	r6, #0
 800c9a4:	4f5f      	ldr	r7, [pc, #380]	; (800cb24 <_strtod_l+0xbd4>)
 800c9a6:	e7a7      	b.n	800c8f8 <_strtod_l+0x9a8>
 800c9a8:	4b5e      	ldr	r3, [pc, #376]	; (800cb24 <_strtod_l+0xbd4>)
 800c9aa:	4630      	mov	r0, r6
 800c9ac:	4639      	mov	r1, r7
 800c9ae:	2200      	movs	r2, #0
 800c9b0:	f7f3 fe26 	bl	8000600 <__aeabi_dmul>
 800c9b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c9b6:	4606      	mov	r6, r0
 800c9b8:	460f      	mov	r7, r1
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d09c      	beq.n	800c8f8 <_strtod_l+0x9a8>
 800c9be:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800c9c2:	e79d      	b.n	800c900 <_strtod_l+0x9b0>
 800c9c4:	ed9f 7b4c 	vldr	d7, [pc, #304]	; 800caf8 <_strtod_l+0xba8>
 800c9c8:	ec57 6b17 	vmov	r6, r7, d7
 800c9cc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c9d0:	e796      	b.n	800c900 <_strtod_l+0x9b0>
 800c9d2:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800c9d6:	9b04      	ldr	r3, [sp, #16]
 800c9d8:	46ca      	mov	sl, r9
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d1c2      	bne.n	800c964 <_strtod_l+0xa14>
 800c9de:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c9e2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c9e4:	0d1b      	lsrs	r3, r3, #20
 800c9e6:	051b      	lsls	r3, r3, #20
 800c9e8:	429a      	cmp	r2, r3
 800c9ea:	d1bb      	bne.n	800c964 <_strtod_l+0xa14>
 800c9ec:	4630      	mov	r0, r6
 800c9ee:	4639      	mov	r1, r7
 800c9f0:	f7f4 f966 	bl	8000cc0 <__aeabi_d2lz>
 800c9f4:	f7f3 fdd6 	bl	80005a4 <__aeabi_l2d>
 800c9f8:	4602      	mov	r2, r0
 800c9fa:	460b      	mov	r3, r1
 800c9fc:	4630      	mov	r0, r6
 800c9fe:	4639      	mov	r1, r7
 800ca00:	f7f3 fc46 	bl	8000290 <__aeabi_dsub>
 800ca04:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ca08:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ca0a:	4606      	mov	r6, r0
 800ca0c:	ea43 0308 	orr.w	r3, r3, r8
 800ca10:	460f      	mov	r7, r1
 800ca12:	4313      	orrs	r3, r2
 800ca14:	d054      	beq.n	800cac0 <_strtod_l+0xb70>
 800ca16:	a33a      	add	r3, pc, #232	; (adr r3, 800cb00 <_strtod_l+0xbb0>)
 800ca18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca1c:	f7f4 f862 	bl	8000ae4 <__aeabi_dcmplt>
 800ca20:	2800      	cmp	r0, #0
 800ca22:	f47f ace4 	bne.w	800c3ee <_strtod_l+0x49e>
 800ca26:	4630      	mov	r0, r6
 800ca28:	4639      	mov	r1, r7
 800ca2a:	a337      	add	r3, pc, #220	; (adr r3, 800cb08 <_strtod_l+0xbb8>)
 800ca2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca30:	f7f4 f876 	bl	8000b20 <__aeabi_dcmpgt>
 800ca34:	2800      	cmp	r0, #0
 800ca36:	d095      	beq.n	800c964 <_strtod_l+0xa14>
 800ca38:	e4d9      	b.n	800c3ee <_strtod_l+0x49e>
 800ca3a:	9b04      	ldr	r3, [sp, #16]
 800ca3c:	b333      	cbz	r3, 800ca8c <_strtod_l+0xb3c>
 800ca3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ca40:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ca44:	d822      	bhi.n	800ca8c <_strtod_l+0xb3c>
 800ca46:	4630      	mov	r0, r6
 800ca48:	4639      	mov	r1, r7
 800ca4a:	a331      	add	r3, pc, #196	; (adr r3, 800cb10 <_strtod_l+0xbc0>)
 800ca4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca50:	f7f4 f852 	bl	8000af8 <__aeabi_dcmple>
 800ca54:	b1a0      	cbz	r0, 800ca80 <_strtod_l+0xb30>
 800ca56:	4639      	mov	r1, r7
 800ca58:	4630      	mov	r0, r6
 800ca5a:	f7f4 f8a9 	bl	8000bb0 <__aeabi_d2uiz>
 800ca5e:	2801      	cmp	r0, #1
 800ca60:	bf38      	it	cc
 800ca62:	2001      	movcc	r0, #1
 800ca64:	f7f3 fd52 	bl	800050c <__aeabi_ui2d>
 800ca68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ca6a:	4606      	mov	r6, r0
 800ca6c:	460f      	mov	r7, r1
 800ca6e:	bb23      	cbnz	r3, 800caba <_strtod_l+0xb6a>
 800ca70:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ca74:	9010      	str	r0, [sp, #64]	; 0x40
 800ca76:	9311      	str	r3, [sp, #68]	; 0x44
 800ca78:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ca7c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800ca80:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ca82:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ca84:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800ca88:	1a9b      	subs	r3, r3, r2
 800ca8a:	930f      	str	r3, [sp, #60]	; 0x3c
 800ca8c:	eeb0 0a48 	vmov.f32	s0, s16
 800ca90:	eef0 0a68 	vmov.f32	s1, s17
 800ca94:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800ca98:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800ca9c:	f7ff f8f4 	bl	800bc88 <__ulp>
 800caa0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800caa4:	ec53 2b10 	vmov	r2, r3, d0
 800caa8:	f7f3 fdaa 	bl	8000600 <__aeabi_dmul>
 800caac:	ec53 2b18 	vmov	r2, r3, d8
 800cab0:	f7f3 fbf0 	bl	8000294 <__adddf3>
 800cab4:	4680      	mov	r8, r0
 800cab6:	4689      	mov	r9, r1
 800cab8:	e78d      	b.n	800c9d6 <_strtod_l+0xa86>
 800caba:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800cabe:	e7db      	b.n	800ca78 <_strtod_l+0xb28>
 800cac0:	a315      	add	r3, pc, #84	; (adr r3, 800cb18 <_strtod_l+0xbc8>)
 800cac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cac6:	f7f4 f80d 	bl	8000ae4 <__aeabi_dcmplt>
 800caca:	e7b3      	b.n	800ca34 <_strtod_l+0xae4>
 800cacc:	2300      	movs	r3, #0
 800cace:	930a      	str	r3, [sp, #40]	; 0x28
 800cad0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cad2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800cad4:	6013      	str	r3, [r2, #0]
 800cad6:	f7ff ba7a 	b.w	800bfce <_strtod_l+0x7e>
 800cada:	2a65      	cmp	r2, #101	; 0x65
 800cadc:	f43f ab72 	beq.w	800c1c4 <_strtod_l+0x274>
 800cae0:	2a45      	cmp	r2, #69	; 0x45
 800cae2:	f43f ab6f 	beq.w	800c1c4 <_strtod_l+0x274>
 800cae6:	2301      	movs	r3, #1
 800cae8:	f7ff bba8 	b.w	800c23c <_strtod_l+0x2ec>
 800caec:	f3af 8000 	nop.w
 800caf0:	00000000 	.word	0x00000000
 800caf4:	bff00000 	.word	0xbff00000
 800caf8:	00000000 	.word	0x00000000
 800cafc:	3ff00000 	.word	0x3ff00000
 800cb00:	94a03595 	.word	0x94a03595
 800cb04:	3fdfffff 	.word	0x3fdfffff
 800cb08:	35afe535 	.word	0x35afe535
 800cb0c:	3fe00000 	.word	0x3fe00000
 800cb10:	ffc00000 	.word	0xffc00000
 800cb14:	41dfffff 	.word	0x41dfffff
 800cb18:	94a03595 	.word	0x94a03595
 800cb1c:	3fcfffff 	.word	0x3fcfffff
 800cb20:	3ff00000 	.word	0x3ff00000
 800cb24:	3fe00000 	.word	0x3fe00000
 800cb28:	7ff00000 	.word	0x7ff00000
 800cb2c:	7fe00000 	.word	0x7fe00000
 800cb30:	7c9fffff 	.word	0x7c9fffff
 800cb34:	7fefffff 	.word	0x7fefffff

0800cb38 <_strtod_r>:
 800cb38:	4b01      	ldr	r3, [pc, #4]	; (800cb40 <_strtod_r+0x8>)
 800cb3a:	f7ff ba09 	b.w	800bf50 <_strtod_l>
 800cb3e:	bf00      	nop
 800cb40:	20000078 	.word	0x20000078

0800cb44 <_strtol_l.constprop.0>:
 800cb44:	2b01      	cmp	r3, #1
 800cb46:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb4a:	d001      	beq.n	800cb50 <_strtol_l.constprop.0+0xc>
 800cb4c:	2b24      	cmp	r3, #36	; 0x24
 800cb4e:	d906      	bls.n	800cb5e <_strtol_l.constprop.0+0x1a>
 800cb50:	f7fd fd62 	bl	800a618 <__errno>
 800cb54:	2316      	movs	r3, #22
 800cb56:	6003      	str	r3, [r0, #0]
 800cb58:	2000      	movs	r0, #0
 800cb5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb5e:	460d      	mov	r5, r1
 800cb60:	f8df c0e0 	ldr.w	ip, [pc, #224]	; 800cc44 <_strtol_l.constprop.0+0x100>
 800cb64:	462e      	mov	r6, r5
 800cb66:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cb6a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800cb6e:	f017 0708 	ands.w	r7, r7, #8
 800cb72:	d1f7      	bne.n	800cb64 <_strtol_l.constprop.0+0x20>
 800cb74:	2c2d      	cmp	r4, #45	; 0x2d
 800cb76:	d132      	bne.n	800cbde <_strtol_l.constprop.0+0x9a>
 800cb78:	782c      	ldrb	r4, [r5, #0]
 800cb7a:	2701      	movs	r7, #1
 800cb7c:	1cb5      	adds	r5, r6, #2
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	d05b      	beq.n	800cc3a <_strtol_l.constprop.0+0xf6>
 800cb82:	2b10      	cmp	r3, #16
 800cb84:	d109      	bne.n	800cb9a <_strtol_l.constprop.0+0x56>
 800cb86:	2c30      	cmp	r4, #48	; 0x30
 800cb88:	d107      	bne.n	800cb9a <_strtol_l.constprop.0+0x56>
 800cb8a:	782c      	ldrb	r4, [r5, #0]
 800cb8c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800cb90:	2c58      	cmp	r4, #88	; 0x58
 800cb92:	d14d      	bne.n	800cc30 <_strtol_l.constprop.0+0xec>
 800cb94:	786c      	ldrb	r4, [r5, #1]
 800cb96:	2310      	movs	r3, #16
 800cb98:	3502      	adds	r5, #2
 800cb9a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800cb9e:	f04f 0e00 	mov.w	lr, #0
 800cba2:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800cba6:	4676      	mov	r6, lr
 800cba8:	fbb8 f9f3 	udiv	r9, r8, r3
 800cbac:	fb03 8a19 	mls	sl, r3, r9, r8
 800cbb0:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800cbb4:	f1bc 0f09 	cmp.w	ip, #9
 800cbb8:	d816      	bhi.n	800cbe8 <_strtol_l.constprop.0+0xa4>
 800cbba:	4664      	mov	r4, ip
 800cbbc:	42a3      	cmp	r3, r4
 800cbbe:	dd24      	ble.n	800cc0a <_strtol_l.constprop.0+0xc6>
 800cbc0:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 800cbc4:	d008      	beq.n	800cbd8 <_strtol_l.constprop.0+0x94>
 800cbc6:	45b1      	cmp	r9, r6
 800cbc8:	d31c      	bcc.n	800cc04 <_strtol_l.constprop.0+0xc0>
 800cbca:	d101      	bne.n	800cbd0 <_strtol_l.constprop.0+0x8c>
 800cbcc:	45a2      	cmp	sl, r4
 800cbce:	db19      	blt.n	800cc04 <_strtol_l.constprop.0+0xc0>
 800cbd0:	fb06 4603 	mla	r6, r6, r3, r4
 800cbd4:	f04f 0e01 	mov.w	lr, #1
 800cbd8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cbdc:	e7e8      	b.n	800cbb0 <_strtol_l.constprop.0+0x6c>
 800cbde:	2c2b      	cmp	r4, #43	; 0x2b
 800cbe0:	bf04      	itt	eq
 800cbe2:	782c      	ldrbeq	r4, [r5, #0]
 800cbe4:	1cb5      	addeq	r5, r6, #2
 800cbe6:	e7ca      	b.n	800cb7e <_strtol_l.constprop.0+0x3a>
 800cbe8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800cbec:	f1bc 0f19 	cmp.w	ip, #25
 800cbf0:	d801      	bhi.n	800cbf6 <_strtol_l.constprop.0+0xb2>
 800cbf2:	3c37      	subs	r4, #55	; 0x37
 800cbf4:	e7e2      	b.n	800cbbc <_strtol_l.constprop.0+0x78>
 800cbf6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800cbfa:	f1bc 0f19 	cmp.w	ip, #25
 800cbfe:	d804      	bhi.n	800cc0a <_strtol_l.constprop.0+0xc6>
 800cc00:	3c57      	subs	r4, #87	; 0x57
 800cc02:	e7db      	b.n	800cbbc <_strtol_l.constprop.0+0x78>
 800cc04:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 800cc08:	e7e6      	b.n	800cbd8 <_strtol_l.constprop.0+0x94>
 800cc0a:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 800cc0e:	d105      	bne.n	800cc1c <_strtol_l.constprop.0+0xd8>
 800cc10:	2322      	movs	r3, #34	; 0x22
 800cc12:	4646      	mov	r6, r8
 800cc14:	6003      	str	r3, [r0, #0]
 800cc16:	b942      	cbnz	r2, 800cc2a <_strtol_l.constprop.0+0xe6>
 800cc18:	4630      	mov	r0, r6
 800cc1a:	e79e      	b.n	800cb5a <_strtol_l.constprop.0+0x16>
 800cc1c:	b107      	cbz	r7, 800cc20 <_strtol_l.constprop.0+0xdc>
 800cc1e:	4276      	negs	r6, r6
 800cc20:	2a00      	cmp	r2, #0
 800cc22:	d0f9      	beq.n	800cc18 <_strtol_l.constprop.0+0xd4>
 800cc24:	f1be 0f00 	cmp.w	lr, #0
 800cc28:	d000      	beq.n	800cc2c <_strtol_l.constprop.0+0xe8>
 800cc2a:	1e69      	subs	r1, r5, #1
 800cc2c:	6011      	str	r1, [r2, #0]
 800cc2e:	e7f3      	b.n	800cc18 <_strtol_l.constprop.0+0xd4>
 800cc30:	2430      	movs	r4, #48	; 0x30
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d1b1      	bne.n	800cb9a <_strtol_l.constprop.0+0x56>
 800cc36:	2308      	movs	r3, #8
 800cc38:	e7af      	b.n	800cb9a <_strtol_l.constprop.0+0x56>
 800cc3a:	2c30      	cmp	r4, #48	; 0x30
 800cc3c:	d0a5      	beq.n	800cb8a <_strtol_l.constprop.0+0x46>
 800cc3e:	230a      	movs	r3, #10
 800cc40:	e7ab      	b.n	800cb9a <_strtol_l.constprop.0+0x56>
 800cc42:	bf00      	nop
 800cc44:	0800f521 	.word	0x0800f521

0800cc48 <_strtol_r>:
 800cc48:	f7ff bf7c 	b.w	800cb44 <_strtol_l.constprop.0>

0800cc4c <__ssputs_r>:
 800cc4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc50:	461f      	mov	r7, r3
 800cc52:	688e      	ldr	r6, [r1, #8]
 800cc54:	4682      	mov	sl, r0
 800cc56:	460c      	mov	r4, r1
 800cc58:	42be      	cmp	r6, r7
 800cc5a:	4690      	mov	r8, r2
 800cc5c:	680b      	ldr	r3, [r1, #0]
 800cc5e:	d82c      	bhi.n	800ccba <__ssputs_r+0x6e>
 800cc60:	898a      	ldrh	r2, [r1, #12]
 800cc62:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cc66:	d026      	beq.n	800ccb6 <__ssputs_r+0x6a>
 800cc68:	6965      	ldr	r5, [r4, #20]
 800cc6a:	6909      	ldr	r1, [r1, #16]
 800cc6c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cc70:	eba3 0901 	sub.w	r9, r3, r1
 800cc74:	1c7b      	adds	r3, r7, #1
 800cc76:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cc7a:	444b      	add	r3, r9
 800cc7c:	106d      	asrs	r5, r5, #1
 800cc7e:	429d      	cmp	r5, r3
 800cc80:	bf38      	it	cc
 800cc82:	461d      	movcc	r5, r3
 800cc84:	0553      	lsls	r3, r2, #21
 800cc86:	d527      	bpl.n	800ccd8 <__ssputs_r+0x8c>
 800cc88:	4629      	mov	r1, r5
 800cc8a:	f7fe fbfd 	bl	800b488 <_malloc_r>
 800cc8e:	4606      	mov	r6, r0
 800cc90:	b360      	cbz	r0, 800ccec <__ssputs_r+0xa0>
 800cc92:	464a      	mov	r2, r9
 800cc94:	6921      	ldr	r1, [r4, #16]
 800cc96:	f000 fbe1 	bl	800d45c <memcpy>
 800cc9a:	89a3      	ldrh	r3, [r4, #12]
 800cc9c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800cca0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cca4:	81a3      	strh	r3, [r4, #12]
 800cca6:	6126      	str	r6, [r4, #16]
 800cca8:	444e      	add	r6, r9
 800ccaa:	6165      	str	r5, [r4, #20]
 800ccac:	eba5 0509 	sub.w	r5, r5, r9
 800ccb0:	6026      	str	r6, [r4, #0]
 800ccb2:	463e      	mov	r6, r7
 800ccb4:	60a5      	str	r5, [r4, #8]
 800ccb6:	42be      	cmp	r6, r7
 800ccb8:	d900      	bls.n	800ccbc <__ssputs_r+0x70>
 800ccba:	463e      	mov	r6, r7
 800ccbc:	4632      	mov	r2, r6
 800ccbe:	4641      	mov	r1, r8
 800ccc0:	6820      	ldr	r0, [r4, #0]
 800ccc2:	f000 fb6c 	bl	800d39e <memmove>
 800ccc6:	68a3      	ldr	r3, [r4, #8]
 800ccc8:	2000      	movs	r0, #0
 800ccca:	1b9b      	subs	r3, r3, r6
 800cccc:	60a3      	str	r3, [r4, #8]
 800ccce:	6823      	ldr	r3, [r4, #0]
 800ccd0:	4433      	add	r3, r6
 800ccd2:	6023      	str	r3, [r4, #0]
 800ccd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ccd8:	462a      	mov	r2, r5
 800ccda:	f000 ff70 	bl	800dbbe <_realloc_r>
 800ccde:	4606      	mov	r6, r0
 800cce0:	2800      	cmp	r0, #0
 800cce2:	d1e0      	bne.n	800cca6 <__ssputs_r+0x5a>
 800cce4:	6921      	ldr	r1, [r4, #16]
 800cce6:	4650      	mov	r0, sl
 800cce8:	f7fe fb5a 	bl	800b3a0 <_free_r>
 800ccec:	230c      	movs	r3, #12
 800ccee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ccf2:	f8ca 3000 	str.w	r3, [sl]
 800ccf6:	89a3      	ldrh	r3, [r4, #12]
 800ccf8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ccfc:	81a3      	strh	r3, [r4, #12]
 800ccfe:	e7e9      	b.n	800ccd4 <__ssputs_r+0x88>

0800cd00 <_svfiprintf_r>:
 800cd00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd04:	4698      	mov	r8, r3
 800cd06:	898b      	ldrh	r3, [r1, #12]
 800cd08:	b09d      	sub	sp, #116	; 0x74
 800cd0a:	4607      	mov	r7, r0
 800cd0c:	061b      	lsls	r3, r3, #24
 800cd0e:	460d      	mov	r5, r1
 800cd10:	4614      	mov	r4, r2
 800cd12:	d50e      	bpl.n	800cd32 <_svfiprintf_r+0x32>
 800cd14:	690b      	ldr	r3, [r1, #16]
 800cd16:	b963      	cbnz	r3, 800cd32 <_svfiprintf_r+0x32>
 800cd18:	2140      	movs	r1, #64	; 0x40
 800cd1a:	f7fe fbb5 	bl	800b488 <_malloc_r>
 800cd1e:	6028      	str	r0, [r5, #0]
 800cd20:	6128      	str	r0, [r5, #16]
 800cd22:	b920      	cbnz	r0, 800cd2e <_svfiprintf_r+0x2e>
 800cd24:	230c      	movs	r3, #12
 800cd26:	603b      	str	r3, [r7, #0]
 800cd28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cd2c:	e0d0      	b.n	800ced0 <_svfiprintf_r+0x1d0>
 800cd2e:	2340      	movs	r3, #64	; 0x40
 800cd30:	616b      	str	r3, [r5, #20]
 800cd32:	2300      	movs	r3, #0
 800cd34:	f8cd 800c 	str.w	r8, [sp, #12]
 800cd38:	f04f 0901 	mov.w	r9, #1
 800cd3c:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800cee8 <_svfiprintf_r+0x1e8>
 800cd40:	9309      	str	r3, [sp, #36]	; 0x24
 800cd42:	2320      	movs	r3, #32
 800cd44:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cd48:	2330      	movs	r3, #48	; 0x30
 800cd4a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cd4e:	4623      	mov	r3, r4
 800cd50:	469a      	mov	sl, r3
 800cd52:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cd56:	b10a      	cbz	r2, 800cd5c <_svfiprintf_r+0x5c>
 800cd58:	2a25      	cmp	r2, #37	; 0x25
 800cd5a:	d1f9      	bne.n	800cd50 <_svfiprintf_r+0x50>
 800cd5c:	ebba 0b04 	subs.w	fp, sl, r4
 800cd60:	d00b      	beq.n	800cd7a <_svfiprintf_r+0x7a>
 800cd62:	465b      	mov	r3, fp
 800cd64:	4622      	mov	r2, r4
 800cd66:	4629      	mov	r1, r5
 800cd68:	4638      	mov	r0, r7
 800cd6a:	f7ff ff6f 	bl	800cc4c <__ssputs_r>
 800cd6e:	3001      	adds	r0, #1
 800cd70:	f000 80a9 	beq.w	800cec6 <_svfiprintf_r+0x1c6>
 800cd74:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cd76:	445a      	add	r2, fp
 800cd78:	9209      	str	r2, [sp, #36]	; 0x24
 800cd7a:	f89a 3000 	ldrb.w	r3, [sl]
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	f000 80a1 	beq.w	800cec6 <_svfiprintf_r+0x1c6>
 800cd84:	2300      	movs	r3, #0
 800cd86:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cd8a:	f10a 0a01 	add.w	sl, sl, #1
 800cd8e:	9304      	str	r3, [sp, #16]
 800cd90:	9307      	str	r3, [sp, #28]
 800cd92:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cd96:	931a      	str	r3, [sp, #104]	; 0x68
 800cd98:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cd9c:	4654      	mov	r4, sl
 800cd9e:	2205      	movs	r2, #5
 800cda0:	4851      	ldr	r0, [pc, #324]	; (800cee8 <_svfiprintf_r+0x1e8>)
 800cda2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cda6:	f7fd fc64 	bl	800a672 <memchr>
 800cdaa:	9a04      	ldr	r2, [sp, #16]
 800cdac:	b9d8      	cbnz	r0, 800cde6 <_svfiprintf_r+0xe6>
 800cdae:	06d0      	lsls	r0, r2, #27
 800cdb0:	bf44      	itt	mi
 800cdb2:	2320      	movmi	r3, #32
 800cdb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cdb8:	0711      	lsls	r1, r2, #28
 800cdba:	bf44      	itt	mi
 800cdbc:	232b      	movmi	r3, #43	; 0x2b
 800cdbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cdc2:	f89a 3000 	ldrb.w	r3, [sl]
 800cdc6:	2b2a      	cmp	r3, #42	; 0x2a
 800cdc8:	d015      	beq.n	800cdf6 <_svfiprintf_r+0xf6>
 800cdca:	9a07      	ldr	r2, [sp, #28]
 800cdcc:	4654      	mov	r4, sl
 800cdce:	2000      	movs	r0, #0
 800cdd0:	f04f 0c0a 	mov.w	ip, #10
 800cdd4:	4621      	mov	r1, r4
 800cdd6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cdda:	3b30      	subs	r3, #48	; 0x30
 800cddc:	2b09      	cmp	r3, #9
 800cdde:	d94d      	bls.n	800ce7c <_svfiprintf_r+0x17c>
 800cde0:	b1b0      	cbz	r0, 800ce10 <_svfiprintf_r+0x110>
 800cde2:	9207      	str	r2, [sp, #28]
 800cde4:	e014      	b.n	800ce10 <_svfiprintf_r+0x110>
 800cde6:	eba0 0308 	sub.w	r3, r0, r8
 800cdea:	46a2      	mov	sl, r4
 800cdec:	fa09 f303 	lsl.w	r3, r9, r3
 800cdf0:	4313      	orrs	r3, r2
 800cdf2:	9304      	str	r3, [sp, #16]
 800cdf4:	e7d2      	b.n	800cd9c <_svfiprintf_r+0x9c>
 800cdf6:	9b03      	ldr	r3, [sp, #12]
 800cdf8:	1d19      	adds	r1, r3, #4
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	9103      	str	r1, [sp, #12]
 800ce00:	bfbb      	ittet	lt
 800ce02:	425b      	neglt	r3, r3
 800ce04:	f042 0202 	orrlt.w	r2, r2, #2
 800ce08:	9307      	strge	r3, [sp, #28]
 800ce0a:	9307      	strlt	r3, [sp, #28]
 800ce0c:	bfb8      	it	lt
 800ce0e:	9204      	strlt	r2, [sp, #16]
 800ce10:	7823      	ldrb	r3, [r4, #0]
 800ce12:	2b2e      	cmp	r3, #46	; 0x2e
 800ce14:	d10c      	bne.n	800ce30 <_svfiprintf_r+0x130>
 800ce16:	7863      	ldrb	r3, [r4, #1]
 800ce18:	2b2a      	cmp	r3, #42	; 0x2a
 800ce1a:	d134      	bne.n	800ce86 <_svfiprintf_r+0x186>
 800ce1c:	9b03      	ldr	r3, [sp, #12]
 800ce1e:	3402      	adds	r4, #2
 800ce20:	1d1a      	adds	r2, r3, #4
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	9203      	str	r2, [sp, #12]
 800ce28:	bfb8      	it	lt
 800ce2a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800ce2e:	9305      	str	r3, [sp, #20]
 800ce30:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800cef8 <_svfiprintf_r+0x1f8>
 800ce34:	2203      	movs	r2, #3
 800ce36:	7821      	ldrb	r1, [r4, #0]
 800ce38:	4650      	mov	r0, sl
 800ce3a:	f7fd fc1a 	bl	800a672 <memchr>
 800ce3e:	b138      	cbz	r0, 800ce50 <_svfiprintf_r+0x150>
 800ce40:	eba0 000a 	sub.w	r0, r0, sl
 800ce44:	2240      	movs	r2, #64	; 0x40
 800ce46:	9b04      	ldr	r3, [sp, #16]
 800ce48:	3401      	adds	r4, #1
 800ce4a:	4082      	lsls	r2, r0
 800ce4c:	4313      	orrs	r3, r2
 800ce4e:	9304      	str	r3, [sp, #16]
 800ce50:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce54:	2206      	movs	r2, #6
 800ce56:	4825      	ldr	r0, [pc, #148]	; (800ceec <_svfiprintf_r+0x1ec>)
 800ce58:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ce5c:	f7fd fc09 	bl	800a672 <memchr>
 800ce60:	2800      	cmp	r0, #0
 800ce62:	d038      	beq.n	800ced6 <_svfiprintf_r+0x1d6>
 800ce64:	4b22      	ldr	r3, [pc, #136]	; (800cef0 <_svfiprintf_r+0x1f0>)
 800ce66:	bb1b      	cbnz	r3, 800ceb0 <_svfiprintf_r+0x1b0>
 800ce68:	9b03      	ldr	r3, [sp, #12]
 800ce6a:	3307      	adds	r3, #7
 800ce6c:	f023 0307 	bic.w	r3, r3, #7
 800ce70:	3308      	adds	r3, #8
 800ce72:	9303      	str	r3, [sp, #12]
 800ce74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce76:	4433      	add	r3, r6
 800ce78:	9309      	str	r3, [sp, #36]	; 0x24
 800ce7a:	e768      	b.n	800cd4e <_svfiprintf_r+0x4e>
 800ce7c:	fb0c 3202 	mla	r2, ip, r2, r3
 800ce80:	460c      	mov	r4, r1
 800ce82:	2001      	movs	r0, #1
 800ce84:	e7a6      	b.n	800cdd4 <_svfiprintf_r+0xd4>
 800ce86:	2300      	movs	r3, #0
 800ce88:	3401      	adds	r4, #1
 800ce8a:	f04f 0c0a 	mov.w	ip, #10
 800ce8e:	4619      	mov	r1, r3
 800ce90:	9305      	str	r3, [sp, #20]
 800ce92:	4620      	mov	r0, r4
 800ce94:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ce98:	3a30      	subs	r2, #48	; 0x30
 800ce9a:	2a09      	cmp	r2, #9
 800ce9c:	d903      	bls.n	800cea6 <_svfiprintf_r+0x1a6>
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d0c6      	beq.n	800ce30 <_svfiprintf_r+0x130>
 800cea2:	9105      	str	r1, [sp, #20]
 800cea4:	e7c4      	b.n	800ce30 <_svfiprintf_r+0x130>
 800cea6:	fb0c 2101 	mla	r1, ip, r1, r2
 800ceaa:	4604      	mov	r4, r0
 800ceac:	2301      	movs	r3, #1
 800ceae:	e7f0      	b.n	800ce92 <_svfiprintf_r+0x192>
 800ceb0:	ab03      	add	r3, sp, #12
 800ceb2:	462a      	mov	r2, r5
 800ceb4:	a904      	add	r1, sp, #16
 800ceb6:	4638      	mov	r0, r7
 800ceb8:	9300      	str	r3, [sp, #0]
 800ceba:	4b0e      	ldr	r3, [pc, #56]	; (800cef4 <_svfiprintf_r+0x1f4>)
 800cebc:	f7fc fb5a 	bl	8009574 <_printf_float>
 800cec0:	1c42      	adds	r2, r0, #1
 800cec2:	4606      	mov	r6, r0
 800cec4:	d1d6      	bne.n	800ce74 <_svfiprintf_r+0x174>
 800cec6:	89ab      	ldrh	r3, [r5, #12]
 800cec8:	065b      	lsls	r3, r3, #25
 800ceca:	f53f af2d 	bmi.w	800cd28 <_svfiprintf_r+0x28>
 800cece:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ced0:	b01d      	add	sp, #116	; 0x74
 800ced2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ced6:	ab03      	add	r3, sp, #12
 800ced8:	462a      	mov	r2, r5
 800ceda:	a904      	add	r1, sp, #16
 800cedc:	4638      	mov	r0, r7
 800cede:	9300      	str	r3, [sp, #0]
 800cee0:	4b04      	ldr	r3, [pc, #16]	; (800cef4 <_svfiprintf_r+0x1f4>)
 800cee2:	f7fc fdef 	bl	8009ac4 <_printf_i>
 800cee6:	e7eb      	b.n	800cec0 <_svfiprintf_r+0x1c0>
 800cee8:	0800f621 	.word	0x0800f621
 800ceec:	0800f62b 	.word	0x0800f62b
 800cef0:	08009575 	.word	0x08009575
 800cef4:	0800cc4d 	.word	0x0800cc4d
 800cef8:	0800f627 	.word	0x0800f627

0800cefc <__sfputc_r>:
 800cefc:	6893      	ldr	r3, [r2, #8]
 800cefe:	3b01      	subs	r3, #1
 800cf00:	2b00      	cmp	r3, #0
 800cf02:	6093      	str	r3, [r2, #8]
 800cf04:	b410      	push	{r4}
 800cf06:	da08      	bge.n	800cf1a <__sfputc_r+0x1e>
 800cf08:	6994      	ldr	r4, [r2, #24]
 800cf0a:	42a3      	cmp	r3, r4
 800cf0c:	db01      	blt.n	800cf12 <__sfputc_r+0x16>
 800cf0e:	290a      	cmp	r1, #10
 800cf10:	d103      	bne.n	800cf1a <__sfputc_r+0x1e>
 800cf12:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cf16:	f7fd ba98 	b.w	800a44a <__swbuf_r>
 800cf1a:	6813      	ldr	r3, [r2, #0]
 800cf1c:	1c58      	adds	r0, r3, #1
 800cf1e:	6010      	str	r0, [r2, #0]
 800cf20:	4608      	mov	r0, r1
 800cf22:	7019      	strb	r1, [r3, #0]
 800cf24:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cf28:	4770      	bx	lr

0800cf2a <__sfputs_r>:
 800cf2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf2c:	4606      	mov	r6, r0
 800cf2e:	460f      	mov	r7, r1
 800cf30:	4614      	mov	r4, r2
 800cf32:	18d5      	adds	r5, r2, r3
 800cf34:	42ac      	cmp	r4, r5
 800cf36:	d101      	bne.n	800cf3c <__sfputs_r+0x12>
 800cf38:	2000      	movs	r0, #0
 800cf3a:	e007      	b.n	800cf4c <__sfputs_r+0x22>
 800cf3c:	463a      	mov	r2, r7
 800cf3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf42:	4630      	mov	r0, r6
 800cf44:	f7ff ffda 	bl	800cefc <__sfputc_r>
 800cf48:	1c43      	adds	r3, r0, #1
 800cf4a:	d1f3      	bne.n	800cf34 <__sfputs_r+0xa>
 800cf4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cf50 <_vfiprintf_r>:
 800cf50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf54:	460d      	mov	r5, r1
 800cf56:	b09d      	sub	sp, #116	; 0x74
 800cf58:	4614      	mov	r4, r2
 800cf5a:	4698      	mov	r8, r3
 800cf5c:	4606      	mov	r6, r0
 800cf5e:	b118      	cbz	r0, 800cf68 <_vfiprintf_r+0x18>
 800cf60:	6a03      	ldr	r3, [r0, #32]
 800cf62:	b90b      	cbnz	r3, 800cf68 <_vfiprintf_r+0x18>
 800cf64:	f7fd f96a 	bl	800a23c <__sinit>
 800cf68:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cf6a:	07d9      	lsls	r1, r3, #31
 800cf6c:	d405      	bmi.n	800cf7a <_vfiprintf_r+0x2a>
 800cf6e:	89ab      	ldrh	r3, [r5, #12]
 800cf70:	059a      	lsls	r2, r3, #22
 800cf72:	d402      	bmi.n	800cf7a <_vfiprintf_r+0x2a>
 800cf74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cf76:	f7fd fb7a 	bl	800a66e <__retarget_lock_acquire_recursive>
 800cf7a:	89ab      	ldrh	r3, [r5, #12]
 800cf7c:	071b      	lsls	r3, r3, #28
 800cf7e:	d501      	bpl.n	800cf84 <_vfiprintf_r+0x34>
 800cf80:	692b      	ldr	r3, [r5, #16]
 800cf82:	b99b      	cbnz	r3, 800cfac <_vfiprintf_r+0x5c>
 800cf84:	4629      	mov	r1, r5
 800cf86:	4630      	mov	r0, r6
 800cf88:	f7fd fa9c 	bl	800a4c4 <__swsetup_r>
 800cf8c:	b170      	cbz	r0, 800cfac <_vfiprintf_r+0x5c>
 800cf8e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cf90:	07dc      	lsls	r4, r3, #31
 800cf92:	d504      	bpl.n	800cf9e <_vfiprintf_r+0x4e>
 800cf94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cf98:	b01d      	add	sp, #116	; 0x74
 800cf9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf9e:	89ab      	ldrh	r3, [r5, #12]
 800cfa0:	0598      	lsls	r0, r3, #22
 800cfa2:	d4f7      	bmi.n	800cf94 <_vfiprintf_r+0x44>
 800cfa4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cfa6:	f7fd fb63 	bl	800a670 <__retarget_lock_release_recursive>
 800cfaa:	e7f3      	b.n	800cf94 <_vfiprintf_r+0x44>
 800cfac:	2300      	movs	r3, #0
 800cfae:	f8cd 800c 	str.w	r8, [sp, #12]
 800cfb2:	f04f 0901 	mov.w	r9, #1
 800cfb6:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 800d170 <_vfiprintf_r+0x220>
 800cfba:	9309      	str	r3, [sp, #36]	; 0x24
 800cfbc:	2320      	movs	r3, #32
 800cfbe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cfc2:	2330      	movs	r3, #48	; 0x30
 800cfc4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cfc8:	4623      	mov	r3, r4
 800cfca:	469a      	mov	sl, r3
 800cfcc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cfd0:	b10a      	cbz	r2, 800cfd6 <_vfiprintf_r+0x86>
 800cfd2:	2a25      	cmp	r2, #37	; 0x25
 800cfd4:	d1f9      	bne.n	800cfca <_vfiprintf_r+0x7a>
 800cfd6:	ebba 0b04 	subs.w	fp, sl, r4
 800cfda:	d00b      	beq.n	800cff4 <_vfiprintf_r+0xa4>
 800cfdc:	465b      	mov	r3, fp
 800cfde:	4622      	mov	r2, r4
 800cfe0:	4629      	mov	r1, r5
 800cfe2:	4630      	mov	r0, r6
 800cfe4:	f7ff ffa1 	bl	800cf2a <__sfputs_r>
 800cfe8:	3001      	adds	r0, #1
 800cfea:	f000 80a9 	beq.w	800d140 <_vfiprintf_r+0x1f0>
 800cfee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cff0:	445a      	add	r2, fp
 800cff2:	9209      	str	r2, [sp, #36]	; 0x24
 800cff4:	f89a 3000 	ldrb.w	r3, [sl]
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	f000 80a1 	beq.w	800d140 <_vfiprintf_r+0x1f0>
 800cffe:	2300      	movs	r3, #0
 800d000:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d004:	f10a 0a01 	add.w	sl, sl, #1
 800d008:	9304      	str	r3, [sp, #16]
 800d00a:	9307      	str	r3, [sp, #28]
 800d00c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d010:	931a      	str	r3, [sp, #104]	; 0x68
 800d012:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d016:	4654      	mov	r4, sl
 800d018:	2205      	movs	r2, #5
 800d01a:	4855      	ldr	r0, [pc, #340]	; (800d170 <_vfiprintf_r+0x220>)
 800d01c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d020:	f7fd fb27 	bl	800a672 <memchr>
 800d024:	9a04      	ldr	r2, [sp, #16]
 800d026:	b9d8      	cbnz	r0, 800d060 <_vfiprintf_r+0x110>
 800d028:	06d1      	lsls	r1, r2, #27
 800d02a:	bf44      	itt	mi
 800d02c:	2320      	movmi	r3, #32
 800d02e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d032:	0713      	lsls	r3, r2, #28
 800d034:	bf44      	itt	mi
 800d036:	232b      	movmi	r3, #43	; 0x2b
 800d038:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d03c:	f89a 3000 	ldrb.w	r3, [sl]
 800d040:	2b2a      	cmp	r3, #42	; 0x2a
 800d042:	d015      	beq.n	800d070 <_vfiprintf_r+0x120>
 800d044:	9a07      	ldr	r2, [sp, #28]
 800d046:	4654      	mov	r4, sl
 800d048:	2000      	movs	r0, #0
 800d04a:	f04f 0c0a 	mov.w	ip, #10
 800d04e:	4621      	mov	r1, r4
 800d050:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d054:	3b30      	subs	r3, #48	; 0x30
 800d056:	2b09      	cmp	r3, #9
 800d058:	d94d      	bls.n	800d0f6 <_vfiprintf_r+0x1a6>
 800d05a:	b1b0      	cbz	r0, 800d08a <_vfiprintf_r+0x13a>
 800d05c:	9207      	str	r2, [sp, #28]
 800d05e:	e014      	b.n	800d08a <_vfiprintf_r+0x13a>
 800d060:	eba0 0308 	sub.w	r3, r0, r8
 800d064:	46a2      	mov	sl, r4
 800d066:	fa09 f303 	lsl.w	r3, r9, r3
 800d06a:	4313      	orrs	r3, r2
 800d06c:	9304      	str	r3, [sp, #16]
 800d06e:	e7d2      	b.n	800d016 <_vfiprintf_r+0xc6>
 800d070:	9b03      	ldr	r3, [sp, #12]
 800d072:	1d19      	adds	r1, r3, #4
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	2b00      	cmp	r3, #0
 800d078:	9103      	str	r1, [sp, #12]
 800d07a:	bfbb      	ittet	lt
 800d07c:	425b      	neglt	r3, r3
 800d07e:	f042 0202 	orrlt.w	r2, r2, #2
 800d082:	9307      	strge	r3, [sp, #28]
 800d084:	9307      	strlt	r3, [sp, #28]
 800d086:	bfb8      	it	lt
 800d088:	9204      	strlt	r2, [sp, #16]
 800d08a:	7823      	ldrb	r3, [r4, #0]
 800d08c:	2b2e      	cmp	r3, #46	; 0x2e
 800d08e:	d10c      	bne.n	800d0aa <_vfiprintf_r+0x15a>
 800d090:	7863      	ldrb	r3, [r4, #1]
 800d092:	2b2a      	cmp	r3, #42	; 0x2a
 800d094:	d134      	bne.n	800d100 <_vfiprintf_r+0x1b0>
 800d096:	9b03      	ldr	r3, [sp, #12]
 800d098:	3402      	adds	r4, #2
 800d09a:	1d1a      	adds	r2, r3, #4
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	9203      	str	r2, [sp, #12]
 800d0a2:	bfb8      	it	lt
 800d0a4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800d0a8:	9305      	str	r3, [sp, #20]
 800d0aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800d180 <_vfiprintf_r+0x230>
 800d0ae:	2203      	movs	r2, #3
 800d0b0:	7821      	ldrb	r1, [r4, #0]
 800d0b2:	4650      	mov	r0, sl
 800d0b4:	f7fd fadd 	bl	800a672 <memchr>
 800d0b8:	b138      	cbz	r0, 800d0ca <_vfiprintf_r+0x17a>
 800d0ba:	eba0 000a 	sub.w	r0, r0, sl
 800d0be:	2240      	movs	r2, #64	; 0x40
 800d0c0:	9b04      	ldr	r3, [sp, #16]
 800d0c2:	3401      	adds	r4, #1
 800d0c4:	4082      	lsls	r2, r0
 800d0c6:	4313      	orrs	r3, r2
 800d0c8:	9304      	str	r3, [sp, #16]
 800d0ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0ce:	2206      	movs	r2, #6
 800d0d0:	4828      	ldr	r0, [pc, #160]	; (800d174 <_vfiprintf_r+0x224>)
 800d0d2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d0d6:	f7fd facc 	bl	800a672 <memchr>
 800d0da:	2800      	cmp	r0, #0
 800d0dc:	d03f      	beq.n	800d15e <_vfiprintf_r+0x20e>
 800d0de:	4b26      	ldr	r3, [pc, #152]	; (800d178 <_vfiprintf_r+0x228>)
 800d0e0:	bb1b      	cbnz	r3, 800d12a <_vfiprintf_r+0x1da>
 800d0e2:	9b03      	ldr	r3, [sp, #12]
 800d0e4:	3307      	adds	r3, #7
 800d0e6:	f023 0307 	bic.w	r3, r3, #7
 800d0ea:	3308      	adds	r3, #8
 800d0ec:	9303      	str	r3, [sp, #12]
 800d0ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0f0:	443b      	add	r3, r7
 800d0f2:	9309      	str	r3, [sp, #36]	; 0x24
 800d0f4:	e768      	b.n	800cfc8 <_vfiprintf_r+0x78>
 800d0f6:	fb0c 3202 	mla	r2, ip, r2, r3
 800d0fa:	460c      	mov	r4, r1
 800d0fc:	2001      	movs	r0, #1
 800d0fe:	e7a6      	b.n	800d04e <_vfiprintf_r+0xfe>
 800d100:	2300      	movs	r3, #0
 800d102:	3401      	adds	r4, #1
 800d104:	f04f 0c0a 	mov.w	ip, #10
 800d108:	4619      	mov	r1, r3
 800d10a:	9305      	str	r3, [sp, #20]
 800d10c:	4620      	mov	r0, r4
 800d10e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d112:	3a30      	subs	r2, #48	; 0x30
 800d114:	2a09      	cmp	r2, #9
 800d116:	d903      	bls.n	800d120 <_vfiprintf_r+0x1d0>
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d0c6      	beq.n	800d0aa <_vfiprintf_r+0x15a>
 800d11c:	9105      	str	r1, [sp, #20]
 800d11e:	e7c4      	b.n	800d0aa <_vfiprintf_r+0x15a>
 800d120:	fb0c 2101 	mla	r1, ip, r1, r2
 800d124:	4604      	mov	r4, r0
 800d126:	2301      	movs	r3, #1
 800d128:	e7f0      	b.n	800d10c <_vfiprintf_r+0x1bc>
 800d12a:	ab03      	add	r3, sp, #12
 800d12c:	462a      	mov	r2, r5
 800d12e:	a904      	add	r1, sp, #16
 800d130:	4630      	mov	r0, r6
 800d132:	9300      	str	r3, [sp, #0]
 800d134:	4b11      	ldr	r3, [pc, #68]	; (800d17c <_vfiprintf_r+0x22c>)
 800d136:	f7fc fa1d 	bl	8009574 <_printf_float>
 800d13a:	4607      	mov	r7, r0
 800d13c:	1c78      	adds	r0, r7, #1
 800d13e:	d1d6      	bne.n	800d0ee <_vfiprintf_r+0x19e>
 800d140:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d142:	07d9      	lsls	r1, r3, #31
 800d144:	d405      	bmi.n	800d152 <_vfiprintf_r+0x202>
 800d146:	89ab      	ldrh	r3, [r5, #12]
 800d148:	059a      	lsls	r2, r3, #22
 800d14a:	d402      	bmi.n	800d152 <_vfiprintf_r+0x202>
 800d14c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d14e:	f7fd fa8f 	bl	800a670 <__retarget_lock_release_recursive>
 800d152:	89ab      	ldrh	r3, [r5, #12]
 800d154:	065b      	lsls	r3, r3, #25
 800d156:	f53f af1d 	bmi.w	800cf94 <_vfiprintf_r+0x44>
 800d15a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d15c:	e71c      	b.n	800cf98 <_vfiprintf_r+0x48>
 800d15e:	ab03      	add	r3, sp, #12
 800d160:	462a      	mov	r2, r5
 800d162:	a904      	add	r1, sp, #16
 800d164:	4630      	mov	r0, r6
 800d166:	9300      	str	r3, [sp, #0]
 800d168:	4b04      	ldr	r3, [pc, #16]	; (800d17c <_vfiprintf_r+0x22c>)
 800d16a:	f7fc fcab 	bl	8009ac4 <_printf_i>
 800d16e:	e7e4      	b.n	800d13a <_vfiprintf_r+0x1ea>
 800d170:	0800f621 	.word	0x0800f621
 800d174:	0800f62b 	.word	0x0800f62b
 800d178:	08009575 	.word	0x08009575
 800d17c:	0800cf2b 	.word	0x0800cf2b
 800d180:	0800f627 	.word	0x0800f627

0800d184 <__sflush_r>:
 800d184:	898a      	ldrh	r2, [r1, #12]
 800d186:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d18a:	4605      	mov	r5, r0
 800d18c:	0710      	lsls	r0, r2, #28
 800d18e:	460c      	mov	r4, r1
 800d190:	d458      	bmi.n	800d244 <__sflush_r+0xc0>
 800d192:	684b      	ldr	r3, [r1, #4]
 800d194:	2b00      	cmp	r3, #0
 800d196:	dc05      	bgt.n	800d1a4 <__sflush_r+0x20>
 800d198:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	dc02      	bgt.n	800d1a4 <__sflush_r+0x20>
 800d19e:	2000      	movs	r0, #0
 800d1a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d1a4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d1a6:	2e00      	cmp	r6, #0
 800d1a8:	d0f9      	beq.n	800d19e <__sflush_r+0x1a>
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d1b0:	682f      	ldr	r7, [r5, #0]
 800d1b2:	6a21      	ldr	r1, [r4, #32]
 800d1b4:	602b      	str	r3, [r5, #0]
 800d1b6:	d032      	beq.n	800d21e <__sflush_r+0x9a>
 800d1b8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d1ba:	89a3      	ldrh	r3, [r4, #12]
 800d1bc:	075a      	lsls	r2, r3, #29
 800d1be:	d505      	bpl.n	800d1cc <__sflush_r+0x48>
 800d1c0:	6863      	ldr	r3, [r4, #4]
 800d1c2:	1ac0      	subs	r0, r0, r3
 800d1c4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d1c6:	b10b      	cbz	r3, 800d1cc <__sflush_r+0x48>
 800d1c8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d1ca:	1ac0      	subs	r0, r0, r3
 800d1cc:	2300      	movs	r3, #0
 800d1ce:	4602      	mov	r2, r0
 800d1d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d1d2:	4628      	mov	r0, r5
 800d1d4:	6a21      	ldr	r1, [r4, #32]
 800d1d6:	47b0      	blx	r6
 800d1d8:	1c43      	adds	r3, r0, #1
 800d1da:	89a3      	ldrh	r3, [r4, #12]
 800d1dc:	d106      	bne.n	800d1ec <__sflush_r+0x68>
 800d1de:	6829      	ldr	r1, [r5, #0]
 800d1e0:	291d      	cmp	r1, #29
 800d1e2:	d82b      	bhi.n	800d23c <__sflush_r+0xb8>
 800d1e4:	4a28      	ldr	r2, [pc, #160]	; (800d288 <__sflush_r+0x104>)
 800d1e6:	410a      	asrs	r2, r1
 800d1e8:	07d6      	lsls	r6, r2, #31
 800d1ea:	d427      	bmi.n	800d23c <__sflush_r+0xb8>
 800d1ec:	2200      	movs	r2, #0
 800d1ee:	04d9      	lsls	r1, r3, #19
 800d1f0:	6062      	str	r2, [r4, #4]
 800d1f2:	6922      	ldr	r2, [r4, #16]
 800d1f4:	6022      	str	r2, [r4, #0]
 800d1f6:	d504      	bpl.n	800d202 <__sflush_r+0x7e>
 800d1f8:	1c42      	adds	r2, r0, #1
 800d1fa:	d101      	bne.n	800d200 <__sflush_r+0x7c>
 800d1fc:	682b      	ldr	r3, [r5, #0]
 800d1fe:	b903      	cbnz	r3, 800d202 <__sflush_r+0x7e>
 800d200:	6560      	str	r0, [r4, #84]	; 0x54
 800d202:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d204:	602f      	str	r7, [r5, #0]
 800d206:	2900      	cmp	r1, #0
 800d208:	d0c9      	beq.n	800d19e <__sflush_r+0x1a>
 800d20a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d20e:	4299      	cmp	r1, r3
 800d210:	d002      	beq.n	800d218 <__sflush_r+0x94>
 800d212:	4628      	mov	r0, r5
 800d214:	f7fe f8c4 	bl	800b3a0 <_free_r>
 800d218:	2000      	movs	r0, #0
 800d21a:	6360      	str	r0, [r4, #52]	; 0x34
 800d21c:	e7c0      	b.n	800d1a0 <__sflush_r+0x1c>
 800d21e:	2301      	movs	r3, #1
 800d220:	4628      	mov	r0, r5
 800d222:	47b0      	blx	r6
 800d224:	1c41      	adds	r1, r0, #1
 800d226:	d1c8      	bne.n	800d1ba <__sflush_r+0x36>
 800d228:	682b      	ldr	r3, [r5, #0]
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d0c5      	beq.n	800d1ba <__sflush_r+0x36>
 800d22e:	2b1d      	cmp	r3, #29
 800d230:	d001      	beq.n	800d236 <__sflush_r+0xb2>
 800d232:	2b16      	cmp	r3, #22
 800d234:	d101      	bne.n	800d23a <__sflush_r+0xb6>
 800d236:	602f      	str	r7, [r5, #0]
 800d238:	e7b1      	b.n	800d19e <__sflush_r+0x1a>
 800d23a:	89a3      	ldrh	r3, [r4, #12]
 800d23c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d240:	81a3      	strh	r3, [r4, #12]
 800d242:	e7ad      	b.n	800d1a0 <__sflush_r+0x1c>
 800d244:	690f      	ldr	r7, [r1, #16]
 800d246:	2f00      	cmp	r7, #0
 800d248:	d0a9      	beq.n	800d19e <__sflush_r+0x1a>
 800d24a:	0793      	lsls	r3, r2, #30
 800d24c:	680e      	ldr	r6, [r1, #0]
 800d24e:	600f      	str	r7, [r1, #0]
 800d250:	bf0c      	ite	eq
 800d252:	694b      	ldreq	r3, [r1, #20]
 800d254:	2300      	movne	r3, #0
 800d256:	eba6 0807 	sub.w	r8, r6, r7
 800d25a:	608b      	str	r3, [r1, #8]
 800d25c:	f1b8 0f00 	cmp.w	r8, #0
 800d260:	dd9d      	ble.n	800d19e <__sflush_r+0x1a>
 800d262:	4643      	mov	r3, r8
 800d264:	463a      	mov	r2, r7
 800d266:	6a21      	ldr	r1, [r4, #32]
 800d268:	4628      	mov	r0, r5
 800d26a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d26c:	47b0      	blx	r6
 800d26e:	2800      	cmp	r0, #0
 800d270:	dc06      	bgt.n	800d280 <__sflush_r+0xfc>
 800d272:	89a3      	ldrh	r3, [r4, #12]
 800d274:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d278:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d27c:	81a3      	strh	r3, [r4, #12]
 800d27e:	e78f      	b.n	800d1a0 <__sflush_r+0x1c>
 800d280:	4407      	add	r7, r0
 800d282:	eba8 0800 	sub.w	r8, r8, r0
 800d286:	e7e9      	b.n	800d25c <__sflush_r+0xd8>
 800d288:	dfbffffe 	.word	0xdfbffffe

0800d28c <_fflush_r>:
 800d28c:	b538      	push	{r3, r4, r5, lr}
 800d28e:	690b      	ldr	r3, [r1, #16]
 800d290:	4605      	mov	r5, r0
 800d292:	460c      	mov	r4, r1
 800d294:	b913      	cbnz	r3, 800d29c <_fflush_r+0x10>
 800d296:	2500      	movs	r5, #0
 800d298:	4628      	mov	r0, r5
 800d29a:	bd38      	pop	{r3, r4, r5, pc}
 800d29c:	b118      	cbz	r0, 800d2a6 <_fflush_r+0x1a>
 800d29e:	6a03      	ldr	r3, [r0, #32]
 800d2a0:	b90b      	cbnz	r3, 800d2a6 <_fflush_r+0x1a>
 800d2a2:	f7fc ffcb 	bl	800a23c <__sinit>
 800d2a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d0f3      	beq.n	800d296 <_fflush_r+0xa>
 800d2ae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d2b0:	07d0      	lsls	r0, r2, #31
 800d2b2:	d404      	bmi.n	800d2be <_fflush_r+0x32>
 800d2b4:	0599      	lsls	r1, r3, #22
 800d2b6:	d402      	bmi.n	800d2be <_fflush_r+0x32>
 800d2b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d2ba:	f7fd f9d8 	bl	800a66e <__retarget_lock_acquire_recursive>
 800d2be:	4628      	mov	r0, r5
 800d2c0:	4621      	mov	r1, r4
 800d2c2:	f7ff ff5f 	bl	800d184 <__sflush_r>
 800d2c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d2c8:	4605      	mov	r5, r0
 800d2ca:	07da      	lsls	r2, r3, #31
 800d2cc:	d4e4      	bmi.n	800d298 <_fflush_r+0xc>
 800d2ce:	89a3      	ldrh	r3, [r4, #12]
 800d2d0:	059b      	lsls	r3, r3, #22
 800d2d2:	d4e1      	bmi.n	800d298 <_fflush_r+0xc>
 800d2d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d2d6:	f7fd f9cb 	bl	800a670 <__retarget_lock_release_recursive>
 800d2da:	e7dd      	b.n	800d298 <_fflush_r+0xc>

0800d2dc <__swhatbuf_r>:
 800d2dc:	b570      	push	{r4, r5, r6, lr}
 800d2de:	460c      	mov	r4, r1
 800d2e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d2e4:	b096      	sub	sp, #88	; 0x58
 800d2e6:	4615      	mov	r5, r2
 800d2e8:	2900      	cmp	r1, #0
 800d2ea:	461e      	mov	r6, r3
 800d2ec:	da0c      	bge.n	800d308 <__swhatbuf_r+0x2c>
 800d2ee:	89a3      	ldrh	r3, [r4, #12]
 800d2f0:	2100      	movs	r1, #0
 800d2f2:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d2f6:	bf0c      	ite	eq
 800d2f8:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800d2fc:	2340      	movne	r3, #64	; 0x40
 800d2fe:	2000      	movs	r0, #0
 800d300:	6031      	str	r1, [r6, #0]
 800d302:	602b      	str	r3, [r5, #0]
 800d304:	b016      	add	sp, #88	; 0x58
 800d306:	bd70      	pop	{r4, r5, r6, pc}
 800d308:	466a      	mov	r2, sp
 800d30a:	f000 f875 	bl	800d3f8 <_fstat_r>
 800d30e:	2800      	cmp	r0, #0
 800d310:	dbed      	blt.n	800d2ee <__swhatbuf_r+0x12>
 800d312:	9901      	ldr	r1, [sp, #4]
 800d314:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d318:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d31c:	4259      	negs	r1, r3
 800d31e:	4159      	adcs	r1, r3
 800d320:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d324:	e7eb      	b.n	800d2fe <__swhatbuf_r+0x22>

0800d326 <__smakebuf_r>:
 800d326:	898b      	ldrh	r3, [r1, #12]
 800d328:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d32a:	079d      	lsls	r5, r3, #30
 800d32c:	4606      	mov	r6, r0
 800d32e:	460c      	mov	r4, r1
 800d330:	d507      	bpl.n	800d342 <__smakebuf_r+0x1c>
 800d332:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d336:	6023      	str	r3, [r4, #0]
 800d338:	6123      	str	r3, [r4, #16]
 800d33a:	2301      	movs	r3, #1
 800d33c:	6163      	str	r3, [r4, #20]
 800d33e:	b002      	add	sp, #8
 800d340:	bd70      	pop	{r4, r5, r6, pc}
 800d342:	ab01      	add	r3, sp, #4
 800d344:	466a      	mov	r2, sp
 800d346:	f7ff ffc9 	bl	800d2dc <__swhatbuf_r>
 800d34a:	9900      	ldr	r1, [sp, #0]
 800d34c:	4605      	mov	r5, r0
 800d34e:	4630      	mov	r0, r6
 800d350:	f7fe f89a 	bl	800b488 <_malloc_r>
 800d354:	b948      	cbnz	r0, 800d36a <__smakebuf_r+0x44>
 800d356:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d35a:	059a      	lsls	r2, r3, #22
 800d35c:	d4ef      	bmi.n	800d33e <__smakebuf_r+0x18>
 800d35e:	f023 0303 	bic.w	r3, r3, #3
 800d362:	f043 0302 	orr.w	r3, r3, #2
 800d366:	81a3      	strh	r3, [r4, #12]
 800d368:	e7e3      	b.n	800d332 <__smakebuf_r+0xc>
 800d36a:	89a3      	ldrh	r3, [r4, #12]
 800d36c:	6020      	str	r0, [r4, #0]
 800d36e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d372:	6120      	str	r0, [r4, #16]
 800d374:	81a3      	strh	r3, [r4, #12]
 800d376:	9b00      	ldr	r3, [sp, #0]
 800d378:	6163      	str	r3, [r4, #20]
 800d37a:	9b01      	ldr	r3, [sp, #4]
 800d37c:	b15b      	cbz	r3, 800d396 <__smakebuf_r+0x70>
 800d37e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d382:	4630      	mov	r0, r6
 800d384:	f000 f84a 	bl	800d41c <_isatty_r>
 800d388:	b128      	cbz	r0, 800d396 <__smakebuf_r+0x70>
 800d38a:	89a3      	ldrh	r3, [r4, #12]
 800d38c:	f023 0303 	bic.w	r3, r3, #3
 800d390:	f043 0301 	orr.w	r3, r3, #1
 800d394:	81a3      	strh	r3, [r4, #12]
 800d396:	89a3      	ldrh	r3, [r4, #12]
 800d398:	431d      	orrs	r5, r3
 800d39a:	81a5      	strh	r5, [r4, #12]
 800d39c:	e7cf      	b.n	800d33e <__smakebuf_r+0x18>

0800d39e <memmove>:
 800d39e:	4288      	cmp	r0, r1
 800d3a0:	b510      	push	{r4, lr}
 800d3a2:	eb01 0402 	add.w	r4, r1, r2
 800d3a6:	d902      	bls.n	800d3ae <memmove+0x10>
 800d3a8:	4284      	cmp	r4, r0
 800d3aa:	4623      	mov	r3, r4
 800d3ac:	d807      	bhi.n	800d3be <memmove+0x20>
 800d3ae:	1e43      	subs	r3, r0, #1
 800d3b0:	42a1      	cmp	r1, r4
 800d3b2:	d008      	beq.n	800d3c6 <memmove+0x28>
 800d3b4:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d3b8:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d3bc:	e7f8      	b.n	800d3b0 <memmove+0x12>
 800d3be:	4402      	add	r2, r0
 800d3c0:	4601      	mov	r1, r0
 800d3c2:	428a      	cmp	r2, r1
 800d3c4:	d100      	bne.n	800d3c8 <memmove+0x2a>
 800d3c6:	bd10      	pop	{r4, pc}
 800d3c8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d3cc:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d3d0:	e7f7      	b.n	800d3c2 <memmove+0x24>

0800d3d2 <strncmp>:
 800d3d2:	b510      	push	{r4, lr}
 800d3d4:	b16a      	cbz	r2, 800d3f2 <strncmp+0x20>
 800d3d6:	3901      	subs	r1, #1
 800d3d8:	1884      	adds	r4, r0, r2
 800d3da:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d3de:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d3e2:	429a      	cmp	r2, r3
 800d3e4:	d103      	bne.n	800d3ee <strncmp+0x1c>
 800d3e6:	42a0      	cmp	r0, r4
 800d3e8:	d001      	beq.n	800d3ee <strncmp+0x1c>
 800d3ea:	2a00      	cmp	r2, #0
 800d3ec:	d1f5      	bne.n	800d3da <strncmp+0x8>
 800d3ee:	1ad0      	subs	r0, r2, r3
 800d3f0:	bd10      	pop	{r4, pc}
 800d3f2:	4610      	mov	r0, r2
 800d3f4:	e7fc      	b.n	800d3f0 <strncmp+0x1e>
	...

0800d3f8 <_fstat_r>:
 800d3f8:	b538      	push	{r3, r4, r5, lr}
 800d3fa:	2300      	movs	r3, #0
 800d3fc:	4d06      	ldr	r5, [pc, #24]	; (800d418 <_fstat_r+0x20>)
 800d3fe:	4604      	mov	r4, r0
 800d400:	4608      	mov	r0, r1
 800d402:	4611      	mov	r1, r2
 800d404:	602b      	str	r3, [r5, #0]
 800d406:	f7f4 fdf2 	bl	8001fee <_fstat>
 800d40a:	1c43      	adds	r3, r0, #1
 800d40c:	d102      	bne.n	800d414 <_fstat_r+0x1c>
 800d40e:	682b      	ldr	r3, [r5, #0]
 800d410:	b103      	cbz	r3, 800d414 <_fstat_r+0x1c>
 800d412:	6023      	str	r3, [r4, #0]
 800d414:	bd38      	pop	{r3, r4, r5, pc}
 800d416:	bf00      	nop
 800d418:	20001f18 	.word	0x20001f18

0800d41c <_isatty_r>:
 800d41c:	b538      	push	{r3, r4, r5, lr}
 800d41e:	2300      	movs	r3, #0
 800d420:	4d05      	ldr	r5, [pc, #20]	; (800d438 <_isatty_r+0x1c>)
 800d422:	4604      	mov	r4, r0
 800d424:	4608      	mov	r0, r1
 800d426:	602b      	str	r3, [r5, #0]
 800d428:	f7f4 fdf1 	bl	800200e <_isatty>
 800d42c:	1c43      	adds	r3, r0, #1
 800d42e:	d102      	bne.n	800d436 <_isatty_r+0x1a>
 800d430:	682b      	ldr	r3, [r5, #0]
 800d432:	b103      	cbz	r3, 800d436 <_isatty_r+0x1a>
 800d434:	6023      	str	r3, [r4, #0]
 800d436:	bd38      	pop	{r3, r4, r5, pc}
 800d438:	20001f18 	.word	0x20001f18

0800d43c <_sbrk_r>:
 800d43c:	b538      	push	{r3, r4, r5, lr}
 800d43e:	2300      	movs	r3, #0
 800d440:	4d05      	ldr	r5, [pc, #20]	; (800d458 <_sbrk_r+0x1c>)
 800d442:	4604      	mov	r4, r0
 800d444:	4608      	mov	r0, r1
 800d446:	602b      	str	r3, [r5, #0]
 800d448:	f7f4 fdfa 	bl	8002040 <_sbrk>
 800d44c:	1c43      	adds	r3, r0, #1
 800d44e:	d102      	bne.n	800d456 <_sbrk_r+0x1a>
 800d450:	682b      	ldr	r3, [r5, #0]
 800d452:	b103      	cbz	r3, 800d456 <_sbrk_r+0x1a>
 800d454:	6023      	str	r3, [r4, #0]
 800d456:	bd38      	pop	{r3, r4, r5, pc}
 800d458:	20001f18 	.word	0x20001f18

0800d45c <memcpy>:
 800d45c:	440a      	add	r2, r1
 800d45e:	1e43      	subs	r3, r0, #1
 800d460:	4291      	cmp	r1, r2
 800d462:	d100      	bne.n	800d466 <memcpy+0xa>
 800d464:	4770      	bx	lr
 800d466:	b510      	push	{r4, lr}
 800d468:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d46c:	4291      	cmp	r1, r2
 800d46e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d472:	d1f9      	bne.n	800d468 <memcpy+0xc>
 800d474:	bd10      	pop	{r4, pc}
	...

0800d478 <nan>:
 800d478:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d480 <nan+0x8>
 800d47c:	4770      	bx	lr
 800d47e:	bf00      	nop
 800d480:	00000000 	.word	0x00000000
 800d484:	7ff80000 	.word	0x7ff80000

0800d488 <__assert_func>:
 800d488:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d48a:	4614      	mov	r4, r2
 800d48c:	461a      	mov	r2, r3
 800d48e:	4b09      	ldr	r3, [pc, #36]	; (800d4b4 <__assert_func+0x2c>)
 800d490:	4605      	mov	r5, r0
 800d492:	681b      	ldr	r3, [r3, #0]
 800d494:	68d8      	ldr	r0, [r3, #12]
 800d496:	b14c      	cbz	r4, 800d4ac <__assert_func+0x24>
 800d498:	4b07      	ldr	r3, [pc, #28]	; (800d4b8 <__assert_func+0x30>)
 800d49a:	9100      	str	r1, [sp, #0]
 800d49c:	4907      	ldr	r1, [pc, #28]	; (800d4bc <__assert_func+0x34>)
 800d49e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d4a2:	462b      	mov	r3, r5
 800d4a4:	f000 fbc8 	bl	800dc38 <fiprintf>
 800d4a8:	f000 fbd8 	bl	800dc5c <abort>
 800d4ac:	4b04      	ldr	r3, [pc, #16]	; (800d4c0 <__assert_func+0x38>)
 800d4ae:	461c      	mov	r4, r3
 800d4b0:	e7f3      	b.n	800d49a <__assert_func+0x12>
 800d4b2:	bf00      	nop
 800d4b4:	20000074 	.word	0x20000074
 800d4b8:	0800f63a 	.word	0x0800f63a
 800d4bc:	0800f647 	.word	0x0800f647
 800d4c0:	0800f675 	.word	0x0800f675

0800d4c4 <_calloc_r>:
 800d4c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d4c6:	fba1 2402 	umull	r2, r4, r1, r2
 800d4ca:	b94c      	cbnz	r4, 800d4e0 <_calloc_r+0x1c>
 800d4cc:	4611      	mov	r1, r2
 800d4ce:	9201      	str	r2, [sp, #4]
 800d4d0:	f7fd ffda 	bl	800b488 <_malloc_r>
 800d4d4:	9a01      	ldr	r2, [sp, #4]
 800d4d6:	4605      	mov	r5, r0
 800d4d8:	b930      	cbnz	r0, 800d4e8 <_calloc_r+0x24>
 800d4da:	4628      	mov	r0, r5
 800d4dc:	b003      	add	sp, #12
 800d4de:	bd30      	pop	{r4, r5, pc}
 800d4e0:	220c      	movs	r2, #12
 800d4e2:	2500      	movs	r5, #0
 800d4e4:	6002      	str	r2, [r0, #0]
 800d4e6:	e7f8      	b.n	800d4da <_calloc_r+0x16>
 800d4e8:	4621      	mov	r1, r4
 800d4ea:	f7fd f843 	bl	800a574 <memset>
 800d4ee:	e7f4      	b.n	800d4da <_calloc_r+0x16>

0800d4f0 <rshift>:
 800d4f0:	6903      	ldr	r3, [r0, #16]
 800d4f2:	114a      	asrs	r2, r1, #5
 800d4f4:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d4f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d4fc:	f100 0414 	add.w	r4, r0, #20
 800d500:	dd45      	ble.n	800d58e <rshift+0x9e>
 800d502:	f011 011f 	ands.w	r1, r1, #31
 800d506:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d50a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d50e:	d10c      	bne.n	800d52a <rshift+0x3a>
 800d510:	f100 0710 	add.w	r7, r0, #16
 800d514:	4629      	mov	r1, r5
 800d516:	42b1      	cmp	r1, r6
 800d518:	d334      	bcc.n	800d584 <rshift+0x94>
 800d51a:	1a9b      	subs	r3, r3, r2
 800d51c:	1eea      	subs	r2, r5, #3
 800d51e:	009b      	lsls	r3, r3, #2
 800d520:	4296      	cmp	r6, r2
 800d522:	bf38      	it	cc
 800d524:	2300      	movcc	r3, #0
 800d526:	4423      	add	r3, r4
 800d528:	e015      	b.n	800d556 <rshift+0x66>
 800d52a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d52e:	f1c1 0820 	rsb	r8, r1, #32
 800d532:	f105 0e04 	add.w	lr, r5, #4
 800d536:	46a1      	mov	r9, r4
 800d538:	40cf      	lsrs	r7, r1
 800d53a:	4576      	cmp	r6, lr
 800d53c:	46f4      	mov	ip, lr
 800d53e:	d815      	bhi.n	800d56c <rshift+0x7c>
 800d540:	1a9a      	subs	r2, r3, r2
 800d542:	3501      	adds	r5, #1
 800d544:	0092      	lsls	r2, r2, #2
 800d546:	3a04      	subs	r2, #4
 800d548:	42ae      	cmp	r6, r5
 800d54a:	bf38      	it	cc
 800d54c:	2200      	movcc	r2, #0
 800d54e:	18a3      	adds	r3, r4, r2
 800d550:	50a7      	str	r7, [r4, r2]
 800d552:	b107      	cbz	r7, 800d556 <rshift+0x66>
 800d554:	3304      	adds	r3, #4
 800d556:	1b1a      	subs	r2, r3, r4
 800d558:	42a3      	cmp	r3, r4
 800d55a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d55e:	bf08      	it	eq
 800d560:	2300      	moveq	r3, #0
 800d562:	6102      	str	r2, [r0, #16]
 800d564:	bf08      	it	eq
 800d566:	6143      	streq	r3, [r0, #20]
 800d568:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d56c:	f8dc c000 	ldr.w	ip, [ip]
 800d570:	fa0c fc08 	lsl.w	ip, ip, r8
 800d574:	ea4c 0707 	orr.w	r7, ip, r7
 800d578:	f849 7b04 	str.w	r7, [r9], #4
 800d57c:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d580:	40cf      	lsrs	r7, r1
 800d582:	e7da      	b.n	800d53a <rshift+0x4a>
 800d584:	f851 cb04 	ldr.w	ip, [r1], #4
 800d588:	f847 cf04 	str.w	ip, [r7, #4]!
 800d58c:	e7c3      	b.n	800d516 <rshift+0x26>
 800d58e:	4623      	mov	r3, r4
 800d590:	e7e1      	b.n	800d556 <rshift+0x66>

0800d592 <__hexdig_fun>:
 800d592:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800d596:	2b09      	cmp	r3, #9
 800d598:	d802      	bhi.n	800d5a0 <__hexdig_fun+0xe>
 800d59a:	3820      	subs	r0, #32
 800d59c:	b2c0      	uxtb	r0, r0
 800d59e:	4770      	bx	lr
 800d5a0:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800d5a4:	2b05      	cmp	r3, #5
 800d5a6:	d801      	bhi.n	800d5ac <__hexdig_fun+0x1a>
 800d5a8:	3847      	subs	r0, #71	; 0x47
 800d5aa:	e7f7      	b.n	800d59c <__hexdig_fun+0xa>
 800d5ac:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800d5b0:	2b05      	cmp	r3, #5
 800d5b2:	d801      	bhi.n	800d5b8 <__hexdig_fun+0x26>
 800d5b4:	3827      	subs	r0, #39	; 0x27
 800d5b6:	e7f1      	b.n	800d59c <__hexdig_fun+0xa>
 800d5b8:	2000      	movs	r0, #0
 800d5ba:	4770      	bx	lr

0800d5bc <__gethex>:
 800d5bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5c0:	4617      	mov	r7, r2
 800d5c2:	680a      	ldr	r2, [r1, #0]
 800d5c4:	b085      	sub	sp, #20
 800d5c6:	4681      	mov	r9, r0
 800d5c8:	f102 0b02 	add.w	fp, r2, #2
 800d5cc:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800d5d0:	468a      	mov	sl, r1
 800d5d2:	9302      	str	r3, [sp, #8]
 800d5d4:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800d5d8:	32fe      	adds	r2, #254	; 0xfe
 800d5da:	eb02 030b 	add.w	r3, r2, fp
 800d5de:	46d8      	mov	r8, fp
 800d5e0:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800d5e4:	9301      	str	r3, [sp, #4]
 800d5e6:	2830      	cmp	r0, #48	; 0x30
 800d5e8:	d0f7      	beq.n	800d5da <__gethex+0x1e>
 800d5ea:	f7ff ffd2 	bl	800d592 <__hexdig_fun>
 800d5ee:	4604      	mov	r4, r0
 800d5f0:	2800      	cmp	r0, #0
 800d5f2:	d137      	bne.n	800d664 <__gethex+0xa8>
 800d5f4:	2201      	movs	r2, #1
 800d5f6:	49a7      	ldr	r1, [pc, #668]	; (800d894 <__gethex+0x2d8>)
 800d5f8:	4640      	mov	r0, r8
 800d5fa:	f7ff feea 	bl	800d3d2 <strncmp>
 800d5fe:	4606      	mov	r6, r0
 800d600:	2800      	cmp	r0, #0
 800d602:	d168      	bne.n	800d6d6 <__gethex+0x11a>
 800d604:	f898 0001 	ldrb.w	r0, [r8, #1]
 800d608:	465d      	mov	r5, fp
 800d60a:	f7ff ffc2 	bl	800d592 <__hexdig_fun>
 800d60e:	2800      	cmp	r0, #0
 800d610:	d063      	beq.n	800d6da <__gethex+0x11e>
 800d612:	465a      	mov	r2, fp
 800d614:	7810      	ldrb	r0, [r2, #0]
 800d616:	4690      	mov	r8, r2
 800d618:	3201      	adds	r2, #1
 800d61a:	2830      	cmp	r0, #48	; 0x30
 800d61c:	d0fa      	beq.n	800d614 <__gethex+0x58>
 800d61e:	f7ff ffb8 	bl	800d592 <__hexdig_fun>
 800d622:	fab0 f480 	clz	r4, r0
 800d626:	2301      	movs	r3, #1
 800d628:	465e      	mov	r6, fp
 800d62a:	0964      	lsrs	r4, r4, #5
 800d62c:	9301      	str	r3, [sp, #4]
 800d62e:	4642      	mov	r2, r8
 800d630:	4615      	mov	r5, r2
 800d632:	3201      	adds	r2, #1
 800d634:	7828      	ldrb	r0, [r5, #0]
 800d636:	f7ff ffac 	bl	800d592 <__hexdig_fun>
 800d63a:	2800      	cmp	r0, #0
 800d63c:	d1f8      	bne.n	800d630 <__gethex+0x74>
 800d63e:	2201      	movs	r2, #1
 800d640:	4994      	ldr	r1, [pc, #592]	; (800d894 <__gethex+0x2d8>)
 800d642:	4628      	mov	r0, r5
 800d644:	f7ff fec5 	bl	800d3d2 <strncmp>
 800d648:	b978      	cbnz	r0, 800d66a <__gethex+0xae>
 800d64a:	b946      	cbnz	r6, 800d65e <__gethex+0xa2>
 800d64c:	1c6e      	adds	r6, r5, #1
 800d64e:	4632      	mov	r2, r6
 800d650:	4615      	mov	r5, r2
 800d652:	3201      	adds	r2, #1
 800d654:	7828      	ldrb	r0, [r5, #0]
 800d656:	f7ff ff9c 	bl	800d592 <__hexdig_fun>
 800d65a:	2800      	cmp	r0, #0
 800d65c:	d1f8      	bne.n	800d650 <__gethex+0x94>
 800d65e:	1b73      	subs	r3, r6, r5
 800d660:	009e      	lsls	r6, r3, #2
 800d662:	e004      	b.n	800d66e <__gethex+0xb2>
 800d664:	2400      	movs	r4, #0
 800d666:	4626      	mov	r6, r4
 800d668:	e7e1      	b.n	800d62e <__gethex+0x72>
 800d66a:	2e00      	cmp	r6, #0
 800d66c:	d1f7      	bne.n	800d65e <__gethex+0xa2>
 800d66e:	782b      	ldrb	r3, [r5, #0]
 800d670:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800d674:	2b50      	cmp	r3, #80	; 0x50
 800d676:	d13d      	bne.n	800d6f4 <__gethex+0x138>
 800d678:	786b      	ldrb	r3, [r5, #1]
 800d67a:	2b2b      	cmp	r3, #43	; 0x2b
 800d67c:	d02f      	beq.n	800d6de <__gethex+0x122>
 800d67e:	2b2d      	cmp	r3, #45	; 0x2d
 800d680:	d031      	beq.n	800d6e6 <__gethex+0x12a>
 800d682:	1c69      	adds	r1, r5, #1
 800d684:	f04f 0b00 	mov.w	fp, #0
 800d688:	7808      	ldrb	r0, [r1, #0]
 800d68a:	f7ff ff82 	bl	800d592 <__hexdig_fun>
 800d68e:	1e42      	subs	r2, r0, #1
 800d690:	b2d2      	uxtb	r2, r2
 800d692:	2a18      	cmp	r2, #24
 800d694:	d82e      	bhi.n	800d6f4 <__gethex+0x138>
 800d696:	f1a0 0210 	sub.w	r2, r0, #16
 800d69a:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d69e:	f7ff ff78 	bl	800d592 <__hexdig_fun>
 800d6a2:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800d6a6:	fa5f fc8c 	uxtb.w	ip, ip
 800d6aa:	f1bc 0f18 	cmp.w	ip, #24
 800d6ae:	d91d      	bls.n	800d6ec <__gethex+0x130>
 800d6b0:	f1bb 0f00 	cmp.w	fp, #0
 800d6b4:	d000      	beq.n	800d6b8 <__gethex+0xfc>
 800d6b6:	4252      	negs	r2, r2
 800d6b8:	4416      	add	r6, r2
 800d6ba:	f8ca 1000 	str.w	r1, [sl]
 800d6be:	b1dc      	cbz	r4, 800d6f8 <__gethex+0x13c>
 800d6c0:	9b01      	ldr	r3, [sp, #4]
 800d6c2:	2b00      	cmp	r3, #0
 800d6c4:	bf14      	ite	ne
 800d6c6:	f04f 0800 	movne.w	r8, #0
 800d6ca:	f04f 0806 	moveq.w	r8, #6
 800d6ce:	4640      	mov	r0, r8
 800d6d0:	b005      	add	sp, #20
 800d6d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6d6:	4645      	mov	r5, r8
 800d6d8:	4626      	mov	r6, r4
 800d6da:	2401      	movs	r4, #1
 800d6dc:	e7c7      	b.n	800d66e <__gethex+0xb2>
 800d6de:	f04f 0b00 	mov.w	fp, #0
 800d6e2:	1ca9      	adds	r1, r5, #2
 800d6e4:	e7d0      	b.n	800d688 <__gethex+0xcc>
 800d6e6:	f04f 0b01 	mov.w	fp, #1
 800d6ea:	e7fa      	b.n	800d6e2 <__gethex+0x126>
 800d6ec:	230a      	movs	r3, #10
 800d6ee:	fb03 0002 	mla	r0, r3, r2, r0
 800d6f2:	e7d0      	b.n	800d696 <__gethex+0xda>
 800d6f4:	4629      	mov	r1, r5
 800d6f6:	e7e0      	b.n	800d6ba <__gethex+0xfe>
 800d6f8:	eba5 0308 	sub.w	r3, r5, r8
 800d6fc:	4621      	mov	r1, r4
 800d6fe:	3b01      	subs	r3, #1
 800d700:	2b07      	cmp	r3, #7
 800d702:	dc0a      	bgt.n	800d71a <__gethex+0x15e>
 800d704:	4648      	mov	r0, r9
 800d706:	f7fd ff4b 	bl	800b5a0 <_Balloc>
 800d70a:	4604      	mov	r4, r0
 800d70c:	b940      	cbnz	r0, 800d720 <__gethex+0x164>
 800d70e:	4b62      	ldr	r3, [pc, #392]	; (800d898 <__gethex+0x2dc>)
 800d710:	4602      	mov	r2, r0
 800d712:	21e4      	movs	r1, #228	; 0xe4
 800d714:	4861      	ldr	r0, [pc, #388]	; (800d89c <__gethex+0x2e0>)
 800d716:	f7ff feb7 	bl	800d488 <__assert_func>
 800d71a:	3101      	adds	r1, #1
 800d71c:	105b      	asrs	r3, r3, #1
 800d71e:	e7ef      	b.n	800d700 <__gethex+0x144>
 800d720:	2300      	movs	r3, #0
 800d722:	f100 0a14 	add.w	sl, r0, #20
 800d726:	495b      	ldr	r1, [pc, #364]	; (800d894 <__gethex+0x2d8>)
 800d728:	469b      	mov	fp, r3
 800d72a:	f8cd a004 	str.w	sl, [sp, #4]
 800d72e:	45a8      	cmp	r8, r5
 800d730:	d342      	bcc.n	800d7b8 <__gethex+0x1fc>
 800d732:	9801      	ldr	r0, [sp, #4]
 800d734:	f840 bb04 	str.w	fp, [r0], #4
 800d738:	eba0 000a 	sub.w	r0, r0, sl
 800d73c:	1080      	asrs	r0, r0, #2
 800d73e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800d742:	6120      	str	r0, [r4, #16]
 800d744:	4658      	mov	r0, fp
 800d746:	f7fe f81f 	bl	800b788 <__hi0bits>
 800d74a:	683d      	ldr	r5, [r7, #0]
 800d74c:	eba8 0000 	sub.w	r0, r8, r0
 800d750:	42a8      	cmp	r0, r5
 800d752:	dd59      	ble.n	800d808 <__gethex+0x24c>
 800d754:	eba0 0805 	sub.w	r8, r0, r5
 800d758:	4620      	mov	r0, r4
 800d75a:	4641      	mov	r1, r8
 800d75c:	f7fe fbb8 	bl	800bed0 <__any_on>
 800d760:	4683      	mov	fp, r0
 800d762:	b1b8      	cbz	r0, 800d794 <__gethex+0x1d8>
 800d764:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 800d768:	f04f 0b01 	mov.w	fp, #1
 800d76c:	1159      	asrs	r1, r3, #5
 800d76e:	f003 021f 	and.w	r2, r3, #31
 800d772:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d776:	fa0b f202 	lsl.w	r2, fp, r2
 800d77a:	420a      	tst	r2, r1
 800d77c:	d00a      	beq.n	800d794 <__gethex+0x1d8>
 800d77e:	455b      	cmp	r3, fp
 800d780:	dd06      	ble.n	800d790 <__gethex+0x1d4>
 800d782:	f1a8 0102 	sub.w	r1, r8, #2
 800d786:	4620      	mov	r0, r4
 800d788:	f7fe fba2 	bl	800bed0 <__any_on>
 800d78c:	2800      	cmp	r0, #0
 800d78e:	d138      	bne.n	800d802 <__gethex+0x246>
 800d790:	f04f 0b02 	mov.w	fp, #2
 800d794:	4446      	add	r6, r8
 800d796:	4641      	mov	r1, r8
 800d798:	4620      	mov	r0, r4
 800d79a:	f7ff fea9 	bl	800d4f0 <rshift>
 800d79e:	68bb      	ldr	r3, [r7, #8]
 800d7a0:	42b3      	cmp	r3, r6
 800d7a2:	da41      	bge.n	800d828 <__gethex+0x26c>
 800d7a4:	4621      	mov	r1, r4
 800d7a6:	4648      	mov	r0, r9
 800d7a8:	f7fd ff3a 	bl	800b620 <_Bfree>
 800d7ac:	2300      	movs	r3, #0
 800d7ae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d7b0:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800d7b4:	6013      	str	r3, [r2, #0]
 800d7b6:	e78a      	b.n	800d6ce <__gethex+0x112>
 800d7b8:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800d7bc:	2a2e      	cmp	r2, #46	; 0x2e
 800d7be:	d014      	beq.n	800d7ea <__gethex+0x22e>
 800d7c0:	2b20      	cmp	r3, #32
 800d7c2:	d106      	bne.n	800d7d2 <__gethex+0x216>
 800d7c4:	9b01      	ldr	r3, [sp, #4]
 800d7c6:	f843 bb04 	str.w	fp, [r3], #4
 800d7ca:	f04f 0b00 	mov.w	fp, #0
 800d7ce:	9301      	str	r3, [sp, #4]
 800d7d0:	465b      	mov	r3, fp
 800d7d2:	7828      	ldrb	r0, [r5, #0]
 800d7d4:	9303      	str	r3, [sp, #12]
 800d7d6:	f7ff fedc 	bl	800d592 <__hexdig_fun>
 800d7da:	9b03      	ldr	r3, [sp, #12]
 800d7dc:	f000 000f 	and.w	r0, r0, #15
 800d7e0:	4098      	lsls	r0, r3
 800d7e2:	3304      	adds	r3, #4
 800d7e4:	ea4b 0b00 	orr.w	fp, fp, r0
 800d7e8:	e7a1      	b.n	800d72e <__gethex+0x172>
 800d7ea:	45a8      	cmp	r8, r5
 800d7ec:	d8e8      	bhi.n	800d7c0 <__gethex+0x204>
 800d7ee:	2201      	movs	r2, #1
 800d7f0:	4628      	mov	r0, r5
 800d7f2:	9303      	str	r3, [sp, #12]
 800d7f4:	f7ff fded 	bl	800d3d2 <strncmp>
 800d7f8:	4926      	ldr	r1, [pc, #152]	; (800d894 <__gethex+0x2d8>)
 800d7fa:	9b03      	ldr	r3, [sp, #12]
 800d7fc:	2800      	cmp	r0, #0
 800d7fe:	d1df      	bne.n	800d7c0 <__gethex+0x204>
 800d800:	e795      	b.n	800d72e <__gethex+0x172>
 800d802:	f04f 0b03 	mov.w	fp, #3
 800d806:	e7c5      	b.n	800d794 <__gethex+0x1d8>
 800d808:	da0b      	bge.n	800d822 <__gethex+0x266>
 800d80a:	eba5 0800 	sub.w	r8, r5, r0
 800d80e:	4621      	mov	r1, r4
 800d810:	4648      	mov	r0, r9
 800d812:	4642      	mov	r2, r8
 800d814:	eba6 0608 	sub.w	r6, r6, r8
 800d818:	f7fe f91e 	bl	800ba58 <__lshift>
 800d81c:	4604      	mov	r4, r0
 800d81e:	f100 0a14 	add.w	sl, r0, #20
 800d822:	f04f 0b00 	mov.w	fp, #0
 800d826:	e7ba      	b.n	800d79e <__gethex+0x1e2>
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	42b3      	cmp	r3, r6
 800d82c:	dd74      	ble.n	800d918 <__gethex+0x35c>
 800d82e:	1b9e      	subs	r6, r3, r6
 800d830:	42b5      	cmp	r5, r6
 800d832:	dc35      	bgt.n	800d8a0 <__gethex+0x2e4>
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	2b02      	cmp	r3, #2
 800d838:	d023      	beq.n	800d882 <__gethex+0x2c6>
 800d83a:	2b03      	cmp	r3, #3
 800d83c:	d025      	beq.n	800d88a <__gethex+0x2ce>
 800d83e:	2b01      	cmp	r3, #1
 800d840:	d115      	bne.n	800d86e <__gethex+0x2b2>
 800d842:	42b5      	cmp	r5, r6
 800d844:	d113      	bne.n	800d86e <__gethex+0x2b2>
 800d846:	2d01      	cmp	r5, #1
 800d848:	d10b      	bne.n	800d862 <__gethex+0x2a6>
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	f04f 0862 	mov.w	r8, #98	; 0x62
 800d850:	9a02      	ldr	r2, [sp, #8]
 800d852:	6013      	str	r3, [r2, #0]
 800d854:	2301      	movs	r3, #1
 800d856:	6123      	str	r3, [r4, #16]
 800d858:	f8ca 3000 	str.w	r3, [sl]
 800d85c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d85e:	601c      	str	r4, [r3, #0]
 800d860:	e735      	b.n	800d6ce <__gethex+0x112>
 800d862:	1e69      	subs	r1, r5, #1
 800d864:	4620      	mov	r0, r4
 800d866:	f7fe fb33 	bl	800bed0 <__any_on>
 800d86a:	2800      	cmp	r0, #0
 800d86c:	d1ed      	bne.n	800d84a <__gethex+0x28e>
 800d86e:	4621      	mov	r1, r4
 800d870:	4648      	mov	r0, r9
 800d872:	f7fd fed5 	bl	800b620 <_Bfree>
 800d876:	2300      	movs	r3, #0
 800d878:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d87a:	f04f 0850 	mov.w	r8, #80	; 0x50
 800d87e:	6013      	str	r3, [r2, #0]
 800d880:	e725      	b.n	800d6ce <__gethex+0x112>
 800d882:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d884:	2b00      	cmp	r3, #0
 800d886:	d1f2      	bne.n	800d86e <__gethex+0x2b2>
 800d888:	e7df      	b.n	800d84a <__gethex+0x28e>
 800d88a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	d1dc      	bne.n	800d84a <__gethex+0x28e>
 800d890:	e7ed      	b.n	800d86e <__gethex+0x2b2>
 800d892:	bf00      	nop
 800d894:	0800f4cc 	.word	0x0800f4cc
 800d898:	0800f361 	.word	0x0800f361
 800d89c:	0800f676 	.word	0x0800f676
 800d8a0:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 800d8a4:	f1bb 0f00 	cmp.w	fp, #0
 800d8a8:	d133      	bne.n	800d912 <__gethex+0x356>
 800d8aa:	f1b8 0f00 	cmp.w	r8, #0
 800d8ae:	d004      	beq.n	800d8ba <__gethex+0x2fe>
 800d8b0:	4641      	mov	r1, r8
 800d8b2:	4620      	mov	r0, r4
 800d8b4:	f7fe fb0c 	bl	800bed0 <__any_on>
 800d8b8:	4683      	mov	fp, r0
 800d8ba:	ea4f 1268 	mov.w	r2, r8, asr #5
 800d8be:	2301      	movs	r3, #1
 800d8c0:	f008 081f 	and.w	r8, r8, #31
 800d8c4:	4631      	mov	r1, r6
 800d8c6:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d8ca:	4620      	mov	r0, r4
 800d8cc:	fa03 f308 	lsl.w	r3, r3, r8
 800d8d0:	1bad      	subs	r5, r5, r6
 800d8d2:	f04f 0802 	mov.w	r8, #2
 800d8d6:	4213      	tst	r3, r2
 800d8d8:	bf18      	it	ne
 800d8da:	f04b 0b02 	orrne.w	fp, fp, #2
 800d8de:	f7ff fe07 	bl	800d4f0 <rshift>
 800d8e2:	687e      	ldr	r6, [r7, #4]
 800d8e4:	f1bb 0f00 	cmp.w	fp, #0
 800d8e8:	d04a      	beq.n	800d980 <__gethex+0x3c4>
 800d8ea:	68fb      	ldr	r3, [r7, #12]
 800d8ec:	2b02      	cmp	r3, #2
 800d8ee:	d016      	beq.n	800d91e <__gethex+0x362>
 800d8f0:	2b03      	cmp	r3, #3
 800d8f2:	d018      	beq.n	800d926 <__gethex+0x36a>
 800d8f4:	2b01      	cmp	r3, #1
 800d8f6:	d109      	bne.n	800d90c <__gethex+0x350>
 800d8f8:	f01b 0f02 	tst.w	fp, #2
 800d8fc:	d006      	beq.n	800d90c <__gethex+0x350>
 800d8fe:	f8da 3000 	ldr.w	r3, [sl]
 800d902:	ea4b 0b03 	orr.w	fp, fp, r3
 800d906:	f01b 0f01 	tst.w	fp, #1
 800d90a:	d10f      	bne.n	800d92c <__gethex+0x370>
 800d90c:	f048 0810 	orr.w	r8, r8, #16
 800d910:	e036      	b.n	800d980 <__gethex+0x3c4>
 800d912:	f04f 0b01 	mov.w	fp, #1
 800d916:	e7d0      	b.n	800d8ba <__gethex+0x2fe>
 800d918:	f04f 0801 	mov.w	r8, #1
 800d91c:	e7e2      	b.n	800d8e4 <__gethex+0x328>
 800d91e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d920:	f1c3 0301 	rsb	r3, r3, #1
 800d924:	930f      	str	r3, [sp, #60]	; 0x3c
 800d926:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d0ef      	beq.n	800d90c <__gethex+0x350>
 800d92c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d930:	f104 0214 	add.w	r2, r4, #20
 800d934:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800d938:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800d93c:	9301      	str	r3, [sp, #4]
 800d93e:	2300      	movs	r3, #0
 800d940:	4694      	mov	ip, r2
 800d942:	f852 1b04 	ldr.w	r1, [r2], #4
 800d946:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 800d94a:	d01e      	beq.n	800d98a <__gethex+0x3ce>
 800d94c:	3101      	adds	r1, #1
 800d94e:	f8cc 1000 	str.w	r1, [ip]
 800d952:	f1b8 0f02 	cmp.w	r8, #2
 800d956:	f104 0214 	add.w	r2, r4, #20
 800d95a:	d13d      	bne.n	800d9d8 <__gethex+0x41c>
 800d95c:	683b      	ldr	r3, [r7, #0]
 800d95e:	3b01      	subs	r3, #1
 800d960:	42ab      	cmp	r3, r5
 800d962:	d10b      	bne.n	800d97c <__gethex+0x3c0>
 800d964:	1169      	asrs	r1, r5, #5
 800d966:	2301      	movs	r3, #1
 800d968:	f005 051f 	and.w	r5, r5, #31
 800d96c:	fa03 f505 	lsl.w	r5, r3, r5
 800d970:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d974:	421d      	tst	r5, r3
 800d976:	bf18      	it	ne
 800d978:	f04f 0801 	movne.w	r8, #1
 800d97c:	f048 0820 	orr.w	r8, r8, #32
 800d980:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d982:	601c      	str	r4, [r3, #0]
 800d984:	9b02      	ldr	r3, [sp, #8]
 800d986:	601e      	str	r6, [r3, #0]
 800d988:	e6a1      	b.n	800d6ce <__gethex+0x112>
 800d98a:	4290      	cmp	r0, r2
 800d98c:	f842 3c04 	str.w	r3, [r2, #-4]
 800d990:	d8d6      	bhi.n	800d940 <__gethex+0x384>
 800d992:	68a2      	ldr	r2, [r4, #8]
 800d994:	4593      	cmp	fp, r2
 800d996:	db17      	blt.n	800d9c8 <__gethex+0x40c>
 800d998:	6861      	ldr	r1, [r4, #4]
 800d99a:	4648      	mov	r0, r9
 800d99c:	3101      	adds	r1, #1
 800d99e:	f7fd fdff 	bl	800b5a0 <_Balloc>
 800d9a2:	4682      	mov	sl, r0
 800d9a4:	b918      	cbnz	r0, 800d9ae <__gethex+0x3f2>
 800d9a6:	4b1b      	ldr	r3, [pc, #108]	; (800da14 <__gethex+0x458>)
 800d9a8:	4602      	mov	r2, r0
 800d9aa:	2184      	movs	r1, #132	; 0x84
 800d9ac:	e6b2      	b.n	800d714 <__gethex+0x158>
 800d9ae:	6922      	ldr	r2, [r4, #16]
 800d9b0:	f104 010c 	add.w	r1, r4, #12
 800d9b4:	300c      	adds	r0, #12
 800d9b6:	3202      	adds	r2, #2
 800d9b8:	0092      	lsls	r2, r2, #2
 800d9ba:	f7ff fd4f 	bl	800d45c <memcpy>
 800d9be:	4621      	mov	r1, r4
 800d9c0:	4654      	mov	r4, sl
 800d9c2:	4648      	mov	r0, r9
 800d9c4:	f7fd fe2c 	bl	800b620 <_Bfree>
 800d9c8:	6922      	ldr	r2, [r4, #16]
 800d9ca:	1c51      	adds	r1, r2, #1
 800d9cc:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800d9d0:	6121      	str	r1, [r4, #16]
 800d9d2:	2101      	movs	r1, #1
 800d9d4:	6151      	str	r1, [r2, #20]
 800d9d6:	e7bc      	b.n	800d952 <__gethex+0x396>
 800d9d8:	6921      	ldr	r1, [r4, #16]
 800d9da:	4559      	cmp	r1, fp
 800d9dc:	dd0b      	ble.n	800d9f6 <__gethex+0x43a>
 800d9de:	2101      	movs	r1, #1
 800d9e0:	4620      	mov	r0, r4
 800d9e2:	f7ff fd85 	bl	800d4f0 <rshift>
 800d9e6:	3601      	adds	r6, #1
 800d9e8:	68bb      	ldr	r3, [r7, #8]
 800d9ea:	42b3      	cmp	r3, r6
 800d9ec:	f6ff aeda 	blt.w	800d7a4 <__gethex+0x1e8>
 800d9f0:	f04f 0801 	mov.w	r8, #1
 800d9f4:	e7c2      	b.n	800d97c <__gethex+0x3c0>
 800d9f6:	f015 051f 	ands.w	r5, r5, #31
 800d9fa:	d0f9      	beq.n	800d9f0 <__gethex+0x434>
 800d9fc:	9b01      	ldr	r3, [sp, #4]
 800d9fe:	f1c5 0520 	rsb	r5, r5, #32
 800da02:	441a      	add	r2, r3
 800da04:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800da08:	f7fd febe 	bl	800b788 <__hi0bits>
 800da0c:	42a8      	cmp	r0, r5
 800da0e:	dbe6      	blt.n	800d9de <__gethex+0x422>
 800da10:	e7ee      	b.n	800d9f0 <__gethex+0x434>
 800da12:	bf00      	nop
 800da14:	0800f361 	.word	0x0800f361

0800da18 <L_shift>:
 800da18:	f1c2 0208 	rsb	r2, r2, #8
 800da1c:	0092      	lsls	r2, r2, #2
 800da1e:	b570      	push	{r4, r5, r6, lr}
 800da20:	f1c2 0620 	rsb	r6, r2, #32
 800da24:	6843      	ldr	r3, [r0, #4]
 800da26:	6804      	ldr	r4, [r0, #0]
 800da28:	fa03 f506 	lsl.w	r5, r3, r6
 800da2c:	40d3      	lsrs	r3, r2
 800da2e:	432c      	orrs	r4, r5
 800da30:	6004      	str	r4, [r0, #0]
 800da32:	f840 3f04 	str.w	r3, [r0, #4]!
 800da36:	4288      	cmp	r0, r1
 800da38:	d3f4      	bcc.n	800da24 <L_shift+0xc>
 800da3a:	bd70      	pop	{r4, r5, r6, pc}

0800da3c <__match>:
 800da3c:	6803      	ldr	r3, [r0, #0]
 800da3e:	3301      	adds	r3, #1
 800da40:	b530      	push	{r4, r5, lr}
 800da42:	f811 4b01 	ldrb.w	r4, [r1], #1
 800da46:	b914      	cbnz	r4, 800da4e <__match+0x12>
 800da48:	6003      	str	r3, [r0, #0]
 800da4a:	2001      	movs	r0, #1
 800da4c:	bd30      	pop	{r4, r5, pc}
 800da4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800da52:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800da56:	2d19      	cmp	r5, #25
 800da58:	bf98      	it	ls
 800da5a:	3220      	addls	r2, #32
 800da5c:	42a2      	cmp	r2, r4
 800da5e:	d0f0      	beq.n	800da42 <__match+0x6>
 800da60:	2000      	movs	r0, #0
 800da62:	e7f3      	b.n	800da4c <__match+0x10>

0800da64 <__hexnan>:
 800da64:	680b      	ldr	r3, [r1, #0]
 800da66:	6801      	ldr	r1, [r0, #0]
 800da68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da6c:	115e      	asrs	r6, r3, #5
 800da6e:	f013 031f 	ands.w	r3, r3, #31
 800da72:	f04f 0500 	mov.w	r5, #0
 800da76:	b087      	sub	sp, #28
 800da78:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800da7c:	4682      	mov	sl, r0
 800da7e:	4690      	mov	r8, r2
 800da80:	46ab      	mov	fp, r5
 800da82:	bf18      	it	ne
 800da84:	3604      	addne	r6, #4
 800da86:	9301      	str	r3, [sp, #4]
 800da88:	9502      	str	r5, [sp, #8]
 800da8a:	1f37      	subs	r7, r6, #4
 800da8c:	f846 5c04 	str.w	r5, [r6, #-4]
 800da90:	46b9      	mov	r9, r7
 800da92:	463c      	mov	r4, r7
 800da94:	1c4b      	adds	r3, r1, #1
 800da96:	784a      	ldrb	r2, [r1, #1]
 800da98:	9303      	str	r3, [sp, #12]
 800da9a:	b342      	cbz	r2, 800daee <__hexnan+0x8a>
 800da9c:	4610      	mov	r0, r2
 800da9e:	9105      	str	r1, [sp, #20]
 800daa0:	9204      	str	r2, [sp, #16]
 800daa2:	f7ff fd76 	bl	800d592 <__hexdig_fun>
 800daa6:	2800      	cmp	r0, #0
 800daa8:	d14f      	bne.n	800db4a <__hexnan+0xe6>
 800daaa:	9a04      	ldr	r2, [sp, #16]
 800daac:	9905      	ldr	r1, [sp, #20]
 800daae:	2a20      	cmp	r2, #32
 800dab0:	d818      	bhi.n	800dae4 <__hexnan+0x80>
 800dab2:	9b02      	ldr	r3, [sp, #8]
 800dab4:	459b      	cmp	fp, r3
 800dab6:	dd13      	ble.n	800dae0 <__hexnan+0x7c>
 800dab8:	454c      	cmp	r4, r9
 800daba:	d206      	bcs.n	800daca <__hexnan+0x66>
 800dabc:	2d07      	cmp	r5, #7
 800dabe:	dc04      	bgt.n	800daca <__hexnan+0x66>
 800dac0:	462a      	mov	r2, r5
 800dac2:	4649      	mov	r1, r9
 800dac4:	4620      	mov	r0, r4
 800dac6:	f7ff ffa7 	bl	800da18 <L_shift>
 800daca:	4544      	cmp	r4, r8
 800dacc:	d94f      	bls.n	800db6e <__hexnan+0x10a>
 800dace:	2300      	movs	r3, #0
 800dad0:	f1a4 0904 	sub.w	r9, r4, #4
 800dad4:	f8cd b008 	str.w	fp, [sp, #8]
 800dad8:	f844 3c04 	str.w	r3, [r4, #-4]
 800dadc:	461d      	mov	r5, r3
 800dade:	464c      	mov	r4, r9
 800dae0:	9903      	ldr	r1, [sp, #12]
 800dae2:	e7d7      	b.n	800da94 <__hexnan+0x30>
 800dae4:	2a29      	cmp	r2, #41	; 0x29
 800dae6:	d154      	bne.n	800db92 <__hexnan+0x12e>
 800dae8:	3102      	adds	r1, #2
 800daea:	f8ca 1000 	str.w	r1, [sl]
 800daee:	f1bb 0f00 	cmp.w	fp, #0
 800daf2:	d04e      	beq.n	800db92 <__hexnan+0x12e>
 800daf4:	454c      	cmp	r4, r9
 800daf6:	d206      	bcs.n	800db06 <__hexnan+0xa2>
 800daf8:	2d07      	cmp	r5, #7
 800dafa:	dc04      	bgt.n	800db06 <__hexnan+0xa2>
 800dafc:	462a      	mov	r2, r5
 800dafe:	4649      	mov	r1, r9
 800db00:	4620      	mov	r0, r4
 800db02:	f7ff ff89 	bl	800da18 <L_shift>
 800db06:	4544      	cmp	r4, r8
 800db08:	d933      	bls.n	800db72 <__hexnan+0x10e>
 800db0a:	f1a8 0204 	sub.w	r2, r8, #4
 800db0e:	4623      	mov	r3, r4
 800db10:	f853 1b04 	ldr.w	r1, [r3], #4
 800db14:	429f      	cmp	r7, r3
 800db16:	f842 1f04 	str.w	r1, [r2, #4]!
 800db1a:	d2f9      	bcs.n	800db10 <__hexnan+0xac>
 800db1c:	1b3b      	subs	r3, r7, r4
 800db1e:	3e03      	subs	r6, #3
 800db20:	3401      	adds	r4, #1
 800db22:	2200      	movs	r2, #0
 800db24:	f023 0303 	bic.w	r3, r3, #3
 800db28:	3304      	adds	r3, #4
 800db2a:	42a6      	cmp	r6, r4
 800db2c:	bf38      	it	cc
 800db2e:	2304      	movcc	r3, #4
 800db30:	4443      	add	r3, r8
 800db32:	f843 2b04 	str.w	r2, [r3], #4
 800db36:	429f      	cmp	r7, r3
 800db38:	d2fb      	bcs.n	800db32 <__hexnan+0xce>
 800db3a:	683b      	ldr	r3, [r7, #0]
 800db3c:	b91b      	cbnz	r3, 800db46 <__hexnan+0xe2>
 800db3e:	4547      	cmp	r7, r8
 800db40:	d125      	bne.n	800db8e <__hexnan+0x12a>
 800db42:	2301      	movs	r3, #1
 800db44:	603b      	str	r3, [r7, #0]
 800db46:	2005      	movs	r0, #5
 800db48:	e024      	b.n	800db94 <__hexnan+0x130>
 800db4a:	3501      	adds	r5, #1
 800db4c:	f10b 0b01 	add.w	fp, fp, #1
 800db50:	2d08      	cmp	r5, #8
 800db52:	dd05      	ble.n	800db60 <__hexnan+0xfc>
 800db54:	4544      	cmp	r4, r8
 800db56:	d9c3      	bls.n	800dae0 <__hexnan+0x7c>
 800db58:	2300      	movs	r3, #0
 800db5a:	3c04      	subs	r4, #4
 800db5c:	2501      	movs	r5, #1
 800db5e:	6023      	str	r3, [r4, #0]
 800db60:	6822      	ldr	r2, [r4, #0]
 800db62:	f000 000f 	and.w	r0, r0, #15
 800db66:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800db6a:	6020      	str	r0, [r4, #0]
 800db6c:	e7b8      	b.n	800dae0 <__hexnan+0x7c>
 800db6e:	2508      	movs	r5, #8
 800db70:	e7b6      	b.n	800dae0 <__hexnan+0x7c>
 800db72:	9b01      	ldr	r3, [sp, #4]
 800db74:	2b00      	cmp	r3, #0
 800db76:	d0e0      	beq.n	800db3a <__hexnan+0xd6>
 800db78:	f1c3 0320 	rsb	r3, r3, #32
 800db7c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800db80:	40da      	lsrs	r2, r3
 800db82:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800db86:	4013      	ands	r3, r2
 800db88:	f846 3c04 	str.w	r3, [r6, #-4]
 800db8c:	e7d5      	b.n	800db3a <__hexnan+0xd6>
 800db8e:	3f04      	subs	r7, #4
 800db90:	e7d3      	b.n	800db3a <__hexnan+0xd6>
 800db92:	2004      	movs	r0, #4
 800db94:	b007      	add	sp, #28
 800db96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800db9a <__ascii_mbtowc>:
 800db9a:	b082      	sub	sp, #8
 800db9c:	b901      	cbnz	r1, 800dba0 <__ascii_mbtowc+0x6>
 800db9e:	a901      	add	r1, sp, #4
 800dba0:	b142      	cbz	r2, 800dbb4 <__ascii_mbtowc+0x1a>
 800dba2:	b14b      	cbz	r3, 800dbb8 <__ascii_mbtowc+0x1e>
 800dba4:	7813      	ldrb	r3, [r2, #0]
 800dba6:	600b      	str	r3, [r1, #0]
 800dba8:	7812      	ldrb	r2, [r2, #0]
 800dbaa:	1e10      	subs	r0, r2, #0
 800dbac:	bf18      	it	ne
 800dbae:	2001      	movne	r0, #1
 800dbb0:	b002      	add	sp, #8
 800dbb2:	4770      	bx	lr
 800dbb4:	4610      	mov	r0, r2
 800dbb6:	e7fb      	b.n	800dbb0 <__ascii_mbtowc+0x16>
 800dbb8:	f06f 0001 	mvn.w	r0, #1
 800dbbc:	e7f8      	b.n	800dbb0 <__ascii_mbtowc+0x16>

0800dbbe <_realloc_r>:
 800dbbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dbc2:	4680      	mov	r8, r0
 800dbc4:	4614      	mov	r4, r2
 800dbc6:	460e      	mov	r6, r1
 800dbc8:	b921      	cbnz	r1, 800dbd4 <_realloc_r+0x16>
 800dbca:	4611      	mov	r1, r2
 800dbcc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dbd0:	f7fd bc5a 	b.w	800b488 <_malloc_r>
 800dbd4:	b92a      	cbnz	r2, 800dbe2 <_realloc_r+0x24>
 800dbd6:	4625      	mov	r5, r4
 800dbd8:	f7fd fbe2 	bl	800b3a0 <_free_r>
 800dbdc:	4628      	mov	r0, r5
 800dbde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dbe2:	f000 f842 	bl	800dc6a <_malloc_usable_size_r>
 800dbe6:	4284      	cmp	r4, r0
 800dbe8:	4607      	mov	r7, r0
 800dbea:	d802      	bhi.n	800dbf2 <_realloc_r+0x34>
 800dbec:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800dbf0:	d812      	bhi.n	800dc18 <_realloc_r+0x5a>
 800dbf2:	4621      	mov	r1, r4
 800dbf4:	4640      	mov	r0, r8
 800dbf6:	f7fd fc47 	bl	800b488 <_malloc_r>
 800dbfa:	4605      	mov	r5, r0
 800dbfc:	2800      	cmp	r0, #0
 800dbfe:	d0ed      	beq.n	800dbdc <_realloc_r+0x1e>
 800dc00:	42bc      	cmp	r4, r7
 800dc02:	4622      	mov	r2, r4
 800dc04:	4631      	mov	r1, r6
 800dc06:	bf28      	it	cs
 800dc08:	463a      	movcs	r2, r7
 800dc0a:	f7ff fc27 	bl	800d45c <memcpy>
 800dc0e:	4631      	mov	r1, r6
 800dc10:	4640      	mov	r0, r8
 800dc12:	f7fd fbc5 	bl	800b3a0 <_free_r>
 800dc16:	e7e1      	b.n	800dbdc <_realloc_r+0x1e>
 800dc18:	4635      	mov	r5, r6
 800dc1a:	e7df      	b.n	800dbdc <_realloc_r+0x1e>

0800dc1c <__ascii_wctomb>:
 800dc1c:	b149      	cbz	r1, 800dc32 <__ascii_wctomb+0x16>
 800dc1e:	2aff      	cmp	r2, #255	; 0xff
 800dc20:	bf8d      	iteet	hi
 800dc22:	238a      	movhi	r3, #138	; 0x8a
 800dc24:	2001      	movls	r0, #1
 800dc26:	700a      	strbls	r2, [r1, #0]
 800dc28:	6003      	strhi	r3, [r0, #0]
 800dc2a:	bf88      	it	hi
 800dc2c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800dc30:	4770      	bx	lr
 800dc32:	4608      	mov	r0, r1
 800dc34:	4770      	bx	lr
	...

0800dc38 <fiprintf>:
 800dc38:	b40e      	push	{r1, r2, r3}
 800dc3a:	b503      	push	{r0, r1, lr}
 800dc3c:	ab03      	add	r3, sp, #12
 800dc3e:	4601      	mov	r1, r0
 800dc40:	4805      	ldr	r0, [pc, #20]	; (800dc58 <fiprintf+0x20>)
 800dc42:	f853 2b04 	ldr.w	r2, [r3], #4
 800dc46:	6800      	ldr	r0, [r0, #0]
 800dc48:	9301      	str	r3, [sp, #4]
 800dc4a:	f7ff f981 	bl	800cf50 <_vfiprintf_r>
 800dc4e:	b002      	add	sp, #8
 800dc50:	f85d eb04 	ldr.w	lr, [sp], #4
 800dc54:	b003      	add	sp, #12
 800dc56:	4770      	bx	lr
 800dc58:	20000074 	.word	0x20000074

0800dc5c <abort>:
 800dc5c:	2006      	movs	r0, #6
 800dc5e:	b508      	push	{r3, lr}
 800dc60:	f000 f834 	bl	800dccc <raise>
 800dc64:	2001      	movs	r0, #1
 800dc66:	f7f4 f973 	bl	8001f50 <_exit>

0800dc6a <_malloc_usable_size_r>:
 800dc6a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dc6e:	1f18      	subs	r0, r3, #4
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	bfbc      	itt	lt
 800dc74:	580b      	ldrlt	r3, [r1, r0]
 800dc76:	18c0      	addlt	r0, r0, r3
 800dc78:	4770      	bx	lr

0800dc7a <_raise_r>:
 800dc7a:	291f      	cmp	r1, #31
 800dc7c:	b538      	push	{r3, r4, r5, lr}
 800dc7e:	4604      	mov	r4, r0
 800dc80:	460d      	mov	r5, r1
 800dc82:	d904      	bls.n	800dc8e <_raise_r+0x14>
 800dc84:	2316      	movs	r3, #22
 800dc86:	6003      	str	r3, [r0, #0]
 800dc88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dc8c:	bd38      	pop	{r3, r4, r5, pc}
 800dc8e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800dc90:	b112      	cbz	r2, 800dc98 <_raise_r+0x1e>
 800dc92:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dc96:	b94b      	cbnz	r3, 800dcac <_raise_r+0x32>
 800dc98:	4620      	mov	r0, r4
 800dc9a:	f000 f831 	bl	800dd00 <_getpid_r>
 800dc9e:	462a      	mov	r2, r5
 800dca0:	4601      	mov	r1, r0
 800dca2:	4620      	mov	r0, r4
 800dca4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dca8:	f000 b818 	b.w	800dcdc <_kill_r>
 800dcac:	2b01      	cmp	r3, #1
 800dcae:	d00a      	beq.n	800dcc6 <_raise_r+0x4c>
 800dcb0:	1c59      	adds	r1, r3, #1
 800dcb2:	d103      	bne.n	800dcbc <_raise_r+0x42>
 800dcb4:	2316      	movs	r3, #22
 800dcb6:	6003      	str	r3, [r0, #0]
 800dcb8:	2001      	movs	r0, #1
 800dcba:	e7e7      	b.n	800dc8c <_raise_r+0x12>
 800dcbc:	2400      	movs	r4, #0
 800dcbe:	4628      	mov	r0, r5
 800dcc0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800dcc4:	4798      	blx	r3
 800dcc6:	2000      	movs	r0, #0
 800dcc8:	e7e0      	b.n	800dc8c <_raise_r+0x12>
	...

0800dccc <raise>:
 800dccc:	4b02      	ldr	r3, [pc, #8]	; (800dcd8 <raise+0xc>)
 800dcce:	4601      	mov	r1, r0
 800dcd0:	6818      	ldr	r0, [r3, #0]
 800dcd2:	f7ff bfd2 	b.w	800dc7a <_raise_r>
 800dcd6:	bf00      	nop
 800dcd8:	20000074 	.word	0x20000074

0800dcdc <_kill_r>:
 800dcdc:	b538      	push	{r3, r4, r5, lr}
 800dcde:	2300      	movs	r3, #0
 800dce0:	4d06      	ldr	r5, [pc, #24]	; (800dcfc <_kill_r+0x20>)
 800dce2:	4604      	mov	r4, r0
 800dce4:	4608      	mov	r0, r1
 800dce6:	4611      	mov	r1, r2
 800dce8:	602b      	str	r3, [r5, #0]
 800dcea:	f7f4 f921 	bl	8001f30 <_kill>
 800dcee:	1c43      	adds	r3, r0, #1
 800dcf0:	d102      	bne.n	800dcf8 <_kill_r+0x1c>
 800dcf2:	682b      	ldr	r3, [r5, #0]
 800dcf4:	b103      	cbz	r3, 800dcf8 <_kill_r+0x1c>
 800dcf6:	6023      	str	r3, [r4, #0]
 800dcf8:	bd38      	pop	{r3, r4, r5, pc}
 800dcfa:	bf00      	nop
 800dcfc:	20001f18 	.word	0x20001f18

0800dd00 <_getpid_r>:
 800dd00:	f7f4 b90e 	b.w	8001f20 <_getpid>
 800dd04:	0000      	movs	r0, r0
	...

0800dd08 <exp>:
 800dd08:	b538      	push	{r3, r4, r5, lr}
 800dd0a:	ec55 4b10 	vmov	r4, r5, d0
 800dd0e:	ed2d 8b02 	vpush	{d8}
 800dd12:	f000 f895 	bl	800de40 <__ieee754_exp>
 800dd16:	eeb0 8a40 	vmov.f32	s16, s0
 800dd1a:	eef0 8a60 	vmov.f32	s17, s1
 800dd1e:	ec45 4b10 	vmov	d0, r4, r5
 800dd22:	f000 f87f 	bl	800de24 <finite>
 800dd26:	b168      	cbz	r0, 800dd44 <exp+0x3c>
 800dd28:	4620      	mov	r0, r4
 800dd2a:	4629      	mov	r1, r5
 800dd2c:	a316      	add	r3, pc, #88	; (adr r3, 800dd88 <exp+0x80>)
 800dd2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd32:	f7f2 fef5 	bl	8000b20 <__aeabi_dcmpgt>
 800dd36:	b160      	cbz	r0, 800dd52 <exp+0x4a>
 800dd38:	f7fc fc6e 	bl	800a618 <__errno>
 800dd3c:	2322      	movs	r3, #34	; 0x22
 800dd3e:	ed9f 8b0e 	vldr	d8, [pc, #56]	; 800dd78 <exp+0x70>
 800dd42:	6003      	str	r3, [r0, #0]
 800dd44:	eeb0 0a48 	vmov.f32	s0, s16
 800dd48:	eef0 0a68 	vmov.f32	s1, s17
 800dd4c:	ecbd 8b02 	vpop	{d8}
 800dd50:	bd38      	pop	{r3, r4, r5, pc}
 800dd52:	a30f      	add	r3, pc, #60	; (adr r3, 800dd90 <exp+0x88>)
 800dd54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd58:	4620      	mov	r0, r4
 800dd5a:	4629      	mov	r1, r5
 800dd5c:	f7f2 fec2 	bl	8000ae4 <__aeabi_dcmplt>
 800dd60:	2800      	cmp	r0, #0
 800dd62:	d0ef      	beq.n	800dd44 <exp+0x3c>
 800dd64:	f7fc fc58 	bl	800a618 <__errno>
 800dd68:	2322      	movs	r3, #34	; 0x22
 800dd6a:	ed9f 8b05 	vldr	d8, [pc, #20]	; 800dd80 <exp+0x78>
 800dd6e:	6003      	str	r3, [r0, #0]
 800dd70:	e7e8      	b.n	800dd44 <exp+0x3c>
 800dd72:	bf00      	nop
 800dd74:	f3af 8000 	nop.w
 800dd78:	00000000 	.word	0x00000000
 800dd7c:	7ff00000 	.word	0x7ff00000
	...
 800dd88:	fefa39ef 	.word	0xfefa39ef
 800dd8c:	40862e42 	.word	0x40862e42
 800dd90:	d52d3051 	.word	0xd52d3051
 800dd94:	c0874910 	.word	0xc0874910

0800dd98 <sinf>:
 800dd98:	ee10 3a10 	vmov	r3, s0
 800dd9c:	b507      	push	{r0, r1, r2, lr}
 800dd9e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800dda2:	4a1e      	ldr	r2, [pc, #120]	; (800de1c <sinf+0x84>)
 800dda4:	4293      	cmp	r3, r2
 800dda6:	dc07      	bgt.n	800ddb8 <sinf+0x20>
 800dda8:	2000      	movs	r0, #0
 800ddaa:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800de20 <sinf+0x88>
 800ddae:	b003      	add	sp, #12
 800ddb0:	f85d eb04 	ldr.w	lr, [sp], #4
 800ddb4:	f000 ba20 	b.w	800e1f8 <__kernel_sinf>
 800ddb8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800ddbc:	db04      	blt.n	800ddc8 <sinf+0x30>
 800ddbe:	ee30 0a40 	vsub.f32	s0, s0, s0
 800ddc2:	b003      	add	sp, #12
 800ddc4:	f85d fb04 	ldr.w	pc, [sp], #4
 800ddc8:	4668      	mov	r0, sp
 800ddca:	f000 fa5d 	bl	800e288 <__ieee754_rem_pio2f>
 800ddce:	f000 0003 	and.w	r0, r0, #3
 800ddd2:	2801      	cmp	r0, #1
 800ddd4:	d00a      	beq.n	800ddec <sinf+0x54>
 800ddd6:	2802      	cmp	r0, #2
 800ddd8:	d00f      	beq.n	800ddfa <sinf+0x62>
 800ddda:	b9c0      	cbnz	r0, 800de0e <sinf+0x76>
 800dddc:	2001      	movs	r0, #1
 800ddde:	eddd 0a01 	vldr	s1, [sp, #4]
 800dde2:	ed9d 0a00 	vldr	s0, [sp]
 800dde6:	f000 fa07 	bl	800e1f8 <__kernel_sinf>
 800ddea:	e7ea      	b.n	800ddc2 <sinf+0x2a>
 800ddec:	eddd 0a01 	vldr	s1, [sp, #4]
 800ddf0:	ed9d 0a00 	vldr	s0, [sp]
 800ddf4:	f000 f9a2 	bl	800e13c <__kernel_cosf>
 800ddf8:	e7e3      	b.n	800ddc2 <sinf+0x2a>
 800ddfa:	2001      	movs	r0, #1
 800ddfc:	eddd 0a01 	vldr	s1, [sp, #4]
 800de00:	ed9d 0a00 	vldr	s0, [sp]
 800de04:	f000 f9f8 	bl	800e1f8 <__kernel_sinf>
 800de08:	eeb1 0a40 	vneg.f32	s0, s0
 800de0c:	e7d9      	b.n	800ddc2 <sinf+0x2a>
 800de0e:	eddd 0a01 	vldr	s1, [sp, #4]
 800de12:	ed9d 0a00 	vldr	s0, [sp]
 800de16:	f000 f991 	bl	800e13c <__kernel_cosf>
 800de1a:	e7f5      	b.n	800de08 <sinf+0x70>
 800de1c:	3f490fd8 	.word	0x3f490fd8
 800de20:	00000000 	.word	0x00000000

0800de24 <finite>:
 800de24:	b082      	sub	sp, #8
 800de26:	ed8d 0b00 	vstr	d0, [sp]
 800de2a:	9801      	ldr	r0, [sp, #4]
 800de2c:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800de30:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800de34:	0fc0      	lsrs	r0, r0, #31
 800de36:	b002      	add	sp, #8
 800de38:	4770      	bx	lr
 800de3a:	0000      	movs	r0, r0
 800de3c:	0000      	movs	r0, r0
	...

0800de40 <__ieee754_exp>:
 800de40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800de44:	ec55 4b10 	vmov	r4, r5, d0
 800de48:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 800de4c:	49b2      	ldr	r1, [pc, #712]	; (800e118 <__ieee754_exp+0x2d8>)
 800de4e:	0fee      	lsrs	r6, r5, #31
 800de50:	428a      	cmp	r2, r1
 800de52:	ed2d 8b04 	vpush	{d8-d9}
 800de56:	d93b      	bls.n	800ded0 <__ieee754_exp+0x90>
 800de58:	49b0      	ldr	r1, [pc, #704]	; (800e11c <__ieee754_exp+0x2dc>)
 800de5a:	428a      	cmp	r2, r1
 800de5c:	d916      	bls.n	800de8c <__ieee754_exp+0x4c>
 800de5e:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800de62:	ee10 2a10 	vmov	r2, s0
 800de66:	4323      	orrs	r3, r4
 800de68:	d007      	beq.n	800de7a <__ieee754_exp+0x3a>
 800de6a:	462b      	mov	r3, r5
 800de6c:	4620      	mov	r0, r4
 800de6e:	4629      	mov	r1, r5
 800de70:	f7f2 fa10 	bl	8000294 <__adddf3>
 800de74:	4604      	mov	r4, r0
 800de76:	460d      	mov	r5, r1
 800de78:	e002      	b.n	800de80 <__ieee754_exp+0x40>
 800de7a:	b10e      	cbz	r6, 800de80 <__ieee754_exp+0x40>
 800de7c:	2400      	movs	r4, #0
 800de7e:	2500      	movs	r5, #0
 800de80:	ecbd 8b04 	vpop	{d8-d9}
 800de84:	ec45 4b10 	vmov	d0, r4, r5
 800de88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de8c:	a38c      	add	r3, pc, #560	; (adr r3, 800e0c0 <__ieee754_exp+0x280>)
 800de8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de92:	ee10 0a10 	vmov	r0, s0
 800de96:	4629      	mov	r1, r5
 800de98:	f7f2 fe42 	bl	8000b20 <__aeabi_dcmpgt>
 800de9c:	4607      	mov	r7, r0
 800de9e:	b130      	cbz	r0, 800deae <__ieee754_exp+0x6e>
 800dea0:	2000      	movs	r0, #0
 800dea2:	ecbd 8b04 	vpop	{d8-d9}
 800dea6:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800deaa:	f000 bb45 	b.w	800e538 <__math_oflow>
 800deae:	a386      	add	r3, pc, #536	; (adr r3, 800e0c8 <__ieee754_exp+0x288>)
 800deb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deb4:	4620      	mov	r0, r4
 800deb6:	4629      	mov	r1, r5
 800deb8:	f7f2 fe14 	bl	8000ae4 <__aeabi_dcmplt>
 800debc:	2800      	cmp	r0, #0
 800debe:	f000 808b 	beq.w	800dfd8 <__ieee754_exp+0x198>
 800dec2:	4638      	mov	r0, r7
 800dec4:	ecbd 8b04 	vpop	{d8-d9}
 800dec8:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800decc:	f000 bb2b 	b.w	800e526 <__math_uflow>
 800ded0:	4b93      	ldr	r3, [pc, #588]	; (800e120 <__ieee754_exp+0x2e0>)
 800ded2:	429a      	cmp	r2, r3
 800ded4:	f240 80ac 	bls.w	800e030 <__ieee754_exp+0x1f0>
 800ded8:	4b92      	ldr	r3, [pc, #584]	; (800e124 <__ieee754_exp+0x2e4>)
 800deda:	429a      	cmp	r2, r3
 800dedc:	d87c      	bhi.n	800dfd8 <__ieee754_exp+0x198>
 800dede:	4b92      	ldr	r3, [pc, #584]	; (800e128 <__ieee754_exp+0x2e8>)
 800dee0:	ee10 0a10 	vmov	r0, s0
 800dee4:	4629      	mov	r1, r5
 800dee6:	00f7      	lsls	r7, r6, #3
 800dee8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800deec:	f1c6 0a01 	rsb	sl, r6, #1
 800def0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800def4:	f7f2 f9cc 	bl	8000290 <__aeabi_dsub>
 800def8:	4b8c      	ldr	r3, [pc, #560]	; (800e12c <__ieee754_exp+0x2ec>)
 800defa:	4680      	mov	r8, r0
 800defc:	4689      	mov	r9, r1
 800defe:	443b      	add	r3, r7
 800df00:	ebaa 0a06 	sub.w	sl, sl, r6
 800df04:	ed93 7b00 	vldr	d7, [r3]
 800df08:	eeb0 8a47 	vmov.f32	s16, s14
 800df0c:	eef0 8a67 	vmov.f32	s17, s15
 800df10:	4640      	mov	r0, r8
 800df12:	4649      	mov	r1, r9
 800df14:	ec53 2b18 	vmov	r2, r3, d8
 800df18:	f7f2 f9ba 	bl	8000290 <__aeabi_dsub>
 800df1c:	4604      	mov	r4, r0
 800df1e:	460d      	mov	r5, r1
 800df20:	4622      	mov	r2, r4
 800df22:	462b      	mov	r3, r5
 800df24:	4620      	mov	r0, r4
 800df26:	4629      	mov	r1, r5
 800df28:	f7f2 fb6a 	bl	8000600 <__aeabi_dmul>
 800df2c:	4606      	mov	r6, r0
 800df2e:	460f      	mov	r7, r1
 800df30:	a367      	add	r3, pc, #412	; (adr r3, 800e0d0 <__ieee754_exp+0x290>)
 800df32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df36:	f7f2 fb63 	bl	8000600 <__aeabi_dmul>
 800df3a:	a367      	add	r3, pc, #412	; (adr r3, 800e0d8 <__ieee754_exp+0x298>)
 800df3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df40:	f7f2 f9a6 	bl	8000290 <__aeabi_dsub>
 800df44:	4632      	mov	r2, r6
 800df46:	463b      	mov	r3, r7
 800df48:	f7f2 fb5a 	bl	8000600 <__aeabi_dmul>
 800df4c:	a364      	add	r3, pc, #400	; (adr r3, 800e0e0 <__ieee754_exp+0x2a0>)
 800df4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df52:	f7f2 f99f 	bl	8000294 <__adddf3>
 800df56:	4632      	mov	r2, r6
 800df58:	463b      	mov	r3, r7
 800df5a:	f7f2 fb51 	bl	8000600 <__aeabi_dmul>
 800df5e:	a362      	add	r3, pc, #392	; (adr r3, 800e0e8 <__ieee754_exp+0x2a8>)
 800df60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df64:	f7f2 f994 	bl	8000290 <__aeabi_dsub>
 800df68:	4632      	mov	r2, r6
 800df6a:	463b      	mov	r3, r7
 800df6c:	f7f2 fb48 	bl	8000600 <__aeabi_dmul>
 800df70:	a35f      	add	r3, pc, #380	; (adr r3, 800e0f0 <__ieee754_exp+0x2b0>)
 800df72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df76:	f7f2 f98d 	bl	8000294 <__adddf3>
 800df7a:	4632      	mov	r2, r6
 800df7c:	463b      	mov	r3, r7
 800df7e:	f7f2 fb3f 	bl	8000600 <__aeabi_dmul>
 800df82:	4602      	mov	r2, r0
 800df84:	460b      	mov	r3, r1
 800df86:	4620      	mov	r0, r4
 800df88:	4629      	mov	r1, r5
 800df8a:	f7f2 f981 	bl	8000290 <__aeabi_dsub>
 800df8e:	4602      	mov	r2, r0
 800df90:	460b      	mov	r3, r1
 800df92:	4606      	mov	r6, r0
 800df94:	460f      	mov	r7, r1
 800df96:	4620      	mov	r0, r4
 800df98:	4629      	mov	r1, r5
 800df9a:	f7f2 fb31 	bl	8000600 <__aeabi_dmul>
 800df9e:	ec41 0b19 	vmov	d9, r0, r1
 800dfa2:	f1ba 0f00 	cmp.w	sl, #0
 800dfa6:	d15d      	bne.n	800e064 <__ieee754_exp+0x224>
 800dfa8:	2200      	movs	r2, #0
 800dfaa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800dfae:	4630      	mov	r0, r6
 800dfb0:	4639      	mov	r1, r7
 800dfb2:	f7f2 f96d 	bl	8000290 <__aeabi_dsub>
 800dfb6:	4602      	mov	r2, r0
 800dfb8:	460b      	mov	r3, r1
 800dfba:	ec51 0b19 	vmov	r0, r1, d9
 800dfbe:	f7f2 fc49 	bl	8000854 <__aeabi_ddiv>
 800dfc2:	4622      	mov	r2, r4
 800dfc4:	462b      	mov	r3, r5
 800dfc6:	f7f2 f963 	bl	8000290 <__aeabi_dsub>
 800dfca:	4602      	mov	r2, r0
 800dfcc:	460b      	mov	r3, r1
 800dfce:	2000      	movs	r0, #0
 800dfd0:	4957      	ldr	r1, [pc, #348]	; (800e130 <__ieee754_exp+0x2f0>)
 800dfd2:	f7f2 f95d 	bl	8000290 <__aeabi_dsub>
 800dfd6:	e74d      	b.n	800de74 <__ieee754_exp+0x34>
 800dfd8:	4b56      	ldr	r3, [pc, #344]	; (800e134 <__ieee754_exp+0x2f4>)
 800dfda:	4620      	mov	r0, r4
 800dfdc:	4629      	mov	r1, r5
 800dfde:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800dfe2:	a345      	add	r3, pc, #276	; (adr r3, 800e0f8 <__ieee754_exp+0x2b8>)
 800dfe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfe8:	f7f2 fb0a 	bl	8000600 <__aeabi_dmul>
 800dfec:	e9d6 2300 	ldrd	r2, r3, [r6]
 800dff0:	f7f2 f950 	bl	8000294 <__adddf3>
 800dff4:	f7f2 fdb4 	bl	8000b60 <__aeabi_d2iz>
 800dff8:	4682      	mov	sl, r0
 800dffa:	f7f2 fa97 	bl	800052c <__aeabi_i2d>
 800dffe:	4606      	mov	r6, r0
 800e000:	460f      	mov	r7, r1
 800e002:	a33f      	add	r3, pc, #252	; (adr r3, 800e100 <__ieee754_exp+0x2c0>)
 800e004:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e008:	f7f2 fafa 	bl	8000600 <__aeabi_dmul>
 800e00c:	4602      	mov	r2, r0
 800e00e:	460b      	mov	r3, r1
 800e010:	4620      	mov	r0, r4
 800e012:	4629      	mov	r1, r5
 800e014:	f7f2 f93c 	bl	8000290 <__aeabi_dsub>
 800e018:	4680      	mov	r8, r0
 800e01a:	4689      	mov	r9, r1
 800e01c:	4630      	mov	r0, r6
 800e01e:	4639      	mov	r1, r7
 800e020:	a339      	add	r3, pc, #228	; (adr r3, 800e108 <__ieee754_exp+0x2c8>)
 800e022:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e026:	f7f2 faeb 	bl	8000600 <__aeabi_dmul>
 800e02a:	ec41 0b18 	vmov	d8, r0, r1
 800e02e:	e76f      	b.n	800df10 <__ieee754_exp+0xd0>
 800e030:	4b41      	ldr	r3, [pc, #260]	; (800e138 <__ieee754_exp+0x2f8>)
 800e032:	429a      	cmp	r2, r3
 800e034:	d811      	bhi.n	800e05a <__ieee754_exp+0x21a>
 800e036:	ee10 0a10 	vmov	r0, s0
 800e03a:	4629      	mov	r1, r5
 800e03c:	a334      	add	r3, pc, #208	; (adr r3, 800e110 <__ieee754_exp+0x2d0>)
 800e03e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e042:	f7f2 f927 	bl	8000294 <__adddf3>
 800e046:	2200      	movs	r2, #0
 800e048:	4b39      	ldr	r3, [pc, #228]	; (800e130 <__ieee754_exp+0x2f0>)
 800e04a:	f7f2 fd69 	bl	8000b20 <__aeabi_dcmpgt>
 800e04e:	b138      	cbz	r0, 800e060 <__ieee754_exp+0x220>
 800e050:	2200      	movs	r2, #0
 800e052:	4b37      	ldr	r3, [pc, #220]	; (800e130 <__ieee754_exp+0x2f0>)
 800e054:	4620      	mov	r0, r4
 800e056:	4629      	mov	r1, r5
 800e058:	e70a      	b.n	800de70 <__ieee754_exp+0x30>
 800e05a:	f04f 0a00 	mov.w	sl, #0
 800e05e:	e75f      	b.n	800df20 <__ieee754_exp+0xe0>
 800e060:	4682      	mov	sl, r0
 800e062:	e75d      	b.n	800df20 <__ieee754_exp+0xe0>
 800e064:	4632      	mov	r2, r6
 800e066:	463b      	mov	r3, r7
 800e068:	2000      	movs	r0, #0
 800e06a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800e06e:	f7f2 f90f 	bl	8000290 <__aeabi_dsub>
 800e072:	4602      	mov	r2, r0
 800e074:	460b      	mov	r3, r1
 800e076:	ec51 0b19 	vmov	r0, r1, d9
 800e07a:	f7f2 fbeb 	bl	8000854 <__aeabi_ddiv>
 800e07e:	4602      	mov	r2, r0
 800e080:	460b      	mov	r3, r1
 800e082:	ec51 0b18 	vmov	r0, r1, d8
 800e086:	f7f2 f903 	bl	8000290 <__aeabi_dsub>
 800e08a:	4642      	mov	r2, r8
 800e08c:	464b      	mov	r3, r9
 800e08e:	f7f2 f8ff 	bl	8000290 <__aeabi_dsub>
 800e092:	4602      	mov	r2, r0
 800e094:	460b      	mov	r3, r1
 800e096:	2000      	movs	r0, #0
 800e098:	4925      	ldr	r1, [pc, #148]	; (800e130 <__ieee754_exp+0x2f0>)
 800e09a:	f7f2 f8f9 	bl	8000290 <__aeabi_dsub>
 800e09e:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 800e0a2:	4592      	cmp	sl, r2
 800e0a4:	db02      	blt.n	800e0ac <__ieee754_exp+0x26c>
 800e0a6:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800e0aa:	e6e3      	b.n	800de74 <__ieee754_exp+0x34>
 800e0ac:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 800e0b0:	2200      	movs	r2, #0
 800e0b2:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 800e0b6:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800e0ba:	f7f2 faa1 	bl	8000600 <__aeabi_dmul>
 800e0be:	e6d9      	b.n	800de74 <__ieee754_exp+0x34>
 800e0c0:	fefa39ef 	.word	0xfefa39ef
 800e0c4:	40862e42 	.word	0x40862e42
 800e0c8:	d52d3051 	.word	0xd52d3051
 800e0cc:	c0874910 	.word	0xc0874910
 800e0d0:	72bea4d0 	.word	0x72bea4d0
 800e0d4:	3e663769 	.word	0x3e663769
 800e0d8:	c5d26bf1 	.word	0xc5d26bf1
 800e0dc:	3ebbbd41 	.word	0x3ebbbd41
 800e0e0:	af25de2c 	.word	0xaf25de2c
 800e0e4:	3f11566a 	.word	0x3f11566a
 800e0e8:	16bebd93 	.word	0x16bebd93
 800e0ec:	3f66c16c 	.word	0x3f66c16c
 800e0f0:	5555553e 	.word	0x5555553e
 800e0f4:	3fc55555 	.word	0x3fc55555
 800e0f8:	652b82fe 	.word	0x652b82fe
 800e0fc:	3ff71547 	.word	0x3ff71547
 800e100:	fee00000 	.word	0xfee00000
 800e104:	3fe62e42 	.word	0x3fe62e42
 800e108:	35793c76 	.word	0x35793c76
 800e10c:	3dea39ef 	.word	0x3dea39ef
 800e110:	8800759c 	.word	0x8800759c
 800e114:	7e37e43c 	.word	0x7e37e43c
 800e118:	40862e41 	.word	0x40862e41
 800e11c:	7fefffff 	.word	0x7fefffff
 800e120:	3fd62e42 	.word	0x3fd62e42
 800e124:	3ff0a2b1 	.word	0x3ff0a2b1
 800e128:	0800f6e8 	.word	0x0800f6e8
 800e12c:	0800f6f8 	.word	0x0800f6f8
 800e130:	3ff00000 	.word	0x3ff00000
 800e134:	0800f6d8 	.word	0x0800f6d8
 800e138:	3defffff 	.word	0x3defffff

0800e13c <__kernel_cosf>:
 800e13c:	ee10 3a10 	vmov	r3, s0
 800e140:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800e144:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e148:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800e14c:	da05      	bge.n	800e15a <__kernel_cosf+0x1e>
 800e14e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800e152:	ee17 2a90 	vmov	r2, s15
 800e156:	2a00      	cmp	r2, #0
 800e158:	d03b      	beq.n	800e1d2 <__kernel_cosf+0x96>
 800e15a:	ee20 7a00 	vmul.f32	s14, s0, s0
 800e15e:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800e1d8 <__kernel_cosf+0x9c>
 800e162:	ed9f 6a1e 	vldr	s12, [pc, #120]	; 800e1dc <__kernel_cosf+0xa0>
 800e166:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 800e16a:	4a1d      	ldr	r2, [pc, #116]	; (800e1e0 <__kernel_cosf+0xa4>)
 800e16c:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e170:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800e1e4 <__kernel_cosf+0xa8>
 800e174:	4293      	cmp	r3, r2
 800e176:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e17a:	ed9f 6a1b 	vldr	s12, [pc, #108]	; 800e1e8 <__kernel_cosf+0xac>
 800e17e:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e182:	eddf 7a1a 	vldr	s15, [pc, #104]	; 800e1ec <__kernel_cosf+0xb0>
 800e186:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e18a:	ed9f 6a19 	vldr	s12, [pc, #100]	; 800e1f0 <__kernel_cosf+0xb4>
 800e18e:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e192:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800e196:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e19a:	ee26 6a07 	vmul.f32	s12, s12, s14
 800e19e:	eee7 0a06 	vfma.f32	s1, s14, s12
 800e1a2:	dc04      	bgt.n	800e1ae <__kernel_cosf+0x72>
 800e1a4:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800e1a8:	ee36 0ae7 	vsub.f32	s0, s13, s15
 800e1ac:	4770      	bx	lr
 800e1ae:	4a11      	ldr	r2, [pc, #68]	; (800e1f4 <__kernel_cosf+0xb8>)
 800e1b0:	4293      	cmp	r3, r2
 800e1b2:	bfd6      	itet	le
 800e1b4:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800e1b8:	eeb5 7a02 	vmovgt.f32	s14, #82	; 0x3e900000  0.2812500
 800e1bc:	ee07 3a10 	vmovle	s14, r3
 800e1c0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e1c4:	ee36 0ac7 	vsub.f32	s0, s13, s14
 800e1c8:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800e1cc:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e1d0:	4770      	bx	lr
 800e1d2:	eeb0 0a66 	vmov.f32	s0, s13
 800e1d6:	4770      	bx	lr
 800e1d8:	ad47d74e 	.word	0xad47d74e
 800e1dc:	310f74f6 	.word	0x310f74f6
 800e1e0:	3e999999 	.word	0x3e999999
 800e1e4:	b493f27c 	.word	0xb493f27c
 800e1e8:	37d00d01 	.word	0x37d00d01
 800e1ec:	bab60b61 	.word	0xbab60b61
 800e1f0:	3d2aaaab 	.word	0x3d2aaaab
 800e1f4:	3f480000 	.word	0x3f480000

0800e1f8 <__kernel_sinf>:
 800e1f8:	ee10 3a10 	vmov	r3, s0
 800e1fc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e200:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800e204:	da04      	bge.n	800e210 <__kernel_sinf+0x18>
 800e206:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800e20a:	ee17 3a90 	vmov	r3, s15
 800e20e:	b35b      	cbz	r3, 800e268 <__kernel_sinf+0x70>
 800e210:	ee20 7a00 	vmul.f32	s14, s0, s0
 800e214:	eddf 7a15 	vldr	s15, [pc, #84]	; 800e26c <__kernel_sinf+0x74>
 800e218:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800e270 <__kernel_sinf+0x78>
 800e21c:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e220:	eddf 7a14 	vldr	s15, [pc, #80]	; 800e274 <__kernel_sinf+0x7c>
 800e224:	ee60 6a07 	vmul.f32	s13, s0, s14
 800e228:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e22c:	ed9f 6a12 	vldr	s12, [pc, #72]	; 800e278 <__kernel_sinf+0x80>
 800e230:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e234:	eddf 7a11 	vldr	s15, [pc, #68]	; 800e27c <__kernel_sinf+0x84>
 800e238:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e23c:	b930      	cbnz	r0, 800e24c <__kernel_sinf+0x54>
 800e23e:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800e280 <__kernel_sinf+0x88>
 800e242:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e246:	eea6 0a26 	vfma.f32	s0, s12, s13
 800e24a:	4770      	bx	lr
 800e24c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800e250:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800e254:	eee0 7a86 	vfma.f32	s15, s1, s12
 800e258:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800e25c:	eddf 7a09 	vldr	s15, [pc, #36]	; 800e284 <__kernel_sinf+0x8c>
 800e260:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800e264:	ee30 0a60 	vsub.f32	s0, s0, s1
 800e268:	4770      	bx	lr
 800e26a:	bf00      	nop
 800e26c:	2f2ec9d3 	.word	0x2f2ec9d3
 800e270:	b2d72f34 	.word	0xb2d72f34
 800e274:	3638ef1b 	.word	0x3638ef1b
 800e278:	b9500d01 	.word	0xb9500d01
 800e27c:	3c088889 	.word	0x3c088889
 800e280:	be2aaaab 	.word	0xbe2aaaab
 800e284:	3e2aaaab 	.word	0x3e2aaaab

0800e288 <__ieee754_rem_pio2f>:
 800e288:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e28a:	ee10 6a10 	vmov	r6, s0
 800e28e:	4b85      	ldr	r3, [pc, #532]	; (800e4a4 <__ieee754_rem_pio2f+0x21c>)
 800e290:	b087      	sub	sp, #28
 800e292:	4604      	mov	r4, r0
 800e294:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800e298:	429d      	cmp	r5, r3
 800e29a:	dc05      	bgt.n	800e2a8 <__ieee754_rem_pio2f+0x20>
 800e29c:	2300      	movs	r3, #0
 800e29e:	ed80 0a00 	vstr	s0, [r0]
 800e2a2:	6043      	str	r3, [r0, #4]
 800e2a4:	2000      	movs	r0, #0
 800e2a6:	e020      	b.n	800e2ea <__ieee754_rem_pio2f+0x62>
 800e2a8:	4b7f      	ldr	r3, [pc, #508]	; (800e4a8 <__ieee754_rem_pio2f+0x220>)
 800e2aa:	429d      	cmp	r5, r3
 800e2ac:	dc38      	bgt.n	800e320 <__ieee754_rem_pio2f+0x98>
 800e2ae:	2e00      	cmp	r6, #0
 800e2b0:	f025 050f 	bic.w	r5, r5, #15
 800e2b4:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800e4ac <__ieee754_rem_pio2f+0x224>
 800e2b8:	4b7d      	ldr	r3, [pc, #500]	; (800e4b0 <__ieee754_rem_pio2f+0x228>)
 800e2ba:	dd18      	ble.n	800e2ee <__ieee754_rem_pio2f+0x66>
 800e2bc:	429d      	cmp	r5, r3
 800e2be:	ee70 7a47 	vsub.f32	s15, s0, s14
 800e2c2:	bf09      	itett	eq
 800e2c4:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 800e4b4 <__ieee754_rem_pio2f+0x22c>
 800e2c8:	ed9f 7a7b 	vldrne	s14, [pc, #492]	; 800e4b8 <__ieee754_rem_pio2f+0x230>
 800e2cc:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800e2d0:	ed9f 7a7a 	vldreq	s14, [pc, #488]	; 800e4bc <__ieee754_rem_pio2f+0x234>
 800e2d4:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800e2d8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e2dc:	edc0 6a00 	vstr	s13, [r0]
 800e2e0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e2e4:	edc0 7a01 	vstr	s15, [r0, #4]
 800e2e8:	2001      	movs	r0, #1
 800e2ea:	b007      	add	sp, #28
 800e2ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e2ee:	429d      	cmp	r5, r3
 800e2f0:	ee70 7a07 	vadd.f32	s15, s0, s14
 800e2f4:	bf09      	itett	eq
 800e2f6:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 800e4b4 <__ieee754_rem_pio2f+0x22c>
 800e2fa:	ed9f 7a6f 	vldrne	s14, [pc, #444]	; 800e4b8 <__ieee754_rem_pio2f+0x230>
 800e2fe:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800e302:	ed9f 7a6e 	vldreq	s14, [pc, #440]	; 800e4bc <__ieee754_rem_pio2f+0x234>
 800e306:	ee77 6a87 	vadd.f32	s13, s15, s14
 800e30a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e30e:	edc0 6a00 	vstr	s13, [r0]
 800e312:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e316:	edc0 7a01 	vstr	s15, [r0, #4]
 800e31a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e31e:	e7e4      	b.n	800e2ea <__ieee754_rem_pio2f+0x62>
 800e320:	4b67      	ldr	r3, [pc, #412]	; (800e4c0 <__ieee754_rem_pio2f+0x238>)
 800e322:	429d      	cmp	r5, r3
 800e324:	dc70      	bgt.n	800e408 <__ieee754_rem_pio2f+0x180>
 800e326:	f000 f8d9 	bl	800e4dc <fabsf>
 800e32a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800e32e:	ed9f 7a65 	vldr	s14, [pc, #404]	; 800e4c4 <__ieee754_rem_pio2f+0x23c>
 800e332:	eee0 7a07 	vfma.f32	s15, s0, s14
 800e336:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e33a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e33e:	ee17 0a90 	vmov	r0, s15
 800e342:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800e4ac <__ieee754_rem_pio2f+0x224>
 800e346:	281f      	cmp	r0, #31
 800e348:	eea7 0a67 	vfms.f32	s0, s14, s15
 800e34c:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800e4b8 <__ieee754_rem_pio2f+0x230>
 800e350:	eeb1 6a47 	vneg.f32	s12, s14
 800e354:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e358:	ee70 6a67 	vsub.f32	s13, s0, s15
 800e35c:	ee16 2a90 	vmov	r2, s13
 800e360:	dc1c      	bgt.n	800e39c <__ieee754_rem_pio2f+0x114>
 800e362:	1e47      	subs	r7, r0, #1
 800e364:	4958      	ldr	r1, [pc, #352]	; (800e4c8 <__ieee754_rem_pio2f+0x240>)
 800e366:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800e36a:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800e36e:	428b      	cmp	r3, r1
 800e370:	d014      	beq.n	800e39c <__ieee754_rem_pio2f+0x114>
 800e372:	6022      	str	r2, [r4, #0]
 800e374:	ed94 7a00 	vldr	s14, [r4]
 800e378:	2e00      	cmp	r6, #0
 800e37a:	ee30 0a47 	vsub.f32	s0, s0, s14
 800e37e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e382:	ed84 0a01 	vstr	s0, [r4, #4]
 800e386:	dab0      	bge.n	800e2ea <__ieee754_rem_pio2f+0x62>
 800e388:	eeb1 7a47 	vneg.f32	s14, s14
 800e38c:	eeb1 0a40 	vneg.f32	s0, s0
 800e390:	ed84 7a00 	vstr	s14, [r4]
 800e394:	ed84 0a01 	vstr	s0, [r4, #4]
 800e398:	4240      	negs	r0, r0
 800e39a:	e7a6      	b.n	800e2ea <__ieee754_rem_pio2f+0x62>
 800e39c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800e3a0:	15eb      	asrs	r3, r5, #23
 800e3a2:	ebc1 51d5 	rsb	r1, r1, r5, lsr #23
 800e3a6:	2908      	cmp	r1, #8
 800e3a8:	dde3      	ble.n	800e372 <__ieee754_rem_pio2f+0xea>
 800e3aa:	eef0 6a40 	vmov.f32	s13, s0
 800e3ae:	eddf 5a41 	vldr	s11, [pc, #260]	; 800e4b4 <__ieee754_rem_pio2f+0x22c>
 800e3b2:	eee6 6a25 	vfma.f32	s13, s12, s11
 800e3b6:	ee70 7a66 	vsub.f32	s15, s0, s13
 800e3ba:	eee6 7a25 	vfma.f32	s15, s12, s11
 800e3be:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800e4bc <__ieee754_rem_pio2f+0x234>
 800e3c2:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800e3c6:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800e3ca:	ee15 2a90 	vmov	r2, s11
 800e3ce:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800e3d2:	1a5b      	subs	r3, r3, r1
 800e3d4:	2b19      	cmp	r3, #25
 800e3d6:	dc04      	bgt.n	800e3e2 <__ieee754_rem_pio2f+0x15a>
 800e3d8:	eeb0 0a66 	vmov.f32	s0, s13
 800e3dc:	edc4 5a00 	vstr	s11, [r4]
 800e3e0:	e7c8      	b.n	800e374 <__ieee754_rem_pio2f+0xec>
 800e3e2:	eeb0 0a66 	vmov.f32	s0, s13
 800e3e6:	eddf 5a39 	vldr	s11, [pc, #228]	; 800e4cc <__ieee754_rem_pio2f+0x244>
 800e3ea:	eea6 0a25 	vfma.f32	s0, s12, s11
 800e3ee:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800e3f2:	eddf 6a37 	vldr	s13, [pc, #220]	; 800e4d0 <__ieee754_rem_pio2f+0x248>
 800e3f6:	eee6 7a25 	vfma.f32	s15, s12, s11
 800e3fa:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800e3fe:	ee30 7a67 	vsub.f32	s14, s0, s15
 800e402:	ed84 7a00 	vstr	s14, [r4]
 800e406:	e7b5      	b.n	800e374 <__ieee754_rem_pio2f+0xec>
 800e408:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800e40c:	db06      	blt.n	800e41c <__ieee754_rem_pio2f+0x194>
 800e40e:	ee70 7a40 	vsub.f32	s15, s0, s0
 800e412:	edc0 7a01 	vstr	s15, [r0, #4]
 800e416:	edc0 7a00 	vstr	s15, [r0]
 800e41a:	e743      	b.n	800e2a4 <__ieee754_rem_pio2f+0x1c>
 800e41c:	15ea      	asrs	r2, r5, #23
 800e41e:	eddf 6a2d 	vldr	s13, [pc, #180]	; 800e4d4 <__ieee754_rem_pio2f+0x24c>
 800e422:	3a86      	subs	r2, #134	; 0x86
 800e424:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800e428:	ee07 3a90 	vmov	s15, r3
 800e42c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800e430:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800e434:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e438:	ed8d 7a03 	vstr	s14, [sp, #12]
 800e43c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800e440:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800e444:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800e448:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e44c:	ed8d 7a04 	vstr	s14, [sp, #16]
 800e450:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800e454:	eef5 7a40 	vcmp.f32	s15, #0.0
 800e458:	edcd 7a05 	vstr	s15, [sp, #20]
 800e45c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e460:	d11e      	bne.n	800e4a0 <__ieee754_rem_pio2f+0x218>
 800e462:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800e466:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e46a:	bf14      	ite	ne
 800e46c:	2302      	movne	r3, #2
 800e46e:	2301      	moveq	r3, #1
 800e470:	4919      	ldr	r1, [pc, #100]	; (800e4d8 <__ieee754_rem_pio2f+0x250>)
 800e472:	a803      	add	r0, sp, #12
 800e474:	9101      	str	r1, [sp, #4]
 800e476:	2102      	movs	r1, #2
 800e478:	9100      	str	r1, [sp, #0]
 800e47a:	4621      	mov	r1, r4
 800e47c:	f000 f866 	bl	800e54c <__kernel_rem_pio2f>
 800e480:	2e00      	cmp	r6, #0
 800e482:	f6bf af32 	bge.w	800e2ea <__ieee754_rem_pio2f+0x62>
 800e486:	edd4 7a00 	vldr	s15, [r4]
 800e48a:	eef1 7a67 	vneg.f32	s15, s15
 800e48e:	edc4 7a00 	vstr	s15, [r4]
 800e492:	edd4 7a01 	vldr	s15, [r4, #4]
 800e496:	eef1 7a67 	vneg.f32	s15, s15
 800e49a:	edc4 7a01 	vstr	s15, [r4, #4]
 800e49e:	e77b      	b.n	800e398 <__ieee754_rem_pio2f+0x110>
 800e4a0:	2303      	movs	r3, #3
 800e4a2:	e7e5      	b.n	800e470 <__ieee754_rem_pio2f+0x1e8>
 800e4a4:	3f490fd8 	.word	0x3f490fd8
 800e4a8:	4016cbe3 	.word	0x4016cbe3
 800e4ac:	3fc90f80 	.word	0x3fc90f80
 800e4b0:	3fc90fd0 	.word	0x3fc90fd0
 800e4b4:	37354400 	.word	0x37354400
 800e4b8:	37354443 	.word	0x37354443
 800e4bc:	2e85a308 	.word	0x2e85a308
 800e4c0:	43490f80 	.word	0x43490f80
 800e4c4:	3f22f984 	.word	0x3f22f984
 800e4c8:	0800f708 	.word	0x0800f708
 800e4cc:	2e85a300 	.word	0x2e85a300
 800e4d0:	248d3132 	.word	0x248d3132
 800e4d4:	43800000 	.word	0x43800000
 800e4d8:	0800f788 	.word	0x0800f788

0800e4dc <fabsf>:
 800e4dc:	ee10 3a10 	vmov	r3, s0
 800e4e0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e4e4:	ee00 3a10 	vmov	s0, r3
 800e4e8:	4770      	bx	lr

0800e4ea <with_errno>:
 800e4ea:	b570      	push	{r4, r5, r6, lr}
 800e4ec:	4604      	mov	r4, r0
 800e4ee:	460d      	mov	r5, r1
 800e4f0:	4616      	mov	r6, r2
 800e4f2:	f7fc f891 	bl	800a618 <__errno>
 800e4f6:	4629      	mov	r1, r5
 800e4f8:	6006      	str	r6, [r0, #0]
 800e4fa:	4620      	mov	r0, r4
 800e4fc:	bd70      	pop	{r4, r5, r6, pc}

0800e4fe <xflow>:
 800e4fe:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e500:	4614      	mov	r4, r2
 800e502:	461d      	mov	r5, r3
 800e504:	b108      	cbz	r0, 800e50a <xflow+0xc>
 800e506:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e50a:	4620      	mov	r0, r4
 800e50c:	4629      	mov	r1, r5
 800e50e:	e9cd 2300 	strd	r2, r3, [sp]
 800e512:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e516:	f7f2 f873 	bl	8000600 <__aeabi_dmul>
 800e51a:	2222      	movs	r2, #34	; 0x22
 800e51c:	b003      	add	sp, #12
 800e51e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e522:	f7ff bfe2 	b.w	800e4ea <with_errno>

0800e526 <__math_uflow>:
 800e526:	b508      	push	{r3, lr}
 800e528:	2200      	movs	r2, #0
 800e52a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e52e:	f7ff ffe6 	bl	800e4fe <xflow>
 800e532:	ec41 0b10 	vmov	d0, r0, r1
 800e536:	bd08      	pop	{r3, pc}

0800e538 <__math_oflow>:
 800e538:	b508      	push	{r3, lr}
 800e53a:	2200      	movs	r2, #0
 800e53c:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800e540:	f7ff ffdd 	bl	800e4fe <xflow>
 800e544:	ec41 0b10 	vmov	d0, r0, r1
 800e548:	bd08      	pop	{r3, pc}
	...

0800e54c <__kernel_rem_pio2f>:
 800e54c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e550:	ed2d 8b04 	vpush	{d8-d9}
 800e554:	b0d9      	sub	sp, #356	; 0x164
 800e556:	4688      	mov	r8, r1
 800e558:	49b9      	ldr	r1, [pc, #740]	; (800e840 <__kernel_rem_pio2f+0x2f4>)
 800e55a:	9002      	str	r0, [sp, #8]
 800e55c:	9866      	ldr	r0, [sp, #408]	; 0x198
 800e55e:	9301      	str	r3, [sp, #4]
 800e560:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 800e564:	9901      	ldr	r1, [sp, #4]
 800e566:	9b67      	ldr	r3, [sp, #412]	; 0x19c
 800e568:	f101 3bff 	add.w	fp, r1, #4294967295	; 0xffffffff
 800e56c:	1d11      	adds	r1, r2, #4
 800e56e:	db25      	blt.n	800e5bc <__kernel_rem_pio2f+0x70>
 800e570:	1ed0      	subs	r0, r2, #3
 800e572:	bf48      	it	mi
 800e574:	1d10      	addmi	r0, r2, #4
 800e576:	10c0      	asrs	r0, r0, #3
 800e578:	1c45      	adds	r5, r0, #1
 800e57a:	eba0 070b 	sub.w	r7, r0, fp
 800e57e:	eb0a 0c0b 	add.w	ip, sl, fp
 800e582:	ae1c      	add	r6, sp, #112	; 0x70
 800e584:	00e9      	lsls	r1, r5, #3
 800e586:	2400      	movs	r4, #0
 800e588:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 800e58c:	ed9f 7ab0 	vldr	s14, [pc, #704]	; 800e850 <__kernel_rem_pio2f+0x304>
 800e590:	eb03 0e87 	add.w	lr, r3, r7, lsl #2
 800e594:	9103      	str	r1, [sp, #12]
 800e596:	4564      	cmp	r4, ip
 800e598:	dd12      	ble.n	800e5c0 <__kernel_rem_pio2f+0x74>
 800e59a:	ac1c      	add	r4, sp, #112	; 0x70
 800e59c:	9901      	ldr	r1, [sp, #4]
 800e59e:	f50d 7988 	add.w	r9, sp, #272	; 0x110
 800e5a2:	f04f 0c00 	mov.w	ip, #0
 800e5a6:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 800e5aa:	45d4      	cmp	ip, sl
 800e5ac:	dc29      	bgt.n	800e602 <__kernel_rem_pio2f+0xb6>
 800e5ae:	f8dd e008 	ldr.w	lr, [sp, #8]
 800e5b2:	4627      	mov	r7, r4
 800e5b4:	eddf 7aa6 	vldr	s15, [pc, #664]	; 800e850 <__kernel_rem_pio2f+0x304>
 800e5b8:	2600      	movs	r6, #0
 800e5ba:	e018      	b.n	800e5ee <__kernel_rem_pio2f+0xa2>
 800e5bc:	2000      	movs	r0, #0
 800e5be:	e7db      	b.n	800e578 <__kernel_rem_pio2f+0x2c>
 800e5c0:	42e7      	cmn	r7, r4
 800e5c2:	bf54      	ite	pl
 800e5c4:	f85e 1024 	ldrpl.w	r1, [lr, r4, lsl #2]
 800e5c8:	eef0 7a47 	vmovmi.f32	s15, s14
 800e5cc:	f104 0401 	add.w	r4, r4, #1
 800e5d0:	bf5c      	itt	pl
 800e5d2:	ee07 1a90 	vmovpl	s15, r1
 800e5d6:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800e5da:	ece6 7a01 	vstmia	r6!, {s15}
 800e5de:	e7da      	b.n	800e596 <__kernel_rem_pio2f+0x4a>
 800e5e0:	ecfe 6a01 	vldmia	lr!, {s13}
 800e5e4:	3601      	adds	r6, #1
 800e5e6:	ed97 7a00 	vldr	s14, [r7]
 800e5ea:	eee6 7a87 	vfma.f32	s15, s13, s14
 800e5ee:	455e      	cmp	r6, fp
 800e5f0:	f1a7 0704 	sub.w	r7, r7, #4
 800e5f4:	ddf4      	ble.n	800e5e0 <__kernel_rem_pio2f+0x94>
 800e5f6:	f10c 0c01 	add.w	ip, ip, #1
 800e5fa:	3404      	adds	r4, #4
 800e5fc:	ece9 7a01 	vstmia	r9!, {s15}
 800e600:	e7d3      	b.n	800e5aa <__kernel_rem_pio2f+0x5e>
 800e602:	a908      	add	r1, sp, #32
 800e604:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800e608:	4656      	mov	r6, sl
 800e60a:	eddf 8a90 	vldr	s17, [pc, #576]	; 800e84c <__kernel_rem_pio2f+0x300>
 800e60e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e612:	ed9f 9a8d 	vldr	s18, [pc, #564]	; 800e848 <__kernel_rem_pio2f+0x2fc>
 800e616:	9304      	str	r3, [sp, #16]
 800e618:	9105      	str	r1, [sp, #20]
 800e61a:	00b3      	lsls	r3, r6, #2
 800e61c:	ac08      	add	r4, sp, #32
 800e61e:	4637      	mov	r7, r6
 800e620:	9306      	str	r3, [sp, #24]
 800e622:	ab58      	add	r3, sp, #352	; 0x160
 800e624:	46a4      	mov	ip, r4
 800e626:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800e62a:	ab44      	add	r3, sp, #272	; 0x110
 800e62c:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 800e630:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800e634:	2f00      	cmp	r7, #0
 800e636:	f1a0 0004 	sub.w	r0, r0, #4
 800e63a:	dc4a      	bgt.n	800e6d2 <__kernel_rem_pio2f+0x186>
 800e63c:	4628      	mov	r0, r5
 800e63e:	9207      	str	r2, [sp, #28]
 800e640:	f000 f9f8 	bl	800ea34 <scalbnf>
 800e644:	eeb0 8a40 	vmov.f32	s16, s0
 800e648:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800e64c:	ee28 0a00 	vmul.f32	s0, s16, s0
 800e650:	f000 fa54 	bl	800eafc <floorf>
 800e654:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800e658:	2d00      	cmp	r5, #0
 800e65a:	9a07      	ldr	r2, [sp, #28]
 800e65c:	eea0 8a67 	vfms.f32	s16, s0, s15
 800e660:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800e664:	ee17 9a90 	vmov	r9, s15
 800e668:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e66c:	ee38 8a67 	vsub.f32	s16, s16, s15
 800e670:	dd41      	ble.n	800e6f6 <__kernel_rem_pio2f+0x1aa>
 800e672:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800e676:	ab08      	add	r3, sp, #32
 800e678:	f1c5 0e08 	rsb	lr, r5, #8
 800e67c:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 800e680:	fa47 f00e 	asr.w	r0, r7, lr
 800e684:	4481      	add	r9, r0
 800e686:	fa00 f00e 	lsl.w	r0, r0, lr
 800e68a:	1a3f      	subs	r7, r7, r0
 800e68c:	f1c5 0007 	rsb	r0, r5, #7
 800e690:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 800e694:	4107      	asrs	r7, r0
 800e696:	2f00      	cmp	r7, #0
 800e698:	dd3c      	ble.n	800e714 <__kernel_rem_pio2f+0x1c8>
 800e69a:	f04f 0e00 	mov.w	lr, #0
 800e69e:	f109 0901 	add.w	r9, r9, #1
 800e6a2:	4671      	mov	r1, lr
 800e6a4:	4576      	cmp	r6, lr
 800e6a6:	dc67      	bgt.n	800e778 <__kernel_rem_pio2f+0x22c>
 800e6a8:	2d00      	cmp	r5, #0
 800e6aa:	dd03      	ble.n	800e6b4 <__kernel_rem_pio2f+0x168>
 800e6ac:	2d01      	cmp	r5, #1
 800e6ae:	d074      	beq.n	800e79a <__kernel_rem_pio2f+0x24e>
 800e6b0:	2d02      	cmp	r5, #2
 800e6b2:	d07b      	beq.n	800e7ac <__kernel_rem_pio2f+0x260>
 800e6b4:	2f02      	cmp	r7, #2
 800e6b6:	d12d      	bne.n	800e714 <__kernel_rem_pio2f+0x1c8>
 800e6b8:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800e6bc:	ee30 8a48 	vsub.f32	s16, s0, s16
 800e6c0:	b341      	cbz	r1, 800e714 <__kernel_rem_pio2f+0x1c8>
 800e6c2:	4628      	mov	r0, r5
 800e6c4:	9207      	str	r2, [sp, #28]
 800e6c6:	f000 f9b5 	bl	800ea34 <scalbnf>
 800e6ca:	9a07      	ldr	r2, [sp, #28]
 800e6cc:	ee38 8a40 	vsub.f32	s16, s16, s0
 800e6d0:	e020      	b.n	800e714 <__kernel_rem_pio2f+0x1c8>
 800e6d2:	ee60 7a28 	vmul.f32	s15, s0, s17
 800e6d6:	3f01      	subs	r7, #1
 800e6d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e6dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e6e0:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800e6e4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800e6e8:	ecac 0a01 	vstmia	ip!, {s0}
 800e6ec:	ed90 0a00 	vldr	s0, [r0]
 800e6f0:	ee37 0a80 	vadd.f32	s0, s15, s0
 800e6f4:	e79e      	b.n	800e634 <__kernel_rem_pio2f+0xe8>
 800e6f6:	d105      	bne.n	800e704 <__kernel_rem_pio2f+0x1b8>
 800e6f8:	1e70      	subs	r0, r6, #1
 800e6fa:	ab08      	add	r3, sp, #32
 800e6fc:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 800e700:	11ff      	asrs	r7, r7, #7
 800e702:	e7c8      	b.n	800e696 <__kernel_rem_pio2f+0x14a>
 800e704:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800e708:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800e70c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e710:	da30      	bge.n	800e774 <__kernel_rem_pio2f+0x228>
 800e712:	2700      	movs	r7, #0
 800e714:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800e718:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e71c:	f040 809a 	bne.w	800e854 <__kernel_rem_pio2f+0x308>
 800e720:	1e74      	subs	r4, r6, #1
 800e722:	2100      	movs	r1, #0
 800e724:	46a4      	mov	ip, r4
 800e726:	45d4      	cmp	ip, sl
 800e728:	da47      	bge.n	800e7ba <__kernel_rem_pio2f+0x26e>
 800e72a:	2900      	cmp	r1, #0
 800e72c:	d063      	beq.n	800e7f6 <__kernel_rem_pio2f+0x2aa>
 800e72e:	ab08      	add	r3, sp, #32
 800e730:	3d08      	subs	r5, #8
 800e732:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800e736:	2b00      	cmp	r3, #0
 800e738:	d07f      	beq.n	800e83a <__kernel_rem_pio2f+0x2ee>
 800e73a:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800e73e:	4628      	mov	r0, r5
 800e740:	f000 f978 	bl	800ea34 <scalbnf>
 800e744:	1c63      	adds	r3, r4, #1
 800e746:	aa44      	add	r2, sp, #272	; 0x110
 800e748:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800e84c <__kernel_rem_pio2f+0x300>
 800e74c:	0099      	lsls	r1, r3, #2
 800e74e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800e752:	4623      	mov	r3, r4
 800e754:	2b00      	cmp	r3, #0
 800e756:	f280 80ad 	bge.w	800e8b4 <__kernel_rem_pio2f+0x368>
 800e75a:	4623      	mov	r3, r4
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	f2c0 80cb 	blt.w	800e8f8 <__kernel_rem_pio2f+0x3ac>
 800e762:	aa44      	add	r2, sp, #272	; 0x110
 800e764:	4e37      	ldr	r6, [pc, #220]	; (800e844 <__kernel_rem_pio2f+0x2f8>)
 800e766:	eddf 7a3a 	vldr	s15, [pc, #232]	; 800e850 <__kernel_rem_pio2f+0x304>
 800e76a:	2000      	movs	r0, #0
 800e76c:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800e770:	1ae2      	subs	r2, r4, r3
 800e772:	e0b6      	b.n	800e8e2 <__kernel_rem_pio2f+0x396>
 800e774:	2702      	movs	r7, #2
 800e776:	e790      	b.n	800e69a <__kernel_rem_pio2f+0x14e>
 800e778:	6820      	ldr	r0, [r4, #0]
 800e77a:	b949      	cbnz	r1, 800e790 <__kernel_rem_pio2f+0x244>
 800e77c:	b118      	cbz	r0, 800e786 <__kernel_rem_pio2f+0x23a>
 800e77e:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800e782:	6020      	str	r0, [r4, #0]
 800e784:	2001      	movs	r0, #1
 800e786:	f10e 0e01 	add.w	lr, lr, #1
 800e78a:	3404      	adds	r4, #4
 800e78c:	4601      	mov	r1, r0
 800e78e:	e789      	b.n	800e6a4 <__kernel_rem_pio2f+0x158>
 800e790:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 800e794:	6020      	str	r0, [r4, #0]
 800e796:	4608      	mov	r0, r1
 800e798:	e7f5      	b.n	800e786 <__kernel_rem_pio2f+0x23a>
 800e79a:	1e74      	subs	r4, r6, #1
 800e79c:	ab08      	add	r3, sp, #32
 800e79e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800e7a2:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800e7a6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800e7aa:	e783      	b.n	800e6b4 <__kernel_rem_pio2f+0x168>
 800e7ac:	1e74      	subs	r4, r6, #1
 800e7ae:	ab08      	add	r3, sp, #32
 800e7b0:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800e7b4:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800e7b8:	e7f5      	b.n	800e7a6 <__kernel_rem_pio2f+0x25a>
 800e7ba:	ab08      	add	r3, sp, #32
 800e7bc:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
 800e7c0:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 800e7c4:	4301      	orrs	r1, r0
 800e7c6:	e7ae      	b.n	800e726 <__kernel_rem_pio2f+0x1da>
 800e7c8:	3001      	adds	r0, #1
 800e7ca:	f854 7d04 	ldr.w	r7, [r4, #-4]!
 800e7ce:	2f00      	cmp	r7, #0
 800e7d0:	d0fa      	beq.n	800e7c8 <__kernel_rem_pio2f+0x27c>
 800e7d2:	9b06      	ldr	r3, [sp, #24]
 800e7d4:	f106 0c01 	add.w	ip, r6, #1
 800e7d8:	4430      	add	r0, r6
 800e7da:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800e7de:	eb0d 0403 	add.w	r4, sp, r3
 800e7e2:	9b01      	ldr	r3, [sp, #4]
 800e7e4:	18f7      	adds	r7, r6, r3
 800e7e6:	ab1c      	add	r3, sp, #112	; 0x70
 800e7e8:	3c4c      	subs	r4, #76	; 0x4c
 800e7ea:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e7ee:	4560      	cmp	r0, ip
 800e7f0:	da04      	bge.n	800e7fc <__kernel_rem_pio2f+0x2b0>
 800e7f2:	4606      	mov	r6, r0
 800e7f4:	e711      	b.n	800e61a <__kernel_rem_pio2f+0xce>
 800e7f6:	9c05      	ldr	r4, [sp, #20]
 800e7f8:	2001      	movs	r0, #1
 800e7fa:	e7e6      	b.n	800e7ca <__kernel_rem_pio2f+0x27e>
 800e7fc:	9b04      	ldr	r3, [sp, #16]
 800e7fe:	2600      	movs	r6, #0
 800e800:	f8dd e008 	ldr.w	lr, [sp, #8]
 800e804:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800e808:	ee07 3a90 	vmov	s15, r3
 800e80c:	9306      	str	r3, [sp, #24]
 800e80e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e812:	ece7 7a01 	vstmia	r7!, {s15}
 800e816:	46b9      	mov	r9, r7
 800e818:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800e850 <__kernel_rem_pio2f+0x304>
 800e81c:	455e      	cmp	r6, fp
 800e81e:	dd04      	ble.n	800e82a <__kernel_rem_pio2f+0x2de>
 800e820:	f10c 0c01 	add.w	ip, ip, #1
 800e824:	ece4 7a01 	vstmia	r4!, {s15}
 800e828:	e7e1      	b.n	800e7ee <__kernel_rem_pio2f+0x2a2>
 800e82a:	ecfe 6a01 	vldmia	lr!, {s13}
 800e82e:	3601      	adds	r6, #1
 800e830:	ed39 7a01 	vldmdb	r9!, {s14}
 800e834:	eee6 7a87 	vfma.f32	s15, s13, s14
 800e838:	e7f0      	b.n	800e81c <__kernel_rem_pio2f+0x2d0>
 800e83a:	3c01      	subs	r4, #1
 800e83c:	e777      	b.n	800e72e <__kernel_rem_pio2f+0x1e2>
 800e83e:	bf00      	nop
 800e840:	0800facc 	.word	0x0800facc
 800e844:	0800faa0 	.word	0x0800faa0
 800e848:	43800000 	.word	0x43800000
 800e84c:	3b800000 	.word	0x3b800000
 800e850:	00000000 	.word	0x00000000
 800e854:	9b03      	ldr	r3, [sp, #12]
 800e856:	eeb0 0a48 	vmov.f32	s0, s16
 800e85a:	1a98      	subs	r0, r3, r2
 800e85c:	f000 f8ea 	bl	800ea34 <scalbnf>
 800e860:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800e848 <__kernel_rem_pio2f+0x2fc>
 800e864:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800e868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e86c:	db19      	blt.n	800e8a2 <__kernel_rem_pio2f+0x356>
 800e86e:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800e84c <__kernel_rem_pio2f+0x300>
 800e872:	aa08      	add	r2, sp, #32
 800e874:	1c74      	adds	r4, r6, #1
 800e876:	3508      	adds	r5, #8
 800e878:	ee60 7a27 	vmul.f32	s15, s0, s15
 800e87c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e880:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e884:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800e888:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e88c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800e890:	ee10 3a10 	vmov	r3, s0
 800e894:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800e898:	ee17 3a90 	vmov	r3, s15
 800e89c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800e8a0:	e74b      	b.n	800e73a <__kernel_rem_pio2f+0x1ee>
 800e8a2:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800e8a6:	aa08      	add	r2, sp, #32
 800e8a8:	4634      	mov	r4, r6
 800e8aa:	ee10 3a10 	vmov	r3, s0
 800e8ae:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800e8b2:	e742      	b.n	800e73a <__kernel_rem_pio2f+0x1ee>
 800e8b4:	a808      	add	r0, sp, #32
 800e8b6:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800e8ba:	3b01      	subs	r3, #1
 800e8bc:	ee07 0a90 	vmov	s15, r0
 800e8c0:	9001      	str	r0, [sp, #4]
 800e8c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e8c6:	ee67 7a80 	vmul.f32	s15, s15, s0
 800e8ca:	ee20 0a07 	vmul.f32	s0, s0, s14
 800e8ce:	ed62 7a01 	vstmdb	r2!, {s15}
 800e8d2:	e73f      	b.n	800e754 <__kernel_rem_pio2f+0x208>
 800e8d4:	ecf6 6a01 	vldmia	r6!, {s13}
 800e8d8:	3001      	adds	r0, #1
 800e8da:	ecb5 7a01 	vldmia	r5!, {s14}
 800e8de:	eee6 7a87 	vfma.f32	s15, s13, s14
 800e8e2:	4550      	cmp	r0, sl
 800e8e4:	dc01      	bgt.n	800e8ea <__kernel_rem_pio2f+0x39e>
 800e8e6:	4290      	cmp	r0, r2
 800e8e8:	ddf4      	ble.n	800e8d4 <__kernel_rem_pio2f+0x388>
 800e8ea:	a858      	add	r0, sp, #352	; 0x160
 800e8ec:	3b01      	subs	r3, #1
 800e8ee:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800e8f2:	ed42 7a28 	vstr	s15, [r2, #-160]	; 0xffffff60
 800e8f6:	e731      	b.n	800e75c <__kernel_rem_pio2f+0x210>
 800e8f8:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800e8fa:	2b02      	cmp	r3, #2
 800e8fc:	dc09      	bgt.n	800e912 <__kernel_rem_pio2f+0x3c6>
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	dc2b      	bgt.n	800e95a <__kernel_rem_pio2f+0x40e>
 800e902:	d044      	beq.n	800e98e <__kernel_rem_pio2f+0x442>
 800e904:	f009 0007 	and.w	r0, r9, #7
 800e908:	b059      	add	sp, #356	; 0x164
 800e90a:	ecbd 8b04 	vpop	{d8-d9}
 800e90e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e912:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800e914:	2b03      	cmp	r3, #3
 800e916:	d1f5      	bne.n	800e904 <__kernel_rem_pio2f+0x3b8>
 800e918:	aa30      	add	r2, sp, #192	; 0xc0
 800e91a:	1f0b      	subs	r3, r1, #4
 800e91c:	4620      	mov	r0, r4
 800e91e:	4413      	add	r3, r2
 800e920:	461a      	mov	r2, r3
 800e922:	2800      	cmp	r0, #0
 800e924:	f1a2 0204 	sub.w	r2, r2, #4
 800e928:	dc52      	bgt.n	800e9d0 <__kernel_rem_pio2f+0x484>
 800e92a:	4622      	mov	r2, r4
 800e92c:	2a01      	cmp	r2, #1
 800e92e:	f1a3 0304 	sub.w	r3, r3, #4
 800e932:	dc5d      	bgt.n	800e9f0 <__kernel_rem_pio2f+0x4a4>
 800e934:	ab30      	add	r3, sp, #192	; 0xc0
 800e936:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 800e850 <__kernel_rem_pio2f+0x304>
 800e93a:	440b      	add	r3, r1
 800e93c:	2c01      	cmp	r4, #1
 800e93e:	dc67      	bgt.n	800ea10 <__kernel_rem_pio2f+0x4c4>
 800e940:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 800e944:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 800e948:	2f00      	cmp	r7, #0
 800e94a:	d167      	bne.n	800ea1c <__kernel_rem_pio2f+0x4d0>
 800e94c:	edc8 6a00 	vstr	s13, [r8]
 800e950:	ed88 7a01 	vstr	s14, [r8, #4]
 800e954:	edc8 7a02 	vstr	s15, [r8, #8]
 800e958:	e7d4      	b.n	800e904 <__kernel_rem_pio2f+0x3b8>
 800e95a:	ab30      	add	r3, sp, #192	; 0xc0
 800e95c:	4622      	mov	r2, r4
 800e95e:	ed1f 7a44 	vldr	s14, [pc, #-272]	; 800e850 <__kernel_rem_pio2f+0x304>
 800e962:	440b      	add	r3, r1
 800e964:	2a00      	cmp	r2, #0
 800e966:	da24      	bge.n	800e9b2 <__kernel_rem_pio2f+0x466>
 800e968:	b34f      	cbz	r7, 800e9be <__kernel_rem_pio2f+0x472>
 800e96a:	eef1 7a47 	vneg.f32	s15, s14
 800e96e:	edc8 7a00 	vstr	s15, [r8]
 800e972:	aa31      	add	r2, sp, #196	; 0xc4
 800e974:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 800e978:	2301      	movs	r3, #1
 800e97a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e97e:	429c      	cmp	r4, r3
 800e980:	da20      	bge.n	800e9c4 <__kernel_rem_pio2f+0x478>
 800e982:	b10f      	cbz	r7, 800e988 <__kernel_rem_pio2f+0x43c>
 800e984:	eef1 7a67 	vneg.f32	s15, s15
 800e988:	edc8 7a01 	vstr	s15, [r8, #4]
 800e98c:	e7ba      	b.n	800e904 <__kernel_rem_pio2f+0x3b8>
 800e98e:	ab30      	add	r3, sp, #192	; 0xc0
 800e990:	ed5f 7a51 	vldr	s15, [pc, #-324]	; 800e850 <__kernel_rem_pio2f+0x304>
 800e994:	440b      	add	r3, r1
 800e996:	2c00      	cmp	r4, #0
 800e998:	da05      	bge.n	800e9a6 <__kernel_rem_pio2f+0x45a>
 800e99a:	b10f      	cbz	r7, 800e9a0 <__kernel_rem_pio2f+0x454>
 800e99c:	eef1 7a67 	vneg.f32	s15, s15
 800e9a0:	edc8 7a00 	vstr	s15, [r8]
 800e9a4:	e7ae      	b.n	800e904 <__kernel_rem_pio2f+0x3b8>
 800e9a6:	ed33 7a01 	vldmdb	r3!, {s14}
 800e9aa:	3c01      	subs	r4, #1
 800e9ac:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e9b0:	e7f1      	b.n	800e996 <__kernel_rem_pio2f+0x44a>
 800e9b2:	ed73 7a01 	vldmdb	r3!, {s15}
 800e9b6:	3a01      	subs	r2, #1
 800e9b8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e9bc:	e7d2      	b.n	800e964 <__kernel_rem_pio2f+0x418>
 800e9be:	eef0 7a47 	vmov.f32	s15, s14
 800e9c2:	e7d4      	b.n	800e96e <__kernel_rem_pio2f+0x422>
 800e9c4:	ecb2 7a01 	vldmia	r2!, {s14}
 800e9c8:	3301      	adds	r3, #1
 800e9ca:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e9ce:	e7d6      	b.n	800e97e <__kernel_rem_pio2f+0x432>
 800e9d0:	edd2 7a00 	vldr	s15, [r2]
 800e9d4:	3801      	subs	r0, #1
 800e9d6:	edd2 6a01 	vldr	s13, [r2, #4]
 800e9da:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800e9de:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e9e2:	ed82 7a00 	vstr	s14, [r2]
 800e9e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e9ea:	edc2 7a01 	vstr	s15, [r2, #4]
 800e9ee:	e798      	b.n	800e922 <__kernel_rem_pio2f+0x3d6>
 800e9f0:	edd3 7a00 	vldr	s15, [r3]
 800e9f4:	3a01      	subs	r2, #1
 800e9f6:	edd3 6a01 	vldr	s13, [r3, #4]
 800e9fa:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800e9fe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ea02:	ed83 7a00 	vstr	s14, [r3]
 800ea06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ea0a:	edc3 7a01 	vstr	s15, [r3, #4]
 800ea0e:	e78d      	b.n	800e92c <__kernel_rem_pio2f+0x3e0>
 800ea10:	ed33 7a01 	vldmdb	r3!, {s14}
 800ea14:	3c01      	subs	r4, #1
 800ea16:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ea1a:	e78f      	b.n	800e93c <__kernel_rem_pio2f+0x3f0>
 800ea1c:	eef1 6a66 	vneg.f32	s13, s13
 800ea20:	eeb1 7a47 	vneg.f32	s14, s14
 800ea24:	eef1 7a67 	vneg.f32	s15, s15
 800ea28:	edc8 6a00 	vstr	s13, [r8]
 800ea2c:	ed88 7a01 	vstr	s14, [r8, #4]
 800ea30:	e790      	b.n	800e954 <__kernel_rem_pio2f+0x408>
 800ea32:	bf00      	nop

0800ea34 <scalbnf>:
 800ea34:	ee10 3a10 	vmov	r3, s0
 800ea38:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800ea3c:	d02a      	beq.n	800ea94 <scalbnf+0x60>
 800ea3e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800ea42:	d302      	bcc.n	800ea4a <scalbnf+0x16>
 800ea44:	ee30 0a00 	vadd.f32	s0, s0, s0
 800ea48:	4770      	bx	lr
 800ea4a:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800ea4e:	d122      	bne.n	800ea96 <scalbnf+0x62>
 800ea50:	4b23      	ldr	r3, [pc, #140]	; (800eae0 <scalbnf+0xac>)
 800ea52:	eddf 7a24 	vldr	s15, [pc, #144]	; 800eae4 <scalbnf+0xb0>
 800ea56:	4298      	cmp	r0, r3
 800ea58:	ee20 0a27 	vmul.f32	s0, s0, s15
 800ea5c:	db16      	blt.n	800ea8c <scalbnf+0x58>
 800ea5e:	ee10 3a10 	vmov	r3, s0
 800ea62:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800ea66:	3a19      	subs	r2, #25
 800ea68:	f24c 3150 	movw	r1, #50000	; 0xc350
 800ea6c:	4288      	cmp	r0, r1
 800ea6e:	dd14      	ble.n	800ea9a <scalbnf+0x66>
 800ea70:	eddf 7a1d 	vldr	s15, [pc, #116]	; 800eae8 <scalbnf+0xb4>
 800ea74:	ee10 3a10 	vmov	r3, s0
 800ea78:	eddf 6a1c 	vldr	s13, [pc, #112]	; 800eaec <scalbnf+0xb8>
 800ea7c:	eeb0 7a67 	vmov.f32	s14, s15
 800ea80:	2b00      	cmp	r3, #0
 800ea82:	fe67 7aa6 	vselge.f32	s15, s15, s13
 800ea86:	ee27 0a87 	vmul.f32	s0, s15, s14
 800ea8a:	4770      	bx	lr
 800ea8c:	eddf 7a18 	vldr	s15, [pc, #96]	; 800eaf0 <scalbnf+0xbc>
 800ea90:	ee27 0a80 	vmul.f32	s0, s15, s0
 800ea94:	4770      	bx	lr
 800ea96:	0dd2      	lsrs	r2, r2, #23
 800ea98:	e7e6      	b.n	800ea68 <scalbnf+0x34>
 800ea9a:	4410      	add	r0, r2
 800ea9c:	28fe      	cmp	r0, #254	; 0xfe
 800ea9e:	dce7      	bgt.n	800ea70 <scalbnf+0x3c>
 800eaa0:	2800      	cmp	r0, #0
 800eaa2:	dd06      	ble.n	800eab2 <scalbnf+0x7e>
 800eaa4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800eaa8:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800eaac:	ee00 3a10 	vmov	s0, r3
 800eab0:	4770      	bx	lr
 800eab2:	f110 0f16 	cmn.w	r0, #22
 800eab6:	da09      	bge.n	800eacc <scalbnf+0x98>
 800eab8:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800eaf0 <scalbnf+0xbc>
 800eabc:	ee10 3a10 	vmov	r3, s0
 800eac0:	eddf 6a0c 	vldr	s13, [pc, #48]	; 800eaf4 <scalbnf+0xc0>
 800eac4:	eeb0 7a67 	vmov.f32	s14, s15
 800eac8:	2b00      	cmp	r3, #0
 800eaca:	e7da      	b.n	800ea82 <scalbnf+0x4e>
 800eacc:	3019      	adds	r0, #25
 800eace:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ead2:	ed9f 0a09 	vldr	s0, [pc, #36]	; 800eaf8 <scalbnf+0xc4>
 800ead6:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800eada:	ee07 3a90 	vmov	s15, r3
 800eade:	e7d7      	b.n	800ea90 <scalbnf+0x5c>
 800eae0:	ffff3cb0 	.word	0xffff3cb0
 800eae4:	4c000000 	.word	0x4c000000
 800eae8:	7149f2ca 	.word	0x7149f2ca
 800eaec:	f149f2ca 	.word	0xf149f2ca
 800eaf0:	0da24260 	.word	0x0da24260
 800eaf4:	8da24260 	.word	0x8da24260
 800eaf8:	33000000 	.word	0x33000000

0800eafc <floorf>:
 800eafc:	febb 0a40 	vrintm.f32	s0, s0
 800eb00:	4770      	bx	lr
	...

0800eb04 <_init>:
 800eb04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb06:	bf00      	nop
 800eb08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eb0a:	bc08      	pop	{r3}
 800eb0c:	469e      	mov	lr, r3
 800eb0e:	4770      	bx	lr

0800eb10 <_fini>:
 800eb10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb12:	bf00      	nop
 800eb14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eb16:	bc08      	pop	{r3}
 800eb18:	469e      	mov	lr, r3
 800eb1a:	4770      	bx	lr
