CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/' [using existing xil_index.xml]
INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim - Generating component instance 'bmg_62_073020084dc5d91f' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_073020084dc5d91f'...
Applying external generics to 'bmg_62_073020084dc5d91f'...
Delivering associated files for 'bmg_62_073020084dc5d91f'...
Delivering EJava files for 'bmg_62_073020084dc5d91f'...
Generating implementation netlist for 'bmg_62_073020084dc5d91f'...
INFO:sim - Pre-processing HDL files for 'bmg_62_073020084dc5d91f'...
Running synthesis for 'bmg_62_073020084dc5d91f'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_073020084dc5d91f'...
Writing VHDL behavioral simulation model for 'bmg_62_073020084dc5d91f'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_16e54f007b53b02e' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_16e54f007b53b02e'...
Applying external generics to 'bmg_62_16e54f007b53b02e'...
Delivering associated files for 'bmg_62_16e54f007b53b02e'...
Delivering EJava files for 'bmg_62_16e54f007b53b02e'...
Generating implementation netlist for 'bmg_62_16e54f007b53b02e'...
INFO:sim - Pre-processing HDL files for 'bmg_62_16e54f007b53b02e'...
Running synthesis for 'bmg_62_16e54f007b53b02e'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_16e54f007b53b02e'...
Writing VHDL behavioral simulation model for 'bmg_62_16e54f007b53b02e'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_2d41b260b5e70403' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_2d41b260b5e70403'...
Applying external generics to 'bmg_62_2d41b260b5e70403'...
Delivering associated files for 'bmg_62_2d41b260b5e70403'...
Delivering EJava files for 'bmg_62_2d41b260b5e70403'...
Generating implementation netlist for 'bmg_62_2d41b260b5e70403'...
INFO:sim - Pre-processing HDL files for 'bmg_62_2d41b260b5e70403'...
Running synthesis for 'bmg_62_2d41b260b5e70403'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_2d41b260b5e70403'...
Writing VHDL behavioral simulation model for 'bmg_62_2d41b260b5e70403'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_37f844592d213796' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_37f844592d213796'...
Applying external generics to 'bmg_62_37f844592d213796'...
Delivering associated files for 'bmg_62_37f844592d213796'...
Delivering EJava files for 'bmg_62_37f844592d213796'...
Generating implementation netlist for 'bmg_62_37f844592d213796'...
INFO:sim - Pre-processing HDL files for 'bmg_62_37f844592d213796'...
Running synthesis for 'bmg_62_37f844592d213796'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_37f844592d213796'...
Writing VHDL behavioral simulation model for 'bmg_62_37f844592d213796'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_51321cc7c8e9865c' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_51321cc7c8e9865c'...
Applying external generics to 'bmg_62_51321cc7c8e9865c'...
Delivering associated files for 'bmg_62_51321cc7c8e9865c'...
Delivering EJava files for 'bmg_62_51321cc7c8e9865c'...
Generating implementation netlist for 'bmg_62_51321cc7c8e9865c'...
INFO:sim - Pre-processing HDL files for 'bmg_62_51321cc7c8e9865c'...
Running synthesis for 'bmg_62_51321cc7c8e9865c'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_51321cc7c8e9865c'...
Writing VHDL behavioral simulation model for 'bmg_62_51321cc7c8e9865c'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_5274d0b3f294243c' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_5274d0b3f294243c'...
Applying external generics to 'bmg_62_5274d0b3f294243c'...
Delivering associated files for 'bmg_62_5274d0b3f294243c'...
Delivering EJava files for 'bmg_62_5274d0b3f294243c'...
Generating implementation netlist for 'bmg_62_5274d0b3f294243c'...
INFO:sim - Pre-processing HDL files for 'bmg_62_5274d0b3f294243c'...
Running synthesis for 'bmg_62_5274d0b3f294243c'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_5274d0b3f294243c'...
Writing VHDL behavioral simulation model for 'bmg_62_5274d0b3f294243c'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_66064026d4816b4e' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_66064026d4816b4e'...
Applying external generics to 'bmg_62_66064026d4816b4e'...
Delivering associated files for 'bmg_62_66064026d4816b4e'...
Delivering EJava files for 'bmg_62_66064026d4816b4e'...
Generating implementation netlist for 'bmg_62_66064026d4816b4e'...
INFO:sim - Pre-processing HDL files for 'bmg_62_66064026d4816b4e'...
Running synthesis for 'bmg_62_66064026d4816b4e'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_66064026d4816b4e'...
Writing VHDL behavioral simulation model for 'bmg_62_66064026d4816b4e'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_665c019c1c5f5676' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_665c019c1c5f5676'...
Applying external generics to 'bmg_62_665c019c1c5f5676'...
Delivering associated files for 'bmg_62_665c019c1c5f5676'...
Delivering EJava files for 'bmg_62_665c019c1c5f5676'...
Generating implementation netlist for 'bmg_62_665c019c1c5f5676'...
INFO:sim - Pre-processing HDL files for 'bmg_62_665c019c1c5f5676'...
Running synthesis for 'bmg_62_665c019c1c5f5676'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_665c019c1c5f5676'...
Writing VHDL behavioral simulation model for 'bmg_62_665c019c1c5f5676'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_66e53735c699b53b' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_66e53735c699b53b'...
Applying external generics to 'bmg_62_66e53735c699b53b'...
Delivering associated files for 'bmg_62_66e53735c699b53b'...
Delivering EJava files for 'bmg_62_66e53735c699b53b'...
Generating implementation netlist for 'bmg_62_66e53735c699b53b'...
INFO:sim - Pre-processing HDL files for 'bmg_62_66e53735c699b53b'...
Running synthesis for 'bmg_62_66e53735c699b53b'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_66e53735c699b53b'...
Writing VHDL behavioral simulation model for 'bmg_62_66e53735c699b53b'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_6ea787275fdc24d6' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_6ea787275fdc24d6'...
Applying external generics to 'bmg_62_6ea787275fdc24d6'...
Delivering associated files for 'bmg_62_6ea787275fdc24d6'...
Delivering EJava files for 'bmg_62_6ea787275fdc24d6'...
Generating implementation netlist for 'bmg_62_6ea787275fdc24d6'...
INFO:sim - Pre-processing HDL files for 'bmg_62_6ea787275fdc24d6'...
Running synthesis for 'bmg_62_6ea787275fdc24d6'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_6ea787275fdc24d6'...
Writing VHDL behavioral simulation model for 'bmg_62_6ea787275fdc24d6'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_7061fc74b87e2931' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_7061fc74b87e2931'...
Applying external generics to 'bmg_62_7061fc74b87e2931'...
Delivering associated files for 'bmg_62_7061fc74b87e2931'...
Delivering EJava files for 'bmg_62_7061fc74b87e2931'...
Generating implementation netlist for 'bmg_62_7061fc74b87e2931'...
INFO:sim - Pre-processing HDL files for 'bmg_62_7061fc74b87e2931'...
Running synthesis for 'bmg_62_7061fc74b87e2931'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_7061fc74b87e2931'...
Writing VHDL behavioral simulation model for 'bmg_62_7061fc74b87e2931'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_721e2d25fd18b8a2' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_721e2d25fd18b8a2'...
Applying external generics to 'bmg_62_721e2d25fd18b8a2'...
Delivering associated files for 'bmg_62_721e2d25fd18b8a2'...
Delivering EJava files for 'bmg_62_721e2d25fd18b8a2'...
Generating implementation netlist for 'bmg_62_721e2d25fd18b8a2'...
INFO:sim - Pre-processing HDL files for 'bmg_62_721e2d25fd18b8a2'...
Running synthesis for 'bmg_62_721e2d25fd18b8a2'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_721e2d25fd18b8a2'...
Writing VHDL behavioral simulation model for 'bmg_62_721e2d25fd18b8a2'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_82b2485d32f76714' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_82b2485d32f76714'...
Applying external generics to 'bmg_62_82b2485d32f76714'...
Delivering associated files for 'bmg_62_82b2485d32f76714'...
Delivering EJava files for 'bmg_62_82b2485d32f76714'...
Generating implementation netlist for 'bmg_62_82b2485d32f76714'...
INFO:sim - Pre-processing HDL files for 'bmg_62_82b2485d32f76714'...
Running synthesis for 'bmg_62_82b2485d32f76714'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_82b2485d32f76714'...
Writing VHDL behavioral simulation model for 'bmg_62_82b2485d32f76714'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_83efd1fdf9477a72' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_83efd1fdf9477a72'...
Applying external generics to 'bmg_62_83efd1fdf9477a72'...
Delivering associated files for 'bmg_62_83efd1fdf9477a72'...
Delivering EJava files for 'bmg_62_83efd1fdf9477a72'...
Generating implementation netlist for 'bmg_62_83efd1fdf9477a72'...
INFO:sim - Pre-processing HDL files for 'bmg_62_83efd1fdf9477a72'...
Running synthesis for 'bmg_62_83efd1fdf9477a72'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_83efd1fdf9477a72'...
Writing VHDL behavioral simulation model for 'bmg_62_83efd1fdf9477a72'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_89660d475f29ded2' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_89660d475f29ded2'...
Applying external generics to 'bmg_62_89660d475f29ded2'...
Delivering associated files for 'bmg_62_89660d475f29ded2'...
Delivering EJava files for 'bmg_62_89660d475f29ded2'...
Generating implementation netlist for 'bmg_62_89660d475f29ded2'...
INFO:sim - Pre-processing HDL files for 'bmg_62_89660d475f29ded2'...
Running synthesis for 'bmg_62_89660d475f29ded2'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_89660d475f29ded2'...
Writing VHDL behavioral simulation model for 'bmg_62_89660d475f29ded2'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_92fa6367e92d9ee0' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_92fa6367e92d9ee0'...
Applying external generics to 'bmg_62_92fa6367e92d9ee0'...
Delivering associated files for 'bmg_62_92fa6367e92d9ee0'...
Delivering EJava files for 'bmg_62_92fa6367e92d9ee0'...
Generating implementation netlist for 'bmg_62_92fa6367e92d9ee0'...
INFO:sim - Pre-processing HDL files for 'bmg_62_92fa6367e92d9ee0'...
Running synthesis for 'bmg_62_92fa6367e92d9ee0'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_92fa6367e92d9ee0'...
Writing VHDL behavioral simulation model for 'bmg_62_92fa6367e92d9ee0'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_936eb415a1e57c2f' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_936eb415a1e57c2f'...
Applying external generics to 'bmg_62_936eb415a1e57c2f'...
Delivering associated files for 'bmg_62_936eb415a1e57c2f'...
Delivering EJava files for 'bmg_62_936eb415a1e57c2f'...
Generating implementation netlist for 'bmg_62_936eb415a1e57c2f'...
INFO:sim - Pre-processing HDL files for 'bmg_62_936eb415a1e57c2f'...
Running synthesis for 'bmg_62_936eb415a1e57c2f'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_936eb415a1e57c2f'...
Writing VHDL behavioral simulation model for 'bmg_62_936eb415a1e57c2f'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_a1b79e174d5a824f' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_a1b79e174d5a824f'...
Applying external generics to 'bmg_62_a1b79e174d5a824f'...
Delivering associated files for 'bmg_62_a1b79e174d5a824f'...
Delivering EJava files for 'bmg_62_a1b79e174d5a824f'...
Generating implementation netlist for 'bmg_62_a1b79e174d5a824f'...
INFO:sim - Pre-processing HDL files for 'bmg_62_a1b79e174d5a824f'...
Running synthesis for 'bmg_62_a1b79e174d5a824f'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_a1b79e174d5a824f'...
Writing VHDL behavioral simulation model for 'bmg_62_a1b79e174d5a824f'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_c55d75b26312ffb9' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_c55d75b26312ffb9'...
Applying external generics to 'bmg_62_c55d75b26312ffb9'...
Delivering associated files for 'bmg_62_c55d75b26312ffb9'...
Delivering EJava files for 'bmg_62_c55d75b26312ffb9'...
Generating implementation netlist for 'bmg_62_c55d75b26312ffb9'...
INFO:sim - Pre-processing HDL files for 'bmg_62_c55d75b26312ffb9'...
Running synthesis for 'bmg_62_c55d75b26312ffb9'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_c55d75b26312ffb9'...
Writing VHDL behavioral simulation model for 'bmg_62_c55d75b26312ffb9'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_daa5a8eb8c5c2eed' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_daa5a8eb8c5c2eed'...
Applying external generics to 'bmg_62_daa5a8eb8c5c2eed'...
Delivering associated files for 'bmg_62_daa5a8eb8c5c2eed'...
Delivering EJava files for 'bmg_62_daa5a8eb8c5c2eed'...
Generating implementation netlist for 'bmg_62_daa5a8eb8c5c2eed'...
INFO:sim - Pre-processing HDL files for 'bmg_62_daa5a8eb8c5c2eed'...
Running synthesis for 'bmg_62_daa5a8eb8c5c2eed'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_daa5a8eb8c5c2eed'...
Writing VHDL behavioral simulation model for 'bmg_62_daa5a8eb8c5c2eed'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_de80a27a29f3ada6' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_de80a27a29f3ada6'...
Applying external generics to 'bmg_62_de80a27a29f3ada6'...
Delivering associated files for 'bmg_62_de80a27a29f3ada6'...
Delivering EJava files for 'bmg_62_de80a27a29f3ada6'...
Generating implementation netlist for 'bmg_62_de80a27a29f3ada6'...
INFO:sim - Pre-processing HDL files for 'bmg_62_de80a27a29f3ada6'...
Running synthesis for 'bmg_62_de80a27a29f3ada6'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_de80a27a29f3ada6'...
Writing VHDL behavioral simulation model for 'bmg_62_de80a27a29f3ada6'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_e195761ec2ed12e6' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_e195761ec2ed12e6'...
Applying external generics to 'bmg_62_e195761ec2ed12e6'...
Delivering associated files for 'bmg_62_e195761ec2ed12e6'...
Delivering EJava files for 'bmg_62_e195761ec2ed12e6'...
Generating implementation netlist for 'bmg_62_e195761ec2ed12e6'...
INFO:sim - Pre-processing HDL files for 'bmg_62_e195761ec2ed12e6'...
Running synthesis for 'bmg_62_e195761ec2ed12e6'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_e195761ec2ed12e6'...
Writing VHDL behavioral simulation model for 'bmg_62_e195761ec2ed12e6'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_f1ca57bbf79f0673' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_f1ca57bbf79f0673'...
Applying external generics to 'bmg_62_f1ca57bbf79f0673'...
Delivering associated files for 'bmg_62_f1ca57bbf79f0673'...
Delivering EJava files for 'bmg_62_f1ca57bbf79f0673'...
Generating implementation netlist for 'bmg_62_f1ca57bbf79f0673'...
INFO:sim - Pre-processing HDL files for 'bmg_62_f1ca57bbf79f0673'...
Running synthesis for 'bmg_62_f1ca57bbf79f0673'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_f1ca57bbf79f0673'...
Writing VHDL behavioral simulation model for 'bmg_62_f1ca57bbf79f0673'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_f5d63000a45b4cf8' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_f5d63000a45b4cf8'...
Applying external generics to 'bmg_62_f5d63000a45b4cf8'...
Delivering associated files for 'bmg_62_f5d63000a45b4cf8'...
Delivering EJava files for 'bmg_62_f5d63000a45b4cf8'...
Generating implementation netlist for 'bmg_62_f5d63000a45b4cf8'...
INFO:sim - Pre-processing HDL files for 'bmg_62_f5d63000a45b4cf8'...
Running synthesis for 'bmg_62_f5d63000a45b4cf8'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_f5d63000a45b4cf8'...
Writing VHDL behavioral simulation model for 'bmg_62_f5d63000a45b4cf8'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_fd6c0fe64ab6dcd2' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_fd6c0fe64ab6dcd2'...
Applying external generics to 'bmg_62_fd6c0fe64ab6dcd2'...
Delivering associated files for 'bmg_62_fd6c0fe64ab6dcd2'...
Delivering EJava files for 'bmg_62_fd6c0fe64ab6dcd2'...
Generating implementation netlist for 'bmg_62_fd6c0fe64ab6dcd2'...
INFO:sim - Pre-processing HDL files for 'bmg_62_fd6c0fe64ab6dcd2'...
Running synthesis for 'bmg_62_fd6c0fe64ab6dcd2'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_fd6c0fe64ab6dcd2'...
Writing VHDL behavioral simulation model for 'bmg_62_fd6c0fe64ab6dcd2'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_20f60aed18821bec' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_20f60aed18821bec'...
Applying external generics to 'cntr_11_0_20f60aed18821bec'...
Delivering associated files for 'cntr_11_0_20f60aed18821bec'...
Generating implementation netlist for 'cntr_11_0_20f60aed18821bec'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_20f60aed18821bec'...
Running synthesis for 'cntr_11_0_20f60aed18821bec'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_20f60aed18821bec'...
Writing VHDL behavioral simulation model for 'cntr_11_0_20f60aed18821bec'...
Writing VHDL behavioral simulation model for 'cntr_11_0_20f60aed18821bec'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/cd6ff47d1c9b93525/tmp/_cg/cntr_11_0_20f60aed18821bec
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_38c9cb0851a20d91' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_38c9cb0851a20d91'...
Applying external generics to 'cntr_11_0_38c9cb0851a20d91'...
Delivering associated files for 'cntr_11_0_38c9cb0851a20d91'...
Generating implementation netlist for 'cntr_11_0_38c9cb0851a20d91'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_38c9cb0851a20d91'...
Running synthesis for 'cntr_11_0_38c9cb0851a20d91'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_38c9cb0851a20d91'...
Writing VHDL behavioral simulation model for 'cntr_11_0_38c9cb0851a20d91'...
Writing VHDL behavioral simulation model for 'cntr_11_0_38c9cb0851a20d91'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/cd6ff47d1c9b93525/tmp/_cg/cntr_11_0_38c9cb0851a20d91
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_73d90f0f459a7002' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_73d90f0f459a7002'...
Applying external generics to 'cntr_11_0_73d90f0f459a7002'...
Delivering associated files for 'cntr_11_0_73d90f0f459a7002'...
Generating implementation netlist for 'cntr_11_0_73d90f0f459a7002'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_73d90f0f459a7002'...
Running synthesis for 'cntr_11_0_73d90f0f459a7002'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_73d90f0f459a7002'...
Writing VHDL behavioral simulation model for 'cntr_11_0_73d90f0f459a7002'...
Writing VHDL behavioral simulation model for 'cntr_11_0_73d90f0f459a7002'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/cd6ff47d1c9b93525/tmp/_cg/cntr_11_0_73d90f0f459a7002
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_9adf5a9f785e3fb8' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_9adf5a9f785e3fb8'...
Applying external generics to 'cntr_11_0_9adf5a9f785e3fb8'...
Delivering associated files for 'cntr_11_0_9adf5a9f785e3fb8'...
Generating implementation netlist for 'cntr_11_0_9adf5a9f785e3fb8'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_9adf5a9f785e3fb8'...
Running synthesis for 'cntr_11_0_9adf5a9f785e3fb8'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_9adf5a9f785e3fb8'...
Writing VHDL behavioral simulation model for 'cntr_11_0_9adf5a9f785e3fb8'...
Writing VHDL behavioral simulation model for 'cntr_11_0_9adf5a9f785e3fb8'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/cd6ff47d1c9b93525/tmp/_cg/cntr_11_0_9adf5a9f785e3fb8
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_9f5113eef58d42f3' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_9f5113eef58d42f3'...
Applying external generics to 'cntr_11_0_9f5113eef58d42f3'...
Delivering associated files for 'cntr_11_0_9f5113eef58d42f3'...
Generating implementation netlist for 'cntr_11_0_9f5113eef58d42f3'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_9f5113eef58d42f3'...
Running synthesis for 'cntr_11_0_9f5113eef58d42f3'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_9f5113eef58d42f3'...
Writing VHDL behavioral simulation model for 'cntr_11_0_9f5113eef58d42f3'...
Writing VHDL behavioral simulation model for 'cntr_11_0_9f5113eef58d42f3'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/cd6ff47d1c9b93525/tmp/_cg/cntr_11_0_9f5113eef58d42f3
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_b2e26777d24cb38d' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_b2e26777d24cb38d'...
Applying external generics to 'cntr_11_0_b2e26777d24cb38d'...
Delivering associated files for 'cntr_11_0_b2e26777d24cb38d'...
Generating implementation netlist for 'cntr_11_0_b2e26777d24cb38d'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_b2e26777d24cb38d'...
Running synthesis for 'cntr_11_0_b2e26777d24cb38d'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_b2e26777d24cb38d'...
Writing VHDL behavioral simulation model for 'cntr_11_0_b2e26777d24cb38d'...
Writing VHDL behavioral simulation model for 'cntr_11_0_b2e26777d24cb38d'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/cd6ff47d1c9b93525/tmp/_cg/cntr_11_0_b2e26777d24cb38d
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_c2e89722de712678' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_c2e89722de712678'...
Applying external generics to 'cntr_11_0_c2e89722de712678'...
Delivering associated files for 'cntr_11_0_c2e89722de712678'...
Generating implementation netlist for 'cntr_11_0_c2e89722de712678'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_c2e89722de712678'...
Running synthesis for 'cntr_11_0_c2e89722de712678'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_c2e89722de712678'...
Writing VHDL behavioral simulation model for 'cntr_11_0_c2e89722de712678'...
Writing VHDL behavioral simulation model for 'cntr_11_0_c2e89722de712678'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/cd6ff47d1c9b93525/tmp/_cg/cntr_11_0_c2e89722de712678
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_c53e3b0687343f7a' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_c53e3b0687343f7a'...
Applying external generics to 'cntr_11_0_c53e3b0687343f7a'...
Delivering associated files for 'cntr_11_0_c53e3b0687343f7a'...
Generating implementation netlist for 'cntr_11_0_c53e3b0687343f7a'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_c53e3b0687343f7a'...
Running synthesis for 'cntr_11_0_c53e3b0687343f7a'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_c53e3b0687343f7a'...
Writing VHDL behavioral simulation model for 'cntr_11_0_c53e3b0687343f7a'...
Writing VHDL behavioral simulation model for 'cntr_11_0_c53e3b0687343f7a'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/cd6ff47d1c9b93525/tmp/_cg/cntr_11_0_c53e3b0687343f7a
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_c84d65465c59fb07' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_c84d65465c59fb07'...
Applying external generics to 'cntr_11_0_c84d65465c59fb07'...
Delivering associated files for 'cntr_11_0_c84d65465c59fb07'...
Generating implementation netlist for 'cntr_11_0_c84d65465c59fb07'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_c84d65465c59fb07'...
Running synthesis for 'cntr_11_0_c84d65465c59fb07'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_c84d65465c59fb07'...
Writing VHDL behavioral simulation model for 'cntr_11_0_c84d65465c59fb07'...
Writing VHDL behavioral simulation model for 'cntr_11_0_c84d65465c59fb07'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/cd6ff47d1c9b93525/tmp/_cg/cntr_11_0_c84d65465c59fb07
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_d4d70c5a247867e8' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_d4d70c5a247867e8'...
Applying external generics to 'cntr_11_0_d4d70c5a247867e8'...
Delivering associated files for 'cntr_11_0_d4d70c5a247867e8'...
Generating implementation netlist for 'cntr_11_0_d4d70c5a247867e8'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_d4d70c5a247867e8'...
Running synthesis for 'cntr_11_0_d4d70c5a247867e8'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_d4d70c5a247867e8'...
Writing VHDL behavioral simulation model for 'cntr_11_0_d4d70c5a247867e8'...
Writing VHDL behavioral simulation model for 'cntr_11_0_d4d70c5a247867e8'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/cd6ff47d1c9b93525/tmp/_cg/cntr_11_0_d4d70c5a247867e8
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_e0d381bcdb78c3cc' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_e0d381bcdb78c3cc'...
Applying external generics to 'cntr_11_0_e0d381bcdb78c3cc'...
Delivering associated files for 'cntr_11_0_e0d381bcdb78c3cc'...
Generating implementation netlist for 'cntr_11_0_e0d381bcdb78c3cc'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_e0d381bcdb78c3cc'...
Running synthesis for 'cntr_11_0_e0d381bcdb78c3cc'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_e0d381bcdb78c3cc'...
Writing VHDL behavioral simulation model for 'cntr_11_0_e0d381bcdb78c3cc'...
Writing VHDL behavioral simulation model for 'cntr_11_0_e0d381bcdb78c3cc'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/cd6ff47d1c9b93525/tmp/_cg/cntr_11_0_e0d381bcdb78c3cc
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'dmg_62_1a18407473b36622' of
   'xilinx.com:ip:dist_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/di
   st_mem_gen_v6_2/component.xml'.
Resolving generics for 'dmg_62_1a18407473b36622'...
Applying external generics to 'dmg_62_1a18407473b36622'...
Delivering associated files for 'dmg_62_1a18407473b36622'...
Delivering EJava files for 'dmg_62_1a18407473b36622'...
Generating implementation netlist for 'dmg_62_1a18407473b36622'...
INFO:sim - Pre-processing HDL files for 'dmg_62_1a18407473b36622'...
Running synthesis for 'dmg_62_1a18407473b36622'
Running ngcbuild...
Writing VHO instantiation template for 'dmg_62_1a18407473b36622'...
Writing VHDL behavioral simulation model for 'dmg_62_1a18407473b36622'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'dmg_62_252dff5223562ed1' of
   'xilinx.com:ip:dist_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/di
   st_mem_gen_v6_2/component.xml'.
Resolving generics for 'dmg_62_252dff5223562ed1'...
Applying external generics to 'dmg_62_252dff5223562ed1'...
Delivering associated files for 'dmg_62_252dff5223562ed1'...
Delivering EJava files for 'dmg_62_252dff5223562ed1'...
Generating implementation netlist for 'dmg_62_252dff5223562ed1'...
INFO:sim - Pre-processing HDL files for 'dmg_62_252dff5223562ed1'...
Running synthesis for 'dmg_62_252dff5223562ed1'
Running ngcbuild...
Writing VHO instantiation template for 'dmg_62_252dff5223562ed1'...
Writing VHDL behavioral simulation model for 'dmg_62_252dff5223562ed1'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'dmg_62_566eb4bdfcc3bc15' of
   'xilinx.com:ip:dist_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/di
   st_mem_gen_v6_2/component.xml'.
Resolving generics for 'dmg_62_566eb4bdfcc3bc15'...
Applying external generics to 'dmg_62_566eb4bdfcc3bc15'...
Delivering associated files for 'dmg_62_566eb4bdfcc3bc15'...
Delivering EJava files for 'dmg_62_566eb4bdfcc3bc15'...
Generating implementation netlist for 'dmg_62_566eb4bdfcc3bc15'...
INFO:sim - Pre-processing HDL files for 'dmg_62_566eb4bdfcc3bc15'...
Running synthesis for 'dmg_62_566eb4bdfcc3bc15'
Running ngcbuild...
Writing VHO instantiation template for 'dmg_62_566eb4bdfcc3bc15'...
Writing VHDL behavioral simulation model for 'dmg_62_566eb4bdfcc3bc15'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'dmg_62_5863af36f6036886' of
   'xilinx.com:ip:dist_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/di
   st_mem_gen_v6_2/component.xml'.
Resolving generics for 'dmg_62_5863af36f6036886'...
Applying external generics to 'dmg_62_5863af36f6036886'...
Delivering associated files for 'dmg_62_5863af36f6036886'...
Delivering EJava files for 'dmg_62_5863af36f6036886'...
Generating implementation netlist for 'dmg_62_5863af36f6036886'...
INFO:sim - Pre-processing HDL files for 'dmg_62_5863af36f6036886'...
Running synthesis for 'dmg_62_5863af36f6036886'
Running ngcbuild...
Writing VHO instantiation template for 'dmg_62_5863af36f6036886'...
Writing VHDL behavioral simulation model for 'dmg_62_5863af36f6036886'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'dmg_62_9d0957109dc92693' of
   'xilinx.com:ip:dist_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/di
   st_mem_gen_v6_2/component.xml'.
Resolving generics for 'dmg_62_9d0957109dc92693'...
Applying external generics to 'dmg_62_9d0957109dc92693'...
Delivering associated files for 'dmg_62_9d0957109dc92693'...
Delivering EJava files for 'dmg_62_9d0957109dc92693'...
Generating implementation netlist for 'dmg_62_9d0957109dc92693'...
INFO:sim - Pre-processing HDL files for 'dmg_62_9d0957109dc92693'...
Running synthesis for 'dmg_62_9d0957109dc92693'
Running ngcbuild...
Writing VHO instantiation template for 'dmg_62_9d0957109dc92693'...
Writing VHDL behavioral simulation model for 'dmg_62_9d0957109dc92693'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'dmg_62_f0d8e22702089fe9' of
   'xilinx.com:ip:dist_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/di
   st_mem_gen_v6_2/component.xml'.
Resolving generics for 'dmg_62_f0d8e22702089fe9'...
Applying external generics to 'dmg_62_f0d8e22702089fe9'...
Delivering associated files for 'dmg_62_f0d8e22702089fe9'...
Delivering EJava files for 'dmg_62_f0d8e22702089fe9'...
Generating implementation netlist for 'dmg_62_f0d8e22702089fe9'...
INFO:sim - Pre-processing HDL files for 'dmg_62_f0d8e22702089fe9'...
Running synthesis for 'dmg_62_f0d8e22702089fe9'
Running ngcbuild...
Writing VHO instantiation template for 'dmg_62_f0d8e22702089fe9'...
Writing VHDL behavioral simulation model for 'dmg_62_f0d8e22702089fe9'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
