{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1545490710820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1545490710821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 22 22:58:30 2018 " "Processing started: Sat Dec 22 22:58:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1545490710821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1545490710821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2_0 -c Lab2_0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2_0 -c Lab2_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1545490710821 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1545490711279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_circuit.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_circuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Simple_Circuit " "Found entity 1: Simple_Circuit" {  } { { "Simple_Circuit.v" "" { Text "C:/altera/13.0sp1/quartus/bin64/lab2_0/Simple_Circuit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545490711344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545490711344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_circuit2.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_circuit2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Simple_Circuit2 " "Found entity 1: Simple_Circuit2" {  } { { "Simple_Circuit2.v" "" { Text "C:/altera/13.0sp1/quartus/bin64/lab2_0/Simple_Circuit2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545490711347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545490711347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_circuit_boolean.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_circuit_boolean.v" { { "Info" "ISGN_ENTITY_NAME" "1 Simple_Circuit_boolean " "Found entity 1: Simple_Circuit_boolean" {  } { { "Simple_Circuit_boolean.v" "" { Text "C:/altera/13.0sp1/quartus/bin64/lab2_0/Simple_Circuit_boolean.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545490711349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545490711349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_4.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_4 " "Found entity 1: Lab2_4" {  } { { "Lab2_4.v" "" { Text "C:/altera/13.0sp1/quartus/bin64/lab2_0/Lab2_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545490711352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545490711352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_1 " "Found entity 1: Lab3_1" {  } { { "Lab3_1.v" "" { Text "C:/altera/13.0sp1/quartus/bin64/lab2_0/Lab3_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545490711354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545490711354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_4.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_4 " "Found entity 1: Lab4_4" {  } { { "Lab4_4.v" "" { Text "C:/altera/13.0sp1/quartus/bin64/lab2_0/Lab4_4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545490711358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545490711358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/altera/13.0sp1/quartus/bin64/lab2_0/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545490711365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545490711365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/altera/13.0sp1/quartus/bin64/lab2_0/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545490711368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545490711368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_4_bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_4_bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_4_bit_adder " "Found entity 1: ripple_carry_4_bit_adder" {  } { { "ripple_carry_4_bit_adder.v" "" { Text "C:/altera/13.0sp1/quartus/bin64/lab2_0/ripple_carry_4_bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545490711372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545490711372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_binary_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file test_binary_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_binary_adder " "Found entity 1: test_binary_adder" {  } { { "test_binary_adder.v" "" { Text "C:/altera/13.0sp1/quartus/bin64/lab2_0/test_binary_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545490711376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545490711376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_lookahead_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_generator " "Found entity 1: carry_lookahead_generator" {  } { { "carry_lookahead_generator.v" "" { Text "C:/altera/13.0sp1/quartus/bin64/lab2_0/carry_lookahead_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545490711379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545490711379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead_4_bit_adder_gatelevel.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_lookahead_4_bit_adder_gatelevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_4_bit_adder_gatelevel " "Found entity 1: carry_lookahead_4_bit_adder_gatelevel" {  } { { "carry_lookahead_4_bit_adder_gatelevel.v" "" { Text "C:/altera/13.0sp1/quartus/bin64/lab2_0/carry_lookahead_4_bit_adder_gatelevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545490711381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545490711381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2to4 " "Found entity 1: decoder_2to4" {  } { { "decoder_2to4.v" "" { Text "C:/altera/13.0sp1/quartus/bin64/lab2_0/decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545490711385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545490711385 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 encoder_4to2.v(7) " "Verilog HDL Expression warning at encoder_4to2.v(7): truncated literal to match 2 bits" {  } { { "encoder_4to2.v" "" { Text "C:/altera/13.0sp1/quartus/bin64/lab2_0/encoder_4to2.v" 7 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1545490711388 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 encoder_4to2.v(8) " "Verilog HDL Expression warning at encoder_4to2.v(8): truncated literal to match 2 bits" {  } { { "encoder_4to2.v" "" { Text "C:/altera/13.0sp1/quartus/bin64/lab2_0/encoder_4to2.v" 8 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1545490711389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_4to2.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_4to2.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_4to2 " "Found entity 1: encoder_4to2" {  } { { "encoder_4to2.v" "" { Text "C:/altera/13.0sp1/quartus/bin64/lab2_0/encoder_4to2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545490711389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545490711389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_4to1 " "Found entity 1: multiplexer_4to1" {  } { { "multiplexer_4to1.v" "" { Text "C:/altera/13.0sp1/quartus/bin64/lab2_0/multiplexer_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545490711392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545490711392 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplexer_4to1 " "Elaborating entity \"multiplexer_4to1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1545490711430 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1545490712070 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1545490712320 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545490712320 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1545490712362 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1545490712362 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1545490712362 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1545490712362 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1545490712386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 22 22:58:32 2018 " "Processing ended: Sat Dec 22 22:58:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1545490712386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1545490712386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1545490712386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1545490712386 ""}
