{
  "module_name": "rt2500pci.h",
  "hash_id": "f1f22db583a7e93b91438e5629ae66d74cb1fcb3776339d9c3338057a8ad1682",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ralink/rt2x00/rt2500pci.h",
  "human_readable_source": " \n \n\n \n\n#ifndef RT2500PCI_H\n#define RT2500PCI_H\n\n \n#define RF2522\t\t\t\t0x0000\n#define RF2523\t\t\t\t0x0001\n#define RF2524\t\t\t\t0x0002\n#define RF2525\t\t\t\t0x0003\n#define RF2525E\t\t\t\t0x0004\n#define RF5222\t\t\t\t0x0010\n\n \n#define RT2560_VERSION_B\t\t2\n#define RT2560_VERSION_C\t\t3\n#define RT2560_VERSION_D\t\t4\n\n \n#define DEFAULT_RSSI_OFFSET\t\t121\n\n \n#define CSR_REG_BASE\t\t\t0x0000\n#define CSR_REG_SIZE\t\t\t0x0174\n#define EEPROM_BASE\t\t\t0x0000\n#define EEPROM_SIZE\t\t\t0x0200\n#define BBP_BASE\t\t\t0x0000\n#define BBP_SIZE\t\t\t0x0040\n#define RF_BASE\t\t\t\t0x0004\n#define RF_SIZE\t\t\t\t0x0010\n\n \n#define NUM_TX_QUEUES\t\t\t2\n\n \n\n \n#define CSR0\t\t\t\t0x0000\n#define CSR0_REVISION\t\t\tFIELD32(0x0000ffff)\n\n \n#define CSR1\t\t\t\t0x0004\n#define CSR1_SOFT_RESET\t\t\tFIELD32(0x00000001)\n#define CSR1_BBP_RESET\t\t\tFIELD32(0x00000002)\n#define CSR1_HOST_READY\t\t\tFIELD32(0x00000004)\n\n \n#define CSR2\t\t\t\t0x0008\n\n \n#define CSR3\t\t\t\t0x000c\n#define CSR3_BYTE0\t\t\tFIELD32(0x000000ff)\n#define CSR3_BYTE1\t\t\tFIELD32(0x0000ff00)\n#define CSR3_BYTE2\t\t\tFIELD32(0x00ff0000)\n#define CSR3_BYTE3\t\t\tFIELD32(0xff000000)\n\n \n#define CSR4\t\t\t\t0x0010\n#define CSR4_BYTE4\t\t\tFIELD32(0x000000ff)\n#define CSR4_BYTE5\t\t\tFIELD32(0x0000ff00)\n\n \n#define CSR5\t\t\t\t0x0014\n#define CSR5_BYTE0\t\t\tFIELD32(0x000000ff)\n#define CSR5_BYTE1\t\t\tFIELD32(0x0000ff00)\n#define CSR5_BYTE2\t\t\tFIELD32(0x00ff0000)\n#define CSR5_BYTE3\t\t\tFIELD32(0xff000000)\n\n \n#define CSR6\t\t\t\t0x0018\n#define CSR6_BYTE4\t\t\tFIELD32(0x000000ff)\n#define CSR6_BYTE5\t\t\tFIELD32(0x0000ff00)\n\n \n#define CSR7\t\t\t\t0x001c\n#define CSR7_TBCN_EXPIRE\t\tFIELD32(0x00000001)\n#define CSR7_TWAKE_EXPIRE\t\tFIELD32(0x00000002)\n#define CSR7_TATIMW_EXPIRE\t\tFIELD32(0x00000004)\n#define CSR7_TXDONE_TXRING\t\tFIELD32(0x00000008)\n#define CSR7_TXDONE_ATIMRING\t\tFIELD32(0x00000010)\n#define CSR7_TXDONE_PRIORING\t\tFIELD32(0x00000020)\n#define CSR7_RXDONE\t\t\tFIELD32(0x00000040)\n#define CSR7_DECRYPTION_DONE\t\tFIELD32(0x00000080)\n#define CSR7_ENCRYPTION_DONE\t\tFIELD32(0x00000100)\n#define CSR7_UART1_TX_TRESHOLD\t\tFIELD32(0x00000200)\n#define CSR7_UART1_RX_TRESHOLD\t\tFIELD32(0x00000400)\n#define CSR7_UART1_IDLE_TRESHOLD\tFIELD32(0x00000800)\n#define CSR7_UART1_TX_BUFF_ERROR\tFIELD32(0x00001000)\n#define CSR7_UART1_RX_BUFF_ERROR\tFIELD32(0x00002000)\n#define CSR7_UART2_TX_TRESHOLD\t\tFIELD32(0x00004000)\n#define CSR7_UART2_RX_TRESHOLD\t\tFIELD32(0x00008000)\n#define CSR7_UART2_IDLE_TRESHOLD\tFIELD32(0x00010000)\n#define CSR7_UART2_TX_BUFF_ERROR\tFIELD32(0x00020000)\n#define CSR7_UART2_RX_BUFF_ERROR\tFIELD32(0x00040000)\n#define CSR7_TIMER_CSR3_EXPIRE\t\tFIELD32(0x00080000)\n\n \n#define CSR8\t\t\t\t0x0020\n#define CSR8_TBCN_EXPIRE\t\tFIELD32(0x00000001)\n#define CSR8_TWAKE_EXPIRE\t\tFIELD32(0x00000002)\n#define CSR8_TATIMW_EXPIRE\t\tFIELD32(0x00000004)\n#define CSR8_TXDONE_TXRING\t\tFIELD32(0x00000008)\n#define CSR8_TXDONE_ATIMRING\t\tFIELD32(0x00000010)\n#define CSR8_TXDONE_PRIORING\t\tFIELD32(0x00000020)\n#define CSR8_RXDONE\t\t\tFIELD32(0x00000040)\n#define CSR8_DECRYPTION_DONE\t\tFIELD32(0x00000080)\n#define CSR8_ENCRYPTION_DONE\t\tFIELD32(0x00000100)\n#define CSR8_UART1_TX_TRESHOLD\t\tFIELD32(0x00000200)\n#define CSR8_UART1_RX_TRESHOLD\t\tFIELD32(0x00000400)\n#define CSR8_UART1_IDLE_TRESHOLD\tFIELD32(0x00000800)\n#define CSR8_UART1_TX_BUFF_ERROR\tFIELD32(0x00001000)\n#define CSR8_UART1_RX_BUFF_ERROR\tFIELD32(0x00002000)\n#define CSR8_UART2_TX_TRESHOLD\t\tFIELD32(0x00004000)\n#define CSR8_UART2_RX_TRESHOLD\t\tFIELD32(0x00008000)\n#define CSR8_UART2_IDLE_TRESHOLD\tFIELD32(0x00010000)\n#define CSR8_UART2_TX_BUFF_ERROR\tFIELD32(0x00020000)\n#define CSR8_UART2_RX_BUFF_ERROR\tFIELD32(0x00040000)\n#define CSR8_TIMER_CSR3_EXPIRE\t\tFIELD32(0x00080000)\n\n \n#define CSR9\t\t\t\t0x0024\n#define CSR9_MAX_FRAME_UNIT\t\tFIELD32(0x00000f80)\n\n \n#define SECCSR0\t\t\t\t0x0028\n#define SECCSR0_KICK_DECRYPT\t\tFIELD32(0x00000001)\n#define SECCSR0_ONE_SHOT\t\tFIELD32(0x00000002)\n#define SECCSR0_DESC_ADDRESS\t\tFIELD32(0xfffffffc)\n\n \n#define CSR11\t\t\t\t0x002c\n#define CSR11_CWMIN\t\t\tFIELD32(0x0000000f)\n#define CSR11_CWMAX\t\t\tFIELD32(0x000000f0)\n#define CSR11_SLOT_TIME\t\t\tFIELD32(0x00001f00)\n#define CSR11_CW_SELECT\t\t\tFIELD32(0x00002000)\n#define CSR11_LONG_RETRY\t\tFIELD32(0x00ff0000)\n#define CSR11_SHORT_RETRY\t\tFIELD32(0xff000000)\n\n \n#define CSR12\t\t\t\t0x0030\n#define CSR12_BEACON_INTERVAL\t\tFIELD32(0x0000ffff)\n#define CSR12_CFP_MAX_DURATION\t\tFIELD32(0xffff0000)\n\n \n#define CSR13\t\t\t\t0x0034\n#define CSR13_ATIMW_DURATION\t\tFIELD32(0x0000ffff)\n#define CSR13_CFP_PERIOD\t\tFIELD32(0x00ff0000)\n\n \n#define CSR14\t\t\t\t0x0038\n#define CSR14_TSF_COUNT\t\t\tFIELD32(0x00000001)\n#define CSR14_TSF_SYNC\t\t\tFIELD32(0x00000006)\n#define CSR14_TBCN\t\t\tFIELD32(0x00000008)\n#define CSR14_TCFP\t\t\tFIELD32(0x00000010)\n#define CSR14_TATIMW\t\t\tFIELD32(0x00000020)\n#define CSR14_BEACON_GEN\t\tFIELD32(0x00000040)\n#define CSR14_CFP_COUNT_PRELOAD\t\tFIELD32(0x0000ff00)\n#define CSR14_TBCM_PRELOAD\t\tFIELD32(0xffff0000)\n\n \n#define CSR15\t\t\t\t0x003c\n#define CSR15_CFP\t\t\tFIELD32(0x00000001)\n#define CSR15_ATIMW\t\t\tFIELD32(0x00000002)\n#define CSR15_BEACON_SENT\t\tFIELD32(0x00000004)\n\n \n#define CSR16\t\t\t\t0x0040\n#define CSR16_LOW_TSFTIMER\t\tFIELD32(0xffffffff)\n\n \n#define CSR17\t\t\t\t0x0044\n#define CSR17_HIGH_TSFTIMER\t\tFIELD32(0xffffffff)\n\n \n#define CSR18\t\t\t\t0x0048\n#define CSR18_SIFS\t\t\tFIELD32(0x000001ff)\n#define CSR18_PIFS\t\t\tFIELD32(0x001f0000)\n\n \n#define CSR19\t\t\t\t0x004c\n#define CSR19_DIFS\t\t\tFIELD32(0x0000ffff)\n#define CSR19_EIFS\t\t\tFIELD32(0xffff0000)\n\n \n#define CSR20\t\t\t\t0x0050\n#define CSR20_DELAY_AFTER_TBCN\t\tFIELD32(0x0000ffff)\n#define CSR20_TBCN_BEFORE_WAKEUP\tFIELD32(0x00ff0000)\n#define CSR20_AUTOWAKE\t\t\tFIELD32(0x01000000)\n\n \n#define CSR21\t\t\t\t0x0054\n#define CSR21_RELOAD\t\t\tFIELD32(0x00000001)\n#define CSR21_EEPROM_DATA_CLOCK\t\tFIELD32(0x00000002)\n#define CSR21_EEPROM_CHIP_SELECT\tFIELD32(0x00000004)\n#define CSR21_EEPROM_DATA_IN\t\tFIELD32(0x00000008)\n#define CSR21_EEPROM_DATA_OUT\t\tFIELD32(0x00000010)\n#define CSR21_TYPE_93C46\t\tFIELD32(0x00000020)\n\n \n#define CSR22\t\t\t\t0x0058\n#define CSR22_CFP_DURATION_REMAIN\tFIELD32(0x0000ffff)\n#define CSR22_RELOAD_CFP_DURATION\tFIELD32(0x00010000)\n\n \n\n \n#define TXCSR0\t\t\t\t0x0060\n#define TXCSR0_KICK_TX\t\t\tFIELD32(0x00000001)\n#define TXCSR0_KICK_ATIM\t\tFIELD32(0x00000002)\n#define TXCSR0_KICK_PRIO\t\tFIELD32(0x00000004)\n#define TXCSR0_ABORT\t\t\tFIELD32(0x00000008)\n\n \n#define TXCSR1\t\t\t\t0x0064\n#define TXCSR1_ACK_TIMEOUT\t\tFIELD32(0x000001ff)\n#define TXCSR1_ACK_CONSUME_TIME\t\tFIELD32(0x0003fe00)\n#define TXCSR1_TSF_OFFSET\t\tFIELD32(0x00fc0000)\n#define TXCSR1_AUTORESPONDER\t\tFIELD32(0x01000000)\n\n \n#define TXCSR2\t\t\t\t0x0068\n#define TXCSR2_TXD_SIZE\t\t\tFIELD32(0x000000ff)\n#define TXCSR2_NUM_TXD\t\t\tFIELD32(0x0000ff00)\n#define TXCSR2_NUM_ATIM\t\t\tFIELD32(0x00ff0000)\n#define TXCSR2_NUM_PRIO\t\t\tFIELD32(0xff000000)\n\n \n#define TXCSR3\t\t\t\t0x006c\n#define TXCSR3_TX_RING_REGISTER\t\tFIELD32(0xffffffff)\n\n \n#define TXCSR4\t\t\t\t0x0070\n#define TXCSR4_ATIM_RING_REGISTER\tFIELD32(0xffffffff)\n\n \n#define TXCSR5\t\t\t\t0x0074\n#define TXCSR5_PRIO_RING_REGISTER\tFIELD32(0xffffffff)\n\n \n#define TXCSR6\t\t\t\t0x0078\n#define TXCSR6_BEACON_RING_REGISTER\tFIELD32(0xffffffff)\n\n \n#define TXCSR7\t\t\t\t0x007c\n#define TXCSR7_AR_POWERMANAGEMENT\tFIELD32(0x00000001)\n\n \n#define TXCSR8\t\t\t\t0x0098\n#define TXCSR8_BBP_ID0\t\t\tFIELD32(0x0000007f)\n#define TXCSR8_BBP_ID0_VALID\t\tFIELD32(0x00000080)\n#define TXCSR8_BBP_ID1\t\t\tFIELD32(0x00007f00)\n#define TXCSR8_BBP_ID1_VALID\t\tFIELD32(0x00008000)\n#define TXCSR8_BBP_ID2\t\t\tFIELD32(0x007f0000)\n#define TXCSR8_BBP_ID2_VALID\t\tFIELD32(0x00800000)\n#define TXCSR8_BBP_ID3\t\t\tFIELD32(0x7f000000)\n#define TXCSR8_BBP_ID3_VALID\t\tFIELD32(0x80000000)\n\n \n#define TXCSR9\t\t\t\t0x0094\n#define TXCSR9_OFDM_RATE\t\tFIELD32(0x000000ff)\n#define TXCSR9_OFDM_SERVICE\t\tFIELD32(0x0000ff00)\n#define TXCSR9_OFDM_LENGTH_LOW\t\tFIELD32(0x00ff0000)\n#define TXCSR9_OFDM_LENGTH_HIGH\t\tFIELD32(0xff000000)\n\n \n\n \n#define RXCSR0\t\t\t\t0x0080\n#define RXCSR0_DISABLE_RX\t\tFIELD32(0x00000001)\n#define RXCSR0_DROP_CRC\t\t\tFIELD32(0x00000002)\n#define RXCSR0_DROP_PHYSICAL\t\tFIELD32(0x00000004)\n#define RXCSR0_DROP_CONTROL\t\tFIELD32(0x00000008)\n#define RXCSR0_DROP_NOT_TO_ME\t\tFIELD32(0x00000010)\n#define RXCSR0_DROP_TODS\t\tFIELD32(0x00000020)\n#define RXCSR0_DROP_VERSION_ERROR\tFIELD32(0x00000040)\n#define RXCSR0_PASS_CRC\t\t\tFIELD32(0x00000080)\n#define RXCSR0_PASS_PLCP\t\tFIELD32(0x00000100)\n#define RXCSR0_DROP_MCAST\t\tFIELD32(0x00000200)\n#define RXCSR0_DROP_BCAST\t\tFIELD32(0x00000400)\n#define RXCSR0_ENABLE_QOS\t\tFIELD32(0x00000800)\n\n \n#define RXCSR1\t\t\t\t0x0084\n#define RXCSR1_RXD_SIZE\t\t\tFIELD32(0x000000ff)\n#define RXCSR1_NUM_RXD\t\t\tFIELD32(0x0000ff00)\n\n \n#define RXCSR2\t\t\t\t0x0088\n#define RXCSR2_RX_RING_REGISTER\t\tFIELD32(0xffffffff)\n\n \n#define RXCSR3\t\t\t\t0x0090\n#define RXCSR3_BBP_ID0\t\t\tFIELD32(0x0000007f)\n#define RXCSR3_BBP_ID0_VALID\t\tFIELD32(0x00000080)\n#define RXCSR3_BBP_ID1\t\t\tFIELD32(0x00007f00)\n#define RXCSR3_BBP_ID1_VALID\t\tFIELD32(0x00008000)\n#define RXCSR3_BBP_ID2\t\t\tFIELD32(0x007f0000)\n#define RXCSR3_BBP_ID2_VALID\t\tFIELD32(0x00800000)\n#define RXCSR3_BBP_ID3\t\t\tFIELD32(0x7f000000)\n#define RXCSR3_BBP_ID3_VALID\t\tFIELD32(0x80000000)\n\n \n#define ARCSR1\t\t\t\t0x009c\n#define ARCSR1_AR_BBP_DATA2\t\tFIELD32(0x000000ff)\n#define ARCSR1_AR_BBP_ID2\t\tFIELD32(0x0000ff00)\n#define ARCSR1_AR_BBP_DATA3\t\tFIELD32(0x00ff0000)\n#define ARCSR1_AR_BBP_ID3\t\tFIELD32(0xff000000)\n\n \n\n \n#define PCICSR\t\t\t\t0x008c\n#define PCICSR_BIG_ENDIAN\t\tFIELD32(0x00000001)\n#define PCICSR_RX_TRESHOLD\t\tFIELD32(0x00000006)\n#define PCICSR_TX_TRESHOLD\t\tFIELD32(0x00000018)\n#define PCICSR_BURST_LENTH\t\tFIELD32(0x00000060)\n#define PCICSR_ENABLE_CLK\t\tFIELD32(0x00000080)\n#define PCICSR_READ_MULTIPLE\t\tFIELD32(0x00000100)\n#define PCICSR_WRITE_INVALID\t\tFIELD32(0x00000200)\n\n \n#define CNT0\t\t\t\t0x00a0\n#define CNT0_FCS_ERROR\t\t\tFIELD32(0x0000ffff)\n\n \n#define TIMECSR2\t\t\t0x00a8\n#define CNT1\t\t\t\t0x00ac\n#define CNT2\t\t\t\t0x00b0\n#define TIMECSR3\t\t\t0x00b4\n\n \n#define CNT3\t\t\t\t0x00b8\n#define CNT3_FALSE_CCA\t\t\tFIELD32(0x0000ffff)\n\n \n#define CNT4\t\t\t\t0x00bc\n#define CNT5\t\t\t\t0x00c0\n\n \n\n \n#define PWRCSR0\t\t\t\t0x00c4\n\n \n#define PSCSR0\t\t\t\t0x00c8\n#define PSCSR1\t\t\t\t0x00cc\n#define PSCSR2\t\t\t\t0x00d0\n#define PSCSR3\t\t\t\t0x00d4\n\n \n#define PWRCSR1\t\t\t\t0x00d8\n#define PWRCSR1_SET_STATE\t\tFIELD32(0x00000001)\n#define PWRCSR1_BBP_DESIRE_STATE\tFIELD32(0x00000006)\n#define PWRCSR1_RF_DESIRE_STATE\t\tFIELD32(0x00000018)\n#define PWRCSR1_BBP_CURR_STATE\t\tFIELD32(0x00000060)\n#define PWRCSR1_RF_CURR_STATE\t\tFIELD32(0x00000180)\n#define PWRCSR1_PUT_TO_SLEEP\t\tFIELD32(0x00000200)\n\n \n#define TIMECSR\t\t\t\t0x00dc\n#define TIMECSR_US_COUNT\t\tFIELD32(0x000000ff)\n#define TIMECSR_US_64_COUNT\t\tFIELD32(0x0000ff00)\n#define TIMECSR_BEACON_EXPECT\t\tFIELD32(0x00070000)\n\n \n#define MACCSR0\t\t\t\t0x00e0\n\n \n#define MACCSR1\t\t\t\t0x00e4\n#define MACCSR1_KICK_RX\t\t\tFIELD32(0x00000001)\n#define MACCSR1_ONESHOT_RXMODE\t\tFIELD32(0x00000002)\n#define MACCSR1_BBPRX_RESET_MODE\tFIELD32(0x00000004)\n#define MACCSR1_AUTO_TXBBP\t\tFIELD32(0x00000008)\n#define MACCSR1_AUTO_RXBBP\t\tFIELD32(0x00000010)\n#define MACCSR1_LOOPBACK\t\tFIELD32(0x00000060)\n#define MACCSR1_INTERSIL_IF\t\tFIELD32(0x00000080)\n\n \n#define RALINKCSR\t\t\t0x00e8\n#define RALINKCSR_AR_BBP_DATA0\t\tFIELD32(0x000000ff)\n#define RALINKCSR_AR_BBP_ID0\t\tFIELD32(0x00007f00)\n#define RALINKCSR_AR_BBP_VALID0\t\tFIELD32(0x00008000)\n#define RALINKCSR_AR_BBP_DATA1\t\tFIELD32(0x00ff0000)\n#define RALINKCSR_AR_BBP_ID1\t\tFIELD32(0x7f000000)\n#define RALINKCSR_AR_BBP_VALID1\t\tFIELD32(0x80000000)\n\n \n#define BCNCSR\t\t\t\t0x00ec\n#define BCNCSR_CHANGE\t\t\tFIELD32(0x00000001)\n#define BCNCSR_DELTATIME\t\tFIELD32(0x0000001e)\n#define BCNCSR_NUM_BEACON\t\tFIELD32(0x00001fe0)\n#define BCNCSR_MODE\t\t\tFIELD32(0x00006000)\n#define BCNCSR_PLUS\t\t\tFIELD32(0x00008000)\n\n \n\n \n#define BBPCSR\t\t\t\t0x00f0\n#define BBPCSR_VALUE\t\t\tFIELD32(0x000000ff)\n#define BBPCSR_REGNUM\t\t\tFIELD32(0x00007f00)\n#define BBPCSR_BUSY\t\t\tFIELD32(0x00008000)\n#define BBPCSR_WRITE_CONTROL\t\tFIELD32(0x00010000)\n\n \n#define RFCSR\t\t\t\t0x00f4\n#define RFCSR_VALUE\t\t\tFIELD32(0x00ffffff)\n#define RFCSR_NUMBER_OF_BITS\t\tFIELD32(0x1f000000)\n#define RFCSR_IF_SELECT\t\t\tFIELD32(0x20000000)\n#define RFCSR_PLL_LD\t\t\tFIELD32(0x40000000)\n#define RFCSR_BUSY\t\t\tFIELD32(0x80000000)\n\n \n#define LEDCSR\t\t\t\t0x00f8\n#define LEDCSR_ON_PERIOD\t\tFIELD32(0x000000ff)\n#define LEDCSR_OFF_PERIOD\t\tFIELD32(0x0000ff00)\n#define LEDCSR_LINK\t\t\tFIELD32(0x00010000)\n#define LEDCSR_ACTIVITY\t\t\tFIELD32(0x00020000)\n#define LEDCSR_LINK_POLARITY\t\tFIELD32(0x00040000)\n#define LEDCSR_ACTIVITY_POLARITY\tFIELD32(0x00080000)\n#define LEDCSR_LED_DEFAULT\t\tFIELD32(0x00100000)\n\n \n#define SECCSR3\t\t\t\t0x00fc\n\n \n#define RXPTR\t\t\t\t0x0100\n#define TXPTR\t\t\t\t0x0104\n#define PRIPTR\t\t\t\t0x0108\n#define ATIMPTR\t\t\t\t0x010c\n\n \n#define TXACKCSR0\t\t\t0x0110\n\n \n#define ACKCNT0\t\t\t\t0x0114\n#define ACKCNT1\t\t\t\t0x0118\n\n \n\n \n#define GPIOCSR\t\t\t\t0x0120\n#define GPIOCSR_VAL0\t\t\tFIELD32(0x00000001)\n#define GPIOCSR_VAL1\t\t\tFIELD32(0x00000002)\n#define GPIOCSR_VAL2\t\t\tFIELD32(0x00000004)\n#define GPIOCSR_VAL3\t\t\tFIELD32(0x00000008)\n#define GPIOCSR_VAL4\t\t\tFIELD32(0x00000010)\n#define GPIOCSR_VAL5\t\t\tFIELD32(0x00000020)\n#define GPIOCSR_VAL6\t\t\tFIELD32(0x00000040)\n#define GPIOCSR_VAL7\t\t\tFIELD32(0x00000080)\n#define GPIOCSR_DIR0\t\t\tFIELD32(0x00000100)\n#define GPIOCSR_DIR1\t\t\tFIELD32(0x00000200)\n#define GPIOCSR_DIR2\t\t\tFIELD32(0x00000400)\n#define GPIOCSR_DIR3\t\t\tFIELD32(0x00000800)\n#define GPIOCSR_DIR4\t\t\tFIELD32(0x00001000)\n#define GPIOCSR_DIR5\t\t\tFIELD32(0x00002000)\n#define GPIOCSR_DIR6\t\t\tFIELD32(0x00004000)\n#define GPIOCSR_DIR7\t\t\tFIELD32(0x00008000)\n\n \n#define FIFOCSR0\t\t\t0x0128\n#define FIFOCSR1\t\t\t0x012c\n\n \n#define BCNCSR1\t\t\t\t0x0130\n#define BCNCSR1_PRELOAD\t\t\tFIELD32(0x0000ffff)\n#define BCNCSR1_BEACON_CWMIN\t\tFIELD32(0x000f0000)\n\n \n#define MACCSR2\t\t\t\t0x0134\n#define MACCSR2_DELAY\t\t\tFIELD32(0x000000ff)\n\n \n#define TESTCSR\t\t\t\t0x0138\n\n \n#define ARCSR2\t\t\t\t0x013c\n#define ARCSR2_SIGNAL\t\t\tFIELD32(0x000000ff)\n#define ARCSR2_SERVICE\t\t\tFIELD32(0x0000ff00)\n#define ARCSR2_LENGTH\t\t\tFIELD32(0xffff0000)\n\n \n#define ARCSR3\t\t\t\t0x0140\n#define ARCSR3_SIGNAL\t\t\tFIELD32(0x000000ff)\n#define ARCSR3_SERVICE\t\t\tFIELD32(0x0000ff00)\n#define ARCSR3_LENGTH\t\t\tFIELD32(0xffff0000)\n\n \n#define ARCSR4\t\t\t\t0x0144\n#define ARCSR4_SIGNAL\t\t\tFIELD32(0x000000ff)\n#define ARCSR4_SERVICE\t\t\tFIELD32(0x0000ff00)\n#define ARCSR4_LENGTH\t\t\tFIELD32(0xffff0000)\n\n \n#define ARCSR5\t\t\t\t0x0148\n#define ARCSR5_SIGNAL\t\t\tFIELD32(0x000000ff)\n#define ARCSR5_SERVICE\t\t\tFIELD32(0x0000ff00)\n#define ARCSR5_LENGTH\t\t\tFIELD32(0xffff0000)\n\n \n#define ARTCSR0\t\t\t\t0x014c\n#define ARTCSR0_ACK_CTS_11MBS\t\tFIELD32(0x000000ff)\n#define ARTCSR0_ACK_CTS_5_5MBS\t\tFIELD32(0x0000ff00)\n#define ARTCSR0_ACK_CTS_2MBS\t\tFIELD32(0x00ff0000)\n#define ARTCSR0_ACK_CTS_1MBS\t\tFIELD32(0xff000000)\n\n\n \n#define ARTCSR1\t\t\t\t0x0150\n#define ARTCSR1_ACK_CTS_6MBS\t\tFIELD32(0x000000ff)\n#define ARTCSR1_ACK_CTS_9MBS\t\tFIELD32(0x0000ff00)\n#define ARTCSR1_ACK_CTS_12MBS\t\tFIELD32(0x00ff0000)\n#define ARTCSR1_ACK_CTS_18MBS\t\tFIELD32(0xff000000)\n\n \n#define ARTCSR2\t\t\t\t0x0154\n#define ARTCSR2_ACK_CTS_24MBS\t\tFIELD32(0x000000ff)\n#define ARTCSR2_ACK_CTS_36MBS\t\tFIELD32(0x0000ff00)\n#define ARTCSR2_ACK_CTS_48MBS\t\tFIELD32(0x00ff0000)\n#define ARTCSR2_ACK_CTS_54MBS\t\tFIELD32(0xff000000)\n\n \n#define SECCSR1\t\t\t\t0x0158\n#define SECCSR1_KICK_ENCRYPT\t\tFIELD32(0x00000001)\n#define SECCSR1_ONE_SHOT\t\tFIELD32(0x00000002)\n#define SECCSR1_DESC_ADDRESS\t\tFIELD32(0xfffffffc)\n\n \n#define BBPCSR1\t\t\t\t0x015c\n#define BBPCSR1_CCK\t\t\tFIELD32(0x00000003)\n#define BBPCSR1_CCK_FLIP\t\tFIELD32(0x00000004)\n#define BBPCSR1_OFDM\t\t\tFIELD32(0x00030000)\n#define BBPCSR1_OFDM_FLIP\t\tFIELD32(0x00040000)\n\n \n#define DBANDCSR0\t\t\t0x0160\n#define DBANDCSR1\t\t\t0x0164\n\n \n#define BBPPCSR\t\t\t\t0x0168\n\n \n#define DBGSEL0\t\t\t\t0x016c\n#define DBGSEL1\t\t\t\t0x0170\n\n \n#define BISTCSR\t\t\t\t0x0174\n\n \n#define MCAST0\t\t\t\t0x0178\n#define MCAST1\t\t\t\t0x017c\n\n \n#define UARTCSR0\t\t\t0x0180\n#define UARTCSR1\t\t\t0x0184\n#define UARTCSR3\t\t\t0x0188\n#define UARTCSR4\t\t\t0x018c\n#define UART2CSR0\t\t\t0x0190\n#define UART2CSR1\t\t\t0x0194\n#define UART2CSR3\t\t\t0x0198\n#define UART2CSR4\t\t\t0x019c\n\n \n\n \n#define BBP_R2_TX_ANTENNA\t\tFIELD8(0x03)\n#define BBP_R2_TX_IQ_FLIP\t\tFIELD8(0x04)\n\n \n#define BBP_R14_RX_ANTENNA\t\tFIELD8(0x03)\n#define BBP_R14_RX_IQ_FLIP\t\tFIELD8(0x04)\n\n \n#define BBP_R70_JAPAN_FILTER\t\tFIELD8(0x08)\n\n \n\n \n#define RF1_TUNER\t\t\tFIELD32(0x00020000)\n\n \n#define RF3_TUNER\t\t\tFIELD32(0x00000100)\n#define RF3_TXPOWER\t\t\tFIELD32(0x00003e00)\n\n \n\n \n#define EEPROM_MAC_ADDR_0\t\t0x0002\n#define EEPROM_MAC_ADDR_BYTE0\t\tFIELD16(0x00ff)\n#define EEPROM_MAC_ADDR_BYTE1\t\tFIELD16(0xff00)\n#define EEPROM_MAC_ADDR1\t\t0x0003\n#define EEPROM_MAC_ADDR_BYTE2\t\tFIELD16(0x00ff)\n#define EEPROM_MAC_ADDR_BYTE3\t\tFIELD16(0xff00)\n#define EEPROM_MAC_ADDR_2\t\t0x0004\n#define EEPROM_MAC_ADDR_BYTE4\t\tFIELD16(0x00ff)\n#define EEPROM_MAC_ADDR_BYTE5\t\tFIELD16(0xff00)\n\n \n#define EEPROM_ANTENNA\t\t\t0x10\n#define EEPROM_ANTENNA_NUM\t\tFIELD16(0x0003)\n#define EEPROM_ANTENNA_TX_DEFAULT\tFIELD16(0x000c)\n#define EEPROM_ANTENNA_RX_DEFAULT\tFIELD16(0x0030)\n#define EEPROM_ANTENNA_LED_MODE\t\tFIELD16(0x01c0)\n#define EEPROM_ANTENNA_DYN_TXAGC\tFIELD16(0x0200)\n#define EEPROM_ANTENNA_HARDWARE_RADIO\tFIELD16(0x0400)\n#define EEPROM_ANTENNA_RF_TYPE\t\tFIELD16(0xf800)\n\n \n#define EEPROM_NIC\t\t\t0x11\n#define EEPROM_NIC_CARDBUS_ACCEL\tFIELD16(0x0001)\n#define EEPROM_NIC_DYN_BBP_TUNE\t\tFIELD16(0x0002)\n#define EEPROM_NIC_CCK_TX_POWER\t\tFIELD16(0x000c)\n\n \n#define EEPROM_GEOGRAPHY\t\t0x12\n#define EEPROM_GEOGRAPHY_GEO\t\tFIELD16(0x0f00)\n\n \n#define EEPROM_BBP_START\t\t0x13\n#define EEPROM_BBP_SIZE\t\t\t16\n#define EEPROM_BBP_VALUE\t\tFIELD16(0x00ff)\n#define EEPROM_BBP_REG_ID\t\tFIELD16(0xff00)\n\n \n#define EEPROM_TXPOWER_START\t\t0x23\n#define EEPROM_TXPOWER_SIZE\t\t7\n#define EEPROM_TXPOWER_1\t\tFIELD16(0x00ff)\n#define EEPROM_TXPOWER_2\t\tFIELD16(0xff00)\n\n \n#define EEPROM_CALIBRATE_OFFSET\t\t0x3e\n#define EEPROM_CALIBRATE_OFFSET_RSSI\tFIELD16(0x00ff)\n\n \n#define TXD_DESC_SIZE\t\t\t(11 * sizeof(__le32))\n#define RXD_DESC_SIZE\t\t\t(11 * sizeof(__le32))\n\n \n\n \n#define TXD_W0_OWNER_NIC\t\tFIELD32(0x00000001)\n#define TXD_W0_VALID\t\t\tFIELD32(0x00000002)\n#define TXD_W0_RESULT\t\t\tFIELD32(0x0000001c)\n#define TXD_W0_RETRY_COUNT\t\tFIELD32(0x000000e0)\n#define TXD_W0_MORE_FRAG\t\tFIELD32(0x00000100)\n#define TXD_W0_ACK\t\t\tFIELD32(0x00000200)\n#define TXD_W0_TIMESTAMP\t\tFIELD32(0x00000400)\n#define TXD_W0_OFDM\t\t\tFIELD32(0x00000800)\n#define TXD_W0_CIPHER_OWNER\t\tFIELD32(0x00001000)\n#define TXD_W0_IFS\t\t\tFIELD32(0x00006000)\n#define TXD_W0_RETRY_MODE\t\tFIELD32(0x00008000)\n#define TXD_W0_DATABYTE_COUNT\t\tFIELD32(0x0fff0000)\n#define TXD_W0_CIPHER_ALG\t\tFIELD32(0xe0000000)\n\n \n#define TXD_W1_BUFFER_ADDRESS\t\tFIELD32(0xffffffff)\n\n \n#define TXD_W2_IV_OFFSET\t\tFIELD32(0x0000003f)\n#define TXD_W2_AIFS\t\t\tFIELD32(0x000000c0)\n#define TXD_W2_CWMIN\t\t\tFIELD32(0x00000f00)\n#define TXD_W2_CWMAX\t\t\tFIELD32(0x0000f000)\n\n \n#define TXD_W3_PLCP_SIGNAL\t\tFIELD32(0x000000ff)\n#define TXD_W3_PLCP_SERVICE\t\tFIELD32(0x0000ff00)\n#define TXD_W3_PLCP_LENGTH_LOW\t\tFIELD32(0x00ff0000)\n#define TXD_W3_PLCP_LENGTH_HIGH\t\tFIELD32(0xff000000)\n\n \n#define TXD_W4_IV\t\t\tFIELD32(0xffffffff)\n\n \n#define TXD_W5_EIV\t\t\tFIELD32(0xffffffff)\n\n \n#define TXD_W6_KEY\t\t\tFIELD32(0xffffffff)\n#define TXD_W7_KEY\t\t\tFIELD32(0xffffffff)\n#define TXD_W8_KEY\t\t\tFIELD32(0xffffffff)\n#define TXD_W9_KEY\t\t\tFIELD32(0xffffffff)\n\n \n#define TXD_W10_RTS\t\t\tFIELD32(0x00000001)\n#define TXD_W10_TX_RATE\t\t\tFIELD32(0x000000fe)\n\n \n\n \n#define RXD_W0_OWNER_NIC\t\tFIELD32(0x00000001)\n#define RXD_W0_UNICAST_TO_ME\t\tFIELD32(0x00000002)\n#define RXD_W0_MULTICAST\t\tFIELD32(0x00000004)\n#define RXD_W0_BROADCAST\t\tFIELD32(0x00000008)\n#define RXD_W0_MY_BSS\t\t\tFIELD32(0x00000010)\n#define RXD_W0_CRC_ERROR\t\tFIELD32(0x00000020)\n#define RXD_W0_OFDM\t\t\tFIELD32(0x00000040)\n#define RXD_W0_PHYSICAL_ERROR\t\tFIELD32(0x00000080)\n#define RXD_W0_CIPHER_OWNER\t\tFIELD32(0x00000100)\n#define RXD_W0_ICV_ERROR\t\tFIELD32(0x00000200)\n#define RXD_W0_IV_OFFSET\t\tFIELD32(0x0000fc00)\n#define RXD_W0_DATABYTE_COUNT\t\tFIELD32(0x0fff0000)\n#define RXD_W0_CIPHER_ALG\t\tFIELD32(0xe0000000)\n\n \n#define RXD_W1_BUFFER_ADDRESS\t\tFIELD32(0xffffffff)\n\n \n#define RXD_W2_SIGNAL\t\t\tFIELD32(0x000000ff)\n#define RXD_W2_RSSI\t\t\tFIELD32(0x0000ff00)\n#define RXD_W2_TA\t\t\tFIELD32(0xffff0000)\n\n \n#define RXD_W3_TA\t\t\tFIELD32(0xffffffff)\n\n \n#define RXD_W4_IV\t\t\tFIELD32(0xffffffff)\n\n \n#define RXD_W5_EIV\t\t\tFIELD32(0xffffffff)\n\n \n#define RXD_W6_KEY\t\t\tFIELD32(0xffffffff)\n#define RXD_W7_KEY\t\t\tFIELD32(0xffffffff)\n#define RXD_W8_KEY\t\t\tFIELD32(0xffffffff)\n#define RXD_W9_KEY\t\t\tFIELD32(0xffffffff)\n\n \n#define RXD_W10_DROP\t\t\tFIELD32(0x00000001)\n\n \n#define MIN_TXPOWER\t0\n#define MAX_TXPOWER\t31\n#define DEFAULT_TXPOWER\t24\n\n#define TXPOWER_FROM_DEV(__txpower) \\\n\t(((u8)(__txpower)) > MAX_TXPOWER) ? DEFAULT_TXPOWER : (__txpower)\n\n#define TXPOWER_TO_DEV(__txpower) \\\n\tclamp_t(u8, __txpower, MIN_TXPOWER, MAX_TXPOWER)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}