// Seed: 2733716746
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output uwire id_2,
    input supply1 id_3,
    input wire id_4,
    input tri id_5,
    output wire id_6,
    output tri1 id_7,
    output uwire id_8,
    input uwire id_9,
    id_15 = -1,
    input wor id_10,
    output wor id_11,
    output uwire id_12,
    input uwire id_13,
    id_16
);
  assign id_12 = id_4;
  wire id_17, id_18, id_19, id_20;
  module_0 modCall_1 (
      id_20,
      id_15,
      id_20,
      id_17,
      id_19
  );
endmodule
