Using Power View: generic_view.
Load RC corner of view generic_view

Begin Power Analysis

             0V	    VSS
          0.95V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4666.49MB/9112.26MB/4903.60MB)

Begin Processing Timing Window Data for Power Calculation

CK: assigning clock CLKIN to net clk
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4666.49MB/9112.26MB/4903.60MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4666.49MB/9112.26MB/4903.60MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Jul-29 23:03:17 (2024-Jul-30 03:03:17 GMT)
2024-Jul-29 23:03:17 (2024-Jul-30 03:03:17 GMT): 10%
2024-Jul-29 23:03:17 (2024-Jul-30 03:03:17 GMT): 20%
2024-Jul-29 23:03:17 (2024-Jul-30 03:03:17 GMT): 30%
2024-Jul-29 23:03:17 (2024-Jul-30 03:03:17 GMT): 40%
2024-Jul-29 23:03:17 (2024-Jul-30 03:03:17 GMT): 50%
2024-Jul-29 23:03:17 (2024-Jul-30 03:03:17 GMT): 60%
2024-Jul-29 23:03:17 (2024-Jul-30 03:03:17 GMT): 70%
2024-Jul-29 23:03:17 (2024-Jul-30 03:03:17 GMT): 80%
2024-Jul-29 23:03:17 (2024-Jul-30 03:03:17 GMT): 90%

Finished Levelizing
2024-Jul-29 23:03:17 (2024-Jul-30 03:03:17 GMT)

Starting Activity Propagation
2024-Jul-29 23:03:17 (2024-Jul-30 03:03:17 GMT)
2024-Jul-29 23:03:17 (2024-Jul-30 03:03:17 GMT): 10%
2024-Jul-29 23:03:17 (2024-Jul-30 03:03:17 GMT): 20%
2024-Jul-29 23:03:17 (2024-Jul-30 03:03:17 GMT): 30%

Finished Activity Propagation
2024-Jul-29 23:03:18 (2024-Jul-30 03:03:18 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4666.69MB/9112.26MB/4903.60MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 2
      ----------------------------------------------------------
CellName                                  Missing Table(s)
LOGIC0_X1                                 internal power, leakage power, 
LOGIC1_X1                                 internal power, leakage power, 



Starting Calculating power
2024-Jul-29 23:03:18 (2024-Jul-30 03:03:18 GMT)
2024-Jul-29 23:03:18 (2024-Jul-30 03:03:18 GMT): 10%
2024-Jul-29 23:03:18 (2024-Jul-30 03:03:18 GMT): 20%
2024-Jul-29 23:03:18 (2024-Jul-30 03:03:18 GMT): 30%
2024-Jul-29 23:03:18 (2024-Jul-30 03:03:18 GMT): 40%
2024-Jul-29 23:03:18 (2024-Jul-30 03:03:18 GMT): 50%
2024-Jul-29 23:03:18 (2024-Jul-30 03:03:18 GMT): 60%
2024-Jul-29 23:03:18 (2024-Jul-30 03:03:18 GMT): 70%
2024-Jul-29 23:03:18 (2024-Jul-30 03:03:18 GMT): 80%
2024-Jul-29 23:03:18 (2024-Jul-30 03:03:18 GMT): 90%

Finished Calculating power
2024-Jul-29 23:03:18 (2024-Jul-30 03:03:18 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:02, real=0:00:00, mem(process/total/peak)=4673.37MB/9200.29MB/4903.60MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4673.37MB/9200.29MB/4903.60MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=4673.37MB/9200.29MB/4903.60MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4673.37MB/9200.29MB/4903.60MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.16-s078_1 (64bit) 12/07/2022 12:07 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-Jul-29 23:03:18 (2024-Jul-30 03:03:18 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: top
*
*	Liberty Libraries used:
*	        generic_view: ../../../libraries/NangateOpenCellLibrary_slow_ccs.lib
*
*	Parasitic Files used:
*
*       Power View : generic_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
  2 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance TIE_CELL_LTIELO (LOGIC0_X1) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance TIE_CELL_LTIEHI (LOGIC1_X1) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        1.23884809 	   37.7549%
Total Switching Power:       1.78073081 	   54.2692%
Total Leakage Power:         0.26171069 	    7.9758%
Total Power:                 3.28128959
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1636     0.03602     0.01879      0.2185       6.658
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      1.034       1.703      0.2409       2.977       90.74
Clock (Combinational)             0.0416      0.0418     0.00201     0.08542       2.603
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              1.239       1.781      0.2617       3.281         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                      0.95      1.239       1.781      0.2617       3.281         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
CLKIN                             0.0416      0.0418     0.00201     0.08542       2.603
-----------------------------------------------------------------------------------------
Total                             0.0416      0.0418     0.00201     0.08542       2.603
-----------------------------------------------------------------------------------------
Clock: CLKIN
Clock Period: 0.010000 usec 
Clock Toggle Rate:   200.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00026 (BUF_X32):          0.02168
*              Highest Leakage Power:       CTS_ccl_a_buf_00028 (BUF_X32):        0.0005026
*                Total Cap:      7.37283e-11 F
*                Total instances in design: 12767
*                Total instances in design with no power:     2
*                Total instances in design with no activty:     2

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4674.94MB/9200.29MB/4903.60MB)

