Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3d72be789d6343b9b18d4f3b31bcdcb6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBenchSingle_behav xil_defaultlib.TestBenchSingle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'regnum' [D:/Storage/UMSJTU JI/courses/7/VE370/Projects/Project2/VE370project2/VE370project2.srcs/sources_1/new/SingleCycle.v:49]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Storage/UMSJTU JI/courses/7/VE370/Projects/Project2/VE370project2/VE370project2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMem
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.TestBenchSingle
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBenchSingle_behav
