Circuit,Error_Count,Error_Probability,max_Absolute_error,min_Absolute_error,Standard_deviation,Hamming_distance,Mean_Absolute_error,Mean_Square_error,Mean_Relative_error,Median_Absolute_error,Mode_Absolute_error
GeLU_Config2_Approx_100_5bit_cir11,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config2_Approx_10_5bit_cir9,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config2_Approx_100_10_5bit_cir18,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config3_Approx_100_5bit_cir10,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config3_Approx_100_10_5bit_cir3,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config3_Approx_100_10_5bit_cir17,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config2_Approx_100_10_5bit_cir14,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config3_Approx_10_10_SL_5bit_cir10,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config3_Approx_100_10_5bit_cir5,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config3_Approx_100_10_5bit_cir8,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config2_Approx_100_10_5bit_cir1,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config2_Approx_10_5bit_cir19,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config3_Approx_10_5bit_cir17,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config3_Approx_10_5bit_cir9,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config2_Approx_100_5bit_cir16,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config3_Approx_100_10_5bit_cir16,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config2_Approx_100_5bit_cir12,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config2_Approx_100_10_5bit_cir3,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config3_Approx_100_10_5bit_cir9,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config2_Approx_100_5bit_cir19,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config2_Approx_100_10_5bit_cir12,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config2_Approx_100_10_5bit_cir9,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config3_Approx_100_10_5bit_cir19,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config2_Approx_100_5bit_cir1,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config2_Approx_100_10_5bit_cir0,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config3_Approx_100_10_5bit_cir7,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config2_Approx_100_10_5bit_cir10,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config3_Approx_100_10_5bit_cir0,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config2_Approx_100_10_5bit_cir6,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config2_Approx_10_5bit_cir4,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config3_Approx_10_5bit_cir2,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config2_Approx_10_5bit_cir7,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config2_Approx_100_10_5bit_cir15,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config3_Approx_100_10_5bit_cir14,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config3_Approx_100_5bit_cir16,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config2_Approx_100_10_5bit_cir8,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config2_Approx_100_5bit_cir17,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config2_Approx_10_5bit_cir0,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config2_Approx_10_5bit_cir15,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config2_Approx_10_5bit_cir1,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config2_Approx_100_10_5bit_cir11,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config2_Approx_100_10_5bit_cir17,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config2_Approx_10_5bit_cir18,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config2_Approx_100_10_5bit_cir2,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config1_Approx_10_5bit_cir10,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config1_Approx_10_5bit_cir3,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config1_Approx_100_10_5bit_cir11,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config1_Approx_100_10_5bit_cir16,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config1_Approx_100_5bit_cir5,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config1_Approx_100_10_5bit_cir7,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config1_Approx_10_5bit_cir9,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config1_Approx_10_5bit_cir19,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config1_Approx_100_5bit_cir19,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config1_Approx_100_10_5bit_cir3,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config1_Approx_100_5bit_cir15,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config1_Approx_100_5bit_cir14,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config1_Approx_100_10_5bit_cir9,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config1_Approx_100_5bit_cir8,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config1_Approx_10_5bit_cir14,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config1_Approx_100_5bit_cir0,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config1_Approx_10_5bit_cir17,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config1_Approx_100_5bit_cir3,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config1_Approx_100_10_5bit_cir15,0,0,0,0,0,0,0,0,0,0,0
GeLU_Config3_Approx_100_5bit_cir13,1,0.03125,0.25,0,0.0441941738241592,1,0.0078125,0.001953125,0.0078125,0,0
GeLU_Config4_Approx_100_5bit_cir13,1,0.03125,0.5,0,0.0883883476483184,1,0.015625,0.0078125,0.015625,0,0
GeLU_Config3_Approx_100_5bit_cir12,1,0.03125,0.5,0,0.0883883476483184,1,0.015625,0.0078125,0.015625,0,0
GeLU_Config3_Approx_10_5bit_cir6,1,0.03125,0.75,0,0.132582521472478,2,0.0234375,0.017578125,0.0234375,0,0
GeLU_Config2_Approx_10_10_SL_5bit_cir12,1,0.03125,1,0,0.176776695296637,1,0.03125,0.03125,0.03125,0,0
GeLU_Config1_Approx_100_5bit_cir1,1,0.03125,1,0,0.176776695296637,1,0.03125,0.03125,0.03125,0,0
GeLU_Config1_Approx_100_5bit_cir18,1,0.03125,1,0,0.176776695296637,1,0.03125,0.03125,0.03125,0,0
GeLU_Config1_Approx_100_10_5bit_cir12,1,0.03125,1,0,0.176776695296637,1,0.03125,0.03125,0.03125,0,0
GeLU_Config1_Approx_10_10_SL_5bit_cir8,1,0.03125,1,0,0.176776695296637,1,0.03125,0.03125,0.03125,0,0
GeLU_Config1_Approx_100_5bit_cir9,1,0.03125,1,0,0.176776695296637,1,0.03125,0.03125,0.03125,0,0
GeLU_Config1_Approx_100_5bit_cir16,1,0.03125,1,0,0.176776695296637,1,0.03125,0.03125,0.03125,0,0
GeLU_Config1_Approx_100_10_5bit_cir1,1,0.03125,1,0,0.176776695296637,1,0.03125,0.03125,0.03125,0,0
GeLU_Config1_Approx_100_5bit_cir10,1,0.03125,1,0,0.176776695296637,1,0.03125,0.03125,0.03125,0,0
GeLU_Config1_Approx_100_10_5bit_cir6,1,0.03125,1,0,0.176776695296637,1,0.03125,0.03125,0.03125,0,0
GeLU_Config1_Approx_100_5bit_cir13,1,0.03125,1,0,0.176776695296637,1,0.03125,0.03125,0.03125,0,0
GeLU_Config1_Approx_100_5bit_cir12,1,0.03125,1,0,0.176776695296637,1,0.03125,0.03125,0.03125,0,0
GeLU_Config1_Approx_100_5bit_cir2,1,0.03125,1,0,0.176776695296637,1,0.03125,0.03125,0.03125,0,0
GeLU_Config1_Approx_10_5bit_cir16,1,0.03125,1,0,0.176776695296637,1,0.03125,0.03125,0.03125,0,0
GeLU_Config2_Approx_10_10_SL_5bit_cir16,1,0.03125,1.5,0,0.265165042944955,2,0.046875,0.0703125,0.046875,0,0
GeLU_Config3_Approx_10_10_SL_5bit_cir11,1,0.03125,1.5,0,0.265165042944955,2,0.046875,0.0703125,0.046875,0,0
GeLU_Config3_Approx_10_10_SL_5bit_cir6,1,0.03125,2,0,0.353553390593274,1,0.0625,0.125,0.0357142857142857,0,0
GeLU_Config3_Approx_10_10_SL_5bit_cir5,1,0.03125,2,0,0.353553390593274,1,0.0625,0.125,0.0357142857142857,0,0
GeLU_Config3_Approx_10_10_SL_5bit_cir16,1,0.03125,2,0,0.353553390593274,1,0.0625,0.125,0.0357142857142857,0,0
GeLU_Config3_Approx_10_10_SL_5bit_cir9,1,0.03125,2,0,0.353553390593274,1,0.0625,0.125,0.0357142857142857,0,0
GeLU_Config3_Approx_10_10_SL_5bit_cir2,1,0.03125,2,0,0.353553390593274,1,0.0625,0.125,0.0357142857142857,0,0
GeLU_Config3_Approx_10_10_SL_5bit_cir0,1,0.03125,2,0,0.353553390593274,1,0.0625,0.125,0.0357142857142857,0,0
GeLU_Config3_Approx_10_10_SL_5bit_cir4,1,0.03125,2,0,0.353553390593274,1,0.0625,0.125,0.0357142857142857,0,0
GeLU_Config3_Approx_10_10_SL_5bit_cir17,1,0.03125,2,0,0.353553390593274,1,0.0625,0.125,0.0357142857142857,0,0
GeLU_Config3_Approx_10_10_SL_5bit_cir14,1,0.03125,2,0,0.353553390593274,1,0.0625,0.125,0.0357142857142857,0,0
GeLU_Config3_Approx_10_10_SL_5bit_cir3,1,0.03125,2,0,0.353553390593274,1,0.0625,0.125,0.0357142857142857,0,0
GeLU_Config3_Approx_10_10_SL_5bit_cir1,1,0.03125,2,0,0.353553390593274,1,0.0625,0.125,0.0357142857142857,0,0
GeLU_Config3_Approx_10_10_SL_5bit_cir8,1,0.03125,2,0,0.353553390593274,1,0.0625,0.125,0.0357142857142857,0,0
GeLU_Config3_Approx_10_10_SL_5bit_cir18,1,0.03125,2,0,0.353553390593274,1,0.0625,0.125,0.0357142857142857,0,0
GeLU_Config3_Approx_10_10_SL_5bit_cir7,1,0.03125,2,0,0.353553390593274,1,0.0625,0.125,0.0357142857142857,0,0
GeLU_Config1_Approx_100_5bit_cir4,1,0.03125,2,0,0.353553390593274,1,0.0625,0.125,0.0625,0,0
GeLU_Config4_Approx_10_10_SL_5bit_cir11,1,0.03125,3,0,0.530330085889911,2,0.09375,0.28125,0.09375,0,0
GeLU_Config1_Approx_100_10_5bit_cir10,1,0.03125,3,0,0.530330085889911,2,0.09375,0.28125,0.09375,0,0
GeLU_Config1_Approx_10_5bit_cir6,1,0.03125,3,0,0.530330085889911,2,0.09375,0.28125,0.09375,0,0
GeLU_Config4_Approx_10_10_SL_5bit_cir6,1,0.03125,4,0,0.707106781186548,1,0.125,0.5,0.0357142857142857,0,0
GeLU_Config4_Approx_10_10_SL_5bit_cir5,1,0.03125,4,0,0.707106781186548,1,0.125,0.5,0.0357142857142857,0,0
GeLU_Config4_Approx_10_10_SL_5bit_cir16,1,0.03125,4,0,0.707106781186548,1,0.125,0.5,0.0357142857142857,0,0
GeLU_Config4_Approx_10_10_SL_5bit_cir9,1,0.03125,4,0,0.707106781186548,1,0.125,0.5,0.0357142857142857,0,0
GeLU_Config2_Approx_10_10_SL_5bit_cir9,1,0.03125,4,0,0.707106781186548,1,0.125,0.5,0.0357142857142857,0,0
GeLU_Config4_Approx_10_10_SL_5bit_cir2,1,0.03125,4,0,0.707106781186548,1,0.125,0.5,0.0357142857142857,0,0
GeLU_Config2_Approx_10_10_SL_5bit_cir8,1,0.03125,4,0,0.707106781186548,1,0.125,0.5,0.0357142857142857,0,0
GeLU_Config2_Approx_10_10_SL_5bit_cir1,1,0.03125,4,0,0.707106781186548,1,0.125,0.5,0.0357142857142857,0,0
GeLU_Config4_Approx_10_10_SL_5bit_cir0,1,0.03125,4,0,0.707106781186548,1,0.125,0.5,0.0357142857142857,0,0
GeLU_Config2_Approx_10_10_SL_5bit_cir17,1,0.03125,4,0,0.707106781186548,1,0.125,0.5,0.0357142857142857,0,0
GeLU_Config4_Approx_10_10_SL_5bit_cir4,1,0.03125,4,0,0.707106781186548,1,0.125,0.5,0.0357142857142857,0,0
GeLU_Config2_Approx_10_10_SL_5bit_cir3,1,0.03125,4,0,0.707106781186548,1,0.125,0.5,0.0357142857142857,0,0
GeLU_Config4_Approx_10_10_SL_5bit_cir17,1,0.03125,4,0,0.707106781186548,1,0.125,0.5,0.0357142857142857,0,0
GeLU_Config2_Approx_10_10_SL_5bit_cir5,1,0.03125,4,0,0.707106781186548,1,0.125,0.5,0.0357142857142857,0,0
GeLU_Config2_Approx_10_10_SL_5bit_cir15,1,0.03125,4,0,0.707106781186548,1,0.125,0.5,0.0357142857142857,0,0
GeLU_Config2_Approx_10_10_SL_5bit_cir6,1,0.03125,4,0,0.707106781186548,1,0.125,0.5,0.0357142857142857,0,0
GeLU_Config4_Approx_10_10_SL_5bit_cir14,1,0.03125,4,0,0.707106781186548,1,0.125,0.5,0.0357142857142857,0,0
GeLU_Config4_Approx_10_10_SL_5bit_cir3,1,0.03125,4,0,0.707106781186548,1,0.125,0.5,0.0357142857142857,0,0
GeLU_Config2_Approx_10_10_SL_5bit_cir13,1,0.03125,4,0,0.707106781186548,1,0.125,0.5,0.0357142857142857,0,0
GeLU_Config2_Approx_10_10_SL_5bit_cir10,1,0.03125,4,0,0.707106781186548,1,0.125,0.5,0.0357142857142857,0,0
GeLU_Config2_Approx_10_10_SL_5bit_cir2,1,0.03125,4,0,0.707106781186548,1,0.125,0.5,0.0357142857142857,0,0
GeLU_Config2_Approx_10_10_SL_5bit_cir0,1,0.03125,4,0,0.707106781186548,1,0.125,0.5,0.0357142857142857,0,0
GeLU_Config4_Approx_10_10_SL_5bit_cir8,1,0.03125,4,0,0.707106781186548,1,0.125,0.5,0.0357142857142857,0,0
GeLU_Config4_Approx_10_10_SL_5bit_cir18,1,0.03125,4,0,0.707106781186548,1,0.125,0.5,0.0357142857142857,0,0
GeLU_Config4_Approx_10_10_SL_5bit_cir7,1,0.03125,4,0,0.707106781186548,1,0.125,0.5,0.0357142857142857,0,0
GeLU_Config3_Approx_10_5bit_cir16,2,0.0625,1,0,0.19507546099874,2,0.046875,0.0390625,0.0269886363636364,0,0
GeLU_Config1_Approx_100_5bit_cir17,2,0.0625,1,0,0.245934688418982,2,0.0625,0.0625,0.0130208333333333,0,0
GeLU_Config1_Approx_10_5bit_cir11,2,0.0625,1,0,0.245934688418982,2,0.0625,0.0625,0.0357142857142857,0,0
GeLU_Config1_Approx_100_5bit_cir11,2,0.0625,1,0,0.245934688418982,2,0.0625,0.0625,0.0375,0,0
GeLU_Config4_Approx_10_5bit_cir16,2,0.0625,2,0,0.39015092199748,2,0.09375,0.15625,0.0426136363636364,0,0
GeLU_Config1_Approx_100_10_5bit_cir0,2,0.0625,2,0,0.39015092199748,2,0.09375,0.15625,0.04375,0,0
GeLU_Config1_Approx_100_10_5bit_cir13,2,0.0625,2,0,0.39015092199748,2,0.09375,0.15625,0.0625,0,0
GeLU_Config1_Approx_100_10_5bit_cir19,2,0.0625,2,0,0.39015092199748,2,0.09375,0.15625,0.0625,0,0
GeLU_Config1_Approx_100_10_5bit_cir14,2,0.0625,2,0,0.39015092199748,2,0.09375,0.15625,0.09375,0,0
GeLU_Config1_Approx_100_10_5bit_cir5,2,0.0625,2,0,0.491869376837965,2,0.125,0.25,0.0416666666666667,0,0
GeLU_Config1_Approx_10_5bit_cir8,2,0.0625,2,0,0.491869376837965,2,0.125,0.25,0.0416666666666667,0,0
GeLU_Config1_Approx_10_5bit_cir18,2,0.0625,2,0,0.491869376837965,2,0.125,0.25,0.075,0,0
GeLU_Config1_Approx_100_5bit_cir6,2,0.0625,2,0,0.491869376837965,2,0.125,0.25,0.075,0,0
GeLU_Config1_Approx_10_5bit_cir15,2,0.0625,2,0,0.491869376837965,2,0.125,0.25,0.075,0,0
GeLU_Config1_Approx_100_10_5bit_cir17,2,0.0625,2,0,0.491869376837965,2,0.125,0.25,0.075,0,0
GeLU_Config1_Approx_100_10_5bit_cir8,2,0.0625,2,0,0.491869376837965,2,0.125,0.25,0.075,0,0
GeLU_Config1_Approx_100_10_5bit_cir4,2,0.0625,2,0,0.491869376837965,2,0.125,0.25,0.075,0,0
GeLU_Config1_Approx_100_10_5bit_cir18,2,0.0625,2,0,0.491869376837965,2,0.125,0.25,0.075,0,0
GeLU_Config1_Approx_100_5bit_cir7,2,0.0625,2,0,0.491869376837965,3,0.125,0.25,0.0260416666666667,0,0
GeLU_Config1_Approx_10_5bit_cir12,2,0.0625,3,0,0.553580719410662,3,0.125,0.3125,0.0982142857142857,0,0
GeLU_Config2_Approx_10_10_SL_5bit_cir18,2,0.0625,4,0,0.709774782544071,2,0.140625,0.5078125,0.0513392857142857,0,0
GeLU_Config1_Approx_100_10_5bit_cir2,2,0.0625,4,0,0.723315618434282,2,0.15625,0.53125,0.0729166666666667,0,0
GeLU_Config1_Approx_10_10_SL_5bit_cir2,2,0.0625,4,0,0.78030184399496,2,0.1875,0.625,0.0458333333333333,0,0
GeLU_Config1_Approx_10_10_SL_5bit_cir15,2,0.0625,4,0,0.983738753675929,2,0.25,1,0.0428571428571429,0,0
GeLU_Config1_Approx_10_5bit_cir7,2,0.0625,4,0,0.983738753675929,2,0.25,1,0.0595238095238095,0,0
GeLU_Config1_Approx_10_10_SL_5bit_cir0,2,0.0625,4,0,0.983738753675929,2,0.25,1,0.166666666666667,0,0
GeLU_Config1_Approx_10_10_SL_5bit_cir4,2,0.0625,4,0,0.983738753675929,3,0.25,1,0.0595238095238095,0,0
GeLU_Config1_Approx_10_10_SL_5bit_cir13,2,0.0625,4,0,0.983738753675929,3,0.25,1,0.0595238095238095,0,0
GeLU_Config1_Approx_10_10_SL_5bit_cir1,2,0.0625,6,0,1.25563247139671,3,0.3125,1.625,0.0684523809523809,0,0
GeLU_Config1_Approx_10_10_SL_5bit_cir9,2,0.0625,8,0,1.56060368798992,2,0.375,2.5,0.0607142857142857,0,0
GeLU_Config1_Approx_10_10_SL_5bit_cir14,2,0.0625,8,0,1.56060368798992,2,0.375,2.5,0.0607142857142857,0,0
GeLU_Config1_Approx_10_10_SL_5bit_cir3,2,0.0625,8,0,1.56060368798992,2,0.375,2.5,0.160714285714286,0,0
GeLU_Config1_Approx_10_5bit_cir13,3,0.09375,1,0,0.296144581080299,3,0.09375,0.09375,0.00796130952380952,0,0
GeLU_Config1_Approx_10_5bit_cir2,3,0.09375,2,0,0.514898987901448,3,0.15625,0.28125,0.0729166666666667,0,0
GeLU_Config1_Approx_10_5bit_cir5,3,0.09375,2,0,0.592289162160598,3,0.1875,0.375,0.0625,0,0
GeLU_Config1_Approx_10_10_SL_5bit_cir11,3,0.09375,2,0,0.592289162160598,4,0.1875,0.375,0.0625,0,0
GeLU_Config1_Approx_10_10_SL_5bit_cir17,3,0.09375,2,0,0.592289162160598,4,0.1875,0.375,0.0958333333333333,0,0
GeLU_Config1_Approx_10_10_SL_5bit_cir18,3,0.09375,4,0,0.842423539174232,3,0.25,0.75,0.0833333333333333,0,0
GeLU_Config1_Approx_10_10_SL_5bit_cir16,3,0.09375,4,0,0.842423539174232,4,0.25,0.75,0.0438988095238095,0,0
GeLU_Config1_Approx_10_10_SL_5bit_cir5,3,0.09375,4,0,0.87988269012812,5,0.25,0.8125,0.0696428571428571,0,0
GeLU_Config1_Approx_10_10_SL_5bit_cir7,3,0.09375,4,0,0.87988269012812,5,0.25,0.8125,0.0863095238095238,0,0
GeLU_Config1_Approx_10_10_SL_5bit_cir12,3,0.09375,5,0,0.950381926622983,5,0.25,0.9375,0.0744047619047619,0,0
GeLU_Config1_Approx_10_5bit_cir0,4,0.125,2,0,0.672021505032247,4,0.25,0.5,0.0534188034188034,0,0
GeLU_Config1_Approx_10_10_SL_5bit_cir19,4,0.125,2,0,0.672021505032247,4,0.25,0.5,0.0534188034188034,0,0
GeLU_Config1_Approx_10_10_SL_5bit_cir6,4,0.125,4,0,0.851350918891132,4,0.28125,0.78125,0.0860119047619048,0,0
GeLU_Config1_Approx_10_10_SL_5bit_cir10,4,0.125,6,0,1.1845783243212,5,0.375,1.5,0.0892857142857143,0,0
GeLU_Config1_Approx_10_5bit_cir1,4,0.125,8,0,1.477997228161,4,0.40625,2.28125,0.141964285714286,0,0
