// Seed: 2033285140
module module_0 (
    input uwire id_0,
    input wor id_1,
    input supply1 id_2,
    output wor id_3,
    output wor id_4
);
  assign id_3 = -1'b0;
  assign id_3 = id_0;
endmodule
module module_1 (
    input  tri0 id_0,
    output wire id_1,
    input  tri  id_2,
    input  tri  id_3
);
  logic id_5;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_1,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    input tri1 id_1
    , id_5,
    input supply0 id_2,
    output tri id_3
    , id_6
);
  wire id_7;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0,
      id_3
  );
  assign modCall_1.id_4 = 0;
  assign id_5 = id_1;
endmodule
