<map id="lib/Target/AMDGPU/GCNSubtarget.h" name="lib/Target/AMDGPU/GCNSubtarget.h">
<area shape="rect" id="node1" title="AMD GCN specific subclass of TargetSubtarget." alt="" coords="6087,5,6324,32"/>
<area shape="rect" id="node2" href="$AMDGPUAnnotateKernelFeatures_8cpp.html" title=" " alt="" coords="5,80,256,121"/>
<area shape="rect" id="node3" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="281,80,506,121"/>
<area shape="rect" id="node4" href="$AMDGPUAtomicOptimizer_8cpp.html" title="This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic ope..." alt="" coords="530,80,769,121"/>
<area shape="rect" id="node5" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="793,80,1074,121"/>
<area shape="rect" id="node6" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="1099,80,1320,121"/>
<area shape="rect" id="node7" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="1345,80,1567,121"/>
<area shape="rect" id="node8" href="$AMDGPULibCalls_8cpp.html" title="This file does AMD library function optimizations." alt="" coords="1592,80,1808,121"/>
<area shape="rect" id="node9" href="$AMDGPULowerKernelArguments_8cpp.html" title=" " alt="" coords="1833,80,2066,121"/>
<area shape="rect" id="node10" href="$AMDGPUMachineCFGStructurizer_8cpp.html" title=" " alt="" coords="2091,80,2339,121"/>
<area shape="rect" id="node11" href="$AMDGPUMIRFormatter_8cpp.html" title="Implementation of AMDGPU overrides of MIRFormatter." alt="" coords="2363,87,2667,114"/>
<area shape="rect" id="node12" href="$AMDGPUPostLegalizerCombiner_8cpp.html" title=" " alt="" coords="2691,80,2917,121"/>
<area shape="rect" id="node13" href="$AMDGPUPromoteAlloca_8cpp.html" title=" " alt="" coords="2941,80,3189,121"/>
<area shape="rect" id="node14" href="$AMDGPURegBankCombiner_8cpp.html" title=" " alt="" coords="3214,80,3437,121"/>
<area shape="rect" id="node15" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="3461,80,3707,121"/>
<area shape="rect" id="node16" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="3732,80,3967,121"/>
<area shape="rect" id="node19" href="$GCNDPPCombine_8cpp.html" title=" " alt="" coords="3991,87,4265,114"/>
<area shape="rect" id="node20" href="$GCNHazardRecognizer_8cpp.html" title=" " alt="" coords="4290,80,4505,121"/>
<area shape="rect" id="node21" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions." alt="" coords="4529,87,4807,114"/>
<area shape="rect" id="node22" href="$GCNRegBankReassign_8cpp.html" title="Try to reassign registers on GFX10+ to reduce register bank conflicts." alt="" coords="4832,80,5027,121"/>
<area shape="rect" id="node23" href="$GCNRegPressure_8h.html" title="This file defines the GCNRegPressure class, which tracks registry pressure by bookkeeping number of S..." alt="" coords="5051,80,5245,121"/>
<area shape="rect" id="node24" href="$SIAddIMGInit_8cpp.html" title="Any MIMG instructions that use tfe or lwe require an initialization of the result register that will ..." alt="" coords="5270,87,5514,114"/>
<area shape="rect" id="node25" href="$SIAnnotateControlFlow_8cpp.html" title="Annotates the control flow with hardware specific intrinsics." alt="" coords="5538,80,5745,121"/>
<area shape="rect" id="node26" href="$SIFixSGPRCopies_8cpp.html" title="Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate the..." alt="" coords="5769,87,6044,114"/>
<area shape="rect" id="node27" href="$SIFixVGPRCopies_8cpp.html" title="Add implicit use of exec to vector register copies." alt="" coords="6069,87,6342,114"/>
<area shape="rect" id="node28" href="$SIFoldOperands_8cpp.html" title=" " alt="" coords="6367,80,6545,121"/>
<area shape="rect" id="node29" href="$SIFrameLowering_8cpp.html" title=" " alt="" coords="6570,80,6761,121"/>
<area shape="rect" id="node30" href="$SIInsertHardClauses_8cpp.html" title="Insert s_clause instructions to form hard clauses." alt="" coords="6785,80,6973,121"/>
<area shape="rect" id="node31" href="$SIInsertSkips_8cpp.html" title="This pass inserts branches on the 0 exec mask over divergent branches branches when it&#39;s expected tha..." alt="" coords="6997,80,7185,121"/>
<area shape="rect" id="node32" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="7209,80,7397,121"/>
<area shape="rect" id="node33" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="7421,80,7601,121"/>
<area shape="rect" id="node34" href="$SILoadStoreOptimizer_8cpp.html" title=" " alt="" coords="7625,80,7807,121"/>
<area shape="rect" id="node35" href="$SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions." alt="" coords="7831,80,8019,121"/>
<area shape="rect" id="node36" href="$SILowerI1Copies_8cpp.html" title=" " alt="" coords="8043,80,8231,121"/>
<area shape="rect" id="node37" href="$SILowerSGPRSpills_8cpp.html" title=" " alt="" coords="8255,80,8443,121"/>
<area shape="rect" id="node38" href="$SIMemoryLegalizer_8cpp.html" title="Memory legalizer &#45; implements memory model." alt="" coords="8468,80,8671,121"/>
<area shape="rect" id="node39" href="$SIModeRegister_8cpp.html" title="This pass inserts changes to the Mode register settings as required." alt="" coords="8695,80,8881,121"/>
<area shape="rect" id="node40" href="$SIOptimizeExecMasking_8cpp.html" title=" " alt="" coords="8905,80,9111,121"/>
<area shape="rect" id="node41" href="$SIOptimizeExecMaskingPreRA_8cpp.html" title="This pass performs exec mask handling peephole optimizations which needs to be done before register a..." alt="" coords="9135,80,9340,121"/>
<area shape="rect" id="node42" href="$SIPeepholeSDWA_8cpp.html" title=" " alt="" coords="9365,80,9571,121"/>
<area shape="rect" id="node43" href="$SIPostRABundler_8cpp.html" title="This pass creates bundles of memory instructions to protect adjacent loads and stores from beeing res..." alt="" coords="9596,80,9777,121"/>
<area shape="rect" id="node44" href="$SIPreAllocateWWMRegs_8cpp.html" title="Pass to pre&#45;allocated WWM registers." alt="" coords="9801,80,10023,121"/>
<area shape="rect" id="node45" href="$SIPreEmitPeephole_8cpp.html" title="This pass performs the peephole optimizations before code emission." alt="" coords="10047,80,10249,121"/>
<area shape="rect" id="node46" href="$SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class." alt="" coords="10273,80,10476,121"/>
<area shape="rect" id="node47" href="$SIRemoveShortExecBranches_8cpp.html" title="This pass optmizes the s_cbranch_execz instructions." alt="" coords="10501,80,10702,121"/>
<area shape="rect" id="node48" href="$SIShrinkInstructions_8cpp.html" title=" " alt="" coords="10726,80,10917,121"/>
<area shape="rect" id="node49" href="$SIWholeQuadMode_8cpp.html" title="This pass adds instructions to enable whole quad mode for pixel shaders, and whole wavefront mode for..." alt="" coords="10941,80,11131,121"/>
<area shape="rect" id="node50" href="$AMDGPUBaseInfo_8cpp.html" title=" " alt="" coords="11156,80,11324,121"/>
<area shape="rect" id="node17" href="$AMDGPUAlwaysInlinePass_8cpp.html" title="This pass marks all internal functions as always_inline and creates duplicates of all other functions..." alt="" coords="3594,169,3833,211"/>
<area shape="rect" id="node18" href="$AMDGPUArgumentUsageInfo_8cpp.html" title=" " alt="" coords="3857,169,4111,211"/>
</map>
