Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat May 30 17:03:21 2020
| Host         : DESKTOP-T22NVQ5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   197 |
| Unused register locations in slices containing registers |   569 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1990 |          622 |
| No           | No                    | Yes                    |             654 |          299 |
| No           | Yes                   | No                     |             411 |          147 |
| Yes          | No                    | No                     |            1030 |          387 |
| Yes          | No                    | Yes                    |             380 |          107 |
| Yes          | Yes                   | No                     |             270 |           74 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                      |                                                                                                     Enable Signal                                                                                                    |                                                                                                   Set/Reset Signal                                                                                                   | Slice Load Count | Bel Load Count |
+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_1/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                              |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                           | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                             | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                           | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                           | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                  |                1 |              1 |
|  design_1_i/encoder_0/U0/SpeedCntReload_reg_LDC_i_1_n_0 |                                                                                                                                                                                                                      | design_1_i/encoder_0/U0/SpeedCntReload_reg_LDC_i_2_n_0                                                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                            |                                                                                                                                                                                                                      |                1 |              1 |
|  dbg_hub/inst/itck_i                                    |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/itck_i                                    |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/srcClk_0/U0/sclk10k_reg_n_0                 |                                                                                                                                                                                                                      |                                                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                             | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                  |                1 |              1 |
|  design_1_i/encoder_0/U0/tmp                            |                                                                                                                                                                                                                      | design_1_i/encoder_0/U0/SpeedCntReload_reg_LDC_i_2_n_0                                                                                                                                                               |                1 |              1 |
|  design_1_i/encoder_0/U0/tmp                            |                                                                                                                                                                                                                      | design_1_i/encoder_0/U0/SpeedCntReload_reg_LDC_i_1_n_0                                                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                           | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  dbg_hub/inst/itck_i                                    |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                1 |              2 |
|  dbg_hub/inst/itck_i                                    |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                1 |              2 |
|  dbg_hub/inst/itck_i                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/itck_i                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                       |                                                                                                                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/itck_i                                    |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  dbg_hub/inst/itck_i                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/itck_i                                    |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                3 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                      |                1 |              3 |
|  design_1_i/encoder_0/U0/tmp                            |                                                                                                                                                                                                                      |                                                                                                                                                                                                                      |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/itck_i                                    |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/itck_i                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                              |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                 |                                                                                                                                                                                                                      |                4 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                         |                                                                                                                                                                                                                      |                4 |              4 |
|  dbg_hub/inst/itck_i                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ADC_0/U0/n_data                                                                                                                                                                                           | design_1_i/input_ctrl_0/U0/rst                                                                                                                                                                                       |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ab2alphabeta_0/U0/signalAlpha[19]_i_2_n_0                                                                                                                                                                 | design_1_i/ab2alphabeta_0/U0/signalAlpha[3]_i_1_n_0                                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ab2alphabeta_0/U0/signalAlpha[19]_i_2_n_0                                                                                                                                                                 | design_1_i/ab2alphabeta_0/U0/signalBeta[3]_i_1_n_0                                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/input_ctrl_0/U0/wLevel[3]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/itck_i                                    |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                2 |              4 |
|  dbg_hub/inst/itck_i                                    |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/itck_i                                    |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ADC_0/U0/counter_sclk[4]_i_1_n_0                                                                                                                                                                          | design_1_i/input_ctrl_0/U0/rst                                                                                                                                                                                       |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                            | design_1_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                         |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                         |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                         |                2 |              6 |
|  dbg_hub/inst/itck_i                                    |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_1/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                         |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                       |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                       |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                       |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                         |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                         |                2 |              7 |
|  dbg_hub/inst/itck_i                                    |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ADC_0/U0/dataout_0                                                                                                                                                                                        | design_1_i/input_ctrl_0/U0/rst                                                                                                                                                                                       |                4 |              8 |
|  dbg_hub/inst/itck_i                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |
|  dbg_hub/inst/itck_i                                    |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[0][0]                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                        |                                                                                                                                                                                                                      |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                       | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                    |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                       | design_1_i/ila_1/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                              |                2 |             10 |
|  dbg_hub/inst/itck_i                                    |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                    |                                                                                                                                                                                                                      |                5 |             10 |
|  dbg_hub/inst/itck_i                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[15]_0                                                                                                                            |               11 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                            |                4 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                            |                4 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                            |                5 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                6 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  dbg_hub/inst/itck_i                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/srcClk_0/U0/sclk10k                                                                                                                                                                                       |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                        |                                                                                                                                                                                                                      |                6 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                              |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[12]                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[12]                                                                                                            |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ADC_0/U0/r_data_adc1_10                                                                                                                                                                                   |                                                                                                                                                                                                                      |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ADC_0/U0/r_data_adc2                                                                                                                                                                                      | design_1_i/input_ctrl_0/U0/rst                                                                                                                                                                                       |                6 |             13 |
|  design_1_i/srcClk_0/U0/sclk10k_reg_n_0                 |                                                                                                                                                                                                                      | design_1_i/srcClk_0/U0/temp                                                                                                                                                                                          |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ADC_0/U0/r_data_adc1_1                                                                                                                                                                                    | design_1_i/input_ctrl_0/U0/rst                                                                                                                                                                                       |                5 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                            |                5 |             14 |
|  dbg_hub/inst/itck_i                                    | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                               | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ab2alphabeta_0/U0/signalAlpha[19]_i_2_n_0                                                                                                                                                                 | design_1_i/ab2alphabeta_0/U0/signalBeta[19]_i_1_n_0                                                                                                                                                                  |                3 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ab2alphabeta_0/U0/signalAlpha[19]_i_2_n_0                                                                                                                                                                 | design_1_i/ab2alphabeta_0/U0/signalAlpha[19]_i_1_n_0                                                                                                                                                                 |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                       |                                                                                                                                                                                                                      |                8 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                       |                                                                                                                                                                                                                      |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                      |                                                                                                                                                                                                                      |                9 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                       |                                                                                                                                                                                                                      |                9 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                        |                                                                                                                                                                                                                      |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                       |                                                                                                                                                                                                                      |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                       |                                                                                                                                                                                                                      |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                       |                                                                                                                                                                                                                      |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                      |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                       |                                                                                                                                                                                                                      |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                       |                                                                                                                                                                                                                      |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                       |                                                                                                                                                                                                                      |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                              |                                                                                                                                                                                                                      |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[0][0]                                                                                                                                        |                                                                                                                                                                                                                      |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                                                                                            |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[15]_0                                                                                                                                  |                9 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]                                                                                                                                     |                7 |             16 |
|  design_1_i/encoder_0/U0/tmp                            | design_1_i/encoder_0/U0/sDirect0                                                                                                                                                                                     | design_1_i/input_ctrl_0/U0/rst                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                  |                                                                                                                                                                                                                      |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                         |                                                                                                                                                                                                                      |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                       |                                                                                                                                                                                                                      |                8 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                       |                                                                                                                                                                                                                      |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                       |                                                                                                                                                                                                                      |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                       |                                                                                                                                                                                                                      |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                      |                                                                                                                                                                                                                      |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                      |                                                                                                                                                                                                                      |                6 |             16 |
|  dbg_hub/inst/itck_i                                    |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                      |               10 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                        |                                                                                                                                                                                                                      |               10 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                       |                                                                                                                                                                                                                      |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                       |                                                                                                                                                                                                                      |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                       |                                                                                                                                                                                                                      |                8 |             16 |
|  dbg_hub/inst/itck_i                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                      |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                      |                                                                                                                                                                                                                      |                8 |             16 |
|  dbg_hub/inst/itck_i                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                                      |                3 |             16 |
|  dbg_hub/inst/itck_i                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                       |                                                                                                                                                                                                                      |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                       |                                                                                                                                                                                                                      |                8 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                              |                                                                                                                                                                                                                      |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_1/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                         |                                                                                                                                                                                                                      |                8 |             16 |
|  dbg_hub/inst/itck_i                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                  |                                                                                                                                                                                                                      |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                      |                                                                                                                                                                                                                      |                8 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                       |                                                                                                                                                                                                                      |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                      |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                7 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/itck_i                                    |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                6 |             18 |
|  dbg_hub/inst/itck_i                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/input_ctrl_0/U0/sVdc[19]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                      |                5 |             20 |
|  design_1_i/fix_clk_i_w_0/U0/sample_w                   | design_1_i/datalimit_0/U0/dout[19]_i_1_n_0                                                                                                                                                                           | design_1_i/input_ctrl_0/U0/rst_w                                                                                                                                                                                     |                6 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ab2alphabeta_0/U0/sa_2b[20]_i_1_n_0                                                                                                                                                                       | design_1_i/input_ctrl_0/U0/rst                                                                                                                                                                                       |                7 |             21 |
|  design_1_i/fix_clk_i_w_0/U0/sample_i                   | design_1_i/datalimit_1/U0/dout[19]_i_1_n_0                                                                                                                                                                           | design_1_i/input_ctrl_0/U0/rst                                                                                                                                                                                       |                7 |             21 |
|  design_1_i/encoder_0/U0/tmp                            |                                                                                                                                                                                                                      | design_1_i/input_ctrl_0/U0/rst                                                                                                                                                                                       |                8 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                         |                                                                                                                                                                                                                      |                3 |             24 |
|  dbg_hub/inst/itck_i                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                      |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                      |                8 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                      |                7 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                      |                7 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                        |                                                                                                                                                                                                                      |                6 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                      |                6 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                      |                5 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                      |                9 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                      |                7 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                      |                7 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                      |                6 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_1/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                              |                9 |             26 |
|  dbg_hub/inst/itck_i                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                9 |             28 |
|  design_1_i/encoder_0/U0/tmp                            | design_1_i/encoder_0/U0/p1_1                                                                                                                                                                                         | design_1_i/input_ctrl_0/U0/rst                                                                                                                                                                                       |                4 |             32 |
|  dbg_hub/inst/itck_i                                    |                                                                                                                                                                                                                      | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                    |                                                                                                                                                                                                                      |               12 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               17 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                    |                                                                                                                                                                                                                      |               16 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ab2alphabeta_0/U0/s2bk_0                                                                                                                                                                                  | design_1_i/input_ctrl_0/U0/rst                                                                                                                                                                                       |               15 |             40 |
|  design_1_i/fix_clk_i_w_0/U0/sample_w                   |                                                                                                                                                                                                                      | design_1_i/input_ctrl_0/U0/rst_w                                                                                                                                                                                     |               11 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                    |                                                                                                                                                                                                                      |               14 |             40 |
|  design_1_i/fix_clk_i_w_0/U0/sample_w                   |                                                                                                                                                                                                                      |                                                                                                                                                                                                                      |               19 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/input_ctrl_0/U0/rst                                                                                                                                                                                       |               18 |             42 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                              |               16 |             48 |
|  design_1_i/fix_clk_i_w_0/U0/sample_w                   | design_1_i/Controler_0/U0/uut_piphi/tpIk[0]_i_1_n_0                                                                                                                                                                  | design_1_i/input_ctrl_0/U0/rst                                                                                                                                                                                       |               13 |             52 |
|  design_1_i/fix_clk_i_w_0/U0/sample_w                   | design_1_i/Controler_0/U0/uut_piw/tpIk[0]_i_1__0_n_0                                                                                                                                                                 | design_1_i/input_ctrl_0/U0/rst_w                                                                                                                                                                                     |               13 |             52 |
|  dbg_hub/inst/itck_i                                    |                                                                                                                                                                                                                      |                                                                                                                                                                                                                      |               32 |             66 |
|  design_1_i/fix_clk_i_w_0/U0/sample_i                   |                                                                                                                                                                                                                      |                                                                                                                                                                                                                      |               29 |             79 |
|  design_1_i/fix_clk_i_w_0/U0/sample_w                   |                                                                                                                                                                                                                      | design_1_i/input_ctrl_0/U0/rst                                                                                                                                                                                       |               30 |             81 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                        |                                                                                                                                                                                                                      |               26 |             99 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                        |                                                                                                                                                                                                                      |               30 |            102 |
|  design_1_i/fix_clk_i_w_0/U0/sample_i                   |                                                                                                                                                                                                                      | design_1_i/input_ctrl_0/U0/rst                                                                                                                                                                                       |              170 |            331 |
|  design_1_i/clk_wiz_0/inst/clk_out1                     |                                                                                                                                                                                                                      |                                                                                                                                                                                                                      |              588 |           2155 |
+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    18 |
| 2      |                     5 |
| 3      |                    10 |
| 4      |                    28 |
| 5      |                     2 |
| 6      |                     5 |
| 7      |                     6 |
| 8      |                     5 |
| 10     |                     6 |
| 11     |                     4 |
| 12     |                     3 |
| 13     |                     8 |
| 14     |                     2 |
| 15     |                     2 |
| 16+    |                    93 |
+--------+-----------------------+


