
RoboticArmControlSystem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e25c  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000440  0800e3f8  0800e3f8  0001e3f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e838  0800e838  000202fc  2**0
                  CONTENTS
  4 .ARM          00000008  0800e838  0800e838  0001e838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e840  0800e840  000202fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e840  0800e840  0001e840  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e844  0800e844  0001e844  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002fc  20000000  0800e848  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c58  200002fc  0800eb44  000202fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000f54  0800eb44  00020f54  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015600  00000000  00000000  0002032c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002524  00000000  00000000  0003592c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011b8  00000000  00000000  00037e50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001108  00000000  00000000  00039008  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017ea1  00000000  00000000  0003a110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014de2  00000000  00000000  00051fb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d577  00000000  00000000  00066d93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010430a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000053e8  00000000  00000000  0010435c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200002fc 	.word	0x200002fc
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800e3dc 	.word	0x0800e3dc

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000300 	.word	0x20000300
 80001d4:	0800e3dc 	.word	0x0800e3dc

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2f>:
 8000b00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b08:	bf24      	itt	cs
 8000b0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b12:	d90d      	bls.n	8000b30 <__aeabi_d2f+0x30>
 8000b14:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b20:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b28:	bf08      	it	eq
 8000b2a:	f020 0001 	biceq.w	r0, r0, #1
 8000b2e:	4770      	bx	lr
 8000b30:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b34:	d121      	bne.n	8000b7a <__aeabi_d2f+0x7a>
 8000b36:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b3a:	bfbc      	itt	lt
 8000b3c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b40:	4770      	bxlt	lr
 8000b42:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4a:	f1c2 0218 	rsb	r2, r2, #24
 8000b4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b56:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5a:	bf18      	it	ne
 8000b5c:	f040 0001 	orrne.w	r0, r0, #1
 8000b60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b6c:	ea40 000c 	orr.w	r0, r0, ip
 8000b70:	fa23 f302 	lsr.w	r3, r3, r2
 8000b74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b78:	e7cc      	b.n	8000b14 <__aeabi_d2f+0x14>
 8000b7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b7e:	d107      	bne.n	8000b90 <__aeabi_d2f+0x90>
 8000b80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b84:	bf1e      	ittt	ne
 8000b86:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b8a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b8e:	4770      	bxne	lr
 8000b90:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b94:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b974 	b.w	8000ea0 <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	9d08      	ldr	r5, [sp, #32]
 8000bd6:	4604      	mov	r4, r0
 8000bd8:	468e      	mov	lr, r1
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d14d      	bne.n	8000c7a <__udivmoddi4+0xaa>
 8000bde:	428a      	cmp	r2, r1
 8000be0:	4694      	mov	ip, r2
 8000be2:	d969      	bls.n	8000cb8 <__udivmoddi4+0xe8>
 8000be4:	fab2 f282 	clz	r2, r2
 8000be8:	b152      	cbz	r2, 8000c00 <__udivmoddi4+0x30>
 8000bea:	fa01 f302 	lsl.w	r3, r1, r2
 8000bee:	f1c2 0120 	rsb	r1, r2, #32
 8000bf2:	fa20 f101 	lsr.w	r1, r0, r1
 8000bf6:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bfa:	ea41 0e03 	orr.w	lr, r1, r3
 8000bfe:	4094      	lsls	r4, r2
 8000c00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c04:	0c21      	lsrs	r1, r4, #16
 8000c06:	fbbe f6f8 	udiv	r6, lr, r8
 8000c0a:	fa1f f78c 	uxth.w	r7, ip
 8000c0e:	fb08 e316 	mls	r3, r8, r6, lr
 8000c12:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c16:	fb06 f107 	mul.w	r1, r6, r7
 8000c1a:	4299      	cmp	r1, r3
 8000c1c:	d90a      	bls.n	8000c34 <__udivmoddi4+0x64>
 8000c1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c22:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c26:	f080 811f 	bcs.w	8000e68 <__udivmoddi4+0x298>
 8000c2a:	4299      	cmp	r1, r3
 8000c2c:	f240 811c 	bls.w	8000e68 <__udivmoddi4+0x298>
 8000c30:	3e02      	subs	r6, #2
 8000c32:	4463      	add	r3, ip
 8000c34:	1a5b      	subs	r3, r3, r1
 8000c36:	b2a4      	uxth	r4, r4
 8000c38:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c3c:	fb08 3310 	mls	r3, r8, r0, r3
 8000c40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c44:	fb00 f707 	mul.w	r7, r0, r7
 8000c48:	42a7      	cmp	r7, r4
 8000c4a:	d90a      	bls.n	8000c62 <__udivmoddi4+0x92>
 8000c4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000c50:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c54:	f080 810a 	bcs.w	8000e6c <__udivmoddi4+0x29c>
 8000c58:	42a7      	cmp	r7, r4
 8000c5a:	f240 8107 	bls.w	8000e6c <__udivmoddi4+0x29c>
 8000c5e:	4464      	add	r4, ip
 8000c60:	3802      	subs	r0, #2
 8000c62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c66:	1be4      	subs	r4, r4, r7
 8000c68:	2600      	movs	r6, #0
 8000c6a:	b11d      	cbz	r5, 8000c74 <__udivmoddi4+0xa4>
 8000c6c:	40d4      	lsrs	r4, r2
 8000c6e:	2300      	movs	r3, #0
 8000c70:	e9c5 4300 	strd	r4, r3, [r5]
 8000c74:	4631      	mov	r1, r6
 8000c76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7a:	428b      	cmp	r3, r1
 8000c7c:	d909      	bls.n	8000c92 <__udivmoddi4+0xc2>
 8000c7e:	2d00      	cmp	r5, #0
 8000c80:	f000 80ef 	beq.w	8000e62 <__udivmoddi4+0x292>
 8000c84:	2600      	movs	r6, #0
 8000c86:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8a:	4630      	mov	r0, r6
 8000c8c:	4631      	mov	r1, r6
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	fab3 f683 	clz	r6, r3
 8000c96:	2e00      	cmp	r6, #0
 8000c98:	d14a      	bne.n	8000d30 <__udivmoddi4+0x160>
 8000c9a:	428b      	cmp	r3, r1
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xd4>
 8000c9e:	4282      	cmp	r2, r0
 8000ca0:	f200 80f9 	bhi.w	8000e96 <__udivmoddi4+0x2c6>
 8000ca4:	1a84      	subs	r4, r0, r2
 8000ca6:	eb61 0303 	sbc.w	r3, r1, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	469e      	mov	lr, r3
 8000cae:	2d00      	cmp	r5, #0
 8000cb0:	d0e0      	beq.n	8000c74 <__udivmoddi4+0xa4>
 8000cb2:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cb6:	e7dd      	b.n	8000c74 <__udivmoddi4+0xa4>
 8000cb8:	b902      	cbnz	r2, 8000cbc <__udivmoddi4+0xec>
 8000cba:	deff      	udf	#255	; 0xff
 8000cbc:	fab2 f282 	clz	r2, r2
 8000cc0:	2a00      	cmp	r2, #0
 8000cc2:	f040 8092 	bne.w	8000dea <__udivmoddi4+0x21a>
 8000cc6:	eba1 010c 	sub.w	r1, r1, ip
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2601      	movs	r6, #1
 8000cd4:	0c20      	lsrs	r0, r4, #16
 8000cd6:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cda:	fb07 1113 	mls	r1, r7, r3, r1
 8000cde:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ce2:	fb0e f003 	mul.w	r0, lr, r3
 8000ce6:	4288      	cmp	r0, r1
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x12c>
 8000cea:	eb1c 0101 	adds.w	r1, ip, r1
 8000cee:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x12a>
 8000cf4:	4288      	cmp	r0, r1
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2c0>
 8000cfa:	4643      	mov	r3, r8
 8000cfc:	1a09      	subs	r1, r1, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d04:	fb07 1110 	mls	r1, r7, r0, r1
 8000d08:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x156>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x154>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2ca>
 8000d24:	4608      	mov	r0, r1
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d2e:	e79c      	b.n	8000c6a <__udivmoddi4+0x9a>
 8000d30:	f1c6 0720 	rsb	r7, r6, #32
 8000d34:	40b3      	lsls	r3, r6
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa20 f407 	lsr.w	r4, r0, r7
 8000d42:	fa01 f306 	lsl.w	r3, r1, r6
 8000d46:	431c      	orrs	r4, r3
 8000d48:	40f9      	lsrs	r1, r7
 8000d4a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4e:	fa00 f306 	lsl.w	r3, r0, r6
 8000d52:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d56:	0c20      	lsrs	r0, r4, #16
 8000d58:	fa1f fe8c 	uxth.w	lr, ip
 8000d5c:	fb09 1118 	mls	r1, r9, r8, r1
 8000d60:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d64:	fb08 f00e 	mul.w	r0, r8, lr
 8000d68:	4288      	cmp	r0, r1
 8000d6a:	fa02 f206 	lsl.w	r2, r2, r6
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b8>
 8000d70:	eb1c 0101 	adds.w	r1, ip, r1
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2bc>
 8000d7c:	4288      	cmp	r0, r1
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2bc>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4461      	add	r1, ip
 8000d88:	1a09      	subs	r1, r1, r0
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d90:	fb09 1110 	mls	r1, r9, r0, r1
 8000d94:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d98:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d9c:	458e      	cmp	lr, r1
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1e2>
 8000da0:	eb1c 0101 	adds.w	r1, ip, r1
 8000da4:	f100 34ff 	add.w	r4, r0, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2b4>
 8000daa:	458e      	cmp	lr, r1
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2b4>
 8000dae:	3802      	subs	r0, #2
 8000db0:	4461      	add	r1, ip
 8000db2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000db6:	fba0 9402 	umull	r9, r4, r0, r2
 8000dba:	eba1 010e 	sub.w	r1, r1, lr
 8000dbe:	42a1      	cmp	r1, r4
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46a6      	mov	lr, r4
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x2a4>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x2a0>
 8000dc8:	b15d      	cbz	r5, 8000de2 <__udivmoddi4+0x212>
 8000dca:	ebb3 0208 	subs.w	r2, r3, r8
 8000dce:	eb61 010e 	sbc.w	r1, r1, lr
 8000dd2:	fa01 f707 	lsl.w	r7, r1, r7
 8000dd6:	fa22 f306 	lsr.w	r3, r2, r6
 8000dda:	40f1      	lsrs	r1, r6
 8000ddc:	431f      	orrs	r7, r3
 8000dde:	e9c5 7100 	strd	r7, r1, [r5]
 8000de2:	2600      	movs	r6, #0
 8000de4:	4631      	mov	r1, r6
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	f1c2 0320 	rsb	r3, r2, #32
 8000dee:	40d8      	lsrs	r0, r3
 8000df0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df4:	fa21 f303 	lsr.w	r3, r1, r3
 8000df8:	4091      	lsls	r1, r2
 8000dfa:	4301      	orrs	r1, r0
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e08:	fb07 3610 	mls	r6, r7, r0, r3
 8000e0c:	0c0b      	lsrs	r3, r1, #16
 8000e0e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e12:	fb00 f60e 	mul.w	r6, r0, lr
 8000e16:	429e      	cmp	r6, r3
 8000e18:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x260>
 8000e1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b8>
 8000e28:	429e      	cmp	r6, r3
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b8>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4463      	add	r3, ip
 8000e30:	1b9b      	subs	r3, r3, r6
 8000e32:	b289      	uxth	r1, r1
 8000e34:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e38:	fb07 3316 	mls	r3, r7, r6, r3
 8000e3c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e40:	fb06 f30e 	mul.w	r3, r6, lr
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x28a>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2b0>
 8000e52:	428b      	cmp	r3, r1
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2b0>
 8000e56:	3e02      	subs	r6, #2
 8000e58:	4461      	add	r1, ip
 8000e5a:	1ac9      	subs	r1, r1, r3
 8000e5c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0x104>
 8000e62:	462e      	mov	r6, r5
 8000e64:	4628      	mov	r0, r5
 8000e66:	e705      	b.n	8000c74 <__udivmoddi4+0xa4>
 8000e68:	4606      	mov	r6, r0
 8000e6a:	e6e3      	b.n	8000c34 <__udivmoddi4+0x64>
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	e6f8      	b.n	8000c62 <__udivmoddi4+0x92>
 8000e70:	454b      	cmp	r3, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f8>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e7c:	3801      	subs	r0, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f8>
 8000e80:	4646      	mov	r6, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x28a>
 8000e84:	4620      	mov	r0, r4
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1e2>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x260>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b8>
 8000e90:	3b02      	subs	r3, #2
 8000e92:	4461      	add	r1, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x12c>
 8000e96:	4630      	mov	r0, r6
 8000e98:	e709      	b.n	8000cae <__udivmoddi4+0xde>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x156>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <modbus_1t5_Timeout>:
void Modbus_frame_response();


// function for interrupt
void modbus_1t5_Timeout(TIM_HandleTypeDef *htim)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8000eac:	4b04      	ldr	r3, [pc, #16]	; (8000ec0 <modbus_1t5_Timeout+0x1c>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	751a      	strb	r2, [r3, #20]
}
 8000eb4:	bf00      	nop
 8000eb6:	370c      	adds	r7, #12
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr
 8000ec0:	20000318 	.word	0x20000318

08000ec4 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b083      	sub	sp, #12
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8000ecc:	4b04      	ldr	r3, [pc, #16]	; (8000ee0 <modbus_3t5_Timeout+0x1c>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	755a      	strb	r2, [r3, #21]
}
 8000ed4:	bf00      	nop
 8000ed6:	370c      	adds	r7, #12
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr
 8000ee0:	20000318 	.word	0x20000318

08000ee4 <modbus_UART_Recived>:
void modbus_UART_Recived(UART_HandleTypeDef *huart,uint32_t pos)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
 8000eec:	6039      	str	r1, [r7, #0]

	//restart timer / start timer of counting time with modbus RTU
	hModbus->Flag_URev =1;
 8000eee:	4b15      	ldr	r3, [pc, #84]	; (8000f44 <modbus_UART_Recived+0x60>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	759a      	strb	r2, [r3, #22]
	if(hModbus->modbusUartStructure.RxTail++<MODBUS_MESSAGEBUFFER_SIZE)
 8000ef6:	4b13      	ldr	r3, [pc, #76]	; (8000f44 <modbus_UART_Recived+0x60>)
 8000ef8:	681a      	ldr	r2, [r3, #0]
 8000efa:	f8b2 33a2 	ldrh.w	r3, [r2, #930]	; 0x3a2
 8000efe:	1c59      	adds	r1, r3, #1
 8000f00:	b289      	uxth	r1, r1
 8000f02:	f8a2 13a2 	strh.w	r1, [r2, #930]	; 0x3a2
 8000f06:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000f0a:	d210      	bcs.n	8000f2e <modbus_UART_Recived+0x4a>
	{


	    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 8000f0c:	4b0d      	ldr	r3, [pc, #52]	; (8000f44 <modbus_UART_Recived+0x60>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	68d8      	ldr	r0, [r3, #12]
 8000f12:	4b0c      	ldr	r3, [pc, #48]	; (8000f44 <modbus_UART_Recived+0x60>)
 8000f14:	681a      	ldr	r2, [r3, #0]
 8000f16:	4b0b      	ldr	r3, [pc, #44]	; (8000f44 <modbus_UART_Recived+0x60>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8000f1e:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8000f22:	4413      	add	r3, r2
 8000f24:	3302      	adds	r3, #2
 8000f26:	2201      	movs	r2, #1
 8000f28:	4619      	mov	r1, r3
 8000f2a:	f00a f925 	bl	800b178 <HAL_UART_Receive_IT>
	}
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8000f2e:	4b05      	ldr	r3, [pc, #20]	; (8000f44 <modbus_UART_Recived+0x60>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	691b      	ldr	r3, [r3, #16]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	2200      	movs	r2, #0
 8000f38:	625a      	str	r2, [r3, #36]	; 0x24

}
 8000f3a:	bf00      	nop
 8000f3c:	3708      	adds	r7, #8
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	20000318 	.word	0x20000318

08000f48 <Modbus_init>:


void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 8000f52:	4a24      	ldr	r2, [pc, #144]	; (8000fe4 <Modbus_init+0x9c>)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 8000f58:	4b22      	ldr	r3, [pc, #136]	; (8000fe4 <Modbus_init+0x9c>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	683a      	ldr	r2, [r7, #0]
 8000f5e:	605a      	str	r2, [r3, #4]

	//config timer interrupt
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_OC_DELAY_ELAPSED_CB_ID,(void*)modbus_1t5_Timeout);
 8000f60:	4b20      	ldr	r3, [pc, #128]	; (8000fe4 <Modbus_init+0x9c>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	691b      	ldr	r3, [r3, #16]
 8000f66:	4a20      	ldr	r2, [pc, #128]	; (8000fe8 <Modbus_init+0xa0>)
 8000f68:	2114      	movs	r1, #20
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f009 fab6 	bl	800a4dc <HAL_TIM_RegisterCallback>
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8000f70:	4b1c      	ldr	r3, [pc, #112]	; (8000fe4 <Modbus_init+0x9c>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	691b      	ldr	r3, [r3, #16]
 8000f76:	4a1d      	ldr	r2, [pc, #116]	; (8000fec <Modbus_init+0xa4>)
 8000f78:	210e      	movs	r1, #14
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f009 faae 	bl	800a4dc <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_RegisterCallback(hModbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
 8000f80:	4b18      	ldr	r3, [pc, #96]	; (8000fe4 <Modbus_init+0x9c>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	68db      	ldr	r3, [r3, #12]
 8000f86:	4a1a      	ldr	r2, [pc, #104]	; (8000ff0 <Modbus_init+0xa8>)
 8000f88:	2103      	movs	r1, #3
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f00a f84c 	bl	800b028 <HAL_UART_RegisterCallback>
	//start Receive
    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 8000f90:	4b14      	ldr	r3, [pc, #80]	; (8000fe4 <Modbus_init+0x9c>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	68d8      	ldr	r0, [r3, #12]
 8000f96:	4b13      	ldr	r3, [pc, #76]	; (8000fe4 <Modbus_init+0x9c>)
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	4b12      	ldr	r3, [pc, #72]	; (8000fe4 <Modbus_init+0x9c>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8000fa2:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8000fa6:	4413      	add	r3, r2
 8000fa8:	3302      	adds	r3, #2
 8000faa:	2201      	movs	r2, #1
 8000fac:	4619      	mov	r1, r3
 8000fae:	f00a f8e3 	bl	800b178 <HAL_UART_Receive_IT>


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 8000fb2:	4b0c      	ldr	r3, [pc, #48]	; (8000fe4 <Modbus_init+0x9c>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	691b      	ldr	r3, [r3, #16]
 8000fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	2b01      	cmp	r3, #1
 8000fc0:	d10c      	bne.n	8000fdc <Modbus_init+0x94>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 8000fc2:	4b08      	ldr	r3, [pc, #32]	; (8000fe4 <Modbus_init+0x9c>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	691b      	ldr	r3, [r3, #16]
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f008 fb3b 	bl	8009644 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 8000fce:	4b05      	ldr	r3, [pc, #20]	; (8000fe4 <Modbus_init+0x9c>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	691b      	ldr	r3, [r3, #16]
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f008 fd70 	bl	8009abc <HAL_TIM_OnePulse_Start_IT>
    	}

}
 8000fdc:	bf00      	nop
 8000fde:	3708      	adds	r7, #8
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	20000318 	.word	0x20000318
 8000fe8:	08000ea5 	.word	0x08000ea5
 8000fec:	08000ec5 	.word	0x08000ec5
 8000ff0:	08000ee5 	.word	0x08000ee5

08000ff4 <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 8001000:	23ff      	movs	r3, #255	; 0xff
 8001002:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 8001004:	23ff      	movs	r3, #255	; 0xff
 8001006:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 8001008:	e013      	b.n	8001032 <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	1c5a      	adds	r2, r3, #1
 800100e:	607a      	str	r2, [r7, #4]
 8001010:	781a      	ldrb	r2, [r3, #0]
 8001012:	7bbb      	ldrb	r3, [r7, #14]
 8001014:	4053      	eors	r3, r2
 8001016:	b2db      	uxtb	r3, r3
 8001018:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 800101a:	4a0f      	ldr	r2, [pc, #60]	; (8001058 <CRC16+0x64>)
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	4413      	add	r3, r2
 8001020:	781a      	ldrb	r2, [r3, #0]
 8001022:	7bfb      	ldrb	r3, [r7, #15]
 8001024:	4053      	eors	r3, r2
 8001026:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 8001028:	4a0c      	ldr	r2, [pc, #48]	; (800105c <CRC16+0x68>)
 800102a:	68bb      	ldr	r3, [r7, #8]
 800102c:	4413      	add	r3, r2
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 8001032:	883b      	ldrh	r3, [r7, #0]
 8001034:	1e5a      	subs	r2, r3, #1
 8001036:	803a      	strh	r2, [r7, #0]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d1e6      	bne.n	800100a <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 800103c:	7bfb      	ldrb	r3, [r7, #15]
 800103e:	021b      	lsls	r3, r3, #8
 8001040:	b21a      	sxth	r2, r3
 8001042:	7bbb      	ldrb	r3, [r7, #14]
 8001044:	b21b      	sxth	r3, r3
 8001046:	4313      	orrs	r3, r2
 8001048:	b21b      	sxth	r3, r3
 800104a:	b29b      	uxth	r3, r3
}
 800104c:	4618      	mov	r0, r3
 800104e:	3714      	adds	r7, #20
 8001050:	46bd      	mov	sp, r7
 8001052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001056:	4770      	bx	lr
 8001058:	20000100 	.word	0x20000100
 800105c:	20000000 	.word	0x20000000

08001060 <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 8001066:	4b81      	ldr	r3, [pc, #516]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	7e1b      	ldrb	r3, [r3, #24]
 800106c:	3b01      	subs	r3, #1
 800106e:	2b03      	cmp	r3, #3
 8001070:	d80a      	bhi.n	8001088 <Modbus_Protocal_Worker+0x28>
 8001072:	a201      	add	r2, pc, #4	; (adr r2, 8001078 <Modbus_Protocal_Worker+0x18>)
 8001074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001078:	08001093 	.word	0x08001093
 800107c:	08001233 	.word	0x08001233
 8001080:	0800111f 	.word	0x0800111f
 8001084:	08001145 	.word	0x08001145
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 8001088:	4b78      	ldr	r3, [pc, #480]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	2201      	movs	r2, #1
 800108e:	761a      	strb	r2, [r3, #24]
		break;
 8001090:	e0e8      	b.n	8001264 <Modbus_Protocal_Worker+0x204>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 8001092:	4b76      	ldr	r3, [pc, #472]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 800109a:	2b00      	cmp	r3, #0
 800109c:	d002      	beq.n	80010a4 <Modbus_Protocal_Worker+0x44>
		{
			Modbus_Emission();
 800109e:	f000 f9dd 	bl	800145c <Modbus_Emission>
 80010a2:	e01c      	b.n	80010de <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->Flag_URev)
 80010a4:	4b71      	ldr	r3, [pc, #452]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	7d9b      	ldrb	r3, [r3, #22]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d017      	beq.n	80010de <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 80010ae:	4b6f      	ldr	r3, [pc, #444]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	2200      	movs	r2, #0
 80010b4:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 80010b6:	4b6d      	ldr	r3, [pc, #436]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	2200      	movs	r2, #0
 80010bc:	755a      	strb	r2, [r3, #21]
			__HAL_TIM_ENABLE(hModbus->htim);
 80010be:	4b6b      	ldr	r3, [pc, #428]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	691b      	ldr	r3, [r3, #16]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	4b68      	ldr	r3, [pc, #416]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	691b      	ldr	r3, [r3, #16]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f042 0201 	orr.w	r2, r2, #1
 80010d4:	601a      	str	r2, [r3, #0]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 80010d6:	4b65      	ldr	r3, [pc, #404]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	2203      	movs	r2, #3
 80010dc:	761a      	strb	r2, [r3, #24]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 80010de:	4b63      	ldr	r3, [pc, #396]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	68db      	ldr	r3, [r3, #12]
 80010e4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	2b20      	cmp	r3, #32
 80010ec:	f040 80b3 	bne.w	8001256 <Modbus_Protocal_Worker+0x1f6>
		{
			hModbus->modbusUartStructure.RxTail =0;
 80010f0:	4b5e      	ldr	r3, [pc, #376]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	2200      	movs	r2, #0
 80010f6:	f8a3 23a2 	strh.w	r2, [r3, #930]	; 0x3a2
			HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 80010fa:	4b5c      	ldr	r3, [pc, #368]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	68d8      	ldr	r0, [r3, #12]
 8001100:	4b5a      	ldr	r3, [pc, #360]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	4b59      	ldr	r3, [pc, #356]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 800110c:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8001110:	4413      	add	r3, r2
 8001112:	3302      	adds	r3, #2
 8001114:	2201      	movs	r2, #1
 8001116:	4619      	mov	r1, r3
 8001118:	f00a f82e 	bl	800b178 <HAL_UART_Receive_IT>
		}
		break;
 800111c:	e09b      	b.n	8001256 <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 800111e:	4b53      	ldr	r3, [pc, #332]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	7d1b      	ldrb	r3, [r3, #20]
 8001124:	2b00      	cmp	r3, #0
 8001126:	f000 8098 	beq.w	800125a <Modbus_Protocal_Worker+0x1fa>
		{
			/*reset recived flag*/
			hModbus->Flag_URev =0;
 800112a:	4b50      	ldr	r3, [pc, #320]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	2200      	movs	r2, #0
 8001130:	759a      	strb	r2, [r3, #22]
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 8001132:	4b4e      	ldr	r3, [pc, #312]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	22fe      	movs	r2, #254	; 0xfe
 8001138:	75da      	strb	r2, [r3, #23]

			/*compute CRC and Slave address*/



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 800113a:	4b4c      	ldr	r3, [pc, #304]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	2204      	movs	r2, #4
 8001140:	761a      	strb	r2, [r3, #24]
		}
		break;
 8001142:	e08a      	b.n	800125a <Modbus_Protocal_Worker+0x1fa>
	case Modbus_state_ControlAndWaiting:
		/*Frame error , Not generate response , Clear buffer*/
		if(hModbus->Flag_URev)
 8001144:	4b49      	ldr	r3, [pc, #292]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	7d9b      	ldrb	r3, [r3, #22]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d009      	beq.n	8001162 <Modbus_Protocal_Worker+0x102>
		{

			if(!hModbus->RecvStatus)
 800114e:	4b47      	ldr	r3, [pc, #284]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f993 3017 	ldrsb.w	r3, [r3, #23]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d103      	bne.n	8001162 <Modbus_Protocal_Worker+0x102>
			{
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 800115a:	4b44      	ldr	r3, [pc, #272]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	22ff      	movs	r2, #255	; 0xff
 8001160:	75da      	strb	r2, [r3, #23]
			}
		}

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 8001162:	4b42      	ldr	r3, [pc, #264]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f993 3017 	ldrsb.w	r3, [r3, #23]
 800116a:	f113 0f02 	cmn.w	r3, #2
 800116e:	d150      	bne.n	8001212 <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 8001170:	4b3e      	ldr	r3, [pc, #248]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	2200      	movs	r2, #0
 8001176:	75da      	strb	r2, [r3, #23]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 8001178:	4b3c      	ldr	r3, [pc, #240]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f203 2272 	addw	r2, r3, #626	; 0x272
 8001180:	4b3a      	ldr	r3, [pc, #232]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001188:	3b02      	subs	r3, #2
 800118a:	4619      	mov	r1, r3
 800118c:	4610      	mov	r0, r2
 800118e:	f7ff ff31 	bl	8000ff4 <CRC16>
 8001192:	4603      	mov	r3, r0
 8001194:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8001196:	793a      	ldrb	r2, [r7, #4]
 8001198:	4b34      	ldr	r3, [pc, #208]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800119a:	6819      	ldr	r1, [r3, #0]
 800119c:	4b33      	ldr	r3, [pc, #204]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80011a4:	3b02      	subs	r3, #2
 80011a6:	440b      	add	r3, r1
 80011a8:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
 80011ac:	429a      	cmp	r2, r3
 80011ae:	d10c      	bne.n	80011ca <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 80011b0:	797a      	ldrb	r2, [r7, #5]
 80011b2:	4b2e      	ldr	r3, [pc, #184]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011b4:	6819      	ldr	r1, [r3, #0]
 80011b6:	4b2d      	ldr	r3, [pc, #180]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80011be:	3b01      	subs	r3, #1
 80011c0:	440b      	add	r3, r1
 80011c2:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 80011c6:	429a      	cmp	r2, r3
 80011c8:	d004      	beq.n	80011d4 <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 80011ca:	4b28      	ldr	r3, [pc, #160]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	22ff      	movs	r2, #255	; 0xff
 80011d0:	75da      	strb	r2, [r3, #23]
				break;
 80011d2:	e047      	b.n	8001264 <Modbus_Protocal_Worker+0x204>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 80011d4:	4b25      	ldr	r3, [pc, #148]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f893 2272 	ldrb.w	r2, [r3, #626]	; 0x272
 80011dc:	4b23      	ldr	r3, [pc, #140]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d113      	bne.n	800120e <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 80011e6:	4b21      	ldr	r3, [pc, #132]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f103 0019 	add.w	r0, r3, #25
					hModbus->modbusUartStructure.MessageBufferRx+1,
 80011ee:	4b1f      	ldr	r3, [pc, #124]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f203 2372 	addw	r3, r3, #626	; 0x272
			memcpy(hModbus->Rxframe,
 80011f6:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 80011f8:	4b1c      	ldr	r3, [pc, #112]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001200:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 8001202:	461a      	mov	r2, r3
 8001204:	f00b f97a 	bl	800c4fc <memcpy>

			//execute command
			Modbus_frame_response();
 8001208:	f000 f910 	bl	800142c <Modbus_frame_response>
 800120c:	e001      	b.n	8001212 <Modbus_Protocal_Worker+0x1b2>
				break;
 800120e:	bf00      	nop
					}
		break;


	}
}
 8001210:	e028      	b.n	8001264 <Modbus_Protocal_Worker+0x204>
		if(hModbus->Flag_T35TimeOut)
 8001212:	4b16      	ldr	r3, [pc, #88]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	7d5b      	ldrb	r3, [r3, #21]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d020      	beq.n	800125e <Modbus_Protocal_Worker+0x1fe>
			hModbus->Mstatus = Modbus_state_Idle;
 800121c:	4b13      	ldr	r3, [pc, #76]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	2201      	movs	r2, #1
 8001222:	761a      	strb	r2, [r3, #24]
			HAL_UART_AbortReceive(hModbus->huart);
 8001224:	4b11      	ldr	r3, [pc, #68]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	68db      	ldr	r3, [r3, #12]
 800122a:	4618      	mov	r0, r3
 800122c:	f00a f852 	bl	800b2d4 <HAL_UART_AbortReceive>
		break;
 8001230:	e015      	b.n	800125e <Modbus_Protocal_Worker+0x1fe>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001232:	4b0e      	ldr	r3, [pc, #56]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800123c:	b2db      	uxtb	r3, r3
 800123e:	2b20      	cmp	r3, #32
 8001240:	d10f      	bne.n	8001262 <Modbus_Protocal_Worker+0x202>
			hModbus->TxCount=0;
 8001242:	4b0a      	ldr	r3, [pc, #40]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	2200      	movs	r2, #0
 8001248:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
			hModbus->Mstatus = Modbus_state_Idle;
 800124c:	4b07      	ldr	r3, [pc, #28]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	2201      	movs	r2, #1
 8001252:	761a      	strb	r2, [r3, #24]
		break;
 8001254:	e005      	b.n	8001262 <Modbus_Protocal_Worker+0x202>
		break;
 8001256:	bf00      	nop
 8001258:	e004      	b.n	8001264 <Modbus_Protocal_Worker+0x204>
		break;
 800125a:	bf00      	nop
 800125c:	e002      	b.n	8001264 <Modbus_Protocal_Worker+0x204>
		break;
 800125e:	bf00      	nop
 8001260:	e000      	b.n	8001264 <Modbus_Protocal_Worker+0x204>
		break;
 8001262:	bf00      	nop
}
 8001264:	bf00      	nop
 8001266:	3708      	adds	r7, #8
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	20000318 	.word	0x20000318

08001270 <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 8001276:	4b1e      	ldr	r3, [pc, #120]	; (80012f0 <modbusWrite1Register+0x80>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	7e9b      	ldrb	r3, [r3, #26]
 800127c:	b29b      	uxth	r3, r3
 800127e:	021b      	lsls	r3, r3, #8
 8001280:	b29a      	uxth	r2, r3
 8001282:	4b1b      	ldr	r3, [pc, #108]	; (80012f0 <modbusWrite1Register+0x80>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	7edb      	ldrb	r3, [r3, #27]
 8001288:	b29b      	uxth	r3, r3
 800128a:	4413      	add	r3, r2
 800128c:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 800128e:	88fa      	ldrh	r2, [r7, #6]
 8001290:	4b17      	ldr	r3, [pc, #92]	; (80012f0 <modbusWrite1Register+0x80>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	689b      	ldr	r3, [r3, #8]
 8001296:	429a      	cmp	r2, r3
 8001298:	d903      	bls.n	80012a2 <modbusWrite1Register+0x32>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 800129a:	2002      	movs	r0, #2
 800129c:	f000 f8a4 	bl	80013e8 <ModbusErrorReply>
			 return;
 80012a0:	e023      	b.n	80012ea <modbusWrite1Register+0x7a>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 80012a2:	4b13      	ldr	r3, [pc, #76]	; (80012f0 <modbusWrite1Register+0x80>)
 80012a4:	681a      	ldr	r2, [r3, #0]
 80012a6:	4b12      	ldr	r3, [pc, #72]	; (80012f0 <modbusWrite1Register+0x80>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	6859      	ldr	r1, [r3, #4]
 80012ac:	88fb      	ldrh	r3, [r7, #6]
 80012ae:	005b      	lsls	r3, r3, #1
 80012b0:	440b      	add	r3, r1
 80012b2:	7f12      	ldrb	r2, [r2, #28]
 80012b4:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 80012b6:	4b0e      	ldr	r3, [pc, #56]	; (80012f0 <modbusWrite1Register+0x80>)
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	4b0d      	ldr	r3, [pc, #52]	; (80012f0 <modbusWrite1Register+0x80>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	6859      	ldr	r1, [r3, #4]
 80012c0:	88fb      	ldrh	r3, [r7, #6]
 80012c2:	005b      	lsls	r3, r3, #1
 80012c4:	440b      	add	r3, r1
 80012c6:	7f52      	ldrb	r2, [r2, #29]
 80012c8:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 80012ca:	4b09      	ldr	r3, [pc, #36]	; (80012f0 <modbusWrite1Register+0x80>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f203 1045 	addw	r0, r3, #325	; 0x145
			hModbus->Rxframe,
 80012d2:	4b07      	ldr	r3, [pc, #28]	; (80012f0 <modbusWrite1Register+0x80>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	3319      	adds	r3, #25
	memcpy(hModbus->Txframe,
 80012d8:	2208      	movs	r2, #8
 80012da:	4619      	mov	r1, r3
 80012dc:	f00b f90e 	bl	800c4fc <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 80012e0:	4b03      	ldr	r3, [pc, #12]	; (80012f0 <modbusWrite1Register+0x80>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	2205      	movs	r2, #5
 80012e6:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271



}
 80012ea:	3708      	adds	r7, #8
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	20000318 	.word	0x20000318

080012f4 <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 80012f4:	b590      	push	{r4, r7, lr}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 80012fa:	4b3a      	ldr	r3, [pc, #232]	; (80013e4 <modbusRead1Register+0xf0>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	7f1b      	ldrb	r3, [r3, #28]
 8001300:	b29b      	uxth	r3, r3
 8001302:	021b      	lsls	r3, r3, #8
 8001304:	b29a      	uxth	r2, r3
 8001306:	4b37      	ldr	r3, [pc, #220]	; (80013e4 <modbusRead1Register+0xf0>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	7f5b      	ldrb	r3, [r3, #29]
 800130c:	b29b      	uxth	r3, r3
 800130e:	4413      	add	r3, r2
 8001310:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 8001312:	4b34      	ldr	r3, [pc, #208]	; (80013e4 <modbusRead1Register+0xf0>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	7e9b      	ldrb	r3, [r3, #26]
 8001318:	b29b      	uxth	r3, r3
 800131a:	021b      	lsls	r3, r3, #8
 800131c:	b29a      	uxth	r2, r3
 800131e:	4b31      	ldr	r3, [pc, #196]	; (80013e4 <modbusRead1Register+0xf0>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	7edb      	ldrb	r3, [r3, #27]
 8001324:	b29b      	uxth	r3, r3
 8001326:	4413      	add	r3, r2
 8001328:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 800132a:	88fb      	ldrh	r3, [r7, #6]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d002      	beq.n	8001336 <modbusRead1Register+0x42>
 8001330:	88fb      	ldrh	r3, [r7, #6]
 8001332:	2b7d      	cmp	r3, #125	; 0x7d
 8001334:	d903      	bls.n	800133e <modbusRead1Register+0x4a>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 8001336:	2003      	movs	r0, #3
 8001338:	f000 f856 	bl	80013e8 <ModbusErrorReply>
		 return;
 800133c:	e04e      	b.n	80013dc <modbusRead1Register+0xe8>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 800133e:	88ba      	ldrh	r2, [r7, #4]
 8001340:	4b28      	ldr	r3, [pc, #160]	; (80013e4 <modbusRead1Register+0xf0>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	689b      	ldr	r3, [r3, #8]
 8001346:	429a      	cmp	r2, r3
 8001348:	d808      	bhi.n	800135c <modbusRead1Register+0x68>
 800134a:	88ba      	ldrh	r2, [r7, #4]
 800134c:	88fb      	ldrh	r3, [r7, #6]
 800134e:	4413      	add	r3, r2
 8001350:	461a      	mov	r2, r3
 8001352:	4b24      	ldr	r3, [pc, #144]	; (80013e4 <modbusRead1Register+0xf0>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	689b      	ldr	r3, [r3, #8]
 8001358:	429a      	cmp	r2, r3
 800135a:	d903      	bls.n	8001364 <modbusRead1Register+0x70>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 800135c:	2002      	movs	r0, #2
 800135e:	f000 f843 	bl	80013e8 <ModbusErrorReply>
		 return;
 8001362:	e03b      	b.n	80013dc <modbusRead1Register+0xe8>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 8001364:	4b1f      	ldr	r3, [pc, #124]	; (80013e4 <modbusRead1Register+0xf0>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	2203      	movs	r2, #3
 800136a:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 800136e:	88fb      	ldrh	r3, [r7, #6]
 8001370:	b2da      	uxtb	r2, r3
 8001372:	4b1c      	ldr	r3, [pc, #112]	; (80013e4 <modbusRead1Register+0xf0>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	0052      	lsls	r2, r2, #1
 8001378:	b2d2      	uxtb	r2, r2
 800137a:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 800137e:	2400      	movs	r4, #0
 8001380:	e020      	b.n	80013c4 <modbusRead1Register+0xd0>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 8001382:	4b18      	ldr	r3, [pc, #96]	; (80013e4 <modbusRead1Register+0xf0>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	685a      	ldr	r2, [r3, #4]
 8001388:	88bb      	ldrh	r3, [r7, #4]
 800138a:	4423      	add	r3, r4
 800138c:	005b      	lsls	r3, r3, #1
 800138e:	18d1      	adds	r1, r2, r3
 8001390:	4b14      	ldr	r3, [pc, #80]	; (80013e4 <modbusRead1Register+0xf0>)
 8001392:	681a      	ldr	r2, [r3, #0]
 8001394:	1c63      	adds	r3, r4, #1
 8001396:	005b      	lsls	r3, r3, #1
 8001398:	7849      	ldrb	r1, [r1, #1]
 800139a:	4413      	add	r3, r2
 800139c:	460a      	mov	r2, r1
 800139e:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 80013a2:	4b10      	ldr	r3, [pc, #64]	; (80013e4 <modbusRead1Register+0xf0>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	685a      	ldr	r2, [r3, #4]
 80013a8:	88bb      	ldrh	r3, [r7, #4]
 80013aa:	4423      	add	r3, r4
 80013ac:	005b      	lsls	r3, r3, #1
 80013ae:	18d1      	adds	r1, r2, r3
 80013b0:	4b0c      	ldr	r3, [pc, #48]	; (80013e4 <modbusRead1Register+0xf0>)
 80013b2:	681a      	ldr	r2, [r3, #0]
 80013b4:	0063      	lsls	r3, r4, #1
 80013b6:	3303      	adds	r3, #3
 80013b8:	7809      	ldrb	r1, [r1, #0]
 80013ba:	4413      	add	r3, r2
 80013bc:	460a      	mov	r2, r1
 80013be:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	for(i=0; i<numberOfDataToRead;i++)
 80013c2:	3401      	adds	r4, #1
 80013c4:	88fb      	ldrh	r3, [r7, #6]
 80013c6:	429c      	cmp	r4, r3
 80013c8:	dbdb      	blt.n	8001382 <modbusRead1Register+0x8e>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 80013ca:	88fb      	ldrh	r3, [r7, #6]
 80013cc:	3301      	adds	r3, #1
 80013ce:	b2da      	uxtb	r2, r3
 80013d0:	4b04      	ldr	r3, [pc, #16]	; (80013e4 <modbusRead1Register+0xf0>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	0052      	lsls	r2, r2, #1
 80013d6:	b2d2      	uxtb	r2, r2
 80013d8:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271

}
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd90      	pop	{r4, r7, pc}
 80013e2:	bf00      	nop
 80013e4:	20000318 	.word	0x20000318

080013e8 <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	4603      	mov	r3, r0
 80013f0:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 80013f2:	4b0d      	ldr	r3, [pc, #52]	; (8001428 <ModbusErrorReply+0x40>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	7e5a      	ldrb	r2, [r3, #25]
 80013f8:	4b0b      	ldr	r3, [pc, #44]	; (8001428 <ModbusErrorReply+0x40>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001400:	b2d2      	uxtb	r2, r2
 8001402:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = Errorcode;
 8001406:	4b08      	ldr	r3, [pc, #32]	; (8001428 <ModbusErrorReply+0x40>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	79fa      	ldrb	r2, [r7, #7]
 800140c:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	hModbus->TxCount = 2;
 8001410:	4b05      	ldr	r3, [pc, #20]	; (8001428 <ModbusErrorReply+0x40>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	2202      	movs	r2, #2
 8001416:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
}
 800141a:	bf00      	nop
 800141c:	370c      	adds	r7, #12
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	20000318 	.word	0x20000318

0800142c <Modbus_frame_response>:

void Modbus_frame_response()
{
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 8001430:	4b09      	ldr	r3, [pc, #36]	; (8001458 <Modbus_frame_response+0x2c>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	7e5b      	ldrb	r3, [r3, #25]
 8001436:	2b03      	cmp	r3, #3
 8001438:	d004      	beq.n	8001444 <Modbus_frame_response+0x18>
 800143a:	2b06      	cmp	r3, #6
 800143c:	d105      	bne.n	800144a <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 800143e:	f7ff ff17 	bl	8001270 <modbusWrite1Register>
		break;
 8001442:	e006      	b.n	8001452 <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 8001444:	f7ff ff56 	bl	80012f4 <modbusRead1Register>
		break;
 8001448:	e003      	b.n	8001452 <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 800144a:	2001      	movs	r0, #1
 800144c:	f7ff ffcc 	bl	80013e8 <ModbusErrorReply>
		break;
 8001450:	bf00      	nop

	}
}
 8001452:	bf00      	nop
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	20000318 	.word	0x20000318

0800145c <Modbus_Emission>:

void Modbus_Emission()
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001462:	4b3d      	ldr	r3, [pc, #244]	; (8001558 <Modbus_Emission+0xfc>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	68db      	ldr	r3, [r3, #12]
 8001468:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800146c:	b2db      	uxtb	r3, r3
 800146e:	2b20      	cmp	r3, #32
 8001470:	d15e      	bne.n	8001530 <Modbus_Emission+0xd4>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 8001472:	4b39      	ldr	r3, [pc, #228]	; (8001558 <Modbus_Emission+0xfc>)
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	4b38      	ldr	r3, [pc, #224]	; (8001558 <Modbus_Emission+0xfc>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	7812      	ldrb	r2, [r2, #0]
 800147c:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 8001480:	4b35      	ldr	r3, [pc, #212]	; (8001558 <Modbus_Emission+0xfc>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f503 7369 	add.w	r3, r3, #932	; 0x3a4
		memcpy
 8001488:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 800148a:	4b33      	ldr	r3, [pc, #204]	; (8001558 <Modbus_Emission+0xfc>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f203 1145 	addw	r1, r3, #325	; 0x145
				hModbus->TxCount
 8001492:	4b31      	ldr	r3, [pc, #196]	; (8001558 <Modbus_Emission+0xfc>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
		memcpy
 800149a:	461a      	mov	r2, r3
 800149c:	f00b f82e 	bl	800c4fc <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 80014a0:	4b2d      	ldr	r3, [pc, #180]	; (8001558 <Modbus_Emission+0xfc>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 80014a8:	b29a      	uxth	r2, r3
 80014aa:	4b2b      	ldr	r3, [pc, #172]	; (8001558 <Modbus_Emission+0xfc>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	3203      	adds	r2, #3
 80014b0:	b292      	uxth	r2, r2
 80014b2:	f8a3 24d4 	strh.w	r2, [r3, #1236]	; 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 80014b6:	4b28      	ldr	r3, [pc, #160]	; (8001558 <Modbus_Emission+0xfc>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f503 7269 	add.w	r2, r3, #932	; 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 80014be:	4b26      	ldr	r3, [pc, #152]	; (8001558 <Modbus_Emission+0xfc>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 80014c6:	3b02      	subs	r3, #2
 80014c8:	4619      	mov	r1, r3
 80014ca:	4610      	mov	r0, r2
 80014cc:	f7ff fd92 	bl	8000ff4 <CRC16>
 80014d0:	4603      	mov	r3, r0
 80014d2:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 80014d4:	4b20      	ldr	r3, [pc, #128]	; (8001558 <Modbus_Emission+0xfc>)
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	4b1f      	ldr	r3, [pc, #124]	; (8001558 <Modbus_Emission+0xfc>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 80014e0:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 80014e2:	7939      	ldrb	r1, [r7, #4]
 80014e4:	4413      	add	r3, r2
 80014e6:	460a      	mov	r2, r1
 80014e8:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 80014ec:	4b1a      	ldr	r3, [pc, #104]	; (8001558 <Modbus_Emission+0xfc>)
 80014ee:	681a      	ldr	r2, [r3, #0]
 80014f0:	4b19      	ldr	r3, [pc, #100]	; (8001558 <Modbus_Emission+0xfc>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 80014f8:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 80014fa:	7979      	ldrb	r1, [r7, #5]
 80014fc:	4413      	add	r3, r2
 80014fe:	460a      	mov	r2, r1
 8001500:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001504:	4b14      	ldr	r3, [pc, #80]	; (8001558 <Modbus_Emission+0xfc>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	68db      	ldr	r3, [r3, #12]
 800150a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800150e:	b2db      	uxtb	r3, r3
 8001510:	2b20      	cmp	r3, #32
 8001512:	d10d      	bne.n	8001530 <Modbus_Emission+0xd4>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 8001514:	4b10      	ldr	r3, [pc, #64]	; (8001558 <Modbus_Emission+0xfc>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 800151a:	4b0f      	ldr	r3, [pc, #60]	; (8001558 <Modbus_Emission+0xfc>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f503 7169 	add.w	r1, r3, #932	; 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 8001522:	4b0d      	ldr	r3, [pc, #52]	; (8001558 <Modbus_Emission+0xfc>)
 8001524:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 8001526:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 800152a:	461a      	mov	r2, r3
 800152c:	f009 fe54 	bl	800b1d8 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 8001530:	4b09      	ldr	r3, [pc, #36]	; (8001558 <Modbus_Emission+0xfc>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	2200      	movs	r2, #0
 8001536:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 8001538:	4b07      	ldr	r3, [pc, #28]	; (8001558 <Modbus_Emission+0xfc>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	2200      	movs	r2, #0
 800153e:	755a      	strb	r2, [r3, #21]
	hModbus->Flag_URev =0;
 8001540:	4b05      	ldr	r3, [pc, #20]	; (8001558 <Modbus_Emission+0xfc>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	2200      	movs	r2, #0
 8001546:	759a      	strb	r2, [r3, #22]
	/*set state*/
	hModbus->Mstatus= Modbus_state_Emission;
 8001548:	4b03      	ldr	r3, [pc, #12]	; (8001558 <Modbus_Emission+0xfc>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	2202      	movs	r2, #2
 800154e:	761a      	strb	r2, [r3, #24]
}
 8001550:	bf00      	nop
 8001552:	3708      	adds	r7, #8
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	20000318 	.word	0x20000318
 800155c:	00000000 	.word	0x00000000

08001560 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001566:	f003 fb2d 	bl	8004bc4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800156a:	f000 f9bd 	bl	80018e8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800156e:	f000 fcd9 	bl	8001f24 <MX_GPIO_Init>
	MX_DMA_Init();
 8001572:	f000 fca1 	bl	8001eb8 <MX_DMA_Init>
	MX_USART2_UART_Init();
 8001576:	f000 fc73 	bl	8001e60 <MX_USART2_UART_Init>
	MX_TIM1_Init();
 800157a:	f000 faab 	bl	8001ad4 <MX_TIM1_Init>
	MX_TIM5_Init();
 800157e:	f000 fbc7 	bl	8001d10 <MX_TIM5_Init>
	MX_TIM2_Init();
 8001582:	f000 fb2b 	bl	8001bdc <MX_TIM2_Init>
	MX_ADC1_Init();
 8001586:	f000 fa17 	bl	80019b8 <MX_ADC1_Init>
	MX_TIM3_Init();
 800158a:	f000 fb73 	bl	8001c74 <MX_TIM3_Init>
	MX_TIM11_Init();
 800158e:	f000 fc13 	bl	8001db8 <MX_TIM11_Init>
	MX_I2C2_Init();
 8001592:	f000 fa71 	bl	8001a78 <MX_I2C2_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8001596:	2104      	movs	r1, #4
 8001598:	48a3      	ldr	r0, [pc, #652]	; (8001828 <main+0x2c8>)
 800159a:	f008 fba9 	bl	8009cf0 <HAL_TIM_Encoder_Start>

	HAL_TIM_Base_Start(&htim1);
 800159e:	48a3      	ldr	r0, [pc, #652]	; (800182c <main+0x2cc>)
 80015a0:	f007 fff6 	bl	8009590 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80015a4:	2100      	movs	r1, #0
 80015a6:	48a1      	ldr	r0, [pc, #644]	; (800182c <main+0x2cc>)
 80015a8:	f008 f970 	bl	800988c <HAL_TIM_PWM_Start>

	HAL_TIM_Base_Start_IT(&htim2);
 80015ac:	48a0      	ldr	r0, [pc, #640]	; (8001830 <main+0x2d0>)
 80015ae:	f008 f849 	bl	8009644 <HAL_TIM_Base_Start_IT>

	HAL_ADC_Start_DMA(&hadc1, (uint16_t*) buffer, 20);
 80015b2:	2214      	movs	r2, #20
 80015b4:	499f      	ldr	r1, [pc, #636]	; (8001834 <main+0x2d4>)
 80015b6:	48a0      	ldr	r0, [pc, #640]	; (8001838 <main+0x2d8>)
 80015b8:	f003 fbba 	bl	8004d30 <HAL_ADC_Start_DMA>

	hmodbus.huart = &huart2;
 80015bc:	4b9f      	ldr	r3, [pc, #636]	; (800183c <main+0x2dc>)
 80015be:	4aa0      	ldr	r2, [pc, #640]	; (8001840 <main+0x2e0>)
 80015c0:	60da      	str	r2, [r3, #12]
	hmodbus.htim = &htim11;
 80015c2:	4b9e      	ldr	r3, [pc, #632]	; (800183c <main+0x2dc>)
 80015c4:	4a9f      	ldr	r2, [pc, #636]	; (8001844 <main+0x2e4>)
 80015c6:	611a      	str	r2, [r3, #16]
	hmodbus.slaveAddress = 0x15;
 80015c8:	4b9c      	ldr	r3, [pc, #624]	; (800183c <main+0x2dc>)
 80015ca:	2215      	movs	r2, #21
 80015cc:	701a      	strb	r2, [r3, #0]
	hmodbus.RegisterSize = 70; // 70
 80015ce:	4b9b      	ldr	r3, [pc, #620]	; (800183c <main+0x2dc>)
 80015d0:	2246      	movs	r2, #70	; 0x46
 80015d2:	609a      	str	r2, [r3, #8]
	Modbus_init(&hmodbus, registerFrame);
 80015d4:	499c      	ldr	r1, [pc, #624]	; (8001848 <main+0x2e8>)
 80015d6:	4899      	ldr	r0, [pc, #612]	; (800183c <main+0x2dc>)
 80015d8:	f7ff fcb6 	bl	8000f48 <Modbus_init>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		Modbus_Protocal_Worker();
 80015dc:	f7ff fd40 	bl	8001060 <Modbus_Protocal_Worker>
		static uint32_t timestamp = 0;

		handleEmergency();
 80015e0:	f002 fe24 	bl	800422c <handleEmergency>
		if (HAL_GetTick() >= timestamp) {
 80015e4:	f003 fb54 	bl	8004c90 <HAL_GetTick>
 80015e8:	4602      	mov	r2, r0
 80015ea:	4b98      	ldr	r3, [pc, #608]	; (800184c <main+0x2ec>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	429a      	cmp	r2, r3
 80015f0:	d3f4      	bcc.n	80015dc <main+0x7c>
			timestamp = HAL_GetTick() + 100;
 80015f2:	f003 fb4d 	bl	8004c90 <HAL_GetTick>
 80015f6:	4603      	mov	r3, r0
 80015f8:	3364      	adds	r3, #100	; 0x64
 80015fa:	4a94      	ldr	r2, [pc, #592]	; (800184c <main+0x2ec>)
 80015fc:	6013      	str	r3, [r2, #0]

			int16_t sentPos = (int16_t) (mmActPos * 10);
 80015fe:	4b94      	ldr	r3, [pc, #592]	; (8001850 <main+0x2f0>)
 8001600:	edd3 7a00 	vldr	s15, [r3]
 8001604:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001608:	ee67 7a87 	vmul.f32	s15, s15, s14
 800160c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001610:	ee17 3a90 	vmov	r3, s15
 8001614:	80fb      	strh	r3, [r7, #6]
			int16_t sentVel = (int16_t) (mmActVel * 10);
 8001616:	4b8f      	ldr	r3, [pc, #572]	; (8001854 <main+0x2f4>)
 8001618:	edd3 7a00 	vldr	s15, [r3]
 800161c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001620:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001624:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001628:	ee17 3a90 	vmov	r3, s15
 800162c:	80bb      	strh	r3, [r7, #4]
			int16_t sentAcc = (int16_t) (mmActAcc * 10);
 800162e:	4b8a      	ldr	r3, [pc, #552]	; (8001858 <main+0x2f8>)
 8001630:	edd3 7a00 	vldr	s15, [r3]
 8001634:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001638:	ee67 7a87 	vmul.f32	s15, s15, s14
 800163c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001640:	ee17 3a90 	vmov	r3, s15
 8001644:	807b      	strh	r3, [r7, #2]
			registerFrame[0].U16 = 22881; // WRITE : Heartbeat Protocol
 8001646:	4b80      	ldr	r3, [pc, #512]	; (8001848 <main+0x2e8>)
 8001648:	f645 1261 	movw	r2, #22881	; 0x5961
 800164c:	801a      	strh	r2, [r3, #0]
			registerFrame[17].U16 = sentPos; // WRITE : y-axis Actual Position
 800164e:	88fa      	ldrh	r2, [r7, #6]
 8001650:	4b7d      	ldr	r3, [pc, #500]	; (8001848 <main+0x2e8>)
 8001652:	845a      	strh	r2, [r3, #34]	; 0x22
			registerFrame[18].U16 = sentVel; // WRITE : y-axis Actual Speed
 8001654:	88ba      	ldrh	r2, [r7, #4]
 8001656:	4b7c      	ldr	r3, [pc, #496]	; (8001848 <main+0x2e8>)
 8001658:	849a      	strh	r2, [r3, #36]	; 0x24
			registerFrame[19].U16 = sentAcc; // WRITE : y-axis Actual Acceleration
 800165a:	887a      	ldrh	r2, [r7, #2]
 800165c:	4b7a      	ldr	r3, [pc, #488]	; (8001848 <main+0x2e8>)
 800165e:	84da      	strh	r2, [r3, #38]	; 0x26

			mmActPos = QEIReadModified * (2 * 3.14159 * 11.205 / 8192); // NO THIS FUNCTION WHEN TEST WITH ONLY Y-AXIS
 8001660:	4b7e      	ldr	r3, [pc, #504]	; (800185c <main+0x2fc>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4618      	mov	r0, r3
 8001666:	f7fe ff09 	bl	800047c <__aeabi_i2d>
 800166a:	a36b      	add	r3, pc, #428	; (adr r3, 8001818 <main+0x2b8>)
 800166c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001670:	f7fe ff6e 	bl	8000550 <__aeabi_dmul>
 8001674:	4602      	mov	r2, r0
 8001676:	460b      	mov	r3, r1
 8001678:	4610      	mov	r0, r2
 800167a:	4619      	mov	r1, r3
 800167c:	f7ff fa40 	bl	8000b00 <__aeabi_d2f>
 8001680:	4603      	mov	r3, r0
 8001682:	4a73      	ldr	r2, [pc, #460]	; (8001850 <main+0x2f0>)
 8001684:	6013      	str	r3, [r2, #0]

			//
			myActPos = QEIReadModified * (2 * 3.14159 * 11.205 / 8192);
 8001686:	4b75      	ldr	r3, [pc, #468]	; (800185c <main+0x2fc>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4618      	mov	r0, r3
 800168c:	f7fe fef6 	bl	800047c <__aeabi_i2d>
 8001690:	a361      	add	r3, pc, #388	; (adr r3, 8001818 <main+0x2b8>)
 8001692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001696:	f7fe ff5b 	bl	8000550 <__aeabi_dmul>
 800169a:	4602      	mov	r2, r0
 800169c:	460b      	mov	r3, r1
 800169e:	4610      	mov	r0, r2
 80016a0:	4619      	mov	r1, r3
 80016a2:	f7ff fa2d 	bl	8000b00 <__aeabi_d2f>
 80016a6:	4603      	mov	r3, r0
 80016a8:	4a6d      	ldr	r2, [pc, #436]	; (8001860 <main+0x300>)
 80016aa:	6013      	str	r3, [r2, #0]
			myActVel = (mmActPos - myPrePos) / 0.1;
 80016ac:	4b68      	ldr	r3, [pc, #416]	; (8001850 <main+0x2f0>)
 80016ae:	ed93 7a00 	vldr	s14, [r3]
 80016b2:	4b6c      	ldr	r3, [pc, #432]	; (8001864 <main+0x304>)
 80016b4:	edd3 7a00 	vldr	s15, [r3]
 80016b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016bc:	ee17 0a90 	vmov	r0, s15
 80016c0:	f7fe feee 	bl	80004a0 <__aeabi_f2d>
 80016c4:	a356      	add	r3, pc, #344	; (adr r3, 8001820 <main+0x2c0>)
 80016c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ca:	f7ff f86b 	bl	80007a4 <__aeabi_ddiv>
 80016ce:	4602      	mov	r2, r0
 80016d0:	460b      	mov	r3, r1
 80016d2:	4610      	mov	r0, r2
 80016d4:	4619      	mov	r1, r3
 80016d6:	f7ff fa13 	bl	8000b00 <__aeabi_d2f>
 80016da:	4603      	mov	r3, r0
 80016dc:	4a62      	ldr	r2, [pc, #392]	; (8001868 <main+0x308>)
 80016de:	6013      	str	r3, [r2, #0]
			myActAcc = (mmActVel - myPreVel) / 0.1;
 80016e0:	4b5c      	ldr	r3, [pc, #368]	; (8001854 <main+0x2f4>)
 80016e2:	ed93 7a00 	vldr	s14, [r3]
 80016e6:	4b61      	ldr	r3, [pc, #388]	; (800186c <main+0x30c>)
 80016e8:	edd3 7a00 	vldr	s15, [r3]
 80016ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016f0:	ee17 0a90 	vmov	r0, s15
 80016f4:	f7fe fed4 	bl	80004a0 <__aeabi_f2d>
 80016f8:	a349      	add	r3, pc, #292	; (adr r3, 8001820 <main+0x2c0>)
 80016fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016fe:	f7ff f851 	bl	80007a4 <__aeabi_ddiv>
 8001702:	4602      	mov	r2, r0
 8001704:	460b      	mov	r3, r1
 8001706:	4610      	mov	r0, r2
 8001708:	4619      	mov	r1, r3
 800170a:	f7ff f9f9 	bl	8000b00 <__aeabi_d2f>
 800170e:	4603      	mov	r3, r0
 8001710:	4a57      	ldr	r2, [pc, #348]	; (8001870 <main+0x310>)
 8001712:	6013      	str	r3, [r2, #0]

			//
			myPrePos = myActPos;
 8001714:	4b52      	ldr	r3, [pc, #328]	; (8001860 <main+0x300>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a52      	ldr	r2, [pc, #328]	; (8001864 <main+0x304>)
 800171a:	6013      	str	r3, [r2, #0]
			myPreVel = myActVel;
 800171c:	4b52      	ldr	r3, [pc, #328]	; (8001868 <main+0x308>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a52      	ldr	r2, [pc, #328]	; (800186c <main+0x30c>)
 8001722:	6013      	str	r3, [r2, #0]

			//

			if (x[0] && x2) {
 8001724:	4b53      	ldr	r3, [pc, #332]	; (8001874 <main+0x314>)
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d038      	beq.n	800179e <main+0x23e>
 800172c:	4b52      	ldr	r3, [pc, #328]	; (8001878 <main+0x318>)
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d034      	beq.n	800179e <main+0x23e>
				if (hi2c2.State == HAL_I2C_STATE_READY) {
 8001734:	4b51      	ldr	r3, [pc, #324]	; (800187c <main+0x31c>)
 8001736:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800173a:	b2db      	uxtb	r3, r3
 800173c:	2b20      	cmp	r3, #32
 800173e:	d12c      	bne.n	800179a <main+0x23a>
					switch (endEffectorStatusStep) {
 8001740:	4b4f      	ldr	r3, [pc, #316]	; (8001880 <main+0x320>)
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	2b02      	cmp	r3, #2
 8001746:	d01e      	beq.n	8001786 <main+0x226>
 8001748:	2b02      	cmp	r3, #2
 800174a:	dc63      	bgt.n	8001814 <main+0x2b4>
 800174c:	2b00      	cmp	r3, #0
 800174e:	d002      	beq.n	8001756 <main+0x1f6>
 8001750:	2b01      	cmp	r3, #1
 8001752:	d00a      	beq.n	800176a <main+0x20a>
				if (hi2c2.State == HAL_I2C_STATE_READY) {
 8001754:	e05e      	b.n	8001814 <main+0x2b4>
					case 0:
						endEffectorControl(endEffector.status, 0);
 8001756:	4b4b      	ldr	r3, [pc, #300]	; (8001884 <main+0x324>)
 8001758:	795b      	ldrb	r3, [r3, #5]
 800175a:	2100      	movs	r1, #0
 800175c:	4618      	mov	r0, r3
 800175e:	f002 fdb9 	bl	80042d4 <endEffectorControl>
						endEffectorStatusStep = 1;
 8001762:	4b47      	ldr	r3, [pc, #284]	; (8001880 <main+0x320>)
 8001764:	2201      	movs	r2, #1
 8001766:	701a      	strb	r2, [r3, #0]
						break;
 8001768:	e018      	b.n	800179c <main+0x23c>
					case 1:
						endEffectorPick();
 800176a:	f000 fe59 	bl	8002420 <endEffectorPick>
						if (runTrayModeCase == 4) {
 800176e:	4b46      	ldr	r3, [pc, #280]	; (8001888 <main+0x328>)
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	2b04      	cmp	r3, #4
 8001774:	d103      	bne.n	800177e <main+0x21e>
							endEffectorStatusStep = 0;
 8001776:	4b42      	ldr	r3, [pc, #264]	; (8001880 <main+0x320>)
 8001778:	2200      	movs	r2, #0
 800177a:	701a      	strb	r2, [r3, #0]
						} else {
							endEffectorStatusStep = 2;
						}
						break;
 800177c:	e00e      	b.n	800179c <main+0x23c>
							endEffectorStatusStep = 2;
 800177e:	4b40      	ldr	r3, [pc, #256]	; (8001880 <main+0x320>)
 8001780:	2202      	movs	r2, #2
 8001782:	701a      	strb	r2, [r3, #0]
						break;
 8001784:	e00a      	b.n	800179c <main+0x23c>
					case 2:
						endEffectorControl(endEffector.status, 0);
 8001786:	4b3f      	ldr	r3, [pc, #252]	; (8001884 <main+0x324>)
 8001788:	795b      	ldrb	r3, [r3, #5]
 800178a:	2100      	movs	r1, #0
 800178c:	4618      	mov	r0, r3
 800178e:	f002 fda1 	bl	80042d4 <endEffectorControl>
						endEffectorStatusStep = 1;
 8001792:	4b3b      	ldr	r3, [pc, #236]	; (8001880 <main+0x320>)
 8001794:	2201      	movs	r2, #1
 8001796:	701a      	strb	r2, [r3, #0]
						break;
 8001798:	e000      	b.n	800179c <main+0x23c>
					}
				}
 800179a:	bf00      	nop
				if (hi2c2.State == HAL_I2C_STATE_READY) {
 800179c:	e03a      	b.n	8001814 <main+0x2b4>

			} else if (x[1] && x2) {
 800179e:	4b35      	ldr	r3, [pc, #212]	; (8001874 <main+0x314>)
 80017a0:	785b      	ldrb	r3, [r3, #1]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d072      	beq.n	800188c <main+0x32c>
 80017a6:	4b34      	ldr	r3, [pc, #208]	; (8001878 <main+0x318>)
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d06e      	beq.n	800188c <main+0x32c>
				if (hi2c2.State == HAL_I2C_STATE_READY) {
 80017ae:	4b33      	ldr	r3, [pc, #204]	; (800187c <main+0x31c>)
 80017b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	2b20      	cmp	r3, #32
 80017b8:	d168      	bne.n	800188c <main+0x32c>
					switch (endEffectorStatusStep) {
 80017ba:	4b31      	ldr	r3, [pc, #196]	; (8001880 <main+0x320>)
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	2b02      	cmp	r3, #2
 80017c0:	d01e      	beq.n	8001800 <main+0x2a0>
 80017c2:	2b02      	cmp	r3, #2
 80017c4:	dc63      	bgt.n	800188e <main+0x32e>
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d002      	beq.n	80017d0 <main+0x270>
 80017ca:	2b01      	cmp	r3, #1
 80017cc:	d00a      	beq.n	80017e4 <main+0x284>
 80017ce:	e05e      	b.n	800188e <main+0x32e>
					case 0:
						endEffectorControl(endEffector.status, 0);
 80017d0:	4b2c      	ldr	r3, [pc, #176]	; (8001884 <main+0x324>)
 80017d2:	795b      	ldrb	r3, [r3, #5]
 80017d4:	2100      	movs	r1, #0
 80017d6:	4618      	mov	r0, r3
 80017d8:	f002 fd7c 	bl	80042d4 <endEffectorControl>
						endEffectorStatusStep = 1;
 80017dc:	4b28      	ldr	r3, [pc, #160]	; (8001880 <main+0x320>)
 80017de:	2201      	movs	r2, #1
 80017e0:	701a      	strb	r2, [r3, #0]
						break;
 80017e2:	e054      	b.n	800188e <main+0x32e>
					case 1:
						endEffectorPlace();
 80017e4:	f000 fe88 	bl	80024f8 <endEffectorPlace>
						if (runTrayModeCase == 6) {
 80017e8:	4b27      	ldr	r3, [pc, #156]	; (8001888 <main+0x328>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	2b06      	cmp	r3, #6
 80017ee:	d103      	bne.n	80017f8 <main+0x298>
							endEffectorStatusStep = 0;
 80017f0:	4b23      	ldr	r3, [pc, #140]	; (8001880 <main+0x320>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	701a      	strb	r2, [r3, #0]
						} else {
							endEffectorStatusStep = 2;
						}
						break;
 80017f6:	e04a      	b.n	800188e <main+0x32e>
							endEffectorStatusStep = 2;
 80017f8:	4b21      	ldr	r3, [pc, #132]	; (8001880 <main+0x320>)
 80017fa:	2202      	movs	r2, #2
 80017fc:	701a      	strb	r2, [r3, #0]
						break;
 80017fe:	e046      	b.n	800188e <main+0x32e>
					case 2:
						endEffectorControl(endEffector.status, 0);
 8001800:	4b20      	ldr	r3, [pc, #128]	; (8001884 <main+0x324>)
 8001802:	795b      	ldrb	r3, [r3, #5]
 8001804:	2100      	movs	r1, #0
 8001806:	4618      	mov	r0, r3
 8001808:	f002 fd64 	bl	80042d4 <endEffectorControl>
						endEffectorStatusStep = 1;
 800180c:	4b1c      	ldr	r3, [pc, #112]	; (8001880 <main+0x320>)
 800180e:	2201      	movs	r2, #1
 8001810:	701a      	strb	r2, [r3, #0]
						break;
 8001812:	e03c      	b.n	800188e <main+0x32e>
				if (hi2c2.State == HAL_I2C_STATE_READY) {
 8001814:	bf00      	nop
 8001816:	e03a      	b.n	800188e <main+0x32e>
 8001818:	464f6faa 	.word	0x464f6faa
 800181c:	3f8199cb 	.word	0x3f8199cb
 8001820:	9999999a 	.word	0x9999999a
 8001824:	3fb99999 	.word	0x3fb99999
 8001828:	20000634 	.word	0x20000634
 800182c:	20000418 	.word	0x20000418
 8001830:	200004cc 	.word	0x200004cc
 8001834:	20000ddc 	.word	0x20000ddc
 8001838:	2000031c 	.word	0x2000031c
 800183c:	20000870 	.word	0x20000870
 8001840:	2000079c 	.word	0x2000079c
 8001844:	200006e8 	.word	0x200006e8
 8001848:	20000d48 	.word	0x20000d48
 800184c:	20000f4c 	.word	0x20000f4c
 8001850:	20000e1c 	.word	0x20000e1c
 8001854:	20000e24 	.word	0x20000e24
 8001858:	20000e28 	.word	0x20000e28
 800185c:	20000e14 	.word	0x20000e14
 8001860:	20000f34 	.word	0x20000f34
 8001864:	20000f38 	.word	0x20000f38
 8001868:	20000f3c 	.word	0x20000f3c
 800186c:	20000f40 	.word	0x20000f40
 8001870:	20000f44 	.word	0x20000f44
 8001874:	20000f24 	.word	0x20000f24
 8001878:	20000f28 	.word	0x20000f28
 800187c:	200003c4 	.word	0x200003c4
 8001880:	20000f30 	.word	0x20000f30
 8001884:	20000268 	.word	0x20000268
 8001888:	20000f1d 	.word	0x20000f1d
					}
				}
 800188c:	bf00      	nop
			}

			endEffectorDataScan[1] = registerFrame[2].U16;
 800188e:	4b12      	ldr	r3, [pc, #72]	; (80018d8 <main+0x378>)
 8001890:	889b      	ldrh	r3, [r3, #4]
 8001892:	b2da      	uxtb	r2, r3
 8001894:	4b11      	ldr	r3, [pc, #68]	; (80018dc <main+0x37c>)
 8001896:	705a      	strb	r2, [r3, #1]
			if (endEffectorDataScan[1] != endEffectorDataScan[0]) {
 8001898:	4b10      	ldr	r3, [pc, #64]	; (80018dc <main+0x37c>)
 800189a:	785a      	ldrb	r2, [r3, #1]
 800189c:	4b0f      	ldr	r3, [pc, #60]	; (80018dc <main+0x37c>)
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	429a      	cmp	r2, r3
 80018a2:	d008      	beq.n	80018b6 <main+0x356>
				endEffectorStatusControl(registerFrame[2].U16);
 80018a4:	4b0c      	ldr	r3, [pc, #48]	; (80018d8 <main+0x378>)
 80018a6:	889b      	ldrh	r3, [r3, #4]
 80018a8:	4618      	mov	r0, r3
 80018aa:	f002 fde3 	bl	8004474 <endEffectorStatusControl>
				endEffectorDataScan[0] = endEffectorDataScan[1];
 80018ae:	4b0b      	ldr	r3, [pc, #44]	; (80018dc <main+0x37c>)
 80018b0:	785a      	ldrb	r2, [r3, #1]
 80018b2:	4b0a      	ldr	r3, [pc, #40]	; (80018dc <main+0x37c>)
 80018b4:	701a      	strb	r2, [r3, #0]

			}

			joyDisplayLED();
 80018b6:	f002 fb3f 	bl	8003f38 <joyDisplayLED>

			if (joyStart) {
 80018ba:	4b09      	ldr	r3, [pc, #36]	; (80018e0 <main+0x380>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	f43f ae8c 	beq.w	80015dc <main+0x7c>

				buttonInput(); // DETECT : Button Input
 80018c4:	f002 f908 	bl	8003ad8 <buttonInput>
				buttonLogic(joyLogic);
 80018c8:	4b06      	ldr	r3, [pc, #24]	; (80018e4 <main+0x384>)
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	b29b      	uxth	r3, r3
 80018ce:	4618      	mov	r0, r3
 80018d0:	f002 f96c 	bl	8003bac <buttonLogic>
	while (1) {
 80018d4:	e682      	b.n	80015dc <main+0x7c>
 80018d6:	bf00      	nop
 80018d8:	20000d48 	.word	0x20000d48
 80018dc:	20000f14 	.word	0x20000f14
 80018e0:	20000f1f 	.word	0x20000f1f
 80018e4:	20000e08 	.word	0x20000e08

080018e8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b094      	sub	sp, #80	; 0x50
 80018ec:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80018ee:	f107 0320 	add.w	r3, r7, #32
 80018f2:	2230      	movs	r2, #48	; 0x30
 80018f4:	2100      	movs	r1, #0
 80018f6:	4618      	mov	r0, r3
 80018f8:	f00a fe0e 	bl	800c518 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80018fc:	f107 030c 	add.w	r3, r7, #12
 8001900:	2200      	movs	r2, #0
 8001902:	601a      	str	r2, [r3, #0]
 8001904:	605a      	str	r2, [r3, #4]
 8001906:	609a      	str	r2, [r3, #8]
 8001908:	60da      	str	r2, [r3, #12]
 800190a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800190c:	2300      	movs	r3, #0
 800190e:	60bb      	str	r3, [r7, #8]
 8001910:	4b27      	ldr	r3, [pc, #156]	; (80019b0 <SystemClock_Config+0xc8>)
 8001912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001914:	4a26      	ldr	r2, [pc, #152]	; (80019b0 <SystemClock_Config+0xc8>)
 8001916:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800191a:	6413      	str	r3, [r2, #64]	; 0x40
 800191c:	4b24      	ldr	r3, [pc, #144]	; (80019b0 <SystemClock_Config+0xc8>)
 800191e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001920:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001924:	60bb      	str	r3, [r7, #8]
 8001926:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001928:	2300      	movs	r3, #0
 800192a:	607b      	str	r3, [r7, #4]
 800192c:	4b21      	ldr	r3, [pc, #132]	; (80019b4 <SystemClock_Config+0xcc>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a20      	ldr	r2, [pc, #128]	; (80019b4 <SystemClock_Config+0xcc>)
 8001932:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001936:	6013      	str	r3, [r2, #0]
 8001938:	4b1e      	ldr	r3, [pc, #120]	; (80019b4 <SystemClock_Config+0xcc>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001940:	607b      	str	r3, [r7, #4]
 8001942:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001944:	2302      	movs	r3, #2
 8001946:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001948:	2301      	movs	r3, #1
 800194a:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800194c:	2310      	movs	r3, #16
 800194e:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001950:	2302      	movs	r3, #2
 8001952:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001954:	2300      	movs	r3, #0
 8001956:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8001958:	2308      	movs	r3, #8
 800195a:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 100;
 800195c:	2364      	movs	r3, #100	; 0x64
 800195e:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001960:	2302      	movs	r3, #2
 8001962:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8001964:	2304      	movs	r3, #4
 8001966:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001968:	f107 0320 	add.w	r3, r7, #32
 800196c:	4618      	mov	r0, r3
 800196e:	f007 f91b 	bl	8008ba8 <HAL_RCC_OscConfig>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <SystemClock_Config+0x94>
		Error_Handler();
 8001978:	f002 fdce 	bl	8004518 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800197c:	230f      	movs	r3, #15
 800197e:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001980:	2302      	movs	r3, #2
 8001982:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001984:	2300      	movs	r3, #0
 8001986:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001988:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800198c:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800198e:	2300      	movs	r3, #0
 8001990:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) {
 8001992:	f107 030c 	add.w	r3, r7, #12
 8001996:	2103      	movs	r1, #3
 8001998:	4618      	mov	r0, r3
 800199a:	f007 fb7d 	bl	8009098 <HAL_RCC_ClockConfig>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <SystemClock_Config+0xc0>
		Error_Handler();
 80019a4:	f002 fdb8 	bl	8004518 <Error_Handler>
	}
}
 80019a8:	bf00      	nop
 80019aa:	3750      	adds	r7, #80	; 0x50
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	40023800 	.word	0x40023800
 80019b4:	40007000 	.word	0x40007000

080019b8 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b084      	sub	sp, #16
 80019bc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 80019be:	463b      	mov	r3, r7
 80019c0:	2200      	movs	r2, #0
 80019c2:	601a      	str	r2, [r3, #0]
 80019c4:	605a      	str	r2, [r3, #4]
 80019c6:	609a      	str	r2, [r3, #8]
 80019c8:	60da      	str	r2, [r3, #12]

	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 80019ca:	4b28      	ldr	r3, [pc, #160]	; (8001a6c <MX_ADC1_Init+0xb4>)
 80019cc:	4a28      	ldr	r2, [pc, #160]	; (8001a70 <MX_ADC1_Init+0xb8>)
 80019ce:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80019d0:	4b26      	ldr	r3, [pc, #152]	; (8001a6c <MX_ADC1_Init+0xb4>)
 80019d2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80019d6:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80019d8:	4b24      	ldr	r3, [pc, #144]	; (8001a6c <MX_ADC1_Init+0xb4>)
 80019da:	2200      	movs	r2, #0
 80019dc:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ENABLE;
 80019de:	4b23      	ldr	r3, [pc, #140]	; (8001a6c <MX_ADC1_Init+0xb4>)
 80019e0:	2201      	movs	r2, #1
 80019e2:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = ENABLE;
 80019e4:	4b21      	ldr	r3, [pc, #132]	; (8001a6c <MX_ADC1_Init+0xb4>)
 80019e6:	2201      	movs	r2, #1
 80019e8:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80019ea:	4b20      	ldr	r3, [pc, #128]	; (8001a6c <MX_ADC1_Init+0xb4>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80019f2:	4b1e      	ldr	r3, [pc, #120]	; (8001a6c <MX_ADC1_Init+0xb4>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80019f8:	4b1c      	ldr	r3, [pc, #112]	; (8001a6c <MX_ADC1_Init+0xb4>)
 80019fa:	4a1e      	ldr	r2, [pc, #120]	; (8001a74 <MX_ADC1_Init+0xbc>)
 80019fc:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80019fe:	4b1b      	ldr	r3, [pc, #108]	; (8001a6c <MX_ADC1_Init+0xb4>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 2;
 8001a04:	4b19      	ldr	r3, [pc, #100]	; (8001a6c <MX_ADC1_Init+0xb4>)
 8001a06:	2202      	movs	r2, #2
 8001a08:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = ENABLE;
 8001a0a:	4b18      	ldr	r3, [pc, #96]	; (8001a6c <MX_ADC1_Init+0xb4>)
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001a12:	4b16      	ldr	r3, [pc, #88]	; (8001a6c <MX_ADC1_Init+0xb4>)
 8001a14:	2201      	movs	r2, #1
 8001a16:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001a18:	4814      	ldr	r0, [pc, #80]	; (8001a6c <MX_ADC1_Init+0xb4>)
 8001a1a:	f003 f945 	bl	8004ca8 <HAL_ADC_Init>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d001      	beq.n	8001a28 <MX_ADC1_Init+0x70>
		Error_Handler();
 8001a24:	f002 fd78 	bl	8004518 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_13;
 8001a28:	230d      	movs	r3, #13
 8001a2a:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8001a30:	2303      	movs	r3, #3
 8001a32:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001a34:	463b      	mov	r3, r7
 8001a36:	4619      	mov	r1, r3
 8001a38:	480c      	ldr	r0, [pc, #48]	; (8001a6c <MX_ADC1_Init+0xb4>)
 8001a3a:	f003 fa87 	bl	8004f4c <HAL_ADC_ConfigChannel>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d001      	beq.n	8001a48 <MX_ADC1_Init+0x90>
		Error_Handler();
 8001a44:	f002 fd68 	bl	8004518 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_10;
 8001a48:	230a      	movs	r3, #10
 8001a4a:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 2;
 8001a4c:	2302      	movs	r3, #2
 8001a4e:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001a50:	463b      	mov	r3, r7
 8001a52:	4619      	mov	r1, r3
 8001a54:	4805      	ldr	r0, [pc, #20]	; (8001a6c <MX_ADC1_Init+0xb4>)
 8001a56:	f003 fa79 	bl	8004f4c <HAL_ADC_ConfigChannel>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d001      	beq.n	8001a64 <MX_ADC1_Init+0xac>
		Error_Handler();
 8001a60:	f002 fd5a 	bl	8004518 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8001a64:	bf00      	nop
 8001a66:	3710      	adds	r7, #16
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	2000031c 	.word	0x2000031c
 8001a70:	40012000 	.word	0x40012000
 8001a74:	0f000001 	.word	0x0f000001

08001a78 <MX_I2C2_Init>:
/**
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void) {
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 8001a7c:	4b12      	ldr	r3, [pc, #72]	; (8001ac8 <MX_I2C2_Init+0x50>)
 8001a7e:	4a13      	ldr	r2, [pc, #76]	; (8001acc <MX_I2C2_Init+0x54>)
 8001a80:	601a      	str	r2, [r3, #0]
	hi2c2.Init.ClockSpeed = 100000;
 8001a82:	4b11      	ldr	r3, [pc, #68]	; (8001ac8 <MX_I2C2_Init+0x50>)
 8001a84:	4a12      	ldr	r2, [pc, #72]	; (8001ad0 <MX_I2C2_Init+0x58>)
 8001a86:	605a      	str	r2, [r3, #4]
	hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a88:	4b0f      	ldr	r3, [pc, #60]	; (8001ac8 <MX_I2C2_Init+0x50>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	609a      	str	r2, [r3, #8]
	hi2c2.Init.OwnAddress1 = 0;
 8001a8e:	4b0e      	ldr	r3, [pc, #56]	; (8001ac8 <MX_I2C2_Init+0x50>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	60da      	str	r2, [r3, #12]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a94:	4b0c      	ldr	r3, [pc, #48]	; (8001ac8 <MX_I2C2_Init+0x50>)
 8001a96:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a9a:	611a      	str	r2, [r3, #16]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a9c:	4b0a      	ldr	r3, [pc, #40]	; (8001ac8 <MX_I2C2_Init+0x50>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2 = 0;
 8001aa2:	4b09      	ldr	r3, [pc, #36]	; (8001ac8 <MX_I2C2_Init+0x50>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001aa8:	4b07      	ldr	r3, [pc, #28]	; (8001ac8 <MX_I2C2_Init+0x50>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001aae:	4b06      	ldr	r3, [pc, #24]	; (8001ac8 <MX_I2C2_Init+0x50>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 8001ab4:	4804      	ldr	r0, [pc, #16]	; (8001ac8 <MX_I2C2_Init+0x50>)
 8001ab6:	f004 fbf7 	bl	80062a8 <HAL_I2C_Init>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d001      	beq.n	8001ac4 <MX_I2C2_Init+0x4c>
		Error_Handler();
 8001ac0:	f002 fd2a 	bl	8004518 <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 8001ac4:	bf00      	nop
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	200003c4 	.word	0x200003c4
 8001acc:	40005800 	.word	0x40005800
 8001ad0:	000186a0 	.word	0x000186a0

08001ad4 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b092      	sub	sp, #72	; 0x48
 8001ad8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001ada:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001ade:	2200      	movs	r2, #0
 8001ae0:	601a      	str	r2, [r3, #0]
 8001ae2:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001ae4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
 8001aec:	605a      	str	r2, [r3, #4]
 8001aee:	609a      	str	r2, [r3, #8]
 8001af0:	60da      	str	r2, [r3, #12]
 8001af2:	611a      	str	r2, [r3, #16]
 8001af4:	615a      	str	r2, [r3, #20]
 8001af6:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8001af8:	1d3b      	adds	r3, r7, #4
 8001afa:	2220      	movs	r2, #32
 8001afc:	2100      	movs	r1, #0
 8001afe:	4618      	mov	r0, r3
 8001b00:	f00a fd0a 	bl	800c518 <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8001b04:	4b33      	ldr	r3, [pc, #204]	; (8001bd4 <MX_TIM1_Init+0x100>)
 8001b06:	4a34      	ldr	r2, [pc, #208]	; (8001bd8 <MX_TIM1_Init+0x104>)
 8001b08:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 99;
 8001b0a:	4b32      	ldr	r3, [pc, #200]	; (8001bd4 <MX_TIM1_Init+0x100>)
 8001b0c:	2263      	movs	r2, #99	; 0x63
 8001b0e:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b10:	4b30      	ldr	r3, [pc, #192]	; (8001bd4 <MX_TIM1_Init+0x100>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 999;
 8001b16:	4b2f      	ldr	r3, [pc, #188]	; (8001bd4 <MX_TIM1_Init+0x100>)
 8001b18:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001b1c:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b1e:	4b2d      	ldr	r3, [pc, #180]	; (8001bd4 <MX_TIM1_Init+0x100>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8001b24:	4b2b      	ldr	r3, [pc, #172]	; (8001bd4 <MX_TIM1_Init+0x100>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b2a:	4b2a      	ldr	r3, [pc, #168]	; (8001bd4 <MX_TIM1_Init+0x100>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 8001b30:	4828      	ldr	r0, [pc, #160]	; (8001bd4 <MX_TIM1_Init+0x100>)
 8001b32:	f007 fe4f 	bl	80097d4 <HAL_TIM_PWM_Init>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d001      	beq.n	8001b40 <MX_TIM1_Init+0x6c>
		Error_Handler();
 8001b3c:	f002 fcec 	bl	8004518 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b40:	2300      	movs	r3, #0
 8001b42:	643b      	str	r3, [r7, #64]	; 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b44:	2300      	movs	r3, #0
 8001b46:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8001b48:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	4821      	ldr	r0, [pc, #132]	; (8001bd4 <MX_TIM1_Init+0x100>)
 8001b50:	f009 f932 	bl	800adb8 <HAL_TIMEx_MasterConfigSynchronization>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d001      	beq.n	8001b5e <MX_TIM1_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 8001b5a:	f002 fcdd 	bl	8004518 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b5e:	2360      	movs	r3, #96	; 0x60
 8001b60:	627b      	str	r3, [r7, #36]	; 0x24
	sConfigOC.Pulse = 0;
 8001b62:	2300      	movs	r3, #0
 8001b64:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b66:	2300      	movs	r3, #0
 8001b68:	62fb      	str	r3, [r7, #44]	; 0x2c
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001b72:	2300      	movs	r3, #0
 8001b74:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001b76:	2300      	movs	r3, #0
 8001b78:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1)
 8001b7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b7e:	2200      	movs	r2, #0
 8001b80:	4619      	mov	r1, r3
 8001b82:	4814      	ldr	r0, [pc, #80]	; (8001bd4 <MX_TIM1_Init+0x100>)
 8001b84:	f008 fac6 	bl	800a114 <HAL_TIM_PWM_ConfigChannel>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d001      	beq.n	8001b92 <MX_TIM1_Init+0xbe>
			!= HAL_OK) {
		Error_Handler();
 8001b8e:	f002 fcc3 	bl	8004518 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001b92:	2300      	movs	r3, #0
 8001b94:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001b96:	2300      	movs	r3, #0
 8001b98:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001ba6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001baa:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001bac:	2300      	movs	r3, #0
 8001bae:	623b      	str	r3, [r7, #32]
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 8001bb0:	1d3b      	adds	r3, r7, #4
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	4807      	ldr	r0, [pc, #28]	; (8001bd4 <MX_TIM1_Init+0x100>)
 8001bb6:	f009 f96d 	bl	800ae94 <HAL_TIMEx_ConfigBreakDeadTime>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <MX_TIM1_Init+0xf0>
			!= HAL_OK) {
		Error_Handler();
 8001bc0:	f002 fcaa 	bl	8004518 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 8001bc4:	4803      	ldr	r0, [pc, #12]	; (8001bd4 <MX_TIM1_Init+0x100>)
 8001bc6:	f002 fe87 	bl	80048d8 <HAL_TIM_MspPostInit>

}
 8001bca:	bf00      	nop
 8001bcc:	3748      	adds	r7, #72	; 0x48
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	20000418 	.word	0x20000418
 8001bd8:	40010000 	.word	0x40010000

08001bdc <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b086      	sub	sp, #24
 8001be0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001be2:	f107 0308 	add.w	r3, r7, #8
 8001be6:	2200      	movs	r2, #0
 8001be8:	601a      	str	r2, [r3, #0]
 8001bea:	605a      	str	r2, [r3, #4]
 8001bec:	609a      	str	r2, [r3, #8]
 8001bee:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001bf0:	463b      	mov	r3, r7
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	601a      	str	r2, [r3, #0]
 8001bf6:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8001bf8:	4b1d      	ldr	r3, [pc, #116]	; (8001c70 <MX_TIM2_Init+0x94>)
 8001bfa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001bfe:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 9999;
 8001c00:	4b1b      	ldr	r3, [pc, #108]	; (8001c70 <MX_TIM2_Init+0x94>)
 8001c02:	f242 720f 	movw	r2, #9999	; 0x270f
 8001c06:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c08:	4b19      	ldr	r3, [pc, #100]	; (8001c70 <MX_TIM2_Init+0x94>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 9;
 8001c0e:	4b18      	ldr	r3, [pc, #96]	; (8001c70 <MX_TIM2_Init+0x94>)
 8001c10:	2209      	movs	r2, #9
 8001c12:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c14:	4b16      	ldr	r3, [pc, #88]	; (8001c70 <MX_TIM2_Init+0x94>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c1a:	4b15      	ldr	r3, [pc, #84]	; (8001c70 <MX_TIM2_Init+0x94>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8001c20:	4813      	ldr	r0, [pc, #76]	; (8001c70 <MX_TIM2_Init+0x94>)
 8001c22:	f007 fc59 	bl	80094d8 <HAL_TIM_Base_Init>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <MX_TIM2_Init+0x54>
		Error_Handler();
 8001c2c:	f002 fc74 	bl	8004518 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c30:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c34:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001c36:	f107 0308 	add.w	r3, r7, #8
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	480c      	ldr	r0, [pc, #48]	; (8001c70 <MX_TIM2_Init+0x94>)
 8001c3e:	f008 fb2b 	bl	800a298 <HAL_TIM_ConfigClockSource>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d001      	beq.n	8001c4c <MX_TIM2_Init+0x70>
		Error_Handler();
 8001c48:	f002 fc66 	bl	8004518 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c50:	2300      	movs	r3, #0
 8001c52:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001c54:	463b      	mov	r3, r7
 8001c56:	4619      	mov	r1, r3
 8001c58:	4805      	ldr	r0, [pc, #20]	; (8001c70 <MX_TIM2_Init+0x94>)
 8001c5a:	f009 f8ad 	bl	800adb8 <HAL_TIMEx_MasterConfigSynchronization>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d001      	beq.n	8001c68 <MX_TIM2_Init+0x8c>
			!= HAL_OK) {
		Error_Handler();
 8001c64:	f002 fc58 	bl	8004518 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8001c68:	bf00      	nop
 8001c6a:	3718      	adds	r7, #24
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	200004cc 	.word	0x200004cc

08001c74 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b086      	sub	sp, #24
 8001c78:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001c7a:	f107 0308 	add.w	r3, r7, #8
 8001c7e:	2200      	movs	r2, #0
 8001c80:	601a      	str	r2, [r3, #0]
 8001c82:	605a      	str	r2, [r3, #4]
 8001c84:	609a      	str	r2, [r3, #8]
 8001c86:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001c88:	463b      	mov	r3, r7
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	601a      	str	r2, [r3, #0]
 8001c8e:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8001c90:	4b1d      	ldr	r3, [pc, #116]	; (8001d08 <MX_TIM3_Init+0x94>)
 8001c92:	4a1e      	ldr	r2, [pc, #120]	; (8001d0c <MX_TIM3_Init+0x98>)
 8001c94:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 8001c96:	4b1c      	ldr	r3, [pc, #112]	; (8001d08 <MX_TIM3_Init+0x94>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c9c:	4b1a      	ldr	r3, [pc, #104]	; (8001d08 <MX_TIM3_Init+0x94>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 65535;
 8001ca2:	4b19      	ldr	r3, [pc, #100]	; (8001d08 <MX_TIM3_Init+0x94>)
 8001ca4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ca8:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001caa:	4b17      	ldr	r3, [pc, #92]	; (8001d08 <MX_TIM3_Init+0x94>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cb0:	4b15      	ldr	r3, [pc, #84]	; (8001d08 <MX_TIM3_Init+0x94>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8001cb6:	4814      	ldr	r0, [pc, #80]	; (8001d08 <MX_TIM3_Init+0x94>)
 8001cb8:	f007 fc0e 	bl	80094d8 <HAL_TIM_Base_Init>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d001      	beq.n	8001cc6 <MX_TIM3_Init+0x52>
		Error_Handler();
 8001cc2:	f002 fc29 	bl	8004518 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cc6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cca:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8001ccc:	f107 0308 	add.w	r3, r7, #8
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	480d      	ldr	r0, [pc, #52]	; (8001d08 <MX_TIM3_Init+0x94>)
 8001cd4:	f008 fae0 	bl	800a298 <HAL_TIM_ConfigClockSource>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <MX_TIM3_Init+0x6e>
		Error_Handler();
 8001cde:	f002 fc1b 	bl	8004518 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001cea:	463b      	mov	r3, r7
 8001cec:	4619      	mov	r1, r3
 8001cee:	4806      	ldr	r0, [pc, #24]	; (8001d08 <MX_TIM3_Init+0x94>)
 8001cf0:	f009 f862 	bl	800adb8 <HAL_TIMEx_MasterConfigSynchronization>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <MX_TIM3_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 8001cfa:	f002 fc0d 	bl	8004518 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8001cfe:	bf00      	nop
 8001d00:	3718      	adds	r7, #24
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	20000580 	.word	0x20000580
 8001d0c:	40000400 	.word	0x40000400

08001d10 <MX_TIM5_Init>:
/**
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void) {
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b08c      	sub	sp, #48	; 0x30
 8001d14:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8001d16:	f107 030c 	add.w	r3, r7, #12
 8001d1a:	2224      	movs	r2, #36	; 0x24
 8001d1c:	2100      	movs	r1, #0
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f00a fbfa 	bl	800c518 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001d24:	1d3b      	adds	r3, r7, #4
 8001d26:	2200      	movs	r2, #0
 8001d28:	601a      	str	r2, [r3, #0]
 8001d2a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 8001d2c:	4b20      	ldr	r3, [pc, #128]	; (8001db0 <MX_TIM5_Init+0xa0>)
 8001d2e:	4a21      	ldr	r2, [pc, #132]	; (8001db4 <MX_TIM5_Init+0xa4>)
 8001d30:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 0;
 8001d32:	4b1f      	ldr	r3, [pc, #124]	; (8001db0 <MX_TIM5_Init+0xa0>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d38:	4b1d      	ldr	r3, [pc, #116]	; (8001db0 <MX_TIM5_Init+0xa0>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 4294967295;
 8001d3e:	4b1c      	ldr	r3, [pc, #112]	; (8001db0 <MX_TIM5_Init+0xa0>)
 8001d40:	f04f 32ff 	mov.w	r2, #4294967295
 8001d44:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d46:	4b1a      	ldr	r3, [pc, #104]	; (8001db0 <MX_TIM5_Init+0xa0>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d4c:	4b18      	ldr	r3, [pc, #96]	; (8001db0 <MX_TIM5_Init+0xa0>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001d52:	2303      	movs	r3, #3
 8001d54:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001d56:	2300      	movs	r3, #0
 8001d58:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8001d62:	2300      	movs	r3, #0
 8001d64:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001d66:	2300      	movs	r3, #0
 8001d68:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8001d72:	2300      	movs	r3, #0
 8001d74:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK) {
 8001d76:	f107 030c 	add.w	r3, r7, #12
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	480c      	ldr	r0, [pc, #48]	; (8001db0 <MX_TIM5_Init+0xa0>)
 8001d7e:	f007 ff03 	bl	8009b88 <HAL_TIM_Encoder_Init>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <MX_TIM5_Init+0x7c>
		Error_Handler();
 8001d88:	f002 fbc6 	bl	8004518 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d90:	2300      	movs	r3, #0
 8001d92:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig)
 8001d94:	1d3b      	adds	r3, r7, #4
 8001d96:	4619      	mov	r1, r3
 8001d98:	4805      	ldr	r0, [pc, #20]	; (8001db0 <MX_TIM5_Init+0xa0>)
 8001d9a:	f009 f80d 	bl	800adb8 <HAL_TIMEx_MasterConfigSynchronization>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d001      	beq.n	8001da8 <MX_TIM5_Init+0x98>
			!= HAL_OK) {
		Error_Handler();
 8001da4:	f002 fbb8 	bl	8004518 <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */

}
 8001da8:	bf00      	nop
 8001daa:	3730      	adds	r7, #48	; 0x30
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	20000634 	.word	0x20000634
 8001db4:	40000c00 	.word	0x40000c00

08001db8 <MX_TIM11_Init>:
/**
 * @brief TIM11 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM11_Init(void) {
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b088      	sub	sp, #32
 8001dbc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM11_Init 0 */

	/* USER CODE END TIM11_Init 0 */

	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001dbe:	1d3b      	adds	r3, r7, #4
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	601a      	str	r2, [r3, #0]
 8001dc4:	605a      	str	r2, [r3, #4]
 8001dc6:	609a      	str	r2, [r3, #8]
 8001dc8:	60da      	str	r2, [r3, #12]
 8001dca:	611a      	str	r2, [r3, #16]
 8001dcc:	615a      	str	r2, [r3, #20]
 8001dce:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM11_Init 1 */

	/* USER CODE END TIM11_Init 1 */
	htim11.Instance = TIM11;
 8001dd0:	4b21      	ldr	r3, [pc, #132]	; (8001e58 <MX_TIM11_Init+0xa0>)
 8001dd2:	4a22      	ldr	r2, [pc, #136]	; (8001e5c <MX_TIM11_Init+0xa4>)
 8001dd4:	601a      	str	r2, [r3, #0]
	htim11.Init.Prescaler = 99;
 8001dd6:	4b20      	ldr	r3, [pc, #128]	; (8001e58 <MX_TIM11_Init+0xa0>)
 8001dd8:	2263      	movs	r2, #99	; 0x63
 8001dda:	605a      	str	r2, [r3, #4]
	htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ddc:	4b1e      	ldr	r3, [pc, #120]	; (8001e58 <MX_TIM11_Init+0xa0>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	609a      	str	r2, [r3, #8]
	htim11.Init.Period = 2005;
 8001de2:	4b1d      	ldr	r3, [pc, #116]	; (8001e58 <MX_TIM11_Init+0xa0>)
 8001de4:	f240 72d5 	movw	r2, #2005	; 0x7d5
 8001de8:	60da      	str	r2, [r3, #12]
	htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dea:	4b1b      	ldr	r3, [pc, #108]	; (8001e58 <MX_TIM11_Init+0xa0>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	611a      	str	r2, [r3, #16]
	htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001df0:	4b19      	ldr	r3, [pc, #100]	; (8001e58 <MX_TIM11_Init+0xa0>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim11) != HAL_OK) {
 8001df6:	4818      	ldr	r0, [pc, #96]	; (8001e58 <MX_TIM11_Init+0xa0>)
 8001df8:	f007 fb6e 	bl	80094d8 <HAL_TIM_Base_Init>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d001      	beq.n	8001e06 <MX_TIM11_Init+0x4e>
		Error_Handler();
 8001e02:	f002 fb89 	bl	8004518 <Error_Handler>
	}
	if (HAL_TIM_OC_Init(&htim11) != HAL_OK) {
 8001e06:	4814      	ldr	r0, [pc, #80]	; (8001e58 <MX_TIM11_Init+0xa0>)
 8001e08:	f007 fc7e 	bl	8009708 <HAL_TIM_OC_Init>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d001      	beq.n	8001e16 <MX_TIM11_Init+0x5e>
		Error_Handler();
 8001e12:	f002 fb81 	bl	8004518 <Error_Handler>
	}
	if (HAL_TIM_OnePulse_Init(&htim11, TIM_OPMODE_SINGLE) != HAL_OK) {
 8001e16:	2108      	movs	r1, #8
 8001e18:	480f      	ldr	r0, [pc, #60]	; (8001e58 <MX_TIM11_Init+0xa0>)
 8001e1a:	f007 fde7 	bl	80099ec <HAL_TIM_OnePulse_Init>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <MX_TIM11_Init+0x70>
		Error_Handler();
 8001e24:	f002 fb78 	bl	8004518 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 8001e28:	2310      	movs	r3, #16
 8001e2a:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 1433;
 8001e2c:	f240 5399 	movw	r3, #1433	; 0x599
 8001e30:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e32:	2300      	movs	r3, #0
 8001e34:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e36:	2300      	movs	r3, #0
 8001e38:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1)
 8001e3a:	1d3b      	adds	r3, r7, #4
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	4619      	mov	r1, r3
 8001e40:	4805      	ldr	r0, [pc, #20]	; (8001e58 <MX_TIM11_Init+0xa0>)
 8001e42:	f008 f90b 	bl	800a05c <HAL_TIM_OC_ConfigChannel>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d001      	beq.n	8001e50 <MX_TIM11_Init+0x98>
			!= HAL_OK) {
		Error_Handler();
 8001e4c:	f002 fb64 	bl	8004518 <Error_Handler>
	}
	/* USER CODE BEGIN TIM11_Init 2 */

	/* USER CODE END TIM11_Init 2 */

}
 8001e50:	bf00      	nop
 8001e52:	3720      	adds	r7, #32
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	200006e8 	.word	0x200006e8
 8001e5c:	40014800 	.word	0x40014800

08001e60 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8001e60:	b580      	push	{r7, lr}
 8001e62:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001e64:	4b12      	ldr	r3, [pc, #72]	; (8001eb0 <MX_USART2_UART_Init+0x50>)
 8001e66:	4a13      	ldr	r2, [pc, #76]	; (8001eb4 <MX_USART2_UART_Init+0x54>)
 8001e68:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 19200;
 8001e6a:	4b11      	ldr	r3, [pc, #68]	; (8001eb0 <MX_USART2_UART_Init+0x50>)
 8001e6c:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8001e70:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8001e72:	4b0f      	ldr	r3, [pc, #60]	; (8001eb0 <MX_USART2_UART_Init+0x50>)
 8001e74:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e78:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001e7a:	4b0d      	ldr	r3, [pc, #52]	; (8001eb0 <MX_USART2_UART_Init+0x50>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_EVEN;
 8001e80:	4b0b      	ldr	r3, [pc, #44]	; (8001eb0 <MX_USART2_UART_Init+0x50>)
 8001e82:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e86:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001e88:	4b09      	ldr	r3, [pc, #36]	; (8001eb0 <MX_USART2_UART_Init+0x50>)
 8001e8a:	220c      	movs	r2, #12
 8001e8c:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e8e:	4b08      	ldr	r3, [pc, #32]	; (8001eb0 <MX_USART2_UART_Init+0x50>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e94:	4b06      	ldr	r3, [pc, #24]	; (8001eb0 <MX_USART2_UART_Init+0x50>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8001e9a:	4805      	ldr	r0, [pc, #20]	; (8001eb0 <MX_USART2_UART_Init+0x50>)
 8001e9c:	f009 f86a 	bl	800af74 <HAL_UART_Init>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d001      	beq.n	8001eaa <MX_USART2_UART_Init+0x4a>
		Error_Handler();
 8001ea6:	f002 fb37 	bl	8004518 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8001eaa:	bf00      	nop
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	2000079c 	.word	0x2000079c
 8001eb4:	40004400 	.word	0x40004400

08001eb8 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b082      	sub	sp, #8
 8001ebc:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	607b      	str	r3, [r7, #4]
 8001ec2:	4b17      	ldr	r3, [pc, #92]	; (8001f20 <MX_DMA_Init+0x68>)
 8001ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec6:	4a16      	ldr	r2, [pc, #88]	; (8001f20 <MX_DMA_Init+0x68>)
 8001ec8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001ecc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ece:	4b14      	ldr	r3, [pc, #80]	; (8001f20 <MX_DMA_Init+0x68>)
 8001ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ed6:	607b      	str	r3, [r7, #4]
 8001ed8:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001eda:	2300      	movs	r3, #0
 8001edc:	603b      	str	r3, [r7, #0]
 8001ede:	4b10      	ldr	r3, [pc, #64]	; (8001f20 <MX_DMA_Init+0x68>)
 8001ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee2:	4a0f      	ldr	r2, [pc, #60]	; (8001f20 <MX_DMA_Init+0x68>)
 8001ee4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ee8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eea:	4b0d      	ldr	r3, [pc, #52]	; (8001f20 <MX_DMA_Init+0x68>)
 8001eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ef2:	603b      	str	r3, [r7, #0]
 8001ef4:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	2100      	movs	r1, #0
 8001efa:	2011      	movs	r0, #17
 8001efc:	f003 fbb1 	bl	8005662 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001f00:	2011      	movs	r0, #17
 8001f02:	f003 fbca 	bl	800569a <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001f06:	2200      	movs	r2, #0
 8001f08:	2100      	movs	r1, #0
 8001f0a:	2038      	movs	r0, #56	; 0x38
 8001f0c:	f003 fba9 	bl	8005662 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001f10:	2038      	movs	r0, #56	; 0x38
 8001f12:	f003 fbc2 	bl	800569a <HAL_NVIC_EnableIRQ>

}
 8001f16:	bf00      	nop
 8001f18:	3708      	adds	r7, #8
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	40023800 	.word	0x40023800

08001f24 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b08a      	sub	sp, #40	; 0x28
 8001f28:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001f2a:	f107 0314 	add.w	r3, r7, #20
 8001f2e:	2200      	movs	r2, #0
 8001f30:	601a      	str	r2, [r3, #0]
 8001f32:	605a      	str	r2, [r3, #4]
 8001f34:	609a      	str	r2, [r3, #8]
 8001f36:	60da      	str	r2, [r3, #12]
 8001f38:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	613b      	str	r3, [r7, #16]
 8001f3e:	4b62      	ldr	r3, [pc, #392]	; (80020c8 <MX_GPIO_Init+0x1a4>)
 8001f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f42:	4a61      	ldr	r2, [pc, #388]	; (80020c8 <MX_GPIO_Init+0x1a4>)
 8001f44:	f043 0304 	orr.w	r3, r3, #4
 8001f48:	6313      	str	r3, [r2, #48]	; 0x30
 8001f4a:	4b5f      	ldr	r3, [pc, #380]	; (80020c8 <MX_GPIO_Init+0x1a4>)
 8001f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4e:	f003 0304 	and.w	r3, r3, #4
 8001f52:	613b      	str	r3, [r7, #16]
 8001f54:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001f56:	2300      	movs	r3, #0
 8001f58:	60fb      	str	r3, [r7, #12]
 8001f5a:	4b5b      	ldr	r3, [pc, #364]	; (80020c8 <MX_GPIO_Init+0x1a4>)
 8001f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f5e:	4a5a      	ldr	r2, [pc, #360]	; (80020c8 <MX_GPIO_Init+0x1a4>)
 8001f60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f64:	6313      	str	r3, [r2, #48]	; 0x30
 8001f66:	4b58      	ldr	r3, [pc, #352]	; (80020c8 <MX_GPIO_Init+0x1a4>)
 8001f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f6e:	60fb      	str	r3, [r7, #12]
 8001f70:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001f72:	2300      	movs	r3, #0
 8001f74:	60bb      	str	r3, [r7, #8]
 8001f76:	4b54      	ldr	r3, [pc, #336]	; (80020c8 <MX_GPIO_Init+0x1a4>)
 8001f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7a:	4a53      	ldr	r2, [pc, #332]	; (80020c8 <MX_GPIO_Init+0x1a4>)
 8001f7c:	f043 0301 	orr.w	r3, r3, #1
 8001f80:	6313      	str	r3, [r2, #48]	; 0x30
 8001f82:	4b51      	ldr	r3, [pc, #324]	; (80020c8 <MX_GPIO_Init+0x1a4>)
 8001f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f86:	f003 0301 	and.w	r3, r3, #1
 8001f8a:	60bb      	str	r3, [r7, #8]
 8001f8c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001f8e:	2300      	movs	r3, #0
 8001f90:	607b      	str	r3, [r7, #4]
 8001f92:	4b4d      	ldr	r3, [pc, #308]	; (80020c8 <MX_GPIO_Init+0x1a4>)
 8001f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f96:	4a4c      	ldr	r2, [pc, #304]	; (80020c8 <MX_GPIO_Init+0x1a4>)
 8001f98:	f043 0302 	orr.w	r3, r3, #2
 8001f9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f9e:	4b4a      	ldr	r3, [pc, #296]	; (80020c8 <MX_GPIO_Init+0x1a4>)
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa2:	f003 0302 	and.w	r3, r3, #2
 8001fa6:	607b      	str	r3, [r7, #4]
 8001fa8:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, LD2_Pin | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12,
 8001faa:	2200      	movs	r2, #0
 8001fac:	f44f 51e1 	mov.w	r1, #7200	; 0x1c20
 8001fb0:	4846      	ldr	r0, [pc, #280]	; (80020cc <MX_GPIO_Init+0x1a8>)
 8001fb2:	f004 f945 	bl	8006240 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC,
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	f44f 51aa 	mov.w	r1, #5440	; 0x1540
 8001fbc:	4844      	ldr	r0, [pc, #272]	; (80020d0 <MX_GPIO_Init+0x1ac>)
 8001fbe:	f004 f93f 	bl	8006240 <HAL_GPIO_WritePin>
	GPIO_PIN_6 | GPIO_PIN_8 | GPIO_PIN_10 | GPIO_PIN_12, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	2140      	movs	r1, #64	; 0x40
 8001fc6:	4843      	ldr	r0, [pc, #268]	; (80020d4 <MX_GPIO_Init+0x1b0>)
 8001fc8:	f004 f93a 	bl	8006240 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8001fcc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001fd0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001fd2:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001fd6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001fdc:	f107 0314 	add.w	r3, r7, #20
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	483b      	ldr	r0, [pc, #236]	; (80020d0 <MX_GPIO_Init+0x1ac>)
 8001fe4:	f003 ff90 	bl	8005f08 <HAL_GPIO_Init>

	/*Configure GPIO pin : PC2 */
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001fe8:	2304      	movs	r3, #4
 8001fea:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fec:	2300      	movs	r3, #0
 8001fee:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ff4:	f107 0314 	add.w	r3, r7, #20
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	4835      	ldr	r0, [pc, #212]	; (80020d0 <MX_GPIO_Init+0x1ac>)
 8001ffc:	f003 ff84 	bl	8005f08 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA4 */
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002000:	2310      	movs	r3, #16
 8002002:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002004:	2300      	movs	r3, #0
 8002006:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002008:	2300      	movs	r3, #0
 800200a:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800200c:	f107 0314 	add.w	r3, r7, #20
 8002010:	4619      	mov	r1, r3
 8002012:	482e      	ldr	r0, [pc, #184]	; (80020cc <MX_GPIO_Init+0x1a8>)
 8002014:	f003 ff78 	bl	8005f08 <HAL_GPIO_Init>

	/*Configure GPIO pins : LD2_Pin PA10 PA11 PA12 */
	GPIO_InitStruct.Pin = LD2_Pin | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12;
 8002018:	f44f 53e1 	mov.w	r3, #7200	; 0x1c20
 800201c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800201e:	2301      	movs	r3, #1
 8002020:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002022:	2300      	movs	r3, #0
 8002024:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002026:	2300      	movs	r3, #0
 8002028:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800202a:	f107 0314 	add.w	r3, r7, #20
 800202e:	4619      	mov	r1, r3
 8002030:	4826      	ldr	r0, [pc, #152]	; (80020cc <MX_GPIO_Init+0x1a8>)
 8002032:	f003 ff69 	bl	8005f08 <HAL_GPIO_Init>

	/*Configure GPIO pin : PC5 */
	GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002036:	2320      	movs	r3, #32
 8002038:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800203a:	2300      	movs	r3, #0
 800203c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800203e:	2301      	movs	r3, #1
 8002040:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002042:	f107 0314 	add.w	r3, r7, #20
 8002046:	4619      	mov	r1, r3
 8002048:	4821      	ldr	r0, [pc, #132]	; (80020d0 <MX_GPIO_Init+0x1ac>)
 800204a:	f003 ff5d 	bl	8005f08 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB0 PB14 PB5 PB7
	 PB9 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_14 | GPIO_PIN_5 | GPIO_PIN_7
 800204e:	f244 23a1 	movw	r3, #17057	; 0x42a1
 8002052:	617b      	str	r3, [r7, #20]
			| GPIO_PIN_9;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002054:	2300      	movs	r3, #0
 8002056:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002058:	2300      	movs	r3, #0
 800205a:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800205c:	f107 0314 	add.w	r3, r7, #20
 8002060:	4619      	mov	r1, r3
 8002062:	481c      	ldr	r0, [pc, #112]	; (80020d4 <MX_GPIO_Init+0x1b0>)
 8002064:	f003 ff50 	bl	8005f08 <HAL_GPIO_Init>

	/*Configure GPIO pins : PC6 PC8 */
	GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_8;
 8002068:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800206c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800206e:	2301      	movs	r3, #1
 8002070:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002072:	2300      	movs	r3, #0
 8002074:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002076:	2300      	movs	r3, #0
 8002078:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800207a:	f107 0314 	add.w	r3, r7, #20
 800207e:	4619      	mov	r1, r3
 8002080:	4813      	ldr	r0, [pc, #76]	; (80020d0 <MX_GPIO_Init+0x1ac>)
 8002082:	f003 ff41 	bl	8005f08 <HAL_GPIO_Init>

	/*Configure GPIO pins : PC10 PC12 */
	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8002086:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800208a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800208c:	2311      	movs	r3, #17
 800208e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002090:	2300      	movs	r3, #0
 8002092:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002094:	2300      	movs	r3, #0
 8002096:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002098:	f107 0314 	add.w	r3, r7, #20
 800209c:	4619      	mov	r1, r3
 800209e:	480c      	ldr	r0, [pc, #48]	; (80020d0 <MX_GPIO_Init+0x1ac>)
 80020a0:	f003 ff32 	bl	8005f08 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB6 */
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 80020a4:	2340      	movs	r3, #64	; 0x40
 80020a6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80020a8:	2311      	movs	r3, #17
 80020aa:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ac:	2300      	movs	r3, #0
 80020ae:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b0:	2300      	movs	r3, #0
 80020b2:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020b4:	f107 0314 	add.w	r3, r7, #20
 80020b8:	4619      	mov	r1, r3
 80020ba:	4806      	ldr	r0, [pc, #24]	; (80020d4 <MX_GPIO_Init+0x1b0>)
 80020bc:	f003 ff24 	bl	8005f08 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 80020c0:	bf00      	nop
 80020c2:	3728      	adds	r7, #40	; 0x28
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	40023800 	.word	0x40023800
 80020cc:	40020000 	.word	0x40020000
 80020d0:	40020800 	.word	0x40020800
 80020d4:	40020400 	.word	0x40020400

080020d8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80020d8:	b580      	push	{r7, lr}
 80020da:	b084      	sub	sp, #16
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
	if (htim == &htim2 && x2 == 0) //
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	4a34      	ldr	r2, [pc, #208]	; (80021b4 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d161      	bne.n	80021ac <HAL_TIM_PeriodElapsedCallback+0xd4>
 80020e8:	4b33      	ldr	r3, [pc, #204]	; (80021b8 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d15d      	bne.n	80021ac <HAL_TIM_PeriodElapsedCallback+0xd4>
			{
		photoDetect();
 80020f0:	f000 fe24 	bl	8002d3c <photoDetect>
		robotArmStateDataScan[1] = registerFrame[1].U16;
 80020f4:	4b31      	ldr	r3, [pc, #196]	; (80021bc <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80020f6:	885b      	ldrh	r3, [r3, #2]
 80020f8:	b2da      	uxtb	r2, r3
 80020fa:	4b31      	ldr	r3, [pc, #196]	; (80021c0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80020fc:	705a      	strb	r2, [r3, #1]
		if (robotArmStateDataScan[1] != robotArmStateDataScan[0]) {
 80020fe:	4b30      	ldr	r3, [pc, #192]	; (80021c0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8002100:	785a      	ldrb	r2, [r3, #1]
 8002102:	4b2f      	ldr	r3, [pc, #188]	; (80021c0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	429a      	cmp	r2, r3
 8002108:	d008      	beq.n	800211c <HAL_TIM_PeriodElapsedCallback+0x44>
			robotArmState(registerFrame[1].U16); // READ : Base System Status
 800210a:	4b2c      	ldr	r3, [pc, #176]	; (80021bc <HAL_TIM_PeriodElapsedCallback+0xe4>)
 800210c:	885b      	ldrh	r3, [r3, #2]
 800210e:	4618      	mov	r0, r3
 8002110:	f001 ff5a 	bl	8003fc8 <robotArmState>
			robotArmStateDataScan[0] = robotArmStateDataScan[1];
 8002114:	4b2a      	ldr	r3, [pc, #168]	; (80021c0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8002116:	785a      	ldrb	r2, [r3, #1]
 8002118:	4b29      	ldr	r3, [pc, #164]	; (80021c0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 800211a:	701a      	strb	r2, [r3, #0]
		}

		readEncoder();
 800211c:	f000 fa8c 	bl	8002638 <readEncoder>

		if (photoSig[0] || photoSig[2]) // SOFTWARE LIMIT : Motor/Encoder Photo Sensor
 8002120:	4b28      	ldr	r3, [pc, #160]	; (80021c4 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d103      	bne.n	8002130 <HAL_TIM_PeriodElapsedCallback+0x58>
 8002128:	4b26      	ldr	r3, [pc, #152]	; (80021c4 <HAL_TIM_PeriodElapsedCallback+0xec>)
 800212a:	789b      	ldrb	r3, [r3, #2]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d005      	beq.n	800213c <HAL_TIM_PeriodElapsedCallback+0x64>
				{
			duty = 0;
 8002130:	4b25      	ldr	r3, [pc, #148]	; (80021c8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8002132:	f04f 0200 	mov.w	r2, #0
 8002136:	601a      	str	r2, [r3, #0]
			setMotor();
 8002138:	f000 fa58 	bl	80025ec <setMotor>
		}

		if (startSetHome) {
 800213c:	4b23      	ldr	r3, [pc, #140]	; (80021cc <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d001      	beq.n	8002148 <HAL_TIM_PeriodElapsedCallback+0x70>
			setHome();
 8002144:	f000 fa94 	bl	8002670 <setHome>
		}

		if (startPointModeY) {
 8002148:	4b21      	ldr	r3, [pc, #132]	; (80021d0 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d027      	beq.n	80021a0 <HAL_TIM_PeriodElapsedCallback+0xc8>
			int16_t targetPosPointMode = registerFrame[49].U16; // READ : Goal Point y
 8002150:	4b1a      	ldr	r3, [pc, #104]	; (80021bc <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8002152:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8002156:	81fb      	strh	r3, [r7, #14]
			checkTarget = targetPosPointMode / 10;
 8002158:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800215c:	4a1d      	ldr	r2, [pc, #116]	; (80021d4 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 800215e:	fb82 1203 	smull	r1, r2, r2, r3
 8002162:	1092      	asrs	r2, r2, #2
 8002164:	17db      	asrs	r3, r3, #31
 8002166:	1ad3      	subs	r3, r2, r3
 8002168:	b21a      	sxth	r2, r3
 800216a:	4b1b      	ldr	r3, [pc, #108]	; (80021d8 <HAL_TIM_PeriodElapsedCallback+0x100>)
 800216c:	801a      	strh	r2, [r3, #0]
			onlyPositionControlPointMode(initPosY, targetPosPointMode / 10);
 800216e:	4b1b      	ldr	r3, [pc, #108]	; (80021dc <HAL_TIM_PeriodElapsedCallback+0x104>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	ee07 3a90 	vmov	s15, r3
 8002176:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800217a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800217e:	4a15      	ldr	r2, [pc, #84]	; (80021d4 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8002180:	fb82 1203 	smull	r1, r2, r2, r3
 8002184:	1092      	asrs	r2, r2, #2
 8002186:	17db      	asrs	r3, r3, #31
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	b21b      	sxth	r3, r3
 800218c:	ee07 3a10 	vmov	s14, r3
 8002190:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002194:	eef0 0a47 	vmov.f32	s1, s14
 8002198:	eeb0 0a67 	vmov.f32	s0, s15
 800219c:	f000 fc44 	bl	8002a28 <onlyPositionControlPointMode>
		}

		if (startRunTray) {
 80021a0:	4b0f      	ldr	r3, [pc, #60]	; (80021e0 <HAL_TIM_PeriodElapsedCallback+0x108>)
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d001      	beq.n	80021ac <HAL_TIM_PeriodElapsedCallback+0xd4>
			runTrayMode();
 80021a8:	f000 f81e 	bl	80021e8 <runTrayMode>
		}

	}
}
 80021ac:	bf00      	nop
 80021ae:	3710      	adds	r7, #16
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	200004cc 	.word	0x200004cc
 80021b8:	20000f28 	.word	0x20000f28
 80021bc:	20000d48 	.word	0x20000d48
 80021c0:	20000f18 	.word	0x20000f18
 80021c4:	20000e38 	.word	0x20000e38
 80021c8:	20000e0c 	.word	0x20000e0c
 80021cc:	20000264 	.word	0x20000264
 80021d0:	20000f09 	.word	0x20000f09
 80021d4:	66666667 	.word	0x66666667
 80021d8:	20000f48 	.word	0x20000f48
 80021dc:	20000f0c 	.word	0x20000f0c
 80021e0:	20000f1b 	.word	0x20000f1b
 80021e4:	00000000 	.word	0x00000000

080021e8 <runTrayMode>:

void runTrayMode() {
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0

	switch (runTrayModeCase) {
 80021ec:	4b7e      	ldr	r3, [pc, #504]	; (80023e8 <runTrayMode+0x200>)
 80021ee:	781b      	ldrb	r3, [r3, #0]
 80021f0:	2b06      	cmp	r3, #6
 80021f2:	f200 80f1 	bhi.w	80023d8 <runTrayMode+0x1f0>
 80021f6:	a201      	add	r2, pc, #4	; (adr r2, 80021fc <runTrayMode+0x14>)
 80021f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021fc:	08002219 	.word	0x08002219
 8002200:	0800221f 	.word	0x0800221f
 8002204:	080022bb 	.word	0x080022bb
 8002208:	080022eb 	.word	0x080022eb
 800220c:	080022ff 	.word	0x080022ff
 8002210:	0800239b 	.word	0x0800239b
 8002214:	080023cb 	.word	0x080023cb
	// BEFORE START SET HOME FIRST
	case 0:
		setHome();
 8002218:	f000 fa2a 	bl	8002670 <setHome>
		break;
 800221c:	e0dc      	b.n	80023d8 <runTrayMode+0x1f0>
	case 1: // GO PICK

		if (goPick) {
 800221e:	4b73      	ldr	r3, [pc, #460]	; (80023ec <runTrayMode+0x204>)
 8002220:	781b      	ldrb	r3, [r3, #0]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d039      	beq.n	800229a <runTrayMode+0xb2>
			// X-Axis
			PIDCase = 0;
 8002226:	4b72      	ldr	r3, [pc, #456]	; (80023f0 <runTrayMode+0x208>)
 8002228:	2200      	movs	r2, #0
 800222a:	701a      	strb	r2, [r3, #0]
			registerFrame[65].U16 =
					(int16_t) ((objPickPos[pathComplete].x) * 10); // SET : x-axis Target Position
 800222c:	4b71      	ldr	r3, [pc, #452]	; (80023f4 <runTrayMode+0x20c>)
 800222e:	781b      	ldrb	r3, [r3, #0]
 8002230:	4a71      	ldr	r2, [pc, #452]	; (80023f8 <runTrayMode+0x210>)
 8002232:	00db      	lsls	r3, r3, #3
 8002234:	4413      	add	r3, r2
 8002236:	edd3 7a00 	vldr	s15, [r3]
 800223a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800223e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002242:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002246:	ee17 3a90 	vmov	r3, s15
 800224a:	b21b      	sxth	r3, r3
 800224c:	b29a      	uxth	r2, r3
			registerFrame[65].U16 =
 800224e:	4b6b      	ldr	r3, [pc, #428]	; (80023fc <runTrayMode+0x214>)
 8002250:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
			registerFrame[66].U16 = 3000; // SET : x-axis Target Speed
 8002254:	4b69      	ldr	r3, [pc, #420]	; (80023fc <runTrayMode+0x214>)
 8002256:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800225a:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
			registerFrame[67].U16 = 1; // SET : x-axis Target Speed
 800225e:	4b67      	ldr	r3, [pc, #412]	; (80023fc <runTrayMode+0x214>)
 8002260:	2201      	movs	r2, #1
 8002262:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86

			registerFrame[64].U16 = 0b0000000000000010; // RUN : x-axis Moving Status
 8002266:	4b65      	ldr	r3, [pc, #404]	; (80023fc <runTrayMode+0x214>)
 8002268:	2202      	movs	r2, #2
 800226a:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80

			// Y-Axis
			passInit = 0;
 800226e:	4b64      	ldr	r3, [pc, #400]	; (8002400 <runTrayMode+0x218>)
 8002270:	2200      	movs	r2, #0
 8002272:	701a      	strb	r2, [r3, #0]

			initPosY = QEIReadModified * (2 * 3.14159 * 11.205 / 8192);
 8002274:	4b63      	ldr	r3, [pc, #396]	; (8002404 <runTrayMode+0x21c>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4618      	mov	r0, r3
 800227a:	f7fe f8ff 	bl	800047c <__aeabi_i2d>
 800227e:	a358      	add	r3, pc, #352	; (adr r3, 80023e0 <runTrayMode+0x1f8>)
 8002280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002284:	f7fe f964 	bl	8000550 <__aeabi_dmul>
 8002288:	4602      	mov	r2, r0
 800228a:	460b      	mov	r3, r1
 800228c:	4610      	mov	r0, r2
 800228e:	4619      	mov	r1, r3
 8002290:	f7fe fc0e 	bl	8000ab0 <__aeabi_d2iz>
 8002294:	4603      	mov	r3, r0
 8002296:	4a5c      	ldr	r2, [pc, #368]	; (8002408 <runTrayMode+0x220>)
 8002298:	6013      	str	r3, [r2, #0]
		}

		if (registerFrame[64].U16 == 0) {
 800229a:	4b58      	ldr	r3, [pc, #352]	; (80023fc <runTrayMode+0x214>)
 800229c:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d106      	bne.n	80022b2 <runTrayMode+0xca>
			registerFrame[64].U16 = 2;
 80022a4:	4b55      	ldr	r3, [pc, #340]	; (80023fc <runTrayMode+0x214>)
 80022a6:	2202      	movs	r2, #2
 80022a8:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
			runTrayModeCase = 2;
 80022ac:	4b4e      	ldr	r3, [pc, #312]	; (80023e8 <runTrayMode+0x200>)
 80022ae:	2202      	movs	r2, #2
 80022b0:	701a      	strb	r2, [r3, #0]
		}

		// runTrayModeCase = 2; //// only Test Y-Axis

		goPick = 0;
 80022b2:	4b4e      	ldr	r3, [pc, #312]	; (80023ec <runTrayMode+0x204>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	701a      	strb	r2, [r3, #0]
		break;
 80022b8:	e08e      	b.n	80023d8 <runTrayMode+0x1f0>
	case 2:
		goPick = 1;
 80022ba:	4b4c      	ldr	r3, [pc, #304]	; (80023ec <runTrayMode+0x204>)
 80022bc:	2201      	movs	r2, #1
 80022be:	701a      	strb	r2, [r3, #0]
		onlyPositionControl(initPosY, objPickPos[pathComplete].y);
 80022c0:	4b51      	ldr	r3, [pc, #324]	; (8002408 <runTrayMode+0x220>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	ee07 3a90 	vmov	s15, r3
 80022c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022cc:	4b49      	ldr	r3, [pc, #292]	; (80023f4 <runTrayMode+0x20c>)
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	4a49      	ldr	r2, [pc, #292]	; (80023f8 <runTrayMode+0x210>)
 80022d2:	00db      	lsls	r3, r3, #3
 80022d4:	4413      	add	r3, r2
 80022d6:	3304      	adds	r3, #4
 80022d8:	ed93 7a00 	vldr	s14, [r3]
 80022dc:	eef0 0a47 	vmov.f32	s1, s14
 80022e0:	eeb0 0a67 	vmov.f32	s0, s15
 80022e4:	f000 fa40 	bl	8002768 <onlyPositionControl>
		break;
 80022e8:	e076      	b.n	80023d8 <runTrayMode+0x1f0>
	case 3:
		// END EFFECTOR CONTROL
		checkGoPick = 5;
 80022ea:	4b48      	ldr	r3, [pc, #288]	; (800240c <runTrayMode+0x224>)
 80022ec:	2205      	movs	r2, #5
 80022ee:	701a      	strb	r2, [r3, #0]

		x2 = 1;
 80022f0:	4b47      	ldr	r3, [pc, #284]	; (8002410 <runTrayMode+0x228>)
 80022f2:	2201      	movs	r2, #1
 80022f4:	701a      	strb	r2, [r3, #0]
		x[0] = 1;
 80022f6:	4b47      	ldr	r3, [pc, #284]	; (8002414 <runTrayMode+0x22c>)
 80022f8:	2201      	movs	r2, #1
 80022fa:	701a      	strb	r2, [r3, #0]

		break;
 80022fc:	e06c      	b.n	80023d8 <runTrayMode+0x1f0>
	case 4:  // GO PLACE

		if (goPlace) {
 80022fe:	4b46      	ldr	r3, [pc, #280]	; (8002418 <runTrayMode+0x230>)
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d039      	beq.n	800237a <runTrayMode+0x192>
			// X-Axis
			PIDCase = 0;
 8002306:	4b3a      	ldr	r3, [pc, #232]	; (80023f0 <runTrayMode+0x208>)
 8002308:	2200      	movs	r2, #0
 800230a:	701a      	strb	r2, [r3, #0]
			registerFrame[65].U16 = (int16_t) ((objPlacePos[pathComplete].x)
 800230c:	4b39      	ldr	r3, [pc, #228]	; (80023f4 <runTrayMode+0x20c>)
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	4a42      	ldr	r2, [pc, #264]	; (800241c <runTrayMode+0x234>)
 8002312:	00db      	lsls	r3, r3, #3
 8002314:	4413      	add	r3, r2
 8002316:	edd3 7a00 	vldr	s15, [r3]
					* 10);  // SET : x-axis Target Position
 800231a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800231e:	ee67 7a87 	vmul.f32	s15, s15, s14
			registerFrame[65].U16 = (int16_t) ((objPlacePos[pathComplete].x)
 8002322:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002326:	ee17 3a90 	vmov	r3, s15
 800232a:	b21b      	sxth	r3, r3
 800232c:	b29a      	uxth	r2, r3
 800232e:	4b33      	ldr	r3, [pc, #204]	; (80023fc <runTrayMode+0x214>)
 8002330:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
			registerFrame[66].U16 = 3000; // SET : x-axis Target Speed
 8002334:	4b31      	ldr	r3, [pc, #196]	; (80023fc <runTrayMode+0x214>)
 8002336:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800233a:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
			registerFrame[67].U16 = 1; // SET : x-axis Target Speed
 800233e:	4b2f      	ldr	r3, [pc, #188]	; (80023fc <runTrayMode+0x214>)
 8002340:	2201      	movs	r2, #1
 8002342:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86

			registerFrame[64].U16 = 0b0000000000000010; // RUN : x-axis Moving Status
 8002346:	4b2d      	ldr	r3, [pc, #180]	; (80023fc <runTrayMode+0x214>)
 8002348:	2202      	movs	r2, #2
 800234a:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80

			// Y-Axis
			passInit = 0;
 800234e:	4b2c      	ldr	r3, [pc, #176]	; (8002400 <runTrayMode+0x218>)
 8002350:	2200      	movs	r2, #0
 8002352:	701a      	strb	r2, [r3, #0]

			initPosY = QEIReadModified * (2 * 3.14159 * 11.205 / 8192);
 8002354:	4b2b      	ldr	r3, [pc, #172]	; (8002404 <runTrayMode+0x21c>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4618      	mov	r0, r3
 800235a:	f7fe f88f 	bl	800047c <__aeabi_i2d>
 800235e:	a320      	add	r3, pc, #128	; (adr r3, 80023e0 <runTrayMode+0x1f8>)
 8002360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002364:	f7fe f8f4 	bl	8000550 <__aeabi_dmul>
 8002368:	4602      	mov	r2, r0
 800236a:	460b      	mov	r3, r1
 800236c:	4610      	mov	r0, r2
 800236e:	4619      	mov	r1, r3
 8002370:	f7fe fb9e 	bl	8000ab0 <__aeabi_d2iz>
 8002374:	4603      	mov	r3, r0
 8002376:	4a24      	ldr	r2, [pc, #144]	; (8002408 <runTrayMode+0x220>)
 8002378:	6013      	str	r3, [r2, #0]
		}

		if (registerFrame[64].U16 == 0) {
 800237a:	4b20      	ldr	r3, [pc, #128]	; (80023fc <runTrayMode+0x214>)
 800237c:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
 8002380:	2b00      	cmp	r3, #0
 8002382:	d106      	bne.n	8002392 <runTrayMode+0x1aa>
			registerFrame[64].U16 = 2;
 8002384:	4b1d      	ldr	r3, [pc, #116]	; (80023fc <runTrayMode+0x214>)
 8002386:	2202      	movs	r2, #2
 8002388:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
			runTrayModeCase = 5;
 800238c:	4b16      	ldr	r3, [pc, #88]	; (80023e8 <runTrayMode+0x200>)
 800238e:	2205      	movs	r2, #5
 8002390:	701a      	strb	r2, [r3, #0]
		}

		// runTrayModeCase = 5; // only test Y-Axis
		goPlace = 0;
 8002392:	4b21      	ldr	r3, [pc, #132]	; (8002418 <runTrayMode+0x230>)
 8002394:	2200      	movs	r2, #0
 8002396:	701a      	strb	r2, [r3, #0]
		break;
 8002398:	e01e      	b.n	80023d8 <runTrayMode+0x1f0>
	case 5:
		goPlace = 1;
 800239a:	4b1f      	ldr	r3, [pc, #124]	; (8002418 <runTrayMode+0x230>)
 800239c:	2201      	movs	r2, #1
 800239e:	701a      	strb	r2, [r3, #0]
		onlyPositionControl(initPosY, objPlacePos[pathComplete].y);
 80023a0:	4b19      	ldr	r3, [pc, #100]	; (8002408 <runTrayMode+0x220>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	ee07 3a90 	vmov	s15, r3
 80023a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023ac:	4b11      	ldr	r3, [pc, #68]	; (80023f4 <runTrayMode+0x20c>)
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	4a1a      	ldr	r2, [pc, #104]	; (800241c <runTrayMode+0x234>)
 80023b2:	00db      	lsls	r3, r3, #3
 80023b4:	4413      	add	r3, r2
 80023b6:	3304      	adds	r3, #4
 80023b8:	ed93 7a00 	vldr	s14, [r3]
 80023bc:	eef0 0a47 	vmov.f32	s1, s14
 80023c0:	eeb0 0a67 	vmov.f32	s0, s15
 80023c4:	f000 f9d0 	bl	8002768 <onlyPositionControl>
		break;
 80023c8:	e006      	b.n	80023d8 <runTrayMode+0x1f0>
	case 6:

		x2 = 1;
 80023ca:	4b11      	ldr	r3, [pc, #68]	; (8002410 <runTrayMode+0x228>)
 80023cc:	2201      	movs	r2, #1
 80023ce:	701a      	strb	r2, [r3, #0]
		x[1] = 1;
 80023d0:	4b10      	ldr	r3, [pc, #64]	; (8002414 <runTrayMode+0x22c>)
 80023d2:	2201      	movs	r2, #1
 80023d4:	705a      	strb	r2, [r3, #1]

		break;
 80023d6:	bf00      	nop
	}

}
 80023d8:	bf00      	nop
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	f3af 8000 	nop.w
 80023e0:	464f6faa 	.word	0x464f6faa
 80023e4:	3f8199cb 	.word	0x3f8199cb
 80023e8:	20000f1d 	.word	0x20000f1d
 80023ec:	2000026f 	.word	0x2000026f
 80023f0:	20000f22 	.word	0x20000f22
 80023f4:	20000f1c 	.word	0x20000f1c
 80023f8:	20000e3c 	.word	0x20000e3c
 80023fc:	20000d48 	.word	0x20000d48
 8002400:	20000f20 	.word	0x20000f20
 8002404:	20000e14 	.word	0x20000e14
 8002408:	20000f0c 	.word	0x20000f0c
 800240c:	20000f21 	.word	0x20000f21
 8002410:	20000f28 	.word	0x20000f28
 8002414:	20000f24 	.word	0x20000f24
 8002418:	20000270 	.word	0x20000270
 800241c:	20000e84 	.word	0x20000e84

08002420 <endEffectorPick>:

void endEffectorPick() {
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0

	switch (endEffectorState) {
 8002424:	4b2d      	ldr	r3, [pc, #180]	; (80024dc <endEffectorPick+0xbc>)
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	2b03      	cmp	r3, #3
 800242a:	d855      	bhi.n	80024d8 <endEffectorPick+0xb8>
 800242c:	a201      	add	r2, pc, #4	; (adr r2, 8002434 <endEffectorPick+0x14>)
 800242e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002432:	bf00      	nop
 8002434:	08002445 	.word	0x08002445
 8002438:	08002461 	.word	0x08002461
 800243c:	08002493 	.word	0x08002493
 8002440:	080024af 	.word	0x080024af
	case 0:
		endEffectorControl(endEffector.gripperWork, 1); // GRIPPER ON
 8002444:	4b26      	ldr	r3, [pc, #152]	; (80024e0 <endEffectorPick+0xc0>)
 8002446:	789b      	ldrb	r3, [r3, #2]
 8002448:	2101      	movs	r1, #1
 800244a:	4618      	mov	r0, r3
 800244c:	f001 ff42 	bl	80042d4 <endEffectorControl>
		if (readStatus[0] == 0b100) {
 8002450:	4b24      	ldr	r3, [pc, #144]	; (80024e4 <endEffectorPick+0xc4>)
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	2b04      	cmp	r3, #4
 8002456:	d13a      	bne.n	80024ce <endEffectorPick+0xae>
			endEffectorState = 1;
 8002458:	4b20      	ldr	r3, [pc, #128]	; (80024dc <endEffectorPick+0xbc>)
 800245a:	2201      	movs	r2, #1
 800245c:	701a      	strb	r2, [r3, #0]
		}
		break;
 800245e:	e036      	b.n	80024ce <endEffectorPick+0xae>
	case 1:
		endEffectorControl(endEffector.gripperPickAndPlace, 1); // PICK UP
 8002460:	4b1f      	ldr	r3, [pc, #124]	; (80024e0 <endEffectorPick+0xc0>)
 8002462:	78db      	ldrb	r3, [r3, #3]
 8002464:	2101      	movs	r1, #1
 8002466:	4618      	mov	r0, r3
 8002468:	f001 ff34 	bl	80042d4 <endEffectorControl>
		if (readStatus[0] == 0b0111) {
 800246c:	4b1d      	ldr	r3, [pc, #116]	; (80024e4 <endEffectorPick+0xc4>)
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	2b07      	cmp	r3, #7
 8002472:	d103      	bne.n	800247c <endEffectorPick+0x5c>
			endEffectorState = 2;
 8002474:	4b19      	ldr	r3, [pc, #100]	; (80024dc <endEffectorPick+0xbc>)
 8002476:	2202      	movs	r2, #2
 8002478:	701a      	strb	r2, [r3, #0]
		} else if (readStatus[0] != 0b0101) {
			endEffectorControl(endEffector.gripperPickAndPlace, 1); // PICK UP
		}
		break;
 800247a:	e02a      	b.n	80024d2 <endEffectorPick+0xb2>
		} else if (readStatus[0] != 0b0101) {
 800247c:	4b19      	ldr	r3, [pc, #100]	; (80024e4 <endEffectorPick+0xc4>)
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	2b05      	cmp	r3, #5
 8002482:	d026      	beq.n	80024d2 <endEffectorPick+0xb2>
			endEffectorControl(endEffector.gripperPickAndPlace, 1); // PICK UP
 8002484:	4b16      	ldr	r3, [pc, #88]	; (80024e0 <endEffectorPick+0xc0>)
 8002486:	78db      	ldrb	r3, [r3, #3]
 8002488:	2101      	movs	r1, #1
 800248a:	4618      	mov	r0, r3
 800248c:	f001 ff22 	bl	80042d4 <endEffectorControl>
		break;
 8002490:	e01f      	b.n	80024d2 <endEffectorPick+0xb2>

		break;
	case 2:
		endEffectorControl(endEffector.gripperWork, 0); // GRIPPER OFF
 8002492:	4b13      	ldr	r3, [pc, #76]	; (80024e0 <endEffectorPick+0xc0>)
 8002494:	789b      	ldrb	r3, [r3, #2]
 8002496:	2100      	movs	r1, #0
 8002498:	4618      	mov	r0, r3
 800249a:	f001 ff1b 	bl	80042d4 <endEffectorControl>
		if (readStatus[0] == 0b011) {
 800249e:	4b11      	ldr	r3, [pc, #68]	; (80024e4 <endEffectorPick+0xc4>)
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	2b03      	cmp	r3, #3
 80024a4:	d117      	bne.n	80024d6 <endEffectorPick+0xb6>
			endEffectorState = 3;
 80024a6:	4b0d      	ldr	r3, [pc, #52]	; (80024dc <endEffectorPick+0xbc>)
 80024a8:	2203      	movs	r2, #3
 80024aa:	701a      	strb	r2, [r3, #0]
		}
		break;
 80024ac:	e013      	b.n	80024d6 <endEffectorPick+0xb6>
	case 3:
		runTrayModeCase = 4;
 80024ae:	4b0e      	ldr	r3, [pc, #56]	; (80024e8 <endEffectorPick+0xc8>)
 80024b0:	2204      	movs	r2, #4
 80024b2:	701a      	strb	r2, [r3, #0]
		endEffectorState = 0;
 80024b4:	4b09      	ldr	r3, [pc, #36]	; (80024dc <endEffectorPick+0xbc>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	701a      	strb	r2, [r3, #0]
		endEffectorPicking = 0;
 80024ba:	4b0c      	ldr	r3, [pc, #48]	; (80024ec <endEffectorPick+0xcc>)
 80024bc:	2200      	movs	r2, #0
 80024be:	701a      	strb	r2, [r3, #0]
		x[0] = 0;
 80024c0:	4b0b      	ldr	r3, [pc, #44]	; (80024f0 <endEffectorPick+0xd0>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	701a      	strb	r2, [r3, #0]
		x2 = 0;
 80024c6:	4b0b      	ldr	r3, [pc, #44]	; (80024f4 <endEffectorPick+0xd4>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	701a      	strb	r2, [r3, #0]
		break;
 80024cc:	e004      	b.n	80024d8 <endEffectorPick+0xb8>
		break;
 80024ce:	bf00      	nop
 80024d0:	e002      	b.n	80024d8 <endEffectorPick+0xb8>
		break;
 80024d2:	bf00      	nop
 80024d4:	e000      	b.n	80024d8 <endEffectorPick+0xb8>
		break;
 80024d6:	bf00      	nop
	}
}
 80024d8:	bf00      	nop
 80024da:	bd80      	pop	{r7, pc}
 80024dc:	20000f1a 	.word	0x20000f1a
 80024e0:	20000268 	.word	0x20000268
 80024e4:	20000f10 	.word	0x20000f10
 80024e8:	20000f1d 	.word	0x20000f1d
 80024ec:	20000f1e 	.word	0x20000f1e
 80024f0:	20000f24 	.word	0x20000f24
 80024f4:	20000f28 	.word	0x20000f28

080024f8 <endEffectorPlace>:

void endEffectorPlace() {
 80024f8:	b580      	push	{r7, lr}
 80024fa:	af00      	add	r7, sp, #0
	switch (endEffectorState) {
 80024fc:	4b33      	ldr	r3, [pc, #204]	; (80025cc <endEffectorPlace+0xd4>)
 80024fe:	781b      	ldrb	r3, [r3, #0]
 8002500:	2b03      	cmp	r3, #3
 8002502:	d861      	bhi.n	80025c8 <endEffectorPlace+0xd0>
 8002504:	a201      	add	r2, pc, #4	; (adr r2, 800250c <endEffectorPlace+0x14>)
 8002506:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800250a:	bf00      	nop
 800250c:	0800251d 	.word	0x0800251d
 8002510:	08002539 	.word	0x08002539
 8002514:	0800255f 	.word	0x0800255f
 8002518:	0800257b 	.word	0x0800257b
	case 0:
		endEffectorControl(endEffector.gripperWork, 1); // GRIPPER ON
 800251c:	4b2c      	ldr	r3, [pc, #176]	; (80025d0 <endEffectorPlace+0xd8>)
 800251e:	789b      	ldrb	r3, [r3, #2]
 8002520:	2101      	movs	r1, #1
 8002522:	4618      	mov	r0, r3
 8002524:	f001 fed6 	bl	80042d4 <endEffectorControl>
		if (readStatus[0] == 0b111) {
 8002528:	4b2a      	ldr	r3, [pc, #168]	; (80025d4 <endEffectorPlace+0xdc>)
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	2b07      	cmp	r3, #7
 800252e:	d144      	bne.n	80025ba <endEffectorPlace+0xc2>
			endEffectorState = 1;
 8002530:	4b26      	ldr	r3, [pc, #152]	; (80025cc <endEffectorPlace+0xd4>)
 8002532:	2201      	movs	r2, #1
 8002534:	701a      	strb	r2, [r3, #0]
		}
		break;
 8002536:	e040      	b.n	80025ba <endEffectorPlace+0xc2>
	case 1:
//		endEffectorControl(endEffector.gripperPickAndPlace, 0); // PICK DOWN
//		if (readStatus[0] == 0b0100) {
//			endEffectorState = 2;
//		}
		if (readStatus[0] == 0b0100) {
 8002538:	4b26      	ldr	r3, [pc, #152]	; (80025d4 <endEffectorPlace+0xdc>)
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	2b04      	cmp	r3, #4
 800253e:	d103      	bne.n	8002548 <endEffectorPlace+0x50>
			endEffectorState = 2;
 8002540:	4b22      	ldr	r3, [pc, #136]	; (80025cc <endEffectorPlace+0xd4>)
 8002542:	2202      	movs	r2, #2
 8002544:	701a      	strb	r2, [r3, #0]
		} else if (readStatus[0] != 0b110) {
			endEffectorControl(endEffector.gripperPickAndPlace, 0); // PICK DOWN
		}
		break;
 8002546:	e03a      	b.n	80025be <endEffectorPlace+0xc6>
		} else if (readStatus[0] != 0b110) {
 8002548:	4b22      	ldr	r3, [pc, #136]	; (80025d4 <endEffectorPlace+0xdc>)
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	2b06      	cmp	r3, #6
 800254e:	d036      	beq.n	80025be <endEffectorPlace+0xc6>
			endEffectorControl(endEffector.gripperPickAndPlace, 0); // PICK DOWN
 8002550:	4b1f      	ldr	r3, [pc, #124]	; (80025d0 <endEffectorPlace+0xd8>)
 8002552:	78db      	ldrb	r3, [r3, #3]
 8002554:	2100      	movs	r1, #0
 8002556:	4618      	mov	r0, r3
 8002558:	f001 febc 	bl	80042d4 <endEffectorControl>
		break;
 800255c:	e02f      	b.n	80025be <endEffectorPlace+0xc6>
	case 2:
		endEffectorControl(endEffector.gripperWork, 0); // GRIPPER OFF
 800255e:	4b1c      	ldr	r3, [pc, #112]	; (80025d0 <endEffectorPlace+0xd8>)
 8002560:	789b      	ldrb	r3, [r3, #2]
 8002562:	2100      	movs	r1, #0
 8002564:	4618      	mov	r0, r3
 8002566:	f001 feb5 	bl	80042d4 <endEffectorControl>
		if (readStatus[0] == 0b0000) {
 800256a:	4b1a      	ldr	r3, [pc, #104]	; (80025d4 <endEffectorPlace+0xdc>)
 800256c:	781b      	ldrb	r3, [r3, #0]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d127      	bne.n	80025c2 <endEffectorPlace+0xca>
			endEffectorState = 3;
 8002572:	4b16      	ldr	r3, [pc, #88]	; (80025cc <endEffectorPlace+0xd4>)
 8002574:	2203      	movs	r2, #3
 8002576:	701a      	strb	r2, [r3, #0]
		}
		break;
 8002578:	e023      	b.n	80025c2 <endEffectorPlace+0xca>
	case 3:
		runTrayModeCase = 1;
 800257a:	4b17      	ldr	r3, [pc, #92]	; (80025d8 <endEffectorPlace+0xe0>)
 800257c:	2201      	movs	r2, #1
 800257e:	701a      	strb	r2, [r3, #0]
		endEffectorState = 0;
 8002580:	4b12      	ldr	r3, [pc, #72]	; (80025cc <endEffectorPlace+0xd4>)
 8002582:	2200      	movs	r2, #0
 8002584:	701a      	strb	r2, [r3, #0]
		endEffectorPicking = 0;
 8002586:	4b15      	ldr	r3, [pc, #84]	; (80025dc <endEffectorPlace+0xe4>)
 8002588:	2200      	movs	r2, #0
 800258a:	701a      	strb	r2, [r3, #0]
		pathComplete += 1;
 800258c:	4b14      	ldr	r3, [pc, #80]	; (80025e0 <endEffectorPlace+0xe8>)
 800258e:	781b      	ldrb	r3, [r3, #0]
 8002590:	3301      	adds	r3, #1
 8002592:	b2da      	uxtb	r2, r3
 8002594:	4b12      	ldr	r3, [pc, #72]	; (80025e0 <endEffectorPlace+0xe8>)
 8002596:	701a      	strb	r2, [r3, #0]
		x[1] = 0;
 8002598:	4b12      	ldr	r3, [pc, #72]	; (80025e4 <endEffectorPlace+0xec>)
 800259a:	2200      	movs	r2, #0
 800259c:	705a      	strb	r2, [r3, #1]
		x2 = 0;
 800259e:	4b12      	ldr	r3, [pc, #72]	; (80025e8 <endEffectorPlace+0xf0>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	701a      	strb	r2, [r3, #0]
		if (pathComplete == 9) { // PUT IN SWITCH CASE
 80025a4:	4b0e      	ldr	r3, [pc, #56]	; (80025e0 <endEffectorPlace+0xe8>)
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	2b09      	cmp	r3, #9
 80025aa:	d10c      	bne.n	80025c6 <endEffectorPlace+0xce>
			// setHome();
			pathComplete = 0;
 80025ac:	4b0c      	ldr	r3, [pc, #48]	; (80025e0 <endEffectorPlace+0xe8>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	701a      	strb	r2, [r3, #0]
			runTrayModeCase = 0;
 80025b2:	4b09      	ldr	r3, [pc, #36]	; (80025d8 <endEffectorPlace+0xe0>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	701a      	strb	r2, [r3, #0]
		}
		break;
 80025b8:	e005      	b.n	80025c6 <endEffectorPlace+0xce>
		break;
 80025ba:	bf00      	nop
 80025bc:	e004      	b.n	80025c8 <endEffectorPlace+0xd0>
		break;
 80025be:	bf00      	nop
 80025c0:	e002      	b.n	80025c8 <endEffectorPlace+0xd0>
		break;
 80025c2:	bf00      	nop
 80025c4:	e000      	b.n	80025c8 <endEffectorPlace+0xd0>
		break;
 80025c6:	bf00      	nop
	}

}
 80025c8:	bf00      	nop
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	20000f1a 	.word	0x20000f1a
 80025d0:	20000268 	.word	0x20000268
 80025d4:	20000f10 	.word	0x20000f10
 80025d8:	20000f1d 	.word	0x20000f1d
 80025dc:	20000f1e 	.word	0x20000f1e
 80025e0:	20000f1c 	.word	0x20000f1c
 80025e4:	20000f24 	.word	0x20000f24
 80025e8:	20000f28 	.word	0x20000f28

080025ec <setMotor>:
void setMotor() {
 80025ec:	b580      	push	{r7, lr}
 80025ee:	af00      	add	r7, sp, #0
	if (dirAxisY) {
 80025f0:	4b0d      	ldr	r3, [pc, #52]	; (8002628 <setMotor+0x3c>)
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d005      	beq.n	8002604 <setMotor+0x18>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 80025f8:	2201      	movs	r2, #1
 80025fa:	2140      	movs	r1, #64	; 0x40
 80025fc:	480b      	ldr	r0, [pc, #44]	; (800262c <setMotor+0x40>)
 80025fe:	f003 fe1f 	bl	8006240 <HAL_GPIO_WritePin>
 8002602:	e004      	b.n	800260e <setMotor+0x22>
	} else {
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8002604:	2200      	movs	r2, #0
 8002606:	2140      	movs	r1, #64	; 0x40
 8002608:	4808      	ldr	r0, [pc, #32]	; (800262c <setMotor+0x40>)
 800260a:	f003 fe19 	bl	8006240 <HAL_GPIO_WritePin>
	}
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, duty);
 800260e:	4b08      	ldr	r3, [pc, #32]	; (8002630 <setMotor+0x44>)
 8002610:	edd3 7a00 	vldr	s15, [r3]
 8002614:	4b07      	ldr	r3, [pc, #28]	; (8002634 <setMotor+0x48>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800261c:	ee17 2a90 	vmov	r2, s15
 8002620:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002622:	bf00      	nop
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	20000244 	.word	0x20000244
 800262c:	40020800 	.word	0x40020800
 8002630:	20000e0c 	.word	0x20000e0c
 8002634:	20000418 	.word	0x20000418

08002638 <readEncoder>:

void readEncoder() {
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
	QEIReadRaw = __HAL_TIM_GET_COUNTER(&htim5);
 800263c:	4b08      	ldr	r3, [pc, #32]	; (8002660 <readEncoder+0x28>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002642:	461a      	mov	r2, r3
 8002644:	4b07      	ldr	r3, [pc, #28]	; (8002664 <readEncoder+0x2c>)
 8002646:	601a      	str	r2, [r3, #0]
	QEIReadModified = QEIReadRaw - QEIHome;
 8002648:	4b06      	ldr	r3, [pc, #24]	; (8002664 <readEncoder+0x2c>)
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	4b06      	ldr	r3, [pc, #24]	; (8002668 <readEncoder+0x30>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	1ad3      	subs	r3, r2, r3
 8002652:	4a06      	ldr	r2, [pc, #24]	; (800266c <readEncoder+0x34>)
 8002654:	6013      	str	r3, [r2, #0]
}
 8002656:	bf00      	nop
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr
 8002660:	20000634 	.word	0x20000634
 8002664:	20000e10 	.word	0x20000e10
 8002668:	20000e18 	.word	0x20000e18
 800266c:	20000e14 	.word	0x20000e14

08002670 <setHome>:

void setHome() {
 8002670:	b580      	push	{r7, lr}
 8002672:	af00      	add	r7, sp, #0

	switch (myHomeState) {
 8002674:	4b30      	ldr	r3, [pc, #192]	; (8002738 <setHome+0xc8>)
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	2b03      	cmp	r3, #3
 800267a:	d85a      	bhi.n	8002732 <setHome+0xc2>
 800267c:	a201      	add	r2, pc, #4	; (adr r2, 8002684 <setHome+0x14>)
 800267e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002682:	bf00      	nop
 8002684:	08002695 	.word	0x08002695
 8002688:	080026bd 	.word	0x080026bd
 800268c:	080026e7 	.word	0x080026e7
 8002690:	080026fb 	.word	0x080026fb
	case 0:
		if (photoSig[0]) // Motor Photo Sensor
 8002694:	4b29      	ldr	r3, [pc, #164]	; (800273c <setHome+0xcc>)
 8002696:	781b      	ldrb	r3, [r3, #0]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d003      	beq.n	80026a4 <setHome+0x34>
		{
			myHomeState = 1;
 800269c:	4b26      	ldr	r3, [pc, #152]	; (8002738 <setHome+0xc8>)
 800269e:	2201      	movs	r2, #1
 80026a0:	701a      	strb	r2, [r3, #0]
			dirAxisY = 0;
			duty = 240;
			setMotor();
			myHomeState = 1;
		}
		break;
 80026a2:	e046      	b.n	8002732 <setHome+0xc2>
			dirAxisY = 0;
 80026a4:	4b26      	ldr	r3, [pc, #152]	; (8002740 <setHome+0xd0>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	701a      	strb	r2, [r3, #0]
			duty = 240;
 80026aa:	4b26      	ldr	r3, [pc, #152]	; (8002744 <setHome+0xd4>)
 80026ac:	4a26      	ldr	r2, [pc, #152]	; (8002748 <setHome+0xd8>)
 80026ae:	601a      	str	r2, [r3, #0]
			setMotor();
 80026b0:	f7ff ff9c 	bl	80025ec <setMotor>
			myHomeState = 1;
 80026b4:	4b20      	ldr	r3, [pc, #128]	; (8002738 <setHome+0xc8>)
 80026b6:	2201      	movs	r2, #1
 80026b8:	701a      	strb	r2, [r3, #0]
		break;
 80026ba:	e03a      	b.n	8002732 <setHome+0xc2>
	case 1:
		if (photoSig[0]) // Motor Photo Sensor
 80026bc:	4b1f      	ldr	r3, [pc, #124]	; (800273c <setHome+0xcc>)
 80026be:	781b      	ldrb	r3, [r3, #0]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d008      	beq.n	80026d6 <setHome+0x66>
		{
			dirAxisY = 1;
 80026c4:	4b1e      	ldr	r3, [pc, #120]	; (8002740 <setHome+0xd0>)
 80026c6:	2201      	movs	r2, #1
 80026c8:	701a      	strb	r2, [r3, #0]
			duty = 240;
 80026ca:	4b1e      	ldr	r3, [pc, #120]	; (8002744 <setHome+0xd4>)
 80026cc:	4a1e      	ldr	r2, [pc, #120]	; (8002748 <setHome+0xd8>)
 80026ce:	601a      	str	r2, [r3, #0]
			setMotor();
 80026d0:	f7ff ff8c 	bl	80025ec <setMotor>
		} else if (photoSig[1]) // Center Photo Sensor
		{
			myHomeState = 2;
		}
		break;
 80026d4:	e02a      	b.n	800272c <setHome+0xbc>
		} else if (photoSig[1]) // Center Photo Sensor
 80026d6:	4b19      	ldr	r3, [pc, #100]	; (800273c <setHome+0xcc>)
 80026d8:	785b      	ldrb	r3, [r3, #1]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d026      	beq.n	800272c <setHome+0xbc>
			myHomeState = 2;
 80026de:	4b16      	ldr	r3, [pc, #88]	; (8002738 <setHome+0xc8>)
 80026e0:	2202      	movs	r2, #2
 80026e2:	701a      	strb	r2, [r3, #0]
		break;
 80026e4:	e022      	b.n	800272c <setHome+0xbc>
	case 2:
		duty = 0;
 80026e6:	4b17      	ldr	r3, [pc, #92]	; (8002744 <setHome+0xd4>)
 80026e8:	f04f 0200 	mov.w	r2, #0
 80026ec:	601a      	str	r2, [r3, #0]
		setMotor();
 80026ee:	f7ff ff7d 	bl	80025ec <setMotor>
		myHomeState = 3;
 80026f2:	4b11      	ldr	r3, [pc, #68]	; (8002738 <setHome+0xc8>)
 80026f4:	2203      	movs	r2, #3
 80026f6:	701a      	strb	r2, [r3, #0]
		break;
 80026f8:	e01b      	b.n	8002732 <setHome+0xc2>
	case 3:
		QEIHome = QEIReadRaw;
 80026fa:	4b14      	ldr	r3, [pc, #80]	; (800274c <setHome+0xdc>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a14      	ldr	r2, [pc, #80]	; (8002750 <setHome+0xe0>)
 8002700:	6013      	str	r3, [r2, #0]
		startSetHome = 0;
 8002702:	4b14      	ldr	r3, [pc, #80]	; (8002754 <setHome+0xe4>)
 8002704:	2200      	movs	r2, #0
 8002706:	701a      	strb	r2, [r3, #0]
		myHomeState = 0;
 8002708:	4b0b      	ldr	r3, [pc, #44]	; (8002738 <setHome+0xc8>)
 800270a:	2200      	movs	r2, #0
 800270c:	701a      	strb	r2, [r3, #0]
		registerFrame[16].U16 = 0; // RESET : y-axis Moving Status
 800270e:	4b12      	ldr	r3, [pc, #72]	; (8002758 <setHome+0xe8>)
 8002710:	2200      	movs	r2, #0
 8002712:	841a      	strh	r2, [r3, #32]
		mmActPos = 0;
 8002714:	4b11      	ldr	r3, [pc, #68]	; (800275c <setHome+0xec>)
 8002716:	f04f 0200 	mov.w	r2, #0
 800271a:	601a      	str	r2, [r3, #0]
		if (startRunTray) {
 800271c:	4b10      	ldr	r3, [pc, #64]	; (8002760 <setHome+0xf0>)
 800271e:	781b      	ldrb	r3, [r3, #0]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d005      	beq.n	8002730 <setHome+0xc0>
			runTrayModeCase = 1;
 8002724:	4b0f      	ldr	r3, [pc, #60]	; (8002764 <setHome+0xf4>)
 8002726:	2201      	movs	r2, #1
 8002728:	701a      	strb	r2, [r3, #0]
		}
		break;
 800272a:	e001      	b.n	8002730 <setHome+0xc0>
		break;
 800272c:	bf00      	nop
 800272e:	e000      	b.n	8002732 <setHome+0xc2>
		break;
 8002730:	bf00      	nop

	}

}
 8002732:	bf00      	nop
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	20000f08 	.word	0x20000f08
 800273c:	20000e38 	.word	0x20000e38
 8002740:	20000244 	.word	0x20000244
 8002744:	20000e0c 	.word	0x20000e0c
 8002748:	43700000 	.word	0x43700000
 800274c:	20000e10 	.word	0x20000e10
 8002750:	20000e18 	.word	0x20000e18
 8002754:	20000264 	.word	0x20000264
 8002758:	20000d48 	.word	0x20000d48
 800275c:	20000e1c 	.word	0x20000e1c
 8002760:	20000f1b 	.word	0x20000f1b
 8002764:	20000f1d 	.word	0x20000f1d

08002768 <onlyPositionControl>:
	}
	prePos = mmActPos;
	setMotor();
}

void onlyPositionControl(float initPos, float targetPos) {
 8002768:	b5b0      	push	{r4, r5, r7, lr}
 800276a:	b086      	sub	sp, #24
 800276c:	af00      	add	r7, sp, #0
 800276e:	ed87 0a01 	vstr	s0, [r7, #4]
 8002772:	edc7 0a00 	vstr	s1, [r7]
	calculationTraj result = trapezoidalTraj(initPos, targetPos);
 8002776:	f107 0308 	add.w	r3, r7, #8
 800277a:	edd7 0a00 	vldr	s1, [r7]
 800277e:	ed97 0a01 	vldr	s0, [r7, #4]
 8002782:	4618      	mov	r0, r3
 8002784:	f000 fafc 	bl	8002d80 <trapezoidalTraj>

	switch (PIDCase) {
 8002788:	4b95      	ldr	r3, [pc, #596]	; (80029e0 <onlyPositionControl+0x278>)
 800278a:	781b      	ldrb	r3, [r3, #0]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d003      	beq.n	8002798 <onlyPositionControl+0x30>
 8002790:	2b01      	cmp	r3, #1
 8002792:	f000 80ea 	beq.w	800296a <onlyPositionControl+0x202>

		}
		break;
	}

}
 8002796:	e110      	b.n	80029ba <onlyPositionControl+0x252>
		mmActPos = QEIReadModified * (2 * 3.14159 * 11.205 / 8192);
 8002798:	4b92      	ldr	r3, [pc, #584]	; (80029e4 <onlyPositionControl+0x27c>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4618      	mov	r0, r3
 800279e:	f7fd fe6d 	bl	800047c <__aeabi_i2d>
 80027a2:	a389      	add	r3, pc, #548	; (adr r3, 80029c8 <onlyPositionControl+0x260>)
 80027a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027a8:	f7fd fed2 	bl	8000550 <__aeabi_dmul>
 80027ac:	4602      	mov	r2, r0
 80027ae:	460b      	mov	r3, r1
 80027b0:	4610      	mov	r0, r2
 80027b2:	4619      	mov	r1, r3
 80027b4:	f7fe f9a4 	bl	8000b00 <__aeabi_d2f>
 80027b8:	4603      	mov	r3, r0
 80027ba:	4a8b      	ldr	r2, [pc, #556]	; (80029e8 <onlyPositionControl+0x280>)
 80027bc:	6013      	str	r3, [r2, #0]
		mmActVel = (mmActPos - prePos) / 0.001;
 80027be:	4b8a      	ldr	r3, [pc, #552]	; (80029e8 <onlyPositionControl+0x280>)
 80027c0:	ed93 7a00 	vldr	s14, [r3]
 80027c4:	4b89      	ldr	r3, [pc, #548]	; (80029ec <onlyPositionControl+0x284>)
 80027c6:	edd3 7a00 	vldr	s15, [r3]
 80027ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027ce:	ee17 0a90 	vmov	r0, s15
 80027d2:	f7fd fe65 	bl	80004a0 <__aeabi_f2d>
 80027d6:	a37e      	add	r3, pc, #504	; (adr r3, 80029d0 <onlyPositionControl+0x268>)
 80027d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027dc:	f7fd ffe2 	bl	80007a4 <__aeabi_ddiv>
 80027e0:	4602      	mov	r2, r0
 80027e2:	460b      	mov	r3, r1
 80027e4:	4610      	mov	r0, r2
 80027e6:	4619      	mov	r1, r3
 80027e8:	f7fe f98a 	bl	8000b00 <__aeabi_d2f>
 80027ec:	4603      	mov	r3, r0
 80027ee:	4a80      	ldr	r2, [pc, #512]	; (80029f0 <onlyPositionControl+0x288>)
 80027f0:	6013      	str	r3, [r2, #0]
		mmActAcc = (mmActVel - preVel) / 0.001;
 80027f2:	4b7f      	ldr	r3, [pc, #508]	; (80029f0 <onlyPositionControl+0x288>)
 80027f4:	ed93 7a00 	vldr	s14, [r3]
 80027f8:	4b7e      	ldr	r3, [pc, #504]	; (80029f4 <onlyPositionControl+0x28c>)
 80027fa:	edd3 7a00 	vldr	s15, [r3]
 80027fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002802:	ee17 0a90 	vmov	r0, s15
 8002806:	f7fd fe4b 	bl	80004a0 <__aeabi_f2d>
 800280a:	a371      	add	r3, pc, #452	; (adr r3, 80029d0 <onlyPositionControl+0x268>)
 800280c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002810:	f7fd ffc8 	bl	80007a4 <__aeabi_ddiv>
 8002814:	4602      	mov	r2, r0
 8002816:	460b      	mov	r3, r1
 8002818:	4610      	mov	r0, r2
 800281a:	4619      	mov	r1, r3
 800281c:	f7fe f970 	bl	8000b00 <__aeabi_d2f>
 8002820:	4603      	mov	r3, r0
 8002822:	4a75      	ldr	r2, [pc, #468]	; (80029f8 <onlyPositionControl+0x290>)
 8002824:	6013      	str	r3, [r2, #0]
		mmError = result.posTraj - mmActPos;
 8002826:	ed97 7a02 	vldr	s14, [r7, #8]
 800282a:	4b6f      	ldr	r3, [pc, #444]	; (80029e8 <onlyPositionControl+0x280>)
 800282c:	edd3 7a00 	vldr	s15, [r3]
 8002830:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002834:	4b71      	ldr	r3, [pc, #452]	; (80029fc <onlyPositionControl+0x294>)
 8002836:	edc3 7a00 	vstr	s15, [r3]
		positionPID.eIntegral = positionPID.eIntegral + (mmError * 0.001);
 800283a:	4b71      	ldr	r3, [pc, #452]	; (8002a00 <onlyPositionControl+0x298>)
 800283c:	68db      	ldr	r3, [r3, #12]
 800283e:	4618      	mov	r0, r3
 8002840:	f7fd fe2e 	bl	80004a0 <__aeabi_f2d>
 8002844:	4604      	mov	r4, r0
 8002846:	460d      	mov	r5, r1
 8002848:	4b6c      	ldr	r3, [pc, #432]	; (80029fc <onlyPositionControl+0x294>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4618      	mov	r0, r3
 800284e:	f7fd fe27 	bl	80004a0 <__aeabi_f2d>
 8002852:	a35f      	add	r3, pc, #380	; (adr r3, 80029d0 <onlyPositionControl+0x268>)
 8002854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002858:	f7fd fe7a 	bl	8000550 <__aeabi_dmul>
 800285c:	4602      	mov	r2, r0
 800285e:	460b      	mov	r3, r1
 8002860:	4620      	mov	r0, r4
 8002862:	4629      	mov	r1, r5
 8002864:	f7fd fcbe 	bl	80001e4 <__adddf3>
 8002868:	4602      	mov	r2, r0
 800286a:	460b      	mov	r3, r1
 800286c:	4610      	mov	r0, r2
 800286e:	4619      	mov	r1, r3
 8002870:	f7fe f946 	bl	8000b00 <__aeabi_d2f>
 8002874:	4603      	mov	r3, r0
 8002876:	4a62      	ldr	r2, [pc, #392]	; (8002a00 <onlyPositionControl+0x298>)
 8002878:	60d3      	str	r3, [r2, #12]
		duty = (positionPID.pTerm * mmError)
 800287a:	4b61      	ldr	r3, [pc, #388]	; (8002a00 <onlyPositionControl+0x298>)
 800287c:	ed93 7a00 	vldr	s14, [r3]
 8002880:	4b5e      	ldr	r3, [pc, #376]	; (80029fc <onlyPositionControl+0x294>)
 8002882:	edd3 7a00 	vldr	s15, [r3]
 8002886:	ee27 7a27 	vmul.f32	s14, s14, s15
				+ (positionPID.iTerm * positionPID.eIntegral);
 800288a:	4b5d      	ldr	r3, [pc, #372]	; (8002a00 <onlyPositionControl+0x298>)
 800288c:	edd3 6a01 	vldr	s13, [r3, #4]
 8002890:	4b5b      	ldr	r3, [pc, #364]	; (8002a00 <onlyPositionControl+0x298>)
 8002892:	edd3 7a03 	vldr	s15, [r3, #12]
 8002896:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800289a:	ee77 7a27 	vadd.f32	s15, s14, s15
		duty = (positionPID.pTerm * mmError)
 800289e:	4b59      	ldr	r3, [pc, #356]	; (8002a04 <onlyPositionControl+0x29c>)
 80028a0:	edc3 7a00 	vstr	s15, [r3]
		if (duty < 0) {
 80028a4:	4b57      	ldr	r3, [pc, #348]	; (8002a04 <onlyPositionControl+0x29c>)
 80028a6:	edd3 7a00 	vldr	s15, [r3]
 80028aa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80028ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028b2:	d50b      	bpl.n	80028cc <onlyPositionControl+0x164>
			dirAxisY = 0;
 80028b4:	4b54      	ldr	r3, [pc, #336]	; (8002a08 <onlyPositionControl+0x2a0>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	701a      	strb	r2, [r3, #0]
			duty = (-1) * duty;
 80028ba:	4b52      	ldr	r3, [pc, #328]	; (8002a04 <onlyPositionControl+0x29c>)
 80028bc:	edd3 7a00 	vldr	s15, [r3]
 80028c0:	eef1 7a67 	vneg.f32	s15, s15
 80028c4:	4b4f      	ldr	r3, [pc, #316]	; (8002a04 <onlyPositionControl+0x29c>)
 80028c6:	edc3 7a00 	vstr	s15, [r3]
 80028ca:	e002      	b.n	80028d2 <onlyPositionControl+0x16a>
			dirAxisY = 1;
 80028cc:	4b4e      	ldr	r3, [pc, #312]	; (8002a08 <onlyPositionControl+0x2a0>)
 80028ce:	2201      	movs	r2, #1
 80028d0:	701a      	strb	r2, [r3, #0]
		if (duty > 1000) {
 80028d2:	4b4c      	ldr	r3, [pc, #304]	; (8002a04 <onlyPositionControl+0x29c>)
 80028d4:	edd3 7a00 	vldr	s15, [r3]
 80028d8:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8002a0c <onlyPositionControl+0x2a4>
 80028dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028e4:	dd03      	ble.n	80028ee <onlyPositionControl+0x186>
			duty = 1000;
 80028e6:	4b47      	ldr	r3, [pc, #284]	; (8002a04 <onlyPositionControl+0x29c>)
 80028e8:	4a49      	ldr	r2, [pc, #292]	; (8002a10 <onlyPositionControl+0x2a8>)
 80028ea:	601a      	str	r2, [r3, #0]
 80028ec:	e00d      	b.n	800290a <onlyPositionControl+0x1a2>
		} else if (duty <= 300) {
 80028ee:	4b45      	ldr	r3, [pc, #276]	; (8002a04 <onlyPositionControl+0x29c>)
 80028f0:	edd3 7a00 	vldr	s15, [r3]
 80028f4:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8002a14 <onlyPositionControl+0x2ac>
 80028f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002900:	d803      	bhi.n	800290a <onlyPositionControl+0x1a2>
			duty = 0;
 8002902:	4b40      	ldr	r3, [pc, #256]	; (8002a04 <onlyPositionControl+0x29c>)
 8002904:	f04f 0200 	mov.w	r2, #0
 8002908:	601a      	str	r2, [r3, #0]
		setMotor();
 800290a:	f7ff fe6f 	bl	80025ec <setMotor>
		prePos = mmActPos;
 800290e:	4b36      	ldr	r3, [pc, #216]	; (80029e8 <onlyPositionControl+0x280>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a36      	ldr	r2, [pc, #216]	; (80029ec <onlyPositionControl+0x284>)
 8002914:	6013      	str	r3, [r2, #0]
		preVel = mmActVel;
 8002916:	4b36      	ldr	r3, [pc, #216]	; (80029f0 <onlyPositionControl+0x288>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4a36      	ldr	r2, [pc, #216]	; (80029f4 <onlyPositionControl+0x28c>)
 800291c:	6013      	str	r3, [r2, #0]
		finalPIDChecky = result.velTraj;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	4a3d      	ldr	r2, [pc, #244]	; (8002a18 <onlyPositionControl+0x2b0>)
 8002922:	6013      	str	r3, [r2, #0]
		if (fabs(mmError) <= 0.1 && result.velTraj == 0.0 && passInit) {
 8002924:	4b35      	ldr	r3, [pc, #212]	; (80029fc <onlyPositionControl+0x294>)
 8002926:	edd3 7a00 	vldr	s15, [r3]
 800292a:	eef0 7ae7 	vabs.f32	s15, s15
 800292e:	ee17 0a90 	vmov	r0, s15
 8002932:	f7fd fdb5 	bl	80004a0 <__aeabi_f2d>
 8002936:	a328      	add	r3, pc, #160	; (adr r3, 80029d8 <onlyPositionControl+0x270>)
 8002938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800293c:	f7fe f884 	bl	8000a48 <__aeabi_dcmple>
 8002940:	4603      	mov	r3, r0
 8002942:	2b00      	cmp	r3, #0
 8002944:	d00d      	beq.n	8002962 <onlyPositionControl+0x1fa>
 8002946:	edd7 7a03 	vldr	s15, [r7, #12]
 800294a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800294e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002952:	d106      	bne.n	8002962 <onlyPositionControl+0x1fa>
 8002954:	4b31      	ldr	r3, [pc, #196]	; (8002a1c <onlyPositionControl+0x2b4>)
 8002956:	781b      	ldrb	r3, [r3, #0]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d002      	beq.n	8002962 <onlyPositionControl+0x1fa>
			PIDCase = 1;
 800295c:	4b20      	ldr	r3, [pc, #128]	; (80029e0 <onlyPositionControl+0x278>)
 800295e:	2201      	movs	r2, #1
 8002960:	701a      	strb	r2, [r3, #0]
		passInit = 1;
 8002962:	4b2e      	ldr	r3, [pc, #184]	; (8002a1c <onlyPositionControl+0x2b4>)
 8002964:	2201      	movs	r2, #1
 8002966:	701a      	strb	r2, [r3, #0]
		break;
 8002968:	e027      	b.n	80029ba <onlyPositionControl+0x252>
		if (runTrayModeCase == 2) {
 800296a:	4b2d      	ldr	r3, [pc, #180]	; (8002a20 <onlyPositionControl+0x2b8>)
 800296c:	781b      	ldrb	r3, [r3, #0]
 800296e:	2b02      	cmp	r3, #2
 8002970:	d10f      	bne.n	8002992 <onlyPositionControl+0x22a>
			runTrayModeCase = 3;
 8002972:	4b2b      	ldr	r3, [pc, #172]	; (8002a20 <onlyPositionControl+0x2b8>)
 8002974:	2203      	movs	r2, #3
 8002976:	701a      	strb	r2, [r3, #0]
			passInit = 0;
 8002978:	4b28      	ldr	r3, [pc, #160]	; (8002a1c <onlyPositionControl+0x2b4>)
 800297a:	2200      	movs	r2, #0
 800297c:	701a      	strb	r2, [r3, #0]
			PIDCase = 0;
 800297e:	4b18      	ldr	r3, [pc, #96]	; (80029e0 <onlyPositionControl+0x278>)
 8002980:	2200      	movs	r2, #0
 8002982:	701a      	strb	r2, [r3, #0]
			duty = 0;
 8002984:	4b1f      	ldr	r3, [pc, #124]	; (8002a04 <onlyPositionControl+0x29c>)
 8002986:	f04f 0200 	mov.w	r2, #0
 800298a:	601a      	str	r2, [r3, #0]
			setMotor();
 800298c:	f7ff fe2e 	bl	80025ec <setMotor>
		break;
 8002990:	e012      	b.n	80029b8 <onlyPositionControl+0x250>
		} else if (runTrayModeCase == 5) {
 8002992:	4b23      	ldr	r3, [pc, #140]	; (8002a20 <onlyPositionControl+0x2b8>)
 8002994:	781b      	ldrb	r3, [r3, #0]
 8002996:	2b05      	cmp	r3, #5
 8002998:	d10e      	bne.n	80029b8 <onlyPositionControl+0x250>
			runTrayModeCase = 6;
 800299a:	4b21      	ldr	r3, [pc, #132]	; (8002a20 <onlyPositionControl+0x2b8>)
 800299c:	2206      	movs	r2, #6
 800299e:	701a      	strb	r2, [r3, #0]
			passInit = 0;
 80029a0:	4b1e      	ldr	r3, [pc, #120]	; (8002a1c <onlyPositionControl+0x2b4>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	701a      	strb	r2, [r3, #0]
			PIDCase = 0;
 80029a6:	4b0e      	ldr	r3, [pc, #56]	; (80029e0 <onlyPositionControl+0x278>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	701a      	strb	r2, [r3, #0]
			duty = 0;
 80029ac:	4b15      	ldr	r3, [pc, #84]	; (8002a04 <onlyPositionControl+0x29c>)
 80029ae:	f04f 0200 	mov.w	r2, #0
 80029b2:	601a      	str	r2, [r3, #0]
			setMotor();
 80029b4:	f7ff fe1a 	bl	80025ec <setMotor>
		break;
 80029b8:	bf00      	nop
}
 80029ba:	bf00      	nop
 80029bc:	3718      	adds	r7, #24
 80029be:	46bd      	mov	sp, r7
 80029c0:	bdb0      	pop	{r4, r5, r7, pc}
 80029c2:	bf00      	nop
 80029c4:	f3af 8000 	nop.w
 80029c8:	464f6faa 	.word	0x464f6faa
 80029cc:	3f8199cb 	.word	0x3f8199cb
 80029d0:	d2f1a9fc 	.word	0xd2f1a9fc
 80029d4:	3f50624d 	.word	0x3f50624d
 80029d8:	9999999a 	.word	0x9999999a
 80029dc:	3fb99999 	.word	0x3fb99999
 80029e0:	20000f22 	.word	0x20000f22
 80029e4:	20000e14 	.word	0x20000e14
 80029e8:	20000e1c 	.word	0x20000e1c
 80029ec:	20000e2c 	.word	0x20000e2c
 80029f0:	20000e24 	.word	0x20000e24
 80029f4:	20000e30 	.word	0x20000e30
 80029f8:	20000e28 	.word	0x20000e28
 80029fc:	20000e20 	.word	0x20000e20
 8002a00:	20000248 	.word	0x20000248
 8002a04:	20000e0c 	.word	0x20000e0c
 8002a08:	20000244 	.word	0x20000244
 8002a0c:	447a0000 	.word	0x447a0000
 8002a10:	447a0000 	.word	0x447a0000
 8002a14:	43960000 	.word	0x43960000
 8002a18:	20000f2c 	.word	0x20000f2c
 8002a1c:	20000f20 	.word	0x20000f20
 8002a20:	20000f1d 	.word	0x20000f1d
 8002a24:	00000000 	.word	0x00000000

08002a28 <onlyPositionControlPointMode>:

void onlyPositionControlPointMode(float initPos, float targetPos) {
 8002a28:	b5b0      	push	{r4, r5, r7, lr}
 8002a2a:	b086      	sub	sp, #24
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	ed87 0a01 	vstr	s0, [r7, #4]
 8002a32:	edc7 0a00 	vstr	s1, [r7]
	calculationTraj result = trapezoidalTraj(initPos, targetPos);
 8002a36:	f107 0308 	add.w	r3, r7, #8
 8002a3a:	edd7 0a00 	vldr	s1, [r7]
 8002a3e:	ed97 0a01 	vldr	s0, [r7, #4]
 8002a42:	4618      	mov	r0, r3
 8002a44:	f000 f99c 	bl	8002d80 <trapezoidalTraj>

	mmActPos = QEIReadModified * (2 * 3.14159 * 11.205 / 8192);
 8002a48:	4b69      	ldr	r3, [pc, #420]	; (8002bf0 <onlyPositionControlPointMode+0x1c8>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f7fd fd15 	bl	800047c <__aeabi_i2d>
 8002a52:	a363      	add	r3, pc, #396	; (adr r3, 8002be0 <onlyPositionControlPointMode+0x1b8>)
 8002a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a58:	f7fd fd7a 	bl	8000550 <__aeabi_dmul>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	460b      	mov	r3, r1
 8002a60:	4610      	mov	r0, r2
 8002a62:	4619      	mov	r1, r3
 8002a64:	f7fe f84c 	bl	8000b00 <__aeabi_d2f>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	4a62      	ldr	r2, [pc, #392]	; (8002bf4 <onlyPositionControlPointMode+0x1cc>)
 8002a6c:	6013      	str	r3, [r2, #0]
	mmActVel = (mmActPos - prePos) / 0.001;
 8002a6e:	4b61      	ldr	r3, [pc, #388]	; (8002bf4 <onlyPositionControlPointMode+0x1cc>)
 8002a70:	ed93 7a00 	vldr	s14, [r3]
 8002a74:	4b60      	ldr	r3, [pc, #384]	; (8002bf8 <onlyPositionControlPointMode+0x1d0>)
 8002a76:	edd3 7a00 	vldr	s15, [r3]
 8002a7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a7e:	ee17 0a90 	vmov	r0, s15
 8002a82:	f7fd fd0d 	bl	80004a0 <__aeabi_f2d>
 8002a86:	a358      	add	r3, pc, #352	; (adr r3, 8002be8 <onlyPositionControlPointMode+0x1c0>)
 8002a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a8c:	f7fd fe8a 	bl	80007a4 <__aeabi_ddiv>
 8002a90:	4602      	mov	r2, r0
 8002a92:	460b      	mov	r3, r1
 8002a94:	4610      	mov	r0, r2
 8002a96:	4619      	mov	r1, r3
 8002a98:	f7fe f832 	bl	8000b00 <__aeabi_d2f>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	4a57      	ldr	r2, [pc, #348]	; (8002bfc <onlyPositionControlPointMode+0x1d4>)
 8002aa0:	6013      	str	r3, [r2, #0]
	mmActAcc = (mmActVel - preVel) / 0.001;
 8002aa2:	4b56      	ldr	r3, [pc, #344]	; (8002bfc <onlyPositionControlPointMode+0x1d4>)
 8002aa4:	ed93 7a00 	vldr	s14, [r3]
 8002aa8:	4b55      	ldr	r3, [pc, #340]	; (8002c00 <onlyPositionControlPointMode+0x1d8>)
 8002aaa:	edd3 7a00 	vldr	s15, [r3]
 8002aae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ab2:	ee17 0a90 	vmov	r0, s15
 8002ab6:	f7fd fcf3 	bl	80004a0 <__aeabi_f2d>
 8002aba:	a34b      	add	r3, pc, #300	; (adr r3, 8002be8 <onlyPositionControlPointMode+0x1c0>)
 8002abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ac0:	f7fd fe70 	bl	80007a4 <__aeabi_ddiv>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	460b      	mov	r3, r1
 8002ac8:	4610      	mov	r0, r2
 8002aca:	4619      	mov	r1, r3
 8002acc:	f7fe f818 	bl	8000b00 <__aeabi_d2f>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	4a4c      	ldr	r2, [pc, #304]	; (8002c04 <onlyPositionControlPointMode+0x1dc>)
 8002ad4:	6013      	str	r3, [r2, #0]

	mmError = result.posTraj - mmActPos;
 8002ad6:	ed97 7a02 	vldr	s14, [r7, #8]
 8002ada:	4b46      	ldr	r3, [pc, #280]	; (8002bf4 <onlyPositionControlPointMode+0x1cc>)
 8002adc:	edd3 7a00 	vldr	s15, [r3]
 8002ae0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ae4:	4b48      	ldr	r3, [pc, #288]	; (8002c08 <onlyPositionControlPointMode+0x1e0>)
 8002ae6:	edc3 7a00 	vstr	s15, [r3]
	positionPID.eIntegral = positionPID.eIntegral + (mmError * 0.001);
 8002aea:	4b48      	ldr	r3, [pc, #288]	; (8002c0c <onlyPositionControlPointMode+0x1e4>)
 8002aec:	68db      	ldr	r3, [r3, #12]
 8002aee:	4618      	mov	r0, r3
 8002af0:	f7fd fcd6 	bl	80004a0 <__aeabi_f2d>
 8002af4:	4604      	mov	r4, r0
 8002af6:	460d      	mov	r5, r1
 8002af8:	4b43      	ldr	r3, [pc, #268]	; (8002c08 <onlyPositionControlPointMode+0x1e0>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4618      	mov	r0, r3
 8002afe:	f7fd fccf 	bl	80004a0 <__aeabi_f2d>
 8002b02:	a339      	add	r3, pc, #228	; (adr r3, 8002be8 <onlyPositionControlPointMode+0x1c0>)
 8002b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b08:	f7fd fd22 	bl	8000550 <__aeabi_dmul>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	460b      	mov	r3, r1
 8002b10:	4620      	mov	r0, r4
 8002b12:	4629      	mov	r1, r5
 8002b14:	f7fd fb66 	bl	80001e4 <__adddf3>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	460b      	mov	r3, r1
 8002b1c:	4610      	mov	r0, r2
 8002b1e:	4619      	mov	r1, r3
 8002b20:	f7fd ffee 	bl	8000b00 <__aeabi_d2f>
 8002b24:	4603      	mov	r3, r0
 8002b26:	4a39      	ldr	r2, [pc, #228]	; (8002c0c <onlyPositionControlPointMode+0x1e4>)
 8002b28:	60d3      	str	r3, [r2, #12]
	duty = (positionPID.pTerm * mmError)
 8002b2a:	4b38      	ldr	r3, [pc, #224]	; (8002c0c <onlyPositionControlPointMode+0x1e4>)
 8002b2c:	ed93 7a00 	vldr	s14, [r3]
 8002b30:	4b35      	ldr	r3, [pc, #212]	; (8002c08 <onlyPositionControlPointMode+0x1e0>)
 8002b32:	edd3 7a00 	vldr	s15, [r3]
 8002b36:	ee27 7a27 	vmul.f32	s14, s14, s15
			+ (positionPID.iTerm * positionPID.eIntegral);
 8002b3a:	4b34      	ldr	r3, [pc, #208]	; (8002c0c <onlyPositionControlPointMode+0x1e4>)
 8002b3c:	edd3 6a01 	vldr	s13, [r3, #4]
 8002b40:	4b32      	ldr	r3, [pc, #200]	; (8002c0c <onlyPositionControlPointMode+0x1e4>)
 8002b42:	edd3 7a03 	vldr	s15, [r3, #12]
 8002b46:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b4a:	ee77 7a27 	vadd.f32	s15, s14, s15
	duty = (positionPID.pTerm * mmError)
 8002b4e:	4b30      	ldr	r3, [pc, #192]	; (8002c10 <onlyPositionControlPointMode+0x1e8>)
 8002b50:	edc3 7a00 	vstr	s15, [r3]
	if (duty < 0) {
 8002b54:	4b2e      	ldr	r3, [pc, #184]	; (8002c10 <onlyPositionControlPointMode+0x1e8>)
 8002b56:	edd3 7a00 	vldr	s15, [r3]
 8002b5a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002b5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b62:	d50b      	bpl.n	8002b7c <onlyPositionControlPointMode+0x154>
		dirAxisY = 0;
 8002b64:	4b2b      	ldr	r3, [pc, #172]	; (8002c14 <onlyPositionControlPointMode+0x1ec>)
 8002b66:	2200      	movs	r2, #0
 8002b68:	701a      	strb	r2, [r3, #0]
		duty = (-1) * duty;
 8002b6a:	4b29      	ldr	r3, [pc, #164]	; (8002c10 <onlyPositionControlPointMode+0x1e8>)
 8002b6c:	edd3 7a00 	vldr	s15, [r3]
 8002b70:	eef1 7a67 	vneg.f32	s15, s15
 8002b74:	4b26      	ldr	r3, [pc, #152]	; (8002c10 <onlyPositionControlPointMode+0x1e8>)
 8002b76:	edc3 7a00 	vstr	s15, [r3]
 8002b7a:	e002      	b.n	8002b82 <onlyPositionControlPointMode+0x15a>
	} else {
		dirAxisY = 1;
 8002b7c:	4b25      	ldr	r3, [pc, #148]	; (8002c14 <onlyPositionControlPointMode+0x1ec>)
 8002b7e:	2201      	movs	r2, #1
 8002b80:	701a      	strb	r2, [r3, #0]
	}
	if (duty > 1000) {
 8002b82:	4b23      	ldr	r3, [pc, #140]	; (8002c10 <onlyPositionControlPointMode+0x1e8>)
 8002b84:	edd3 7a00 	vldr	s15, [r3]
 8002b88:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8002c18 <onlyPositionControlPointMode+0x1f0>
 8002b8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b94:	dd03      	ble.n	8002b9e <onlyPositionControlPointMode+0x176>
		duty = 1000;
 8002b96:	4b1e      	ldr	r3, [pc, #120]	; (8002c10 <onlyPositionControlPointMode+0x1e8>)
 8002b98:	4a20      	ldr	r2, [pc, #128]	; (8002c1c <onlyPositionControlPointMode+0x1f4>)
 8002b9a:	601a      	str	r2, [r3, #0]
 8002b9c:	e00d      	b.n	8002bba <onlyPositionControlPointMode+0x192>
	} else if (duty <= 300) {
 8002b9e:	4b1c      	ldr	r3, [pc, #112]	; (8002c10 <onlyPositionControlPointMode+0x1e8>)
 8002ba0:	edd3 7a00 	vldr	s15, [r3]
 8002ba4:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8002c20 <onlyPositionControlPointMode+0x1f8>
 8002ba8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bb0:	d803      	bhi.n	8002bba <onlyPositionControlPointMode+0x192>
		duty = 0;
 8002bb2:	4b17      	ldr	r3, [pc, #92]	; (8002c10 <onlyPositionControlPointMode+0x1e8>)
 8002bb4:	f04f 0200 	mov.w	r2, #0
 8002bb8:	601a      	str	r2, [r3, #0]
	}

	setMotor();
 8002bba:	f7ff fd17 	bl	80025ec <setMotor>

	prePos = mmActPos;
 8002bbe:	4b0d      	ldr	r3, [pc, #52]	; (8002bf4 <onlyPositionControlPointMode+0x1cc>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a0d      	ldr	r2, [pc, #52]	; (8002bf8 <onlyPositionControlPointMode+0x1d0>)
 8002bc4:	6013      	str	r3, [r2, #0]
	preVel = mmActVel;
 8002bc6:	4b0d      	ldr	r3, [pc, #52]	; (8002bfc <onlyPositionControlPointMode+0x1d4>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a0d      	ldr	r2, [pc, #52]	; (8002c00 <onlyPositionControlPointMode+0x1d8>)
 8002bcc:	6013      	str	r3, [r2, #0]
	finalPIDChecky = result.posTraj;
 8002bce:	68bb      	ldr	r3, [r7, #8]
 8002bd0:	4a14      	ldr	r2, [pc, #80]	; (8002c24 <onlyPositionControlPointMode+0x1fc>)
 8002bd2:	6013      	str	r3, [r2, #0]

}
 8002bd4:	bf00      	nop
 8002bd6:	3718      	adds	r7, #24
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bdb0      	pop	{r4, r5, r7, pc}
 8002bdc:	f3af 8000 	nop.w
 8002be0:	464f6faa 	.word	0x464f6faa
 8002be4:	3f8199cb 	.word	0x3f8199cb
 8002be8:	d2f1a9fc 	.word	0xd2f1a9fc
 8002bec:	3f50624d 	.word	0x3f50624d
 8002bf0:	20000e14 	.word	0x20000e14
 8002bf4:	20000e1c 	.word	0x20000e1c
 8002bf8:	20000e2c 	.word	0x20000e2c
 8002bfc:	20000e24 	.word	0x20000e24
 8002c00:	20000e30 	.word	0x20000e30
 8002c04:	20000e28 	.word	0x20000e28
 8002c08:	20000e20 	.word	0x20000e20
 8002c0c:	20000248 	.word	0x20000248
 8002c10:	20000e0c 	.word	0x20000e0c
 8002c14:	20000244 	.word	0x20000244
 8002c18:	447a0000 	.word	0x447a0000
 8002c1c:	447a0000 	.word	0x447a0000
 8002c20:	43960000 	.word	0x43960000
 8002c24:	20000f2c 	.word	0x20000f2c

08002c28 <jogAxisY>:
void jogAxisY() {
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	af00      	add	r7, sp, #0
	refYPos = buffer[0].subdata.yAxis;
 8002c2c:	4b39      	ldr	r3, [pc, #228]	; (8002d14 <jogAxisY+0xec>)
 8002c2e:	885b      	ldrh	r3, [r3, #2]
 8002c30:	ee07 3a90 	vmov	s15, r3
 8002c34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c38:	4b37      	ldr	r3, [pc, #220]	; (8002d18 <jogAxisY+0xf0>)
 8002c3a:	edc3 7a00 	vstr	s15, [r3]
	if (refYPos > 2500) {
 8002c3e:	4b36      	ldr	r3, [pc, #216]	; (8002d18 <jogAxisY+0xf0>)
 8002c40:	edd3 7a00 	vldr	s15, [r3]
 8002c44:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8002d1c <jogAxisY+0xf4>
 8002c48:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c50:	dd03      	ble.n	8002c5a <jogAxisY+0x32>
		dirAxisY = 1;
 8002c52:	4b33      	ldr	r3, [pc, #204]	; (8002d20 <jogAxisY+0xf8>)
 8002c54:	2201      	movs	r2, #1
 8002c56:	701a      	strb	r2, [r3, #0]
 8002c58:	e00c      	b.n	8002c74 <jogAxisY+0x4c>
	} else if (refYPos < 1500) {
 8002c5a:	4b2f      	ldr	r3, [pc, #188]	; (8002d18 <jogAxisY+0xf0>)
 8002c5c:	edd3 7a00 	vldr	s15, [r3]
 8002c60:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8002d24 <jogAxisY+0xfc>
 8002c64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c6c:	d502      	bpl.n	8002c74 <jogAxisY+0x4c>
		dirAxisY = 0;
 8002c6e:	4b2c      	ldr	r3, [pc, #176]	; (8002d20 <jogAxisY+0xf8>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	701a      	strb	r2, [r3, #0]
	}
	if (refYPos > 3600 || refYPos < 100) {
 8002c74:	4b28      	ldr	r3, [pc, #160]	; (8002d18 <jogAxisY+0xf0>)
 8002c76:	edd3 7a00 	vldr	s15, [r3]
 8002c7a:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8002d28 <jogAxisY+0x100>
 8002c7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c86:	dc09      	bgt.n	8002c9c <jogAxisY+0x74>
 8002c88:	4b23      	ldr	r3, [pc, #140]	; (8002d18 <jogAxisY+0xf0>)
 8002c8a:	edd3 7a00 	vldr	s15, [r3]
 8002c8e:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8002d2c <jogAxisY+0x104>
 8002c92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c9a:	d503      	bpl.n	8002ca4 <jogAxisY+0x7c>
		duty = 330;
 8002c9c:	4b24      	ldr	r3, [pc, #144]	; (8002d30 <jogAxisY+0x108>)
 8002c9e:	4a25      	ldr	r2, [pc, #148]	; (8002d34 <jogAxisY+0x10c>)
 8002ca0:	601a      	str	r2, [r3, #0]
 8002ca2:	e033      	b.n	8002d0c <jogAxisY+0xe4>
	} else if (refYPos > 2500 && refYPos <= 3600) {
 8002ca4:	4b1c      	ldr	r3, [pc, #112]	; (8002d18 <jogAxisY+0xf0>)
 8002ca6:	edd3 7a00 	vldr	s15, [r3]
 8002caa:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8002d1c <jogAxisY+0xf4>
 8002cae:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cb6:	dd0d      	ble.n	8002cd4 <jogAxisY+0xac>
 8002cb8:	4b17      	ldr	r3, [pc, #92]	; (8002d18 <jogAxisY+0xf0>)
 8002cba:	edd3 7a00 	vldr	s15, [r3]
 8002cbe:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8002d28 <jogAxisY+0x100>
 8002cc2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cca:	d803      	bhi.n	8002cd4 <jogAxisY+0xac>
		duty = 300;
 8002ccc:	4b18      	ldr	r3, [pc, #96]	; (8002d30 <jogAxisY+0x108>)
 8002cce:	4a1a      	ldr	r2, [pc, #104]	; (8002d38 <jogAxisY+0x110>)
 8002cd0:	601a      	str	r2, [r3, #0]
 8002cd2:	e01b      	b.n	8002d0c <jogAxisY+0xe4>
	}

	else if (refYPos > 100 && refYPos <= 1500) {
 8002cd4:	4b10      	ldr	r3, [pc, #64]	; (8002d18 <jogAxisY+0xf0>)
 8002cd6:	edd3 7a00 	vldr	s15, [r3]
 8002cda:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8002d2c <jogAxisY+0x104>
 8002cde:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ce6:	dd0d      	ble.n	8002d04 <jogAxisY+0xdc>
 8002ce8:	4b0b      	ldr	r3, [pc, #44]	; (8002d18 <jogAxisY+0xf0>)
 8002cea:	edd3 7a00 	vldr	s15, [r3]
 8002cee:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8002d24 <jogAxisY+0xfc>
 8002cf2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cfa:	d803      	bhi.n	8002d04 <jogAxisY+0xdc>
		duty = 300;
 8002cfc:	4b0c      	ldr	r3, [pc, #48]	; (8002d30 <jogAxisY+0x108>)
 8002cfe:	4a0e      	ldr	r2, [pc, #56]	; (8002d38 <jogAxisY+0x110>)
 8002d00:	601a      	str	r2, [r3, #0]
 8002d02:	e003      	b.n	8002d0c <jogAxisY+0xe4>
	} else {
		duty = 0;
 8002d04:	4b0a      	ldr	r3, [pc, #40]	; (8002d30 <jogAxisY+0x108>)
 8002d06:	f04f 0200 	mov.w	r2, #0
 8002d0a:	601a      	str	r2, [r3, #0]
	}
	setMotor();
 8002d0c:	f7ff fc6e 	bl	80025ec <setMotor>

}
 8002d10:	bf00      	nop
 8002d12:	bd80      	pop	{r7, pc}
 8002d14:	20000ddc 	.word	0x20000ddc
 8002d18:	20000224 	.word	0x20000224
 8002d1c:	451c4000 	.word	0x451c4000
 8002d20:	20000244 	.word	0x20000244
 8002d24:	44bb8000 	.word	0x44bb8000
 8002d28:	45610000 	.word	0x45610000
 8002d2c:	42c80000 	.word	0x42c80000
 8002d30:	20000e0c 	.word	0x20000e0c
 8002d34:	43a50000 	.word	0x43a50000
 8002d38:	43960000 	.word	0x43960000

08002d3c <photoDetect>:
//	}
//	setMotor();
//
//}

void photoDetect() {
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	af00      	add	r7, sp, #0
	photoSig[0] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5);  // MOTOR Photo Sensor
 8002d40:	2120      	movs	r1, #32
 8002d42:	480d      	ldr	r0, [pc, #52]	; (8002d78 <photoDetect+0x3c>)
 8002d44:	f003 fa64 	bl	8006210 <HAL_GPIO_ReadPin>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	461a      	mov	r2, r3
 8002d4c:	4b0b      	ldr	r3, [pc, #44]	; (8002d7c <photoDetect+0x40>)
 8002d4e:	701a      	strb	r2, [r3, #0]
	photoSig[1] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14); // CENTER Photo Sensor
 8002d50:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002d54:	4808      	ldr	r0, [pc, #32]	; (8002d78 <photoDetect+0x3c>)
 8002d56:	f003 fa5b 	bl	8006210 <HAL_GPIO_ReadPin>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	4b07      	ldr	r3, [pc, #28]	; (8002d7c <photoDetect+0x40>)
 8002d60:	705a      	strb	r2, [r3, #1]
	photoSig[2] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9);  // ENCODER Photo Sensor
 8002d62:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d66:	4804      	ldr	r0, [pc, #16]	; (8002d78 <photoDetect+0x3c>)
 8002d68:	f003 fa52 	bl	8006210 <HAL_GPIO_ReadPin>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	461a      	mov	r2, r3
 8002d70:	4b02      	ldr	r3, [pc, #8]	; (8002d7c <photoDetect+0x40>)
 8002d72:	709a      	strb	r2, [r3, #2]
}
 8002d74:	bf00      	nop
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	40020400 	.word	0x40020400
 8002d7c:	20000e38 	.word	0x20000e38

08002d80 <trapezoidalTraj>:

calculationTraj trapezoidalTraj(float qi, float qf) {
 8002d80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d84:	b096      	sub	sp, #88	; 0x58
 8002d86:	af00      	add	r7, sp, #0
 8002d88:	60f8      	str	r0, [r7, #12]
 8002d8a:	ed87 0a02 	vstr	s0, [r7, #8]
 8002d8e:	edc7 0a01 	vstr	s1, [r7, #4]
	calculationTraj result;

	float diffPos = abs(qf - qi);
 8002d92:	ed97 7a01 	vldr	s14, [r7, #4]
 8002d96:	edd7 7a02 	vldr	s15, [r7, #8]
 8002d9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d9e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002da2:	ee17 3a90 	vmov	r3, s15
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	bfb8      	it	lt
 8002daa:	425b      	neglt	r3, r3
 8002dac:	ee07 3a90 	vmov	s15, r3
 8002db0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002db4:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
	int8_t handleMinus = (qf - qi) / diffPos;
 8002db8:	ed97 7a01 	vldr	s14, [r7, #4]
 8002dbc:	edd7 7a02 	vldr	s15, [r7, #8]
 8002dc0:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002dc4:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8002dc8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002dcc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002dd0:	edc7 7a00 	vstr	s15, [r7]
 8002dd4:	783b      	ldrb	r3, [r7, #0]
 8002dd6:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
	float timeTrapSeg1 = qdm / qddm;
 8002dda:	4bb3      	ldr	r3, [pc, #716]	; (80030a8 <trapezoidalTraj+0x328>)
 8002ddc:	edd3 6a00 	vldr	s13, [r3]
 8002de0:	4bb2      	ldr	r3, [pc, #712]	; (80030ac <trapezoidalTraj+0x32c>)
 8002de2:	ed93 7a00 	vldr	s14, [r3]
 8002de6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002dea:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
	float timeTriSeg1 = pow((diffPos / qddm), 0.5);
 8002dee:	4baf      	ldr	r3, [pc, #700]	; (80030ac <trapezoidalTraj+0x32c>)
 8002df0:	edd3 7a00 	vldr	s15, [r3]
 8002df4:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8002df8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002dfc:	ee16 0a90 	vmov	r0, s13
 8002e00:	f7fd fb4e 	bl	80004a0 <__aeabi_f2d>
 8002e04:	4602      	mov	r2, r0
 8002e06:	460b      	mov	r3, r1
 8002e08:	ed9f 1ba5 	vldr	d1, [pc, #660]	; 80030a0 <trapezoidalTraj+0x320>
 8002e0c:	ec43 2b10 	vmov	d0, r2, r3
 8002e10:	f009 fc48 	bl	800c6a4 <pow>
 8002e14:	ec53 2b10 	vmov	r2, r3, d0
 8002e18:	4610      	mov	r0, r2
 8002e1a:	4619      	mov	r1, r3
 8002e1c:	f7fd fe70 	bl	8000b00 <__aeabi_d2f>
 8002e20:	4603      	mov	r3, r0
 8002e22:	64bb      	str	r3, [r7, #72]	; 0x48

	if (timeTriSeg1 < timeTrapSeg1) // triangle shape
 8002e24:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8002e28:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8002e2c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e34:	f140 8140 	bpl.w	80030b8 <trapezoidalTraj+0x338>
			{
		float qTriSeg1 = 0.5 * qddm * timeTriSeg1 * timeTriSeg1;
 8002e38:	4b9c      	ldr	r3, [pc, #624]	; (80030ac <trapezoidalTraj+0x32c>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f7fd fb2f 	bl	80004a0 <__aeabi_f2d>
 8002e42:	f04f 0200 	mov.w	r2, #0
 8002e46:	4b9a      	ldr	r3, [pc, #616]	; (80030b0 <trapezoidalTraj+0x330>)
 8002e48:	f7fd fb82 	bl	8000550 <__aeabi_dmul>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	460b      	mov	r3, r1
 8002e50:	4614      	mov	r4, r2
 8002e52:	461d      	mov	r5, r3
 8002e54:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8002e56:	f7fd fb23 	bl	80004a0 <__aeabi_f2d>
 8002e5a:	4602      	mov	r2, r0
 8002e5c:	460b      	mov	r3, r1
 8002e5e:	4620      	mov	r0, r4
 8002e60:	4629      	mov	r1, r5
 8002e62:	f7fd fb75 	bl	8000550 <__aeabi_dmul>
 8002e66:	4602      	mov	r2, r0
 8002e68:	460b      	mov	r3, r1
 8002e6a:	4614      	mov	r4, r2
 8002e6c:	461d      	mov	r5, r3
 8002e6e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8002e70:	f7fd fb16 	bl	80004a0 <__aeabi_f2d>
 8002e74:	4602      	mov	r2, r0
 8002e76:	460b      	mov	r3, r1
 8002e78:	4620      	mov	r0, r4
 8002e7a:	4629      	mov	r1, r5
 8002e7c:	f7fd fb68 	bl	8000550 <__aeabi_dmul>
 8002e80:	4602      	mov	r2, r0
 8002e82:	460b      	mov	r3, r1
 8002e84:	4610      	mov	r0, r2
 8002e86:	4619      	mov	r1, r3
 8002e88:	f7fd fe3a 	bl	8000b00 <__aeabi_d2f>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	62fb      	str	r3, [r7, #44]	; 0x2c
		float qdTriSeg1 = qddm * timeTriSeg1;
 8002e90:	4b86      	ldr	r3, [pc, #536]	; (80030ac <trapezoidalTraj+0x32c>)
 8002e92:	edd3 7a00 	vldr	s15, [r3]
 8002e96:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8002e9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e9e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
		if (actualTime <= timeTriSeg1) {
 8002ea2:	4b84      	ldr	r3, [pc, #528]	; (80030b4 <trapezoidalTraj+0x334>)
 8002ea4:	edd3 7a00 	vldr	s15, [r3]
 8002ea8:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8002eac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002eb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eb4:	db57      	blt.n	8002f66 <trapezoidalTraj+0x1e6>
			result.posTraj = qi
					+ (0.5 * qddm * actualTime * actualTime) * handleMinus;
 8002eb6:	68b8      	ldr	r0, [r7, #8]
 8002eb8:	f7fd faf2 	bl	80004a0 <__aeabi_f2d>
 8002ebc:	4604      	mov	r4, r0
 8002ebe:	460d      	mov	r5, r1
 8002ec0:	4b7a      	ldr	r3, [pc, #488]	; (80030ac <trapezoidalTraj+0x32c>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f7fd faeb 	bl	80004a0 <__aeabi_f2d>
 8002eca:	f04f 0200 	mov.w	r2, #0
 8002ece:	4b78      	ldr	r3, [pc, #480]	; (80030b0 <trapezoidalTraj+0x330>)
 8002ed0:	f7fd fb3e 	bl	8000550 <__aeabi_dmul>
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	460b      	mov	r3, r1
 8002ed8:	4690      	mov	r8, r2
 8002eda:	4699      	mov	r9, r3
 8002edc:	4b75      	ldr	r3, [pc, #468]	; (80030b4 <trapezoidalTraj+0x334>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f7fd fadd 	bl	80004a0 <__aeabi_f2d>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	460b      	mov	r3, r1
 8002eea:	4640      	mov	r0, r8
 8002eec:	4649      	mov	r1, r9
 8002eee:	f7fd fb2f 	bl	8000550 <__aeabi_dmul>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	460b      	mov	r3, r1
 8002ef6:	4690      	mov	r8, r2
 8002ef8:	4699      	mov	r9, r3
 8002efa:	4b6e      	ldr	r3, [pc, #440]	; (80030b4 <trapezoidalTraj+0x334>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4618      	mov	r0, r3
 8002f00:	f7fd face 	bl	80004a0 <__aeabi_f2d>
 8002f04:	4602      	mov	r2, r0
 8002f06:	460b      	mov	r3, r1
 8002f08:	4640      	mov	r0, r8
 8002f0a:	4649      	mov	r1, r9
 8002f0c:	f7fd fb20 	bl	8000550 <__aeabi_dmul>
 8002f10:	4602      	mov	r2, r0
 8002f12:	460b      	mov	r3, r1
 8002f14:	4690      	mov	r8, r2
 8002f16:	4699      	mov	r9, r3
 8002f18:	f997 3053 	ldrsb.w	r3, [r7, #83]	; 0x53
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f7fd faad 	bl	800047c <__aeabi_i2d>
 8002f22:	4602      	mov	r2, r0
 8002f24:	460b      	mov	r3, r1
 8002f26:	4640      	mov	r0, r8
 8002f28:	4649      	mov	r1, r9
 8002f2a:	f7fd fb11 	bl	8000550 <__aeabi_dmul>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	460b      	mov	r3, r1
 8002f32:	4620      	mov	r0, r4
 8002f34:	4629      	mov	r1, r5
 8002f36:	f7fd f955 	bl	80001e4 <__adddf3>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	460b      	mov	r3, r1
 8002f3e:	4610      	mov	r0, r2
 8002f40:	4619      	mov	r1, r3
 8002f42:	f7fd fddd 	bl	8000b00 <__aeabi_d2f>
 8002f46:	4603      	mov	r3, r0
			result.posTraj = qi
 8002f48:	617b      	str	r3, [r7, #20]
			result.velTraj = qddm * actualTime;
 8002f4a:	4b58      	ldr	r3, [pc, #352]	; (80030ac <trapezoidalTraj+0x32c>)
 8002f4c:	ed93 7a00 	vldr	s14, [r3]
 8002f50:	4b58      	ldr	r3, [pc, #352]	; (80030b4 <trapezoidalTraj+0x334>)
 8002f52:	edd3 7a00 	vldr	s15, [r3]
 8002f56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f5a:	edc7 7a06 	vstr	s15, [r7, #24]
			result.accTraj = qddm;
 8002f5e:	4b53      	ldr	r3, [pc, #332]	; (80030ac <trapezoidalTraj+0x32c>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	61fb      	str	r3, [r7, #28]
 8002f64:	e282      	b.n	800346c <trapezoidalTraj+0x6ec>
		}

		else if (actualTime > timeTriSeg1 && actualTime <= (timeTriSeg1 * 2)) {
 8002f66:	4b53      	ldr	r3, [pc, #332]	; (80030b4 <trapezoidalTraj+0x334>)
 8002f68:	edd3 7a00 	vldr	s15, [r3]
 8002f6c:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8002f70:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f78:	f140 8086 	bpl.w	8003088 <trapezoidalTraj+0x308>
 8002f7c:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002f80:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002f84:	4b4b      	ldr	r3, [pc, #300]	; (80030b4 <trapezoidalTraj+0x334>)
 8002f86:	edd3 7a00 	vldr	s15, [r3]
 8002f8a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f92:	db79      	blt.n	8003088 <trapezoidalTraj+0x308>
			float actualTimeSeg2 = actualTime - timeTriSeg1;
 8002f94:	4b47      	ldr	r3, [pc, #284]	; (80030b4 <trapezoidalTraj+0x334>)
 8002f96:	ed93 7a00 	vldr	s14, [r3]
 8002f9a:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002f9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fa2:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
			result.posTraj = qi
					+ (qTriSeg1 + (qdTriSeg1 * actualTimeSeg2)
 8002fa6:	68b8      	ldr	r0, [r7, #8]
 8002fa8:	f7fd fa7a 	bl	80004a0 <__aeabi_f2d>
 8002fac:	4604      	mov	r4, r0
 8002fae:	460d      	mov	r5, r1
 8002fb0:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8002fb4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002fb8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002fbc:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002fc0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fc4:	ee17 0a90 	vmov	r0, s15
 8002fc8:	f7fd fa6a 	bl	80004a0 <__aeabi_f2d>
 8002fcc:	4680      	mov	r8, r0
 8002fce:	4689      	mov	r9, r1
							- (0.5 * qddm * actualTimeSeg2 * actualTimeSeg2))
 8002fd0:	4b36      	ldr	r3, [pc, #216]	; (80030ac <trapezoidalTraj+0x32c>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f7fd fa63 	bl	80004a0 <__aeabi_f2d>
 8002fda:	f04f 0200 	mov.w	r2, #0
 8002fde:	4b34      	ldr	r3, [pc, #208]	; (80030b0 <trapezoidalTraj+0x330>)
 8002fe0:	f7fd fab6 	bl	8000550 <__aeabi_dmul>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	460b      	mov	r3, r1
 8002fe8:	4692      	mov	sl, r2
 8002fea:	469b      	mov	fp, r3
 8002fec:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002fee:	f7fd fa57 	bl	80004a0 <__aeabi_f2d>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	460b      	mov	r3, r1
 8002ff6:	4650      	mov	r0, sl
 8002ff8:	4659      	mov	r1, fp
 8002ffa:	f7fd faa9 	bl	8000550 <__aeabi_dmul>
 8002ffe:	4602      	mov	r2, r0
 8003000:	460b      	mov	r3, r1
 8003002:	4692      	mov	sl, r2
 8003004:	469b      	mov	fp, r3
 8003006:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003008:	f7fd fa4a 	bl	80004a0 <__aeabi_f2d>
 800300c:	4602      	mov	r2, r0
 800300e:	460b      	mov	r3, r1
 8003010:	4650      	mov	r0, sl
 8003012:	4659      	mov	r1, fp
 8003014:	f7fd fa9c 	bl	8000550 <__aeabi_dmul>
 8003018:	4602      	mov	r2, r0
 800301a:	460b      	mov	r3, r1
 800301c:	4640      	mov	r0, r8
 800301e:	4649      	mov	r1, r9
 8003020:	f7fd f8de 	bl	80001e0 <__aeabi_dsub>
 8003024:	4602      	mov	r2, r0
 8003026:	460b      	mov	r3, r1
 8003028:	4690      	mov	r8, r2
 800302a:	4699      	mov	r9, r3
							* handleMinus;
 800302c:	f997 3053 	ldrsb.w	r3, [r7, #83]	; 0x53
 8003030:	4618      	mov	r0, r3
 8003032:	f7fd fa23 	bl	800047c <__aeabi_i2d>
 8003036:	4602      	mov	r2, r0
 8003038:	460b      	mov	r3, r1
 800303a:	4640      	mov	r0, r8
 800303c:	4649      	mov	r1, r9
 800303e:	f7fd fa87 	bl	8000550 <__aeabi_dmul>
 8003042:	4602      	mov	r2, r0
 8003044:	460b      	mov	r3, r1
					+ (qTriSeg1 + (qdTriSeg1 * actualTimeSeg2)
 8003046:	4620      	mov	r0, r4
 8003048:	4629      	mov	r1, r5
 800304a:	f7fd f8cb 	bl	80001e4 <__adddf3>
 800304e:	4602      	mov	r2, r0
 8003050:	460b      	mov	r3, r1
 8003052:	4610      	mov	r0, r2
 8003054:	4619      	mov	r1, r3
 8003056:	f7fd fd53 	bl	8000b00 <__aeabi_d2f>
 800305a:	4603      	mov	r3, r0
			result.posTraj = qi
 800305c:	617b      	str	r3, [r7, #20]
			result.velTraj = qdTriSeg1 - (qddm * actualTimeSeg2);
 800305e:	4b13      	ldr	r3, [pc, #76]	; (80030ac <trapezoidalTraj+0x32c>)
 8003060:	ed93 7a00 	vldr	s14, [r3]
 8003064:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003068:	ee67 7a27 	vmul.f32	s15, s14, s15
 800306c:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003070:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003074:	edc7 7a06 	vstr	s15, [r7, #24]
			result.accTraj = -qddm;
 8003078:	4b0c      	ldr	r3, [pc, #48]	; (80030ac <trapezoidalTraj+0x32c>)
 800307a:	edd3 7a00 	vldr	s15, [r3]
 800307e:	eef1 7a67 	vneg.f32	s15, s15
 8003082:	edc7 7a07 	vstr	s15, [r7, #28]
		else if (actualTime > timeTriSeg1 && actualTime <= (timeTriSeg1 * 2)) {
 8003086:	e1f1      	b.n	800346c <trapezoidalTraj+0x6ec>
		}

		else {
			result.posTraj = qf;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	617b      	str	r3, [r7, #20]
			result.velTraj = 0;
 800308c:	f04f 0300 	mov.w	r3, #0
 8003090:	61bb      	str	r3, [r7, #24]
			result.accTraj = 0;
 8003092:	f04f 0300 	mov.w	r3, #0
 8003096:	61fb      	str	r3, [r7, #28]
 8003098:	e1e8      	b.n	800346c <trapezoidalTraj+0x6ec>
 800309a:	bf00      	nop
 800309c:	f3af 8000 	nop.w
 80030a0:	00000000 	.word	0x00000000
 80030a4:	3fe00000 	.word	0x3fe00000
 80030a8:	2000025c 	.word	0x2000025c
 80030ac:	20000258 	.word	0x20000258
 80030b0:	3fe00000 	.word	0x3fe00000
 80030b4:	20000260 	.word	0x20000260
	}

	else // trapezoidal shape
	{
		float timeTrapSeg2 = (diffPos
				- (2 * 0.5 * qddm * (timeTrapSeg1) * (timeTrapSeg1))) / qdm;
 80030b8:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80030ba:	f7fd f9f1 	bl	80004a0 <__aeabi_f2d>
 80030be:	4604      	mov	r4, r0
 80030c0:	460d      	mov	r5, r1
 80030c2:	4b90      	ldr	r3, [pc, #576]	; (8003304 <trapezoidalTraj+0x584>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4618      	mov	r0, r3
 80030c8:	f7fd f9ea 	bl	80004a0 <__aeabi_f2d>
 80030cc:	4680      	mov	r8, r0
 80030ce:	4689      	mov	r9, r1
 80030d0:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80030d2:	f7fd f9e5 	bl	80004a0 <__aeabi_f2d>
 80030d6:	4602      	mov	r2, r0
 80030d8:	460b      	mov	r3, r1
 80030da:	4640      	mov	r0, r8
 80030dc:	4649      	mov	r1, r9
 80030de:	f7fd fa37 	bl	8000550 <__aeabi_dmul>
 80030e2:	4602      	mov	r2, r0
 80030e4:	460b      	mov	r3, r1
 80030e6:	4690      	mov	r8, r2
 80030e8:	4699      	mov	r9, r3
 80030ea:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80030ec:	f7fd f9d8 	bl	80004a0 <__aeabi_f2d>
 80030f0:	4602      	mov	r2, r0
 80030f2:	460b      	mov	r3, r1
 80030f4:	4640      	mov	r0, r8
 80030f6:	4649      	mov	r1, r9
 80030f8:	f7fd fa2a 	bl	8000550 <__aeabi_dmul>
 80030fc:	4602      	mov	r2, r0
 80030fe:	460b      	mov	r3, r1
 8003100:	4620      	mov	r0, r4
 8003102:	4629      	mov	r1, r5
 8003104:	f7fd f86c 	bl	80001e0 <__aeabi_dsub>
 8003108:	4602      	mov	r2, r0
 800310a:	460b      	mov	r3, r1
 800310c:	4614      	mov	r4, r2
 800310e:	461d      	mov	r5, r3
 8003110:	4b7d      	ldr	r3, [pc, #500]	; (8003308 <trapezoidalTraj+0x588>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4618      	mov	r0, r3
 8003116:	f7fd f9c3 	bl	80004a0 <__aeabi_f2d>
 800311a:	4602      	mov	r2, r0
 800311c:	460b      	mov	r3, r1
 800311e:	4620      	mov	r0, r4
 8003120:	4629      	mov	r1, r5
 8003122:	f7fd fb3f 	bl	80007a4 <__aeabi_ddiv>
 8003126:	4602      	mov	r2, r0
 8003128:	460b      	mov	r3, r1
		float timeTrapSeg2 = (diffPos
 800312a:	4610      	mov	r0, r2
 800312c:	4619      	mov	r1, r3
 800312e:	f7fd fce7 	bl	8000b00 <__aeabi_d2f>
 8003132:	4603      	mov	r3, r0
 8003134:	647b      	str	r3, [r7, #68]	; 0x44
		float timeTrapSeg3 = qdm / qddm;
 8003136:	4b74      	ldr	r3, [pc, #464]	; (8003308 <trapezoidalTraj+0x588>)
 8003138:	edd3 6a00 	vldr	s13, [r3]
 800313c:	4b71      	ldr	r3, [pc, #452]	; (8003304 <trapezoidalTraj+0x584>)
 800313e:	ed93 7a00 	vldr	s14, [r3]
 8003142:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003146:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
		float qTrapSeg1 = 0.5 * qddm * (timeTrapSeg1) * (timeTrapSeg1);
 800314a:	4b6e      	ldr	r3, [pc, #440]	; (8003304 <trapezoidalTraj+0x584>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4618      	mov	r0, r3
 8003150:	f7fd f9a6 	bl	80004a0 <__aeabi_f2d>
 8003154:	f04f 0200 	mov.w	r2, #0
 8003158:	4b6c      	ldr	r3, [pc, #432]	; (800330c <trapezoidalTraj+0x58c>)
 800315a:	f7fd f9f9 	bl	8000550 <__aeabi_dmul>
 800315e:	4602      	mov	r2, r0
 8003160:	460b      	mov	r3, r1
 8003162:	4614      	mov	r4, r2
 8003164:	461d      	mov	r5, r3
 8003166:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8003168:	f7fd f99a 	bl	80004a0 <__aeabi_f2d>
 800316c:	4602      	mov	r2, r0
 800316e:	460b      	mov	r3, r1
 8003170:	4620      	mov	r0, r4
 8003172:	4629      	mov	r1, r5
 8003174:	f7fd f9ec 	bl	8000550 <__aeabi_dmul>
 8003178:	4602      	mov	r2, r0
 800317a:	460b      	mov	r3, r1
 800317c:	4614      	mov	r4, r2
 800317e:	461d      	mov	r5, r3
 8003180:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8003182:	f7fd f98d 	bl	80004a0 <__aeabi_f2d>
 8003186:	4602      	mov	r2, r0
 8003188:	460b      	mov	r3, r1
 800318a:	4620      	mov	r0, r4
 800318c:	4629      	mov	r1, r5
 800318e:	f7fd f9df 	bl	8000550 <__aeabi_dmul>
 8003192:	4602      	mov	r2, r0
 8003194:	460b      	mov	r3, r1
 8003196:	4610      	mov	r0, r2
 8003198:	4619      	mov	r1, r3
 800319a:	f7fd fcb1 	bl	8000b00 <__aeabi_d2f>
 800319e:	4603      	mov	r3, r0
 80031a0:	63fb      	str	r3, [r7, #60]	; 0x3c
		float qTrapSeg2 = qTrapSeg1 + (qdm * timeTrapSeg2);
 80031a2:	4b59      	ldr	r3, [pc, #356]	; (8003308 <trapezoidalTraj+0x588>)
 80031a4:	ed93 7a00 	vldr	s14, [r3]
 80031a8:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80031ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031b0:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80031b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031b8:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

		if (actualTime <= timeTrapSeg1) {
 80031bc:	4b54      	ldr	r3, [pc, #336]	; (8003310 <trapezoidalTraj+0x590>)
 80031be:	edd3 7a00 	vldr	s15, [r3]
 80031c2:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80031c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ce:	db57      	blt.n	8003280 <trapezoidalTraj+0x500>
			result.posTraj = qi
					+ (0.5 * qddm * actualTime * actualTime) * handleMinus;
 80031d0:	68b8      	ldr	r0, [r7, #8]
 80031d2:	f7fd f965 	bl	80004a0 <__aeabi_f2d>
 80031d6:	4604      	mov	r4, r0
 80031d8:	460d      	mov	r5, r1
 80031da:	4b4a      	ldr	r3, [pc, #296]	; (8003304 <trapezoidalTraj+0x584>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4618      	mov	r0, r3
 80031e0:	f7fd f95e 	bl	80004a0 <__aeabi_f2d>
 80031e4:	f04f 0200 	mov.w	r2, #0
 80031e8:	4b48      	ldr	r3, [pc, #288]	; (800330c <trapezoidalTraj+0x58c>)
 80031ea:	f7fd f9b1 	bl	8000550 <__aeabi_dmul>
 80031ee:	4602      	mov	r2, r0
 80031f0:	460b      	mov	r3, r1
 80031f2:	4690      	mov	r8, r2
 80031f4:	4699      	mov	r9, r3
 80031f6:	4b46      	ldr	r3, [pc, #280]	; (8003310 <trapezoidalTraj+0x590>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4618      	mov	r0, r3
 80031fc:	f7fd f950 	bl	80004a0 <__aeabi_f2d>
 8003200:	4602      	mov	r2, r0
 8003202:	460b      	mov	r3, r1
 8003204:	4640      	mov	r0, r8
 8003206:	4649      	mov	r1, r9
 8003208:	f7fd f9a2 	bl	8000550 <__aeabi_dmul>
 800320c:	4602      	mov	r2, r0
 800320e:	460b      	mov	r3, r1
 8003210:	4690      	mov	r8, r2
 8003212:	4699      	mov	r9, r3
 8003214:	4b3e      	ldr	r3, [pc, #248]	; (8003310 <trapezoidalTraj+0x590>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4618      	mov	r0, r3
 800321a:	f7fd f941 	bl	80004a0 <__aeabi_f2d>
 800321e:	4602      	mov	r2, r0
 8003220:	460b      	mov	r3, r1
 8003222:	4640      	mov	r0, r8
 8003224:	4649      	mov	r1, r9
 8003226:	f7fd f993 	bl	8000550 <__aeabi_dmul>
 800322a:	4602      	mov	r2, r0
 800322c:	460b      	mov	r3, r1
 800322e:	4690      	mov	r8, r2
 8003230:	4699      	mov	r9, r3
 8003232:	f997 3053 	ldrsb.w	r3, [r7, #83]	; 0x53
 8003236:	4618      	mov	r0, r3
 8003238:	f7fd f920 	bl	800047c <__aeabi_i2d>
 800323c:	4602      	mov	r2, r0
 800323e:	460b      	mov	r3, r1
 8003240:	4640      	mov	r0, r8
 8003242:	4649      	mov	r1, r9
 8003244:	f7fd f984 	bl	8000550 <__aeabi_dmul>
 8003248:	4602      	mov	r2, r0
 800324a:	460b      	mov	r3, r1
 800324c:	4620      	mov	r0, r4
 800324e:	4629      	mov	r1, r5
 8003250:	f7fc ffc8 	bl	80001e4 <__adddf3>
 8003254:	4602      	mov	r2, r0
 8003256:	460b      	mov	r3, r1
 8003258:	4610      	mov	r0, r2
 800325a:	4619      	mov	r1, r3
 800325c:	f7fd fc50 	bl	8000b00 <__aeabi_d2f>
 8003260:	4603      	mov	r3, r0
			result.posTraj = qi
 8003262:	617b      	str	r3, [r7, #20]
			result.velTraj = qddm * actualTime;
 8003264:	4b27      	ldr	r3, [pc, #156]	; (8003304 <trapezoidalTraj+0x584>)
 8003266:	ed93 7a00 	vldr	s14, [r3]
 800326a:	4b29      	ldr	r3, [pc, #164]	; (8003310 <trapezoidalTraj+0x590>)
 800326c:	edd3 7a00 	vldr	s15, [r3]
 8003270:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003274:	edc7 7a06 	vstr	s15, [r7, #24]
			result.accTraj = qddm;
 8003278:	4b22      	ldr	r3, [pc, #136]	; (8003304 <trapezoidalTraj+0x584>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	61fb      	str	r3, [r7, #28]
 800327e:	e0f5      	b.n	800346c <trapezoidalTraj+0x6ec>
		} else if (actualTime > timeTrapSeg1
 8003280:	4b23      	ldr	r3, [pc, #140]	; (8003310 <trapezoidalTraj+0x590>)
 8003282:	edd3 7a00 	vldr	s15, [r3]
 8003286:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 800328a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800328e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003292:	d53f      	bpl.n	8003314 <trapezoidalTraj+0x594>
				&& actualTime <= timeTrapSeg2 + timeTrapSeg1) {
 8003294:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8003298:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800329c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032a0:	4b1b      	ldr	r3, [pc, #108]	; (8003310 <trapezoidalTraj+0x590>)
 80032a2:	edd3 7a00 	vldr	s15, [r3]
 80032a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032ae:	db31      	blt.n	8003314 <trapezoidalTraj+0x594>
			float t2 = actualTime - timeTrapSeg1;
 80032b0:	4b17      	ldr	r3, [pc, #92]	; (8003310 <trapezoidalTraj+0x590>)
 80032b2:	ed93 7a00 	vldr	s14, [r3]
 80032b6:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80032ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032be:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
			result.posTraj = qi + (qTrapSeg1 + qdm * (t2)) * handleMinus;
 80032c2:	4b11      	ldr	r3, [pc, #68]	; (8003308 <trapezoidalTraj+0x588>)
 80032c4:	ed93 7a00 	vldr	s14, [r3]
 80032c8:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80032cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032d0:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80032d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032d8:	f997 3053 	ldrsb.w	r3, [r7, #83]	; 0x53
 80032dc:	ee07 3a90 	vmov	s15, r3
 80032e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80032e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032e8:	edd7 7a02 	vldr	s15, [r7, #8]
 80032ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032f0:	edc7 7a05 	vstr	s15, [r7, #20]
			result.velTraj = qdm;
 80032f4:	4b04      	ldr	r3, [pc, #16]	; (8003308 <trapezoidalTraj+0x588>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	61bb      	str	r3, [r7, #24]
			result.accTraj = 0;
 80032fa:	f04f 0300 	mov.w	r3, #0
 80032fe:	61fb      	str	r3, [r7, #28]
				&& actualTime <= timeTrapSeg2 + timeTrapSeg1) {
 8003300:	e0b4      	b.n	800346c <trapezoidalTraj+0x6ec>
 8003302:	bf00      	nop
 8003304:	20000258 	.word	0x20000258
 8003308:	2000025c 	.word	0x2000025c
 800330c:	3fe00000 	.word	0x3fe00000
 8003310:	20000260 	.word	0x20000260
		} else if (actualTime > timeTrapSeg2 + timeTrapSeg1
 8003314:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8003318:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800331c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003320:	4b8d      	ldr	r3, [pc, #564]	; (8003558 <trapezoidalTraj+0x7d8>)
 8003322:	edd3 7a00 	vldr	s15, [r3]
 8003326:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800332a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800332e:	f140 8095 	bpl.w	800345c <trapezoidalTraj+0x6dc>
				&& actualTime <= timeTrapSeg3 + timeTrapSeg2 + timeTrapSeg1) {
 8003332:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8003336:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800333a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800333e:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8003342:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003346:	4b84      	ldr	r3, [pc, #528]	; (8003558 <trapezoidalTraj+0x7d8>)
 8003348:	edd3 7a00 	vldr	s15, [r3]
 800334c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003350:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003354:	f2c0 8082 	blt.w	800345c <trapezoidalTraj+0x6dc>
			float t3 = actualTime - timeTrapSeg2 - timeTrapSeg1;
 8003358:	4b7f      	ldr	r3, [pc, #508]	; (8003558 <trapezoidalTraj+0x7d8>)
 800335a:	ed93 7a00 	vldr	s14, [r3]
 800335e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8003362:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003366:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800336a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800336e:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
			result.posTraj = qi
					+ (qTrapSeg2 + (qdm * t3) - 0.5 * qddm * t3 * t3)
 8003372:	68b8      	ldr	r0, [r7, #8]
 8003374:	f7fd f894 	bl	80004a0 <__aeabi_f2d>
 8003378:	4604      	mov	r4, r0
 800337a:	460d      	mov	r5, r1
 800337c:	4b77      	ldr	r3, [pc, #476]	; (800355c <trapezoidalTraj+0x7dc>)
 800337e:	ed93 7a00 	vldr	s14, [r3]
 8003382:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8003386:	ee27 7a27 	vmul.f32	s14, s14, s15
 800338a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800338e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003392:	ee17 0a90 	vmov	r0, s15
 8003396:	f7fd f883 	bl	80004a0 <__aeabi_f2d>
 800339a:	4680      	mov	r8, r0
 800339c:	4689      	mov	r9, r1
 800339e:	4b70      	ldr	r3, [pc, #448]	; (8003560 <trapezoidalTraj+0x7e0>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4618      	mov	r0, r3
 80033a4:	f7fd f87c 	bl	80004a0 <__aeabi_f2d>
 80033a8:	f04f 0200 	mov.w	r2, #0
 80033ac:	4b6d      	ldr	r3, [pc, #436]	; (8003564 <trapezoidalTraj+0x7e4>)
 80033ae:	f7fd f8cf 	bl	8000550 <__aeabi_dmul>
 80033b2:	4602      	mov	r2, r0
 80033b4:	460b      	mov	r3, r1
 80033b6:	4692      	mov	sl, r2
 80033b8:	469b      	mov	fp, r3
 80033ba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80033bc:	f7fd f870 	bl	80004a0 <__aeabi_f2d>
 80033c0:	4602      	mov	r2, r0
 80033c2:	460b      	mov	r3, r1
 80033c4:	4650      	mov	r0, sl
 80033c6:	4659      	mov	r1, fp
 80033c8:	f7fd f8c2 	bl	8000550 <__aeabi_dmul>
 80033cc:	4602      	mov	r2, r0
 80033ce:	460b      	mov	r3, r1
 80033d0:	4692      	mov	sl, r2
 80033d2:	469b      	mov	fp, r3
 80033d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80033d6:	f7fd f863 	bl	80004a0 <__aeabi_f2d>
 80033da:	4602      	mov	r2, r0
 80033dc:	460b      	mov	r3, r1
 80033de:	4650      	mov	r0, sl
 80033e0:	4659      	mov	r1, fp
 80033e2:	f7fd f8b5 	bl	8000550 <__aeabi_dmul>
 80033e6:	4602      	mov	r2, r0
 80033e8:	460b      	mov	r3, r1
 80033ea:	4640      	mov	r0, r8
 80033ec:	4649      	mov	r1, r9
 80033ee:	f7fc fef7 	bl	80001e0 <__aeabi_dsub>
 80033f2:	4602      	mov	r2, r0
 80033f4:	460b      	mov	r3, r1
 80033f6:	4690      	mov	r8, r2
 80033f8:	4699      	mov	r9, r3
							* handleMinus;
 80033fa:	f997 3053 	ldrsb.w	r3, [r7, #83]	; 0x53
 80033fe:	4618      	mov	r0, r3
 8003400:	f7fd f83c 	bl	800047c <__aeabi_i2d>
 8003404:	4602      	mov	r2, r0
 8003406:	460b      	mov	r3, r1
 8003408:	4640      	mov	r0, r8
 800340a:	4649      	mov	r1, r9
 800340c:	f7fd f8a0 	bl	8000550 <__aeabi_dmul>
 8003410:	4602      	mov	r2, r0
 8003412:	460b      	mov	r3, r1
					+ (qTrapSeg2 + (qdm * t3) - 0.5 * qddm * t3 * t3)
 8003414:	4620      	mov	r0, r4
 8003416:	4629      	mov	r1, r5
 8003418:	f7fc fee4 	bl	80001e4 <__adddf3>
 800341c:	4602      	mov	r2, r0
 800341e:	460b      	mov	r3, r1
 8003420:	4610      	mov	r0, r2
 8003422:	4619      	mov	r1, r3
 8003424:	f7fd fb6c 	bl	8000b00 <__aeabi_d2f>
 8003428:	4603      	mov	r3, r0
			result.posTraj = qi
 800342a:	617b      	str	r3, [r7, #20]
			result.velTraj = -qddm * t3 + qdm;
 800342c:	4b4c      	ldr	r3, [pc, #304]	; (8003560 <trapezoidalTraj+0x7e0>)
 800342e:	edd3 7a00 	vldr	s15, [r3]
 8003432:	eeb1 7a67 	vneg.f32	s14, s15
 8003436:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800343a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800343e:	4b47      	ldr	r3, [pc, #284]	; (800355c <trapezoidalTraj+0x7dc>)
 8003440:	edd3 7a00 	vldr	s15, [r3]
 8003444:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003448:	edc7 7a06 	vstr	s15, [r7, #24]
			result.accTraj = -qddm;
 800344c:	4b44      	ldr	r3, [pc, #272]	; (8003560 <trapezoidalTraj+0x7e0>)
 800344e:	edd3 7a00 	vldr	s15, [r3]
 8003452:	eef1 7a67 	vneg.f32	s15, s15
 8003456:	edc7 7a07 	vstr	s15, [r7, #28]
				&& actualTime <= timeTrapSeg3 + timeTrapSeg2 + timeTrapSeg1) {
 800345a:	e007      	b.n	800346c <trapezoidalTraj+0x6ec>
		} else {
			result.posTraj = qf;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	617b      	str	r3, [r7, #20]
			result.velTraj = 0;
 8003460:	f04f 0300 	mov.w	r3, #0
 8003464:	61bb      	str	r3, [r7, #24]
			result.accTraj = 0;
 8003466:	f04f 0300 	mov.w	r3, #0
 800346a:	61fb      	str	r3, [r7, #28]

		}

	}

	checkPos = result.posTraj;
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	4a3e      	ldr	r2, [pc, #248]	; (8003568 <trapezoidalTraj+0x7e8>)
 8003470:	6013      	str	r3, [r2, #0]
	checkVel = result.velTraj;
 8003472:	69bb      	ldr	r3, [r7, #24]
 8003474:	4a3d      	ldr	r2, [pc, #244]	; (800356c <trapezoidalTraj+0x7ec>)
 8003476:	6013      	str	r3, [r2, #0]
	checkAcc = result.accTraj;
 8003478:	69fb      	ldr	r3, [r7, #28]
 800347a:	4a3d      	ldr	r2, [pc, #244]	; (8003570 <trapezoidalTraj+0x7f0>)
 800347c:	6013      	str	r3, [r2, #0]

	actualTime += 0.001;
 800347e:	4b36      	ldr	r3, [pc, #216]	; (8003558 <trapezoidalTraj+0x7d8>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4618      	mov	r0, r3
 8003484:	f7fd f80c 	bl	80004a0 <__aeabi_f2d>
 8003488:	a331      	add	r3, pc, #196	; (adr r3, 8003550 <trapezoidalTraj+0x7d0>)
 800348a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800348e:	f7fc fea9 	bl	80001e4 <__adddf3>
 8003492:	4602      	mov	r2, r0
 8003494:	460b      	mov	r3, r1
 8003496:	4610      	mov	r0, r2
 8003498:	4619      	mov	r1, r3
 800349a:	f7fd fb31 	bl	8000b00 <__aeabi_d2f>
 800349e:	4603      	mov	r3, r0
 80034a0:	4a2d      	ldr	r2, [pc, #180]	; (8003558 <trapezoidalTraj+0x7d8>)
 80034a2:	6013      	str	r3, [r2, #0]

	// CHECK STATUS

	if (startPointModeY) 		// POINT MODE
 80034a4:	4b33      	ldr	r3, [pc, #204]	; (8003574 <trapezoidalTraj+0x7f4>)
 80034a6:	781b      	ldrb	r3, [r3, #0]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d021      	beq.n	80034f0 <trapezoidalTraj+0x770>

	{

		if (result.posTraj == qf) {
 80034ac:	edd7 7a05 	vldr	s15, [r7, #20]
 80034b0:	ed97 7a01 	vldr	s14, [r7, #4]
 80034b4:	eeb4 7a67 	vcmp.f32	s14, s15
 80034b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034bc:	d115      	bne.n	80034ea <trapezoidalTraj+0x76a>
			result.reachTraj = 1;
 80034be:	2301      	movs	r3, #1
 80034c0:	f887 3020 	strb.w	r3, [r7, #32]
			actualTime = 0.001;
 80034c4:	4b24      	ldr	r3, [pc, #144]	; (8003558 <trapezoidalTraj+0x7d8>)
 80034c6:	4a2c      	ldr	r2, [pc, #176]	; (8003578 <trapezoidalTraj+0x7f8>)
 80034c8:	601a      	str	r2, [r3, #0]
			startPointModeY = 0;
 80034ca:	4b2a      	ldr	r3, [pc, #168]	; (8003574 <trapezoidalTraj+0x7f4>)
 80034cc:	2200      	movs	r2, #0
 80034ce:	701a      	strb	r2, [r3, #0]
			initPosY = mmActPos;
 80034d0:	4b2a      	ldr	r3, [pc, #168]	; (800357c <trapezoidalTraj+0x7fc>)
 80034d2:	edd3 7a00 	vldr	s15, [r3]
 80034d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80034da:	ee17 2a90 	vmov	r2, s15
 80034de:	4b28      	ldr	r3, [pc, #160]	; (8003580 <trapezoidalTraj+0x800>)
 80034e0:	601a      	str	r2, [r3, #0]
			registerFrame[16].U16 = 0; // RESET : y-axis Moving Status
 80034e2:	4b28      	ldr	r3, [pc, #160]	; (8003584 <trapezoidalTraj+0x804>)
 80034e4:	2200      	movs	r2, #0
 80034e6:	841a      	strh	r2, [r3, #32]
 80034e8:	e002      	b.n	80034f0 <trapezoidalTraj+0x770>
		} else {
			result.reachTraj = 0;
 80034ea:	2300      	movs	r3, #0
 80034ec:	f887 3020 	strb.w	r3, [r7, #32]
		}
	}

	if (startRunTray) {
 80034f0:	4b25      	ldr	r3, [pc, #148]	; (8003588 <trapezoidalTraj+0x808>)
 80034f2:	781b      	ldrb	r3, [r3, #0]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d01e      	beq.n	8003536 <trapezoidalTraj+0x7b6>
		// RUN TRAY MODE

		if (result.posTraj == qf) {
 80034f8:	edd7 7a05 	vldr	s15, [r7, #20]
 80034fc:	ed97 7a01 	vldr	s14, [r7, #4]
 8003500:	eeb4 7a67 	vcmp.f32	s14, s15
 8003504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003508:	d112      	bne.n	8003530 <trapezoidalTraj+0x7b0>
			result.reachTraj = 1;
 800350a:	2301      	movs	r3, #1
 800350c:	f887 3020 	strb.w	r3, [r7, #32]
			actualTime = 0.001;
 8003510:	4b11      	ldr	r3, [pc, #68]	; (8003558 <trapezoidalTraj+0x7d8>)
 8003512:	4a19      	ldr	r2, [pc, #100]	; (8003578 <trapezoidalTraj+0x7f8>)
 8003514:	601a      	str	r2, [r3, #0]
			initPosY = mmActPos;
 8003516:	4b19      	ldr	r3, [pc, #100]	; (800357c <trapezoidalTraj+0x7fc>)
 8003518:	edd3 7a00 	vldr	s15, [r3]
 800351c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003520:	ee17 2a90 	vmov	r2, s15
 8003524:	4b16      	ldr	r3, [pc, #88]	; (8003580 <trapezoidalTraj+0x800>)
 8003526:	601a      	str	r2, [r3, #0]
			registerFrame[16].U16 = 0; // RESET : y-axis Moving Status // ---------
 8003528:	4b16      	ldr	r3, [pc, #88]	; (8003584 <trapezoidalTraj+0x804>)
 800352a:	2200      	movs	r2, #0
 800352c:	841a      	strh	r2, [r3, #32]
 800352e:	e002      	b.n	8003536 <trapezoidalTraj+0x7b6>
		}

		else {
			result.reachTraj = 0;
 8003530:	2300      	movs	r3, #0
 8003532:	f887 3020 	strb.w	r3, [r7, #32]
		}
	}

	return result;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	461c      	mov	r4, r3
 800353a:	f107 0314 	add.w	r3, r7, #20
 800353e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003540:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8003544:	68f8      	ldr	r0, [r7, #12]
 8003546:	3758      	adds	r7, #88	; 0x58
 8003548:	46bd      	mov	sp, r7
 800354a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800354e:	bf00      	nop
 8003550:	d2f1a9fc 	.word	0xd2f1a9fc
 8003554:	3f50624d 	.word	0x3f50624d
 8003558:	20000260 	.word	0x20000260
 800355c:	2000025c 	.word	0x2000025c
 8003560:	20000258 	.word	0x20000258
 8003564:	3fe00000 	.word	0x3fe00000
 8003568:	20000efc 	.word	0x20000efc
 800356c:	20000f00 	.word	0x20000f00
 8003570:	20000f04 	.word	0x20000f04
 8003574:	20000f09 	.word	0x20000f09
 8003578:	3a83126f 	.word	0x3a83126f
 800357c:	20000e1c 	.word	0x20000e1c
 8003580:	20000f0c 	.word	0x20000f0c
 8003584:	20000d48 	.word	0x20000d48
 8003588:	20000f1b 	.word	0x20000f1b
 800358c:	00000000 	.word	0x00000000

08003590 <calibrateTray>:

void calibrateTray(trayPos trayX, trayPos trayY, Point *objPos) {
 8003590:	b082      	sub	sp, #8
 8003592:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003594:	b099      	sub	sp, #100	; 0x64
 8003596:	af02      	add	r7, sp, #8
 8003598:	1d3c      	adds	r4, r7, #4
 800359a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800359e:	677b      	str	r3, [r7, #116]	; 0x74
	float length1 = pow(
			pow(trayX.pos1 - trayX.pos2, 2) + pow(trayY.pos1 - trayY.pos2, 2),
 80035a0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80035a4:	461a      	mov	r2, r3
 80035a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80035aa:	1ad3      	subs	r3, r2, r3
 80035ac:	4618      	mov	r0, r3
 80035ae:	f7fc ff65 	bl	800047c <__aeabi_i2d>
 80035b2:	4602      	mov	r2, r0
 80035b4:	460b      	mov	r3, r1
 80035b6:	ed9f 1b96 	vldr	d1, [pc, #600]	; 8003810 <calibrateTray+0x280>
 80035ba:	ec43 2b10 	vmov	d0, r2, r3
 80035be:	f009 f871 	bl	800c6a4 <pow>
 80035c2:	ec55 4b10 	vmov	r4, r5, d0
 80035c6:	f9b7 3074 	ldrsh.w	r3, [r7, #116]	; 0x74
 80035ca:	461a      	mov	r2, r3
 80035cc:	f9b7 3076 	ldrsh.w	r3, [r7, #118]	; 0x76
 80035d0:	1ad3      	subs	r3, r2, r3
 80035d2:	4618      	mov	r0, r3
 80035d4:	f7fc ff52 	bl	800047c <__aeabi_i2d>
 80035d8:	4602      	mov	r2, r0
 80035da:	460b      	mov	r3, r1
 80035dc:	ed9f 1b8c 	vldr	d1, [pc, #560]	; 8003810 <calibrateTray+0x280>
 80035e0:	ec43 2b10 	vmov	d0, r2, r3
 80035e4:	f009 f85e 	bl	800c6a4 <pow>
 80035e8:	ec53 2b10 	vmov	r2, r3, d0
	float length1 = pow(
 80035ec:	4620      	mov	r0, r4
 80035ee:	4629      	mov	r1, r5
 80035f0:	f7fc fdf8 	bl	80001e4 <__adddf3>
 80035f4:	4602      	mov	r2, r0
 80035f6:	460b      	mov	r3, r1
 80035f8:	ec43 2b17 	vmov	d7, r2, r3
 80035fc:	ed9f 1b86 	vldr	d1, [pc, #536]	; 8003818 <calibrateTray+0x288>
 8003600:	eeb0 0a47 	vmov.f32	s0, s14
 8003604:	eef0 0a67 	vmov.f32	s1, s15
 8003608:	f009 f84c 	bl	800c6a4 <pow>
 800360c:	ec53 2b10 	vmov	r2, r3, d0
 8003610:	4610      	mov	r0, r2
 8003612:	4619      	mov	r1, r3
 8003614:	f7fd fa74 	bl	8000b00 <__aeabi_d2f>
 8003618:	4603      	mov	r3, r0
 800361a:	63fb      	str	r3, [r7, #60]	; 0x3c
			0.5);
	float length2 = pow(
			pow(trayX.pos2 - trayX.pos3, 2) + pow(trayY.pos2 - trayY.pos3, 2),
 800361c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003620:	461a      	mov	r2, r3
 8003622:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003626:	1ad3      	subs	r3, r2, r3
 8003628:	4618      	mov	r0, r3
 800362a:	f7fc ff27 	bl	800047c <__aeabi_i2d>
 800362e:	4602      	mov	r2, r0
 8003630:	460b      	mov	r3, r1
 8003632:	ed9f 1b77 	vldr	d1, [pc, #476]	; 8003810 <calibrateTray+0x280>
 8003636:	ec43 2b10 	vmov	d0, r2, r3
 800363a:	f009 f833 	bl	800c6a4 <pow>
 800363e:	ec55 4b10 	vmov	r4, r5, d0
 8003642:	f9b7 3076 	ldrsh.w	r3, [r7, #118]	; 0x76
 8003646:	461a      	mov	r2, r3
 8003648:	f9b7 3078 	ldrsh.w	r3, [r7, #120]	; 0x78
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	4618      	mov	r0, r3
 8003650:	f7fc ff14 	bl	800047c <__aeabi_i2d>
 8003654:	4602      	mov	r2, r0
 8003656:	460b      	mov	r3, r1
 8003658:	ed9f 1b6d 	vldr	d1, [pc, #436]	; 8003810 <calibrateTray+0x280>
 800365c:	ec43 2b10 	vmov	d0, r2, r3
 8003660:	f009 f820 	bl	800c6a4 <pow>
 8003664:	ec53 2b10 	vmov	r2, r3, d0
	float length2 = pow(
 8003668:	4620      	mov	r0, r4
 800366a:	4629      	mov	r1, r5
 800366c:	f7fc fdba 	bl	80001e4 <__adddf3>
 8003670:	4602      	mov	r2, r0
 8003672:	460b      	mov	r3, r1
 8003674:	ec43 2b17 	vmov	d7, r2, r3
 8003678:	ed9f 1b67 	vldr	d1, [pc, #412]	; 8003818 <calibrateTray+0x288>
 800367c:	eeb0 0a47 	vmov.f32	s0, s14
 8003680:	eef0 0a67 	vmov.f32	s1, s15
 8003684:	f009 f80e 	bl	800c6a4 <pow>
 8003688:	ec53 2b10 	vmov	r2, r3, d0
 800368c:	4610      	mov	r0, r2
 800368e:	4619      	mov	r1, r3
 8003690:	f7fd fa36 	bl	8000b00 <__aeabi_d2f>
 8003694:	4603      	mov	r3, r0
 8003696:	63bb      	str	r3, [r7, #56]	; 0x38
			0.5);
	uint8_t k = 50;
 8003698:	2332      	movs	r3, #50	; 0x32
 800369a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (length1 > length2) {
 800369e:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80036a2:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80036a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80036aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036ae:	dd02      	ble.n	80036b6 <calibrateTray+0x126>
		k = 60;
 80036b0:	233c      	movs	r3, #60	; 0x3c
 80036b2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	}

	float length3 = trayY.pos1 - trayY.pos2;
 80036b6:	f9b7 3074 	ldrsh.w	r3, [r7, #116]	; 0x74
 80036ba:	461a      	mov	r2, r3
 80036bc:	f9b7 3076 	ldrsh.w	r3, [r7, #118]	; 0x76
 80036c0:	1ad3      	subs	r3, r2, r3
 80036c2:	ee07 3a90 	vmov	s15, r3
 80036c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036ca:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	float radians = acos(length3 / k);
 80036ce:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80036d2:	ee07 3a90 	vmov	s15, r3
 80036d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036da:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80036de:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80036e2:	ee16 0a90 	vmov	r0, s13
 80036e6:	f7fc fedb 	bl	80004a0 <__aeabi_f2d>
 80036ea:	4602      	mov	r2, r0
 80036ec:	460b      	mov	r3, r1
 80036ee:	ec43 2b10 	vmov	d0, r2, r3
 80036f2:	f008 ffa3 	bl	800c63c <acos>
 80036f6:	ec53 2b10 	vmov	r2, r3, d0
 80036fa:	4610      	mov	r0, r2
 80036fc:	4619      	mov	r1, r3
 80036fe:	f7fd f9ff 	bl	8000b00 <__aeabi_d2f>
 8003702:	4603      	mov	r3, r0
 8003704:	653b      	str	r3, [r7, #80]	; 0x50

	float TrayOriginX = trayX.pos2;
 8003706:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800370a:	ee07 3a90 	vmov	s15, r3
 800370e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003712:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
	float TrayOriginY = trayY.pos2;
 8003716:	f9b7 3076 	ldrsh.w	r3, [r7, #118]	; 0x76
 800371a:	ee07 3a90 	vmov	s15, r3
 800371e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003722:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
	int16_t writeDeg = 36000 - (radians * (180 / M_PI) * 100);
 8003726:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8003728:	f7fc feba 	bl	80004a0 <__aeabi_f2d>
 800372c:	a33e      	add	r3, pc, #248	; (adr r3, 8003828 <calibrateTray+0x298>)
 800372e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003732:	f7fc ff0d 	bl	8000550 <__aeabi_dmul>
 8003736:	4602      	mov	r2, r0
 8003738:	460b      	mov	r3, r1
 800373a:	4610      	mov	r0, r2
 800373c:	4619      	mov	r1, r3
 800373e:	f04f 0200 	mov.w	r2, #0
 8003742:	4b3f      	ldr	r3, [pc, #252]	; (8003840 <calibrateTray+0x2b0>)
 8003744:	f7fc ff04 	bl	8000550 <__aeabi_dmul>
 8003748:	4602      	mov	r2, r0
 800374a:	460b      	mov	r3, r1
 800374c:	a134      	add	r1, pc, #208	; (adr r1, 8003820 <calibrateTray+0x290>)
 800374e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003752:	f7fc fd45 	bl	80001e0 <__aeabi_dsub>
 8003756:	4602      	mov	r2, r0
 8003758:	460b      	mov	r3, r1
 800375a:	4610      	mov	r0, r2
 800375c:	4619      	mov	r1, r3
 800375e:	f7fd f9a7 	bl	8000ab0 <__aeabi_d2iz>
 8003762:	4603      	mov	r3, r0
 8003764:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	if (k == 60) {
 8003768:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800376c:	2b3c      	cmp	r3, #60	; 0x3c
 800376e:	d140      	bne.n	80037f2 <calibrateTray+0x262>

		TrayOriginX = trayX.pos3;
 8003770:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003774:	ee07 3a90 	vmov	s15, r3
 8003778:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800377c:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
		TrayOriginY = trayY.pos3;
 8003780:	f9b7 3078 	ldrsh.w	r3, [r7, #120]	; 0x78
 8003784:	ee07 3a90 	vmov	s15, r3
 8003788:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800378c:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
		writeDeg = 27000 - (radians * (180 / M_PI) * 100);
 8003790:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8003792:	f7fc fe85 	bl	80004a0 <__aeabi_f2d>
 8003796:	a324      	add	r3, pc, #144	; (adr r3, 8003828 <calibrateTray+0x298>)
 8003798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800379c:	f7fc fed8 	bl	8000550 <__aeabi_dmul>
 80037a0:	4602      	mov	r2, r0
 80037a2:	460b      	mov	r3, r1
 80037a4:	4610      	mov	r0, r2
 80037a6:	4619      	mov	r1, r3
 80037a8:	f04f 0200 	mov.w	r2, #0
 80037ac:	4b24      	ldr	r3, [pc, #144]	; (8003840 <calibrateTray+0x2b0>)
 80037ae:	f7fc fecf 	bl	8000550 <__aeabi_dmul>
 80037b2:	4602      	mov	r2, r0
 80037b4:	460b      	mov	r3, r1
 80037b6:	a11e      	add	r1, pc, #120	; (adr r1, 8003830 <calibrateTray+0x2a0>)
 80037b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80037bc:	f7fc fd10 	bl	80001e0 <__aeabi_dsub>
 80037c0:	4602      	mov	r2, r0
 80037c2:	460b      	mov	r3, r1
 80037c4:	4610      	mov	r0, r2
 80037c6:	4619      	mov	r1, r3
 80037c8:	f7fd f972 	bl	8000ab0 <__aeabi_d2iz>
 80037cc:	4603      	mov	r3, r0
 80037ce:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
		radians -= (1.5 * M_PI);
 80037d2:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80037d4:	f7fc fe64 	bl	80004a0 <__aeabi_f2d>
 80037d8:	a317      	add	r3, pc, #92	; (adr r3, 8003838 <calibrateTray+0x2a8>)
 80037da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037de:	f7fc fcff 	bl	80001e0 <__aeabi_dsub>
 80037e2:	4602      	mov	r2, r0
 80037e4:	460b      	mov	r3, r1
 80037e6:	4610      	mov	r0, r2
 80037e8:	4619      	mov	r1, r3
 80037ea:	f7fd f989 	bl	8000b00 <__aeabi_d2f>
 80037ee:	4603      	mov	r3, r0
 80037f0:	653b      	str	r3, [r7, #80]	; 0x50
	}

	float a[3] = { 10.0f, 30.0f, 50.0f };
 80037f2:	4a14      	ldr	r2, [pc, #80]	; (8003844 <calibrateTray+0x2b4>)
 80037f4:	f107 0320 	add.w	r3, r7, #32
 80037f8:	ca07      	ldmia	r2, {r0, r1, r2}
 80037fa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	float b[3] = { 40.0f, 25.0f, 10.0f };
 80037fe:	4a12      	ldr	r2, [pc, #72]	; (8003848 <calibrateTray+0x2b8>)
 8003800:	f107 0314 	add.w	r3, r7, #20
 8003804:	ca07      	ldmia	r2, {r0, r1, r2}
 8003806:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	for (int i = 0; i < 9; i++) {
 800380a:	2300      	movs	r3, #0
 800380c:	643b      	str	r3, [r7, #64]	; 0x40
 800380e:	e09c      	b.n	800394a <calibrateTray+0x3ba>
 8003810:	00000000 	.word	0x00000000
 8003814:	40000000 	.word	0x40000000
 8003818:	00000000 	.word	0x00000000
 800381c:	3fe00000 	.word	0x3fe00000
 8003820:	00000000 	.word	0x00000000
 8003824:	40e19400 	.word	0x40e19400
 8003828:	1a63c1f8 	.word	0x1a63c1f8
 800382c:	404ca5dc 	.word	0x404ca5dc
 8003830:	00000000 	.word	0x00000000
 8003834:	40da5e00 	.word	0x40da5e00
 8003838:	7f3321d2 	.word	0x7f3321d2
 800383c:	4012d97c 	.word	0x4012d97c
 8003840:	40590000 	.word	0x40590000
 8003844:	0800e3f8 	.word	0x0800e3f8
 8003848:	0800e404 	.word	0x0800e404
		uint8_t index = i % 3;
 800384c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800384e:	4b61      	ldr	r3, [pc, #388]	; (80039d4 <calibrateTray+0x444>)
 8003850:	fb83 3102 	smull	r3, r1, r3, r2
 8003854:	17d3      	asrs	r3, r2, #31
 8003856:	1ac9      	subs	r1, r1, r3
 8003858:	460b      	mov	r3, r1
 800385a:	005b      	lsls	r3, r3, #1
 800385c:	440b      	add	r3, r1
 800385e:	1ad1      	subs	r1, r2, r3
 8003860:	460b      	mov	r3, r1
 8003862:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		objPos[i].x = TrayOriginX + a[index];
 8003866:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	3358      	adds	r3, #88	; 0x58
 800386e:	443b      	add	r3, r7
 8003870:	3b38      	subs	r3, #56	; 0x38
 8003872:	ed93 7a00 	vldr	s14, [r3]
 8003876:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003878:	00db      	lsls	r3, r3, #3
 800387a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800387e:	4413      	add	r3, r2
 8003880:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8003884:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003888:	edc3 7a00 	vstr	s15, [r3]

		uint8_t row = i / 3;
 800388c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800388e:	4a51      	ldr	r2, [pc, #324]	; (80039d4 <calibrateTray+0x444>)
 8003890:	fb82 1203 	smull	r1, r2, r2, r3
 8003894:	17db      	asrs	r3, r3, #31
 8003896:	1ad3      	subs	r3, r2, r3
 8003898:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
		objPos[i].y = TrayOriginY + b[row];
 800389c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80038a0:	009b      	lsls	r3, r3, #2
 80038a2:	3358      	adds	r3, #88	; 0x58
 80038a4:	443b      	add	r3, r7
 80038a6:	3b44      	subs	r3, #68	; 0x44
 80038a8:	ed93 7a00 	vldr	s14, [r3]
 80038ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80038ae:	00db      	lsls	r3, r3, #3
 80038b0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80038b4:	4413      	add	r3, r2
 80038b6:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80038ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038be:	edc3 7a01 	vstr	s15, [r3, #4]
		objPos[i] = rotatePoint(objPos[i].x, objPos[i].y, TrayOriginX,
 80038c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80038c4:	00db      	lsls	r3, r3, #3
 80038c6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80038ca:	4413      	add	r3, r2
 80038cc:	edd3 7a00 	vldr	s15, [r3]
 80038d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80038d4:	ee17 3a90 	vmov	r3, s15
 80038d8:	b218      	sxth	r0, r3
 80038da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80038dc:	00db      	lsls	r3, r3, #3
 80038de:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80038e2:	4413      	add	r3, r2
 80038e4:	edd3 7a01 	vldr	s15, [r3, #4]
 80038e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80038ec:	ee17 3a90 	vmov	r3, s15
 80038f0:	b21d      	sxth	r5, r3
 80038f2:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80038f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80038fa:	ee17 3a90 	vmov	r3, s15
 80038fe:	b21e      	sxth	r6, r3
 8003900:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8003904:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003908:	ee17 3a90 	vmov	r3, s15
 800390c:	fa0f fc83 	sxth.w	ip, r3
 8003910:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8003914:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003918:	ee17 3a90 	vmov	r3, s15
 800391c:	b21b      	sxth	r3, r3
 800391e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003920:	00d2      	lsls	r2, r2, #3
 8003922:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8003926:	188c      	adds	r4, r1, r2
 8003928:	9300      	str	r3, [sp, #0]
 800392a:	4663      	mov	r3, ip
 800392c:	4632      	mov	r2, r6
 800392e:	4629      	mov	r1, r5
 8003930:	f000 f856 	bl	80039e0 <rotatePoint>
 8003934:	eeb0 7a40 	vmov.f32	s14, s0
 8003938:	eef0 7a60 	vmov.f32	s15, s1
 800393c:	ed84 7a00 	vstr	s14, [r4]
 8003940:	edc4 7a01 	vstr	s15, [r4, #4]
	for (int i = 0; i < 9; i++) {
 8003944:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003946:	3301      	adds	r3, #1
 8003948:	643b      	str	r3, [r7, #64]	; 0x40
 800394a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800394c:	2b08      	cmp	r3, #8
 800394e:	f77f af7d 	ble.w	800384c <calibrateTray+0x2bc>
				TrayOriginY, radians);
	}

	int16_t writeTrayOriginX = TrayOriginX * 10; // CHANGE DATA TYPE
 8003952:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8003956:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800395a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800395e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003962:	ee17 3a90 	vmov	r3, s15
 8003966:	867b      	strh	r3, [r7, #50]	; 0x32
	int16_t writeTrayOriginY = TrayOriginY * 10; // CHANGE DATA TYPE
 8003968:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800396c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003970:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003974:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003978:	ee17 3a90 	vmov	r3, s15
 800397c:	863b      	strh	r3, [r7, #48]	; 0x30
	if (calibrateTrayInput == 1) {
 800397e:	4b16      	ldr	r3, [pc, #88]	; (80039d8 <calibrateTray+0x448>)
 8003980:	781b      	ldrb	r3, [r3, #0]
 8003982:	2b01      	cmp	r3, #1
 8003984:	d10d      	bne.n	80039a2 <calibrateTray+0x412>
		registerFrame[32].U16 = writeTrayOriginX; // WRTTE : Pick Tray Origin x
 8003986:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8003988:	4b14      	ldr	r3, [pc, #80]	; (80039dc <calibrateTray+0x44c>)
 800398a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
		registerFrame[33].U16 = writeTrayOriginY; // WRTTE : Pick Tray Origin y
 800398e:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8003990:	4b12      	ldr	r3, [pc, #72]	; (80039dc <calibrateTray+0x44c>)
 8003992:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
		registerFrame[34].U16 = writeDeg; // WRTTE : Pick Tray Orientation
 8003996:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800399a:	4b10      	ldr	r3, [pc, #64]	; (80039dc <calibrateTray+0x44c>)
 800399c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
		registerFrame[35].U16 = writeTrayOriginX; //  WRTTE : Place Tray Origin x
		registerFrame[36].U16 = writeTrayOriginY; // WRTTE : Place Tray Origin y
		registerFrame[37].U16 = writeDeg; // WRTTE : Place Tray Orientation
	}

}
 80039a0:	e010      	b.n	80039c4 <calibrateTray+0x434>
	} else if (calibrateTrayInput == 2) {
 80039a2:	4b0d      	ldr	r3, [pc, #52]	; (80039d8 <calibrateTray+0x448>)
 80039a4:	781b      	ldrb	r3, [r3, #0]
 80039a6:	2b02      	cmp	r3, #2
 80039a8:	d10c      	bne.n	80039c4 <calibrateTray+0x434>
		registerFrame[35].U16 = writeTrayOriginX; //  WRTTE : Place Tray Origin x
 80039aa:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 80039ac:	4b0b      	ldr	r3, [pc, #44]	; (80039dc <calibrateTray+0x44c>)
 80039ae:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
		registerFrame[36].U16 = writeTrayOriginY; // WRTTE : Place Tray Origin y
 80039b2:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 80039b4:	4b09      	ldr	r3, [pc, #36]	; (80039dc <calibrateTray+0x44c>)
 80039b6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
		registerFrame[37].U16 = writeDeg; // WRTTE : Place Tray Orientation
 80039ba:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80039be:	4b07      	ldr	r3, [pc, #28]	; (80039dc <calibrateTray+0x44c>)
 80039c0:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
}
 80039c4:	bf00      	nop
 80039c6:	375c      	adds	r7, #92	; 0x5c
 80039c8:	46bd      	mov	sp, r7
 80039ca:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80039ce:	b002      	add	sp, #8
 80039d0:	4770      	bx	lr
 80039d2:	bf00      	nop
 80039d4:	55555556 	.word	0x55555556
 80039d8:	20000e34 	.word	0x20000e34
 80039dc:	20000d48 	.word	0x20000d48

080039e0 <rotatePoint>:

Point rotatePoint(int16_t p1, int16_t p2, int16_t centerX, int16_t centerY,
		int16_t radians) {
 80039e0:	b590      	push	{r4, r7, lr}
 80039e2:	b08b      	sub	sp, #44	; 0x2c
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	4604      	mov	r4, r0
 80039e8:	4608      	mov	r0, r1
 80039ea:	4611      	mov	r1, r2
 80039ec:	461a      	mov	r2, r3
 80039ee:	4623      	mov	r3, r4
 80039f0:	81fb      	strh	r3, [r7, #14]
 80039f2:	4603      	mov	r3, r0
 80039f4:	81bb      	strh	r3, [r7, #12]
 80039f6:	460b      	mov	r3, r1
 80039f8:	817b      	strh	r3, [r7, #10]
 80039fa:	4613      	mov	r3, r2
 80039fc:	813b      	strh	r3, [r7, #8]
	// ROTATION MATRIX
	int16_t cosTheta = cosf(radians);
 80039fe:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 8003a02:	ee07 3a90 	vmov	s15, r3
 8003a06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a0a:	eeb0 0a67 	vmov.f32	s0, s15
 8003a0e:	f008 fd8b 	bl	800c528 <cosf>
 8003a12:	eef0 7a40 	vmov.f32	s15, s0
 8003a16:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003a1a:	ee17 3a90 	vmov	r3, s15
 8003a1e:	84fb      	strh	r3, [r7, #38]	; 0x26
	int16_t sinTheta = sinf(radians);
 8003a20:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 8003a24:	ee07 3a90 	vmov	s15, r3
 8003a28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a2c:	eeb0 0a67 	vmov.f32	s0, s15
 8003a30:	f008 fdbe 	bl	800c5b0 <sinf>
 8003a34:	eef0 7a40 	vmov.f32	s15, s0
 8003a38:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003a3c:	ee17 3a90 	vmov	r3, s15
 8003a40:	84bb      	strh	r3, [r7, #36]	; 0x24

	int16_t translatedX = p1 - centerX;
 8003a42:	89fa      	ldrh	r2, [r7, #14]
 8003a44:	897b      	ldrh	r3, [r7, #10]
 8003a46:	1ad3      	subs	r3, r2, r3
 8003a48:	b29b      	uxth	r3, r3
 8003a4a:	847b      	strh	r3, [r7, #34]	; 0x22
	int16_t translatedY = p2 - centerY;
 8003a4c:	89ba      	ldrh	r2, [r7, #12]
 8003a4e:	893b      	ldrh	r3, [r7, #8]
 8003a50:	1ad3      	subs	r3, r2, r3
 8003a52:	b29b      	uxth	r3, r3
 8003a54:	843b      	strh	r3, [r7, #32]

	Point rotatedPoint;
	rotatedPoint.x = (translatedX * cosTheta) - (translatedY * sinTheta)
 8003a56:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8003a5a:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 8003a5e:	fb03 f202 	mul.w	r2, r3, r2
 8003a62:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8003a66:	f9b7 1024 	ldrsh.w	r1, [r7, #36]	; 0x24
 8003a6a:	fb01 f303 	mul.w	r3, r1, r3
 8003a6e:	1ad2      	subs	r2, r2, r3
			+ centerX;
 8003a70:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003a74:	4413      	add	r3, r2
	rotatedPoint.x = (translatedX * cosTheta) - (translatedY * sinTheta)
 8003a76:	ee07 3a90 	vmov	s15, r3
 8003a7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a7e:	edc7 7a04 	vstr	s15, [r7, #16]
	rotatedPoint.y = (translatedX * sinTheta) + (translatedY * cosTheta)
 8003a82:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8003a86:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 8003a8a:	fb03 f202 	mul.w	r2, r3, r2
 8003a8e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8003a92:	f9b7 1026 	ldrsh.w	r1, [r7, #38]	; 0x26
 8003a96:	fb01 f303 	mul.w	r3, r1, r3
 8003a9a:	441a      	add	r2, r3
			+ centerY;
 8003a9c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003aa0:	4413      	add	r3, r2
	rotatedPoint.y = (translatedX * sinTheta) + (translatedY * cosTheta)
 8003aa2:	ee07 3a90 	vmov	s15, r3
 8003aa6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003aaa:	edc7 7a05 	vstr	s15, [r7, #20]

	return rotatedPoint;
 8003aae:	f107 0318 	add.w	r3, r7, #24
 8003ab2:	f107 0210 	add.w	r2, r7, #16
 8003ab6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003aba:	e883 0003 	stmia.w	r3, {r0, r1}
 8003abe:	69ba      	ldr	r2, [r7, #24]
 8003ac0:	69fb      	ldr	r3, [r7, #28]
 8003ac2:	ee07 2a10 	vmov	s14, r2
 8003ac6:	ee07 3a90 	vmov	s15, r3
}
 8003aca:	eeb0 0a47 	vmov.f32	s0, s14
 8003ace:	eef0 0a67 	vmov.f32	s1, s15
 8003ad2:	372c      	adds	r7, #44	; 0x2c
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd90      	pop	{r4, r7, pc}

08003ad8 <buttonInput>:

void buttonInput() {
 8003ad8:	b598      	push	{r3, r4, r7, lr}
 8003ada:	af00      	add	r7, sp, #0
	register int i;
	for (i = 0; i < 4; i++) {
 8003adc:	2400      	movs	r4, #0
 8003ade:	e051      	b.n	8003b84 <buttonInput+0xac>
		Button1[i].Current = HAL_GPIO_ReadPin(joyPin[i].PORT, joyPin[i].PIN);
 8003ae0:	4b2b      	ldr	r3, [pc, #172]	; (8003b90 <buttonInput+0xb8>)
 8003ae2:	f853 2034 	ldr.w	r2, [r3, r4, lsl #3]
 8003ae6:	492a      	ldr	r1, [pc, #168]	; (8003b90 <buttonInput+0xb8>)
 8003ae8:	00e3      	lsls	r3, r4, #3
 8003aea:	440b      	add	r3, r1
 8003aec:	889b      	ldrh	r3, [r3, #4]
 8003aee:	4619      	mov	r1, r3
 8003af0:	4610      	mov	r0, r2
 8003af2:	f002 fb8d 	bl	8006210 <HAL_GPIO_ReadPin>
 8003af6:	4603      	mov	r3, r0
 8003af8:	461a      	mov	r2, r3
 8003afa:	4b26      	ldr	r3, [pc, #152]	; (8003b94 <buttonInput+0xbc>)
 8003afc:	f803 2014 	strb.w	r2, [r3, r4, lsl #1]
		if (Button1[i].Last == 0 && Button1[i].Current == 1) {
 8003b00:	4a24      	ldr	r2, [pc, #144]	; (8003b94 <buttonInput+0xbc>)
 8003b02:	0063      	lsls	r3, r4, #1
 8003b04:	4413      	add	r3, r2
 8003b06:	785b      	ldrb	r3, [r3, #1]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d132      	bne.n	8003b72 <buttonInput+0x9a>
 8003b0c:	4b21      	ldr	r3, [pc, #132]	; (8003b94 <buttonInput+0xbc>)
 8003b0e:	f813 3014 	ldrb.w	r3, [r3, r4, lsl #1]
 8003b12:	2b01      	cmp	r3, #1
 8003b14:	d12d      	bne.n	8003b72 <buttonInput+0x9a>
			if (i == 0) {
 8003b16:	2c00      	cmp	r4, #0
 8003b18:	d105      	bne.n	8003b26 <buttonInput+0x4e>
				countTopB += 1;
 8003b1a:	4b1f      	ldr	r3, [pc, #124]	; (8003b98 <buttonInput+0xc0>)
 8003b1c:	781b      	ldrb	r3, [r3, #0]
 8003b1e:	3301      	adds	r3, #1
 8003b20:	b2da      	uxtb	r2, r3
 8003b22:	4b1d      	ldr	r3, [pc, #116]	; (8003b98 <buttonInput+0xc0>)
 8003b24:	701a      	strb	r2, [r3, #0]
			}
			if (i == 1) {
 8003b26:	2c01      	cmp	r4, #1
 8003b28:	d108      	bne.n	8003b3c <buttonInput+0x64>
				countRightB += 1;
 8003b2a:	4b1c      	ldr	r3, [pc, #112]	; (8003b9c <buttonInput+0xc4>)
 8003b2c:	f993 3000 	ldrsb.w	r3, [r3]
 8003b30:	b2db      	uxtb	r3, r3
 8003b32:	3301      	adds	r3, #1
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	b25a      	sxtb	r2, r3
 8003b38:	4b18      	ldr	r3, [pc, #96]	; (8003b9c <buttonInput+0xc4>)
 8003b3a:	701a      	strb	r2, [r3, #0]
			}
			if (i == 2) {
 8003b3c:	2c02      	cmp	r4, #2
 8003b3e:	d105      	bne.n	8003b4c <buttonInput+0x74>
				countBottomB += 1;
 8003b40:	4b17      	ldr	r3, [pc, #92]	; (8003ba0 <buttonInput+0xc8>)
 8003b42:	781b      	ldrb	r3, [r3, #0]
 8003b44:	3301      	adds	r3, #1
 8003b46:	b2da      	uxtb	r2, r3
 8003b48:	4b15      	ldr	r3, [pc, #84]	; (8003ba0 <buttonInput+0xc8>)
 8003b4a:	701a      	strb	r2, [r3, #0]
			}
			if (i == 3) {
 8003b4c:	2c03      	cmp	r4, #3
 8003b4e:	d105      	bne.n	8003b5c <buttonInput+0x84>
				countLeftB += 1;
 8003b50:	4b14      	ldr	r3, [pc, #80]	; (8003ba4 <buttonInput+0xcc>)
 8003b52:	781b      	ldrb	r3, [r3, #0]
 8003b54:	3301      	adds	r3, #1
 8003b56:	b2da      	uxtb	r2, r3
 8003b58:	4b12      	ldr	r3, [pc, #72]	; (8003ba4 <buttonInput+0xcc>)
 8003b5a:	701a      	strb	r2, [r3, #0]

			}
			Button1[i].Last = Button1[i].Current;
 8003b5c:	4b0d      	ldr	r3, [pc, #52]	; (8003b94 <buttonInput+0xbc>)
 8003b5e:	f813 1014 	ldrb.w	r1, [r3, r4, lsl #1]
 8003b62:	4a0c      	ldr	r2, [pc, #48]	; (8003b94 <buttonInput+0xbc>)
 8003b64:	0063      	lsls	r3, r4, #1
 8003b66:	4413      	add	r3, r2
 8003b68:	460a      	mov	r2, r1
 8003b6a:	705a      	strb	r2, [r3, #1]
			joyLogic = i;
 8003b6c:	b2e2      	uxtb	r2, r4
 8003b6e:	4b0e      	ldr	r3, [pc, #56]	; (8003ba8 <buttonInput+0xd0>)
 8003b70:	701a      	strb	r2, [r3, #0]
		}
		Button1[i].Last = Button1[i].Current;
 8003b72:	4b08      	ldr	r3, [pc, #32]	; (8003b94 <buttonInput+0xbc>)
 8003b74:	f813 1014 	ldrb.w	r1, [r3, r4, lsl #1]
 8003b78:	4a06      	ldr	r2, [pc, #24]	; (8003b94 <buttonInput+0xbc>)
 8003b7a:	0063      	lsls	r3, r4, #1
 8003b7c:	4413      	add	r3, r2
 8003b7e:	460a      	mov	r2, r1
 8003b80:	705a      	strb	r2, [r3, #1]
	for (i = 0; i < 4; i++) {
 8003b82:	3401      	adds	r4, #1
 8003b84:	2c03      	cmp	r4, #3
 8003b86:	ddab      	ble.n	8003ae0 <buttonInput+0x8>
	}
}
 8003b88:	bf00      	nop
 8003b8a:	bf00      	nop
 8003b8c:	bd98      	pop	{r3, r4, r7, pc}
 8003b8e:	bf00      	nop
 8003b90:	20000200 	.word	0x20000200
 8003b94:	20000dd4 	.word	0x20000dd4
 8003b98:	20000e05 	.word	0x20000e05
 8003b9c:	20000e06 	.word	0x20000e06
 8003ba0:	20000e04 	.word	0x20000e04
 8003ba4:	20000e07 	.word	0x20000e07
 8003ba8:	20000e08 	.word	0x20000e08

08003bac <buttonLogic>:

void buttonLogic(uint16_t state) {
 8003bac:	b590      	push	{r4, r7, lr}
 8003bae:	b087      	sub	sp, #28
 8003bb0:	af04      	add	r7, sp, #16
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	80fb      	strh	r3, [r7, #6]
	if (countTopB % 2 == 1) {
 8003bb6:	4ba2      	ldr	r3, [pc, #648]	; (8003e40 <buttonLogic+0x294>)
 8003bb8:	781b      	ldrb	r3, [r3, #0]
 8003bba:	f003 0301 	and.w	r3, r3, #1
 8003bbe:	b2db      	uxtb	r3, r3
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d03d      	beq.n	8003c40 <buttonLogic+0x94>
		switch (state) {
 8003bc4:	88fb      	ldrh	r3, [r7, #6]
 8003bc6:	2b03      	cmp	r3, #3
 8003bc8:	d83b      	bhi.n	8003c42 <buttonLogic+0x96>
 8003bca:	a201      	add	r2, pc, #4	; (adr r2, 8003bd0 <buttonLogic+0x24>)
 8003bcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bd0:	08003be1 	.word	0x08003be1
 8003bd4:	08003bfb 	.word	0x08003bfb
 8003bd8:	08003c0f 	.word	0x08003c0f
 8003bdc:	08003c2d 	.word	0x08003c2d
		case 0: // ENTER JOG MODE
			joyLogicLED = 1;
 8003be0:	4b98      	ldr	r3, [pc, #608]	; (8003e44 <buttonLogic+0x298>)
 8003be2:	2201      	movs	r2, #1
 8003be4:	701a      	strb	r2, [r3, #0]
			if (switchAxis) {
 8003be6:	4b98      	ldr	r3, [pc, #608]	; (8003e48 <buttonLogic+0x29c>)
 8003be8:	781b      	ldrb	r3, [r3, #0]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d002      	beq.n	8003bf4 <buttonLogic+0x48>
				jogAxisY();
 8003bee:	f7ff f81b 	bl	8002c28 <jogAxisY>
			} else {
				jogAxisX();
			}

			// handleJogAxisY(myJoyState);
			break;
 8003bf2:	e026      	b.n	8003c42 <buttonLogic+0x96>
				jogAxisX();
 8003bf4:	f000 fad6 	bl	80041a4 <jogAxisX>
			break;
 8003bf8:	e023      	b.n	8003c42 <buttonLogic+0x96>
		case 1: // RIGHT
			myJoyState += 1;
 8003bfa:	4b94      	ldr	r3, [pc, #592]	; (8003e4c <buttonLogic+0x2a0>)
 8003bfc:	781b      	ldrb	r3, [r3, #0]
 8003bfe:	3301      	adds	r3, #1
 8003c00:	b2da      	uxtb	r2, r3
 8003c02:	4b92      	ldr	r3, [pc, #584]	; (8003e4c <buttonLogic+0x2a0>)
 8003c04:	701a      	strb	r2, [r3, #0]

			joyLogic = 0;
 8003c06:	4b92      	ldr	r3, [pc, #584]	; (8003e50 <buttonLogic+0x2a4>)
 8003c08:	2200      	movs	r2, #0
 8003c0a:	701a      	strb	r2, [r3, #0]
			break;
 8003c0c:	e019      	b.n	8003c42 <buttonLogic+0x96>
		case 2: // CHANGE AXIS X/Y
			if (switchAxis) {
 8003c0e:	4b8e      	ldr	r3, [pc, #568]	; (8003e48 <buttonLogic+0x29c>)
 8003c10:	781b      	ldrb	r3, [r3, #0]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d003      	beq.n	8003c1e <buttonLogic+0x72>
				switchAxis = 0;
 8003c16:	4b8c      	ldr	r3, [pc, #560]	; (8003e48 <buttonLogic+0x29c>)
 8003c18:	2200      	movs	r2, #0
 8003c1a:	701a      	strb	r2, [r3, #0]
 8003c1c:	e002      	b.n	8003c24 <buttonLogic+0x78>
			} else {
				switchAxis = 1;
 8003c1e:	4b8a      	ldr	r3, [pc, #552]	; (8003e48 <buttonLogic+0x29c>)
 8003c20:	2201      	movs	r2, #1
 8003c22:	701a      	strb	r2, [r3, #0]
			}
			joyLogic = 0;
 8003c24:	4b8a      	ldr	r3, [pc, #552]	; (8003e50 <buttonLogic+0x2a4>)
 8003c26:	2200      	movs	r2, #0
 8003c28:	701a      	strb	r2, [r3, #0]
			break;
 8003c2a:	e00a      	b.n	8003c42 <buttonLogic+0x96>
		case 3: // LEFT
			joyLogic = 0;
 8003c2c:	4b88      	ldr	r3, [pc, #544]	; (8003e50 <buttonLogic+0x2a4>)
 8003c2e:	2200      	movs	r2, #0
 8003c30:	701a      	strb	r2, [r3, #0]
			myJoyState -= 1;
 8003c32:	4b86      	ldr	r3, [pc, #536]	; (8003e4c <buttonLogic+0x2a0>)
 8003c34:	781b      	ldrb	r3, [r3, #0]
 8003c36:	3b01      	subs	r3, #1
 8003c38:	b2da      	uxtb	r2, r3
 8003c3a:	4b84      	ldr	r3, [pc, #528]	; (8003e4c <buttonLogic+0x2a0>)
 8003c3c:	701a      	strb	r2, [r3, #0]
			break;
 8003c3e:	e000      	b.n	8003c42 <buttonLogic+0x96>
		}
	}
 8003c40:	bf00      	nop
	if (countTopB % 2 == 0) {
 8003c42:	4b7f      	ldr	r3, [pc, #508]	; (8003e40 <buttonLogic+0x294>)
 8003c44:	781b      	ldrb	r3, [r3, #0]
 8003c46:	f003 0301 	and.w	r3, r3, #1
 8003c4a:	b2db      	uxtb	r3, r3
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	f040 815c 	bne.w	8003f0a <buttonLogic+0x35e>
		switch (state) {
 8003c52:	88fb      	ldrh	r3, [r7, #6]
 8003c54:	2b03      	cmp	r3, #3
 8003c56:	f200 8159 	bhi.w	8003f0c <buttonLogic+0x360>
 8003c5a:	a201      	add	r2, pc, #4	; (adr r2, 8003c60 <buttonLogic+0xb4>)
 8003c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c60:	08003c71 	.word	0x08003c71
 8003c64:	08003c9d 	.word	0x08003c9d
 8003c68:	08003ef5 	.word	0x08003ef5
 8003c6c:	08003efd 	.word	0x08003efd
		case 0: // ENTER CALIBRATE MODE
			if (countRightB == 4) {
 8003c70:	4b78      	ldr	r3, [pc, #480]	; (8003e54 <buttonLogic+0x2a8>)
 8003c72:	f993 3000 	ldrsb.w	r3, [r3]
 8003c76:	2b04      	cmp	r3, #4
 8003c78:	d103      	bne.n	8003c82 <buttonLogic+0xd6>
				joyLogicLED = 3;
 8003c7a:	4b72      	ldr	r3, [pc, #456]	; (8003e44 <buttonLogic+0x298>)
 8003c7c:	2203      	movs	r2, #3
 8003c7e:	701a      	strb	r2, [r3, #0]
				joyLogicLED = 4;
			} else {
				joyLogicLED = 2;
			}

			break;
 8003c80:	e144      	b.n	8003f0c <buttonLogic+0x360>
			} else if (countRightB == 7) {
 8003c82:	4b74      	ldr	r3, [pc, #464]	; (8003e54 <buttonLogic+0x2a8>)
 8003c84:	f993 3000 	ldrsb.w	r3, [r3]
 8003c88:	2b07      	cmp	r3, #7
 8003c8a:	d103      	bne.n	8003c94 <buttonLogic+0xe8>
				joyLogicLED = 4;
 8003c8c:	4b6d      	ldr	r3, [pc, #436]	; (8003e44 <buttonLogic+0x298>)
 8003c8e:	2204      	movs	r2, #4
 8003c90:	701a      	strb	r2, [r3, #0]
			break;
 8003c92:	e13b      	b.n	8003f0c <buttonLogic+0x360>
				joyLogicLED = 2;
 8003c94:	4b6b      	ldr	r3, [pc, #428]	; (8003e44 <buttonLogic+0x298>)
 8003c96:	2202      	movs	r2, #2
 8003c98:	701a      	strb	r2, [r3, #0]
			break;
 8003c9a:	e137      	b.n	8003f0c <buttonLogic+0x360>
		case 1: // MARK POSITION
			if (countRightB == 2) {
 8003c9c:	4b6d      	ldr	r3, [pc, #436]	; (8003e54 <buttonLogic+0x2a8>)
 8003c9e:	f993 3000 	ldrsb.w	r3, [r3]
 8003ca2:	2b02      	cmp	r3, #2
 8003ca4:	d120      	bne.n	8003ce8 <buttonLogic+0x13c>
				trayPickX.pos1 = ((int16_t) registerFrame[68].U16 / 10.0); // READ : x-axis Actual Position
 8003ca6:	4b6c      	ldr	r3, [pc, #432]	; (8003e58 <buttonLogic+0x2ac>)
 8003ca8:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003cac:	b21b      	sxth	r3, r3
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f7fc fbe4 	bl	800047c <__aeabi_i2d>
 8003cb4:	f04f 0200 	mov.w	r2, #0
 8003cb8:	4b68      	ldr	r3, [pc, #416]	; (8003e5c <buttonLogic+0x2b0>)
 8003cba:	f7fc fd73 	bl	80007a4 <__aeabi_ddiv>
 8003cbe:	4602      	mov	r2, r0
 8003cc0:	460b      	mov	r3, r1
 8003cc2:	4610      	mov	r0, r2
 8003cc4:	4619      	mov	r1, r3
 8003cc6:	f7fc fef3 	bl	8000ab0 <__aeabi_d2iz>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	b21a      	sxth	r2, r3
 8003cce:	4b64      	ldr	r3, [pc, #400]	; (8003e60 <buttonLogic+0x2b4>)
 8003cd0:	801a      	strh	r2, [r3, #0]
				trayPickY.pos1 = mmActPos;
 8003cd2:	4b64      	ldr	r3, [pc, #400]	; (8003e64 <buttonLogic+0x2b8>)
 8003cd4:	edd3 7a00 	vldr	s15, [r3]
 8003cd8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003cdc:	ee17 3a90 	vmov	r3, s15
 8003ce0:	b21a      	sxth	r2, r3
 8003ce2:	4b61      	ldr	r3, [pc, #388]	; (8003e68 <buttonLogic+0x2bc>)
 8003ce4:	801a      	strh	r2, [r3, #0]
 8003ce6:	e101      	b.n	8003eec <buttonLogic+0x340>
			} else if (countRightB == 3) {
 8003ce8:	4b5a      	ldr	r3, [pc, #360]	; (8003e54 <buttonLogic+0x2a8>)
 8003cea:	f993 3000 	ldrsb.w	r3, [r3]
 8003cee:	2b03      	cmp	r3, #3
 8003cf0:	d120      	bne.n	8003d34 <buttonLogic+0x188>
				trayPickX.pos2 = ((int16_t) registerFrame[68].U16 / 10.0); // READ : x-axis Actual Position
 8003cf2:	4b59      	ldr	r3, [pc, #356]	; (8003e58 <buttonLogic+0x2ac>)
 8003cf4:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003cf8:	b21b      	sxth	r3, r3
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f7fc fbbe 	bl	800047c <__aeabi_i2d>
 8003d00:	f04f 0200 	mov.w	r2, #0
 8003d04:	4b55      	ldr	r3, [pc, #340]	; (8003e5c <buttonLogic+0x2b0>)
 8003d06:	f7fc fd4d 	bl	80007a4 <__aeabi_ddiv>
 8003d0a:	4602      	mov	r2, r0
 8003d0c:	460b      	mov	r3, r1
 8003d0e:	4610      	mov	r0, r2
 8003d10:	4619      	mov	r1, r3
 8003d12:	f7fc fecd 	bl	8000ab0 <__aeabi_d2iz>
 8003d16:	4603      	mov	r3, r0
 8003d18:	b21a      	sxth	r2, r3
 8003d1a:	4b51      	ldr	r3, [pc, #324]	; (8003e60 <buttonLogic+0x2b4>)
 8003d1c:	805a      	strh	r2, [r3, #2]
				trayPickY.pos2 = mmActPos;
 8003d1e:	4b51      	ldr	r3, [pc, #324]	; (8003e64 <buttonLogic+0x2b8>)
 8003d20:	edd3 7a00 	vldr	s15, [r3]
 8003d24:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003d28:	ee17 3a90 	vmov	r3, s15
 8003d2c:	b21a      	sxth	r2, r3
 8003d2e:	4b4e      	ldr	r3, [pc, #312]	; (8003e68 <buttonLogic+0x2bc>)
 8003d30:	805a      	strh	r2, [r3, #2]
 8003d32:	e0db      	b.n	8003eec <buttonLogic+0x340>
			} else if (countRightB == 4) {
 8003d34:	4b47      	ldr	r3, [pc, #284]	; (8003e54 <buttonLogic+0x2a8>)
 8003d36:	f993 3000 	ldrsb.w	r3, [r3]
 8003d3a:	2b04      	cmp	r3, #4
 8003d3c:	d133      	bne.n	8003da6 <buttonLogic+0x1fa>
				registerFrame[16].U16 = 0;
 8003d3e:	4b46      	ldr	r3, [pc, #280]	; (8003e58 <buttonLogic+0x2ac>)
 8003d40:	2200      	movs	r2, #0
 8003d42:	841a      	strh	r2, [r3, #32]
				trayPickX.pos3 = ((int16_t) registerFrame[68].U16 / 10.0); // READ : x-axis Actual Position
 8003d44:	4b44      	ldr	r3, [pc, #272]	; (8003e58 <buttonLogic+0x2ac>)
 8003d46:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003d4a:	b21b      	sxth	r3, r3
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f7fc fb95 	bl	800047c <__aeabi_i2d>
 8003d52:	f04f 0200 	mov.w	r2, #0
 8003d56:	4b41      	ldr	r3, [pc, #260]	; (8003e5c <buttonLogic+0x2b0>)
 8003d58:	f7fc fd24 	bl	80007a4 <__aeabi_ddiv>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	460b      	mov	r3, r1
 8003d60:	4610      	mov	r0, r2
 8003d62:	4619      	mov	r1, r3
 8003d64:	f7fc fea4 	bl	8000ab0 <__aeabi_d2iz>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	b21a      	sxth	r2, r3
 8003d6c:	4b3c      	ldr	r3, [pc, #240]	; (8003e60 <buttonLogic+0x2b4>)
 8003d6e:	809a      	strh	r2, [r3, #4]
				trayPickY.pos3 = mmActPos;
 8003d70:	4b3c      	ldr	r3, [pc, #240]	; (8003e64 <buttonLogic+0x2b8>)
 8003d72:	edd3 7a00 	vldr	s15, [r3]
 8003d76:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003d7a:	ee17 3a90 	vmov	r3, s15
 8003d7e:	b21a      	sxth	r2, r3
 8003d80:	4b39      	ldr	r3, [pc, #228]	; (8003e68 <buttonLogic+0x2bc>)
 8003d82:	809a      	strh	r2, [r3, #4]
				calibrateTrayInput = 1;
 8003d84:	4b39      	ldr	r3, [pc, #228]	; (8003e6c <buttonLogic+0x2c0>)
 8003d86:	2201      	movs	r2, #1
 8003d88:	701a      	strb	r2, [r3, #0]
				calibrateTray(trayPickX, trayPickY, objPickPos);
 8003d8a:	4b37      	ldr	r3, [pc, #220]	; (8003e68 <buttonLogic+0x2bc>)
 8003d8c:	4a34      	ldr	r2, [pc, #208]	; (8003e60 <buttonLogic+0x2b4>)
 8003d8e:	4938      	ldr	r1, [pc, #224]	; (8003e70 <buttonLogic+0x2c4>)
 8003d90:	9102      	str	r1, [sp, #8]
 8003d92:	466c      	mov	r4, sp
 8003d94:	1d19      	adds	r1, r3, #4
 8003d96:	c903      	ldmia	r1, {r0, r1}
 8003d98:	e884 0003 	stmia.w	r4, {r0, r1}
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	ca07      	ldmia	r2, {r0, r1, r2}
 8003da0:	f7ff fbf6 	bl	8003590 <calibrateTray>
 8003da4:	e0a2      	b.n	8003eec <buttonLogic+0x340>
			} else if (countRightB == 5) {
 8003da6:	4b2b      	ldr	r3, [pc, #172]	; (8003e54 <buttonLogic+0x2a8>)
 8003da8:	f993 3000 	ldrsb.w	r3, [r3]
 8003dac:	2b05      	cmp	r3, #5
 8003dae:	d120      	bne.n	8003df2 <buttonLogic+0x246>
				trayPlaceX.pos1 = ((int16_t) registerFrame[68].U16 / 10.0); // READ : x-axis Actual Position
 8003db0:	4b29      	ldr	r3, [pc, #164]	; (8003e58 <buttonLogic+0x2ac>)
 8003db2:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003db6:	b21b      	sxth	r3, r3
 8003db8:	4618      	mov	r0, r3
 8003dba:	f7fc fb5f 	bl	800047c <__aeabi_i2d>
 8003dbe:	f04f 0200 	mov.w	r2, #0
 8003dc2:	4b26      	ldr	r3, [pc, #152]	; (8003e5c <buttonLogic+0x2b0>)
 8003dc4:	f7fc fcee 	bl	80007a4 <__aeabi_ddiv>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	460b      	mov	r3, r1
 8003dcc:	4610      	mov	r0, r2
 8003dce:	4619      	mov	r1, r3
 8003dd0:	f7fc fe6e 	bl	8000ab0 <__aeabi_d2iz>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	b21a      	sxth	r2, r3
 8003dd8:	4b26      	ldr	r3, [pc, #152]	; (8003e74 <buttonLogic+0x2c8>)
 8003dda:	801a      	strh	r2, [r3, #0]
				trayPlaceY.pos1 = mmActPos;
 8003ddc:	4b21      	ldr	r3, [pc, #132]	; (8003e64 <buttonLogic+0x2b8>)
 8003dde:	edd3 7a00 	vldr	s15, [r3]
 8003de2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003de6:	ee17 3a90 	vmov	r3, s15
 8003dea:	b21a      	sxth	r2, r3
 8003dec:	4b22      	ldr	r3, [pc, #136]	; (8003e78 <buttonLogic+0x2cc>)
 8003dee:	801a      	strh	r2, [r3, #0]
 8003df0:	e07c      	b.n	8003eec <buttonLogic+0x340>
			} else if (countRightB == 6) {
 8003df2:	4b18      	ldr	r3, [pc, #96]	; (8003e54 <buttonLogic+0x2a8>)
 8003df4:	f993 3000 	ldrsb.w	r3, [r3]
 8003df8:	2b06      	cmp	r3, #6
 8003dfa:	d13f      	bne.n	8003e7c <buttonLogic+0x2d0>
				trayPlaceX.pos2 = ((int16_t) registerFrame[68].U16 / 10.0); // READ : x-axis Actual Position
 8003dfc:	4b16      	ldr	r3, [pc, #88]	; (8003e58 <buttonLogic+0x2ac>)
 8003dfe:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003e02:	b21b      	sxth	r3, r3
 8003e04:	4618      	mov	r0, r3
 8003e06:	f7fc fb39 	bl	800047c <__aeabi_i2d>
 8003e0a:	f04f 0200 	mov.w	r2, #0
 8003e0e:	4b13      	ldr	r3, [pc, #76]	; (8003e5c <buttonLogic+0x2b0>)
 8003e10:	f7fc fcc8 	bl	80007a4 <__aeabi_ddiv>
 8003e14:	4602      	mov	r2, r0
 8003e16:	460b      	mov	r3, r1
 8003e18:	4610      	mov	r0, r2
 8003e1a:	4619      	mov	r1, r3
 8003e1c:	f7fc fe48 	bl	8000ab0 <__aeabi_d2iz>
 8003e20:	4603      	mov	r3, r0
 8003e22:	b21a      	sxth	r2, r3
 8003e24:	4b13      	ldr	r3, [pc, #76]	; (8003e74 <buttonLogic+0x2c8>)
 8003e26:	805a      	strh	r2, [r3, #2]
				trayPlaceY.pos2 = mmActPos;
 8003e28:	4b0e      	ldr	r3, [pc, #56]	; (8003e64 <buttonLogic+0x2b8>)
 8003e2a:	edd3 7a00 	vldr	s15, [r3]
 8003e2e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e32:	ee17 3a90 	vmov	r3, s15
 8003e36:	b21a      	sxth	r2, r3
 8003e38:	4b0f      	ldr	r3, [pc, #60]	; (8003e78 <buttonLogic+0x2cc>)
 8003e3a:	805a      	strh	r2, [r3, #2]
 8003e3c:	e056      	b.n	8003eec <buttonLogic+0x340>
 8003e3e:	bf00      	nop
 8003e40:	20000e05 	.word	0x20000e05
 8003e44:	20000229 	.word	0x20000229
 8003e48:	20000228 	.word	0x20000228
 8003e4c:	2000026e 	.word	0x2000026e
 8003e50:	20000e08 	.word	0x20000e08
 8003e54:	20000e06 	.word	0x20000e06
 8003e58:	20000d48 	.word	0x20000d48
 8003e5c:	40240000 	.word	0x40240000
 8003e60:	20000ecc 	.word	0x20000ecc
 8003e64:	20000e1c 	.word	0x20000e1c
 8003e68:	20000ed8 	.word	0x20000ed8
 8003e6c:	20000e34 	.word	0x20000e34
 8003e70:	20000e3c 	.word	0x20000e3c
 8003e74:	20000ee4 	.word	0x20000ee4
 8003e78:	20000ef0 	.word	0x20000ef0
			} else if (countRightB == 7) {
 8003e7c:	4b25      	ldr	r3, [pc, #148]	; (8003f14 <buttonLogic+0x368>)
 8003e7e:	f993 3000 	ldrsb.w	r3, [r3]
 8003e82:	2b07      	cmp	r3, #7
 8003e84:	d132      	bne.n	8003eec <buttonLogic+0x340>
				registerFrame[16].U16 = 0;
 8003e86:	4b24      	ldr	r3, [pc, #144]	; (8003f18 <buttonLogic+0x36c>)
 8003e88:	2200      	movs	r2, #0
 8003e8a:	841a      	strh	r2, [r3, #32]
				trayPlaceX.pos3 = ((int16_t) registerFrame[68].U16 / 10.0); // READ : x-axis Actual Position
 8003e8c:	4b22      	ldr	r3, [pc, #136]	; (8003f18 <buttonLogic+0x36c>)
 8003e8e:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003e92:	b21b      	sxth	r3, r3
 8003e94:	4618      	mov	r0, r3
 8003e96:	f7fc faf1 	bl	800047c <__aeabi_i2d>
 8003e9a:	f04f 0200 	mov.w	r2, #0
 8003e9e:	4b1f      	ldr	r3, [pc, #124]	; (8003f1c <buttonLogic+0x370>)
 8003ea0:	f7fc fc80 	bl	80007a4 <__aeabi_ddiv>
 8003ea4:	4602      	mov	r2, r0
 8003ea6:	460b      	mov	r3, r1
 8003ea8:	4610      	mov	r0, r2
 8003eaa:	4619      	mov	r1, r3
 8003eac:	f7fc fe00 	bl	8000ab0 <__aeabi_d2iz>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	b21a      	sxth	r2, r3
 8003eb4:	4b1a      	ldr	r3, [pc, #104]	; (8003f20 <buttonLogic+0x374>)
 8003eb6:	809a      	strh	r2, [r3, #4]
				trayPlaceY.pos3 = mmActPos;
 8003eb8:	4b1a      	ldr	r3, [pc, #104]	; (8003f24 <buttonLogic+0x378>)
 8003eba:	edd3 7a00 	vldr	s15, [r3]
 8003ebe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003ec2:	ee17 3a90 	vmov	r3, s15
 8003ec6:	b21a      	sxth	r2, r3
 8003ec8:	4b17      	ldr	r3, [pc, #92]	; (8003f28 <buttonLogic+0x37c>)
 8003eca:	809a      	strh	r2, [r3, #4]
				calibrateTrayInput = 2;
 8003ecc:	4b17      	ldr	r3, [pc, #92]	; (8003f2c <buttonLogic+0x380>)
 8003ece:	2202      	movs	r2, #2
 8003ed0:	701a      	strb	r2, [r3, #0]
				calibrateTray(trayPlaceX, trayPlaceY, objPlacePos);
 8003ed2:	4b15      	ldr	r3, [pc, #84]	; (8003f28 <buttonLogic+0x37c>)
 8003ed4:	4a12      	ldr	r2, [pc, #72]	; (8003f20 <buttonLogic+0x374>)
 8003ed6:	4916      	ldr	r1, [pc, #88]	; (8003f30 <buttonLogic+0x384>)
 8003ed8:	9102      	str	r1, [sp, #8]
 8003eda:	466c      	mov	r4, sp
 8003edc:	1d19      	adds	r1, r3, #4
 8003ede:	c903      	ldmia	r1, {r0, r1}
 8003ee0:	e884 0003 	stmia.w	r4, {r0, r1}
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	ca07      	ldmia	r2, {r0, r1, r2}
 8003ee8:	f7ff fb52 	bl	8003590 <calibrateTray>
			}
			joyLogic = 0;
 8003eec:	4b11      	ldr	r3, [pc, #68]	; (8003f34 <buttonLogic+0x388>)
 8003eee:	2200      	movs	r2, #0
 8003ef0:	701a      	strb	r2, [r3, #0]
			break;
 8003ef2:	e00b      	b.n	8003f0c <buttonLogic+0x360>
		case 2: // OPEN LASER
			joyLogic = 0;
 8003ef4:	4b0f      	ldr	r3, [pc, #60]	; (8003f34 <buttonLogic+0x388>)
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	701a      	strb	r2, [r3, #0]

			break;
 8003efa:	e007      	b.n	8003f0c <buttonLogic+0x360>
		case 3: //  DELETE
			countRightB = 0;
 8003efc:	4b05      	ldr	r3, [pc, #20]	; (8003f14 <buttonLogic+0x368>)
 8003efe:	2200      	movs	r2, #0
 8003f00:	701a      	strb	r2, [r3, #0]
			joyLogic = 0;
 8003f02:	4b0c      	ldr	r3, [pc, #48]	; (8003f34 <buttonLogic+0x388>)
 8003f04:	2200      	movs	r2, #0
 8003f06:	701a      	strb	r2, [r3, #0]
			break;
 8003f08:	e000      	b.n	8003f0c <buttonLogic+0x360>
		}
	}
 8003f0a:	bf00      	nop

}
 8003f0c:	bf00      	nop
 8003f0e:	370c      	adds	r7, #12
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd90      	pop	{r4, r7, pc}
 8003f14:	20000e06 	.word	0x20000e06
 8003f18:	20000d48 	.word	0x20000d48
 8003f1c:	40240000 	.word	0x40240000
 8003f20:	20000ee4 	.word	0x20000ee4
 8003f24:	20000e1c 	.word	0x20000e1c
 8003f28:	20000ef0 	.word	0x20000ef0
 8003f2c:	20000e34 	.word	0x20000e34
 8003f30:	20000e84 	.word	0x20000e84
 8003f34:	20000e08 	.word	0x20000e08

08003f38 <joyDisplayLED>:

void joyDisplayLED() {
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	af00      	add	r7, sp, #0
	if (joyLogicLED == 1) {
 8003f3c:	4b20      	ldr	r3, [pc, #128]	; (8003fc0 <joyDisplayLED+0x88>)
 8003f3e:	781b      	ldrb	r3, [r3, #0]
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	d10c      	bne.n	8003f5e <joyDisplayLED+0x26>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 8003f44:	2201      	movs	r2, #1
 8003f46:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003f4a:	481e      	ldr	r0, [pc, #120]	; (8003fc4 <joyDisplayLED+0x8c>)
 8003f4c:	f002 f978 	bl	8006240 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);
 8003f50:	2200      	movs	r2, #0
 8003f52:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003f56:	481b      	ldr	r0, [pc, #108]	; (8003fc4 <joyDisplayLED+0x8c>)
 8003f58:	f002 f972 	bl	8006240 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET);
	} else if (joyLogicLED == 4) {
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_10);
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_12);
	}
}
 8003f5c:	e02e      	b.n	8003fbc <joyDisplayLED+0x84>
	} else if (joyLogicLED == 2) {
 8003f5e:	4b18      	ldr	r3, [pc, #96]	; (8003fc0 <joyDisplayLED+0x88>)
 8003f60:	781b      	ldrb	r3, [r3, #0]
 8003f62:	2b02      	cmp	r3, #2
 8003f64:	d10c      	bne.n	8003f80 <joyDisplayLED+0x48>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 8003f66:	2200      	movs	r2, #0
 8003f68:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003f6c:	4815      	ldr	r0, [pc, #84]	; (8003fc4 <joyDisplayLED+0x8c>)
 8003f6e:	f002 f967 	bl	8006240 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET);
 8003f72:	2201      	movs	r2, #1
 8003f74:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003f78:	4812      	ldr	r0, [pc, #72]	; (8003fc4 <joyDisplayLED+0x8c>)
 8003f7a:	f002 f961 	bl	8006240 <HAL_GPIO_WritePin>
}
 8003f7e:	e01d      	b.n	8003fbc <joyDisplayLED+0x84>
	} else if (joyLogicLED == 3) {
 8003f80:	4b0f      	ldr	r3, [pc, #60]	; (8003fc0 <joyDisplayLED+0x88>)
 8003f82:	781b      	ldrb	r3, [r3, #0]
 8003f84:	2b03      	cmp	r3, #3
 8003f86:	d10b      	bne.n	8003fa0 <joyDisplayLED+0x68>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_10);
 8003f88:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003f8c:	480d      	ldr	r0, [pc, #52]	; (8003fc4 <joyDisplayLED+0x8c>)
 8003f8e:	f002 f970 	bl	8006272 <HAL_GPIO_TogglePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET);
 8003f92:	2201      	movs	r2, #1
 8003f94:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003f98:	480a      	ldr	r0, [pc, #40]	; (8003fc4 <joyDisplayLED+0x8c>)
 8003f9a:	f002 f951 	bl	8006240 <HAL_GPIO_WritePin>
}
 8003f9e:	e00d      	b.n	8003fbc <joyDisplayLED+0x84>
	} else if (joyLogicLED == 4) {
 8003fa0:	4b07      	ldr	r3, [pc, #28]	; (8003fc0 <joyDisplayLED+0x88>)
 8003fa2:	781b      	ldrb	r3, [r3, #0]
 8003fa4:	2b04      	cmp	r3, #4
 8003fa6:	d109      	bne.n	8003fbc <joyDisplayLED+0x84>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_10);
 8003fa8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003fac:	4805      	ldr	r0, [pc, #20]	; (8003fc4 <joyDisplayLED+0x8c>)
 8003fae:	f002 f960 	bl	8006272 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_12);
 8003fb2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003fb6:	4803      	ldr	r0, [pc, #12]	; (8003fc4 <joyDisplayLED+0x8c>)
 8003fb8:	f002 f95b 	bl	8006272 <HAL_GPIO_TogglePin>
}
 8003fbc:	bf00      	nop
 8003fbe:	bd80      	pop	{r7, pc}
 8003fc0:	20000229 	.word	0x20000229
 8003fc4:	40020800 	.word	0x40020800

08003fc8 <robotArmState>:

void robotArmState(uint16_t state) {
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b082      	sub	sp, #8
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	4603      	mov	r3, r0
 8003fd0:	80fb      	strh	r3, [r7, #6]

	switch (state) {
 8003fd2:	88fb      	ldrh	r3, [r7, #6]
 8003fd4:	3b01      	subs	r3, #1
 8003fd6:	2b0f      	cmp	r3, #15
 8003fd8:	f200 80cb 	bhi.w	8004172 <robotArmState+0x1aa>
 8003fdc:	a201      	add	r2, pc, #4	; (adr r2, 8003fe4 <robotArmState+0x1c>)
 8003fde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fe2:	bf00      	nop
 8003fe4:	08004025 	.word	0x08004025
 8003fe8:	0800405d 	.word	0x0800405d
 8003fec:	08004173 	.word	0x08004173
 8003ff0:	08004095 	.word	0x08004095
 8003ff4:	08004173 	.word	0x08004173
 8003ff8:	08004173 	.word	0x08004173
 8003ffc:	08004173 	.word	0x08004173
 8004000:	080040cf 	.word	0x080040cf
 8004004:	08004173 	.word	0x08004173
 8004008:	08004173 	.word	0x08004173
 800400c:	08004173 	.word	0x08004173
 8004010:	08004173 	.word	0x08004173
 8004014:	08004173 	.word	0x08004173
 8004018:	08004173 	.word	0x08004173
 800401c:	08004173 	.word	0x08004173
 8004020:	080040f5 	.word	0x080040f5
	case 0b0000000000000001: // SET PICK TRAY
		registerFrame[16].U16 = 0b0000000000000001; // Jog Pick : y-axis Moving Status
 8004024:	4b58      	ldr	r3, [pc, #352]	; (8004188 <robotArmState+0x1c0>)
 8004026:	2201      	movs	r2, #1
 8004028:	841a      	strh	r2, [r3, #32]

		joyStart = 1;
 800402a:	4b58      	ldr	r3, [pc, #352]	; (800418c <robotArmState+0x1c4>)
 800402c:	2201      	movs	r2, #1
 800402e:	701a      	strb	r2, [r3, #0]
		registerFrame[66].U16 = 300; // SET : x-axis Target Speed
 8004030:	4b55      	ldr	r3, [pc, #340]	; (8004188 <robotArmState+0x1c0>)
 8004032:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004036:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
		registerFrame[67].U16 = 3; // SET : x-axis Target Speed
 800403a:	4b53      	ldr	r3, [pc, #332]	; (8004188 <robotArmState+0x1c0>)
 800403c:	2203      	movs	r2, #3
 800403e:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
		pilotLamp(0, 0); // OFF : PILOT LAMP LEFT
 8004042:	2100      	movs	r1, #0
 8004044:	2000      	movs	r0, #0
 8004046:	f000 f929 	bl	800429c <pilotLamp>
		pilotLamp(1, 1); // ON : PILOT LAMP CENTER
 800404a:	2101      	movs	r1, #1
 800404c:	2001      	movs	r0, #1
 800404e:	f000 f925 	bl	800429c <pilotLamp>
		pilotLamp(2, 0); // OFF : PILOT LAMP RIGHT
 8004052:	2100      	movs	r1, #0
 8004054:	2002      	movs	r0, #2
 8004056:	f000 f921 	bl	800429c <pilotLamp>

		break;
 800405a:	e08a      	b.n	8004172 <robotArmState+0x1aa>
	case 0b0000000000000010: // SET PLACE TRAY
		registerFrame[16].U16 = 0b0000000000000010; // Jog Place : y-axis Moving Status
 800405c:	4b4a      	ldr	r3, [pc, #296]	; (8004188 <robotArmState+0x1c0>)
 800405e:	2202      	movs	r2, #2
 8004060:	841a      	strh	r2, [r3, #32]

		joyStart = 1;
 8004062:	4b4a      	ldr	r3, [pc, #296]	; (800418c <robotArmState+0x1c4>)
 8004064:	2201      	movs	r2, #1
 8004066:	701a      	strb	r2, [r3, #0]
		registerFrame[66].U16 = 300; // SET : x-axis Target Speed
 8004068:	4b47      	ldr	r3, [pc, #284]	; (8004188 <robotArmState+0x1c0>)
 800406a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800406e:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
		registerFrame[67].U16 = 3; // SET : x-axis Target Speed
 8004072:	4b45      	ldr	r3, [pc, #276]	; (8004188 <robotArmState+0x1c0>)
 8004074:	2203      	movs	r2, #3
 8004076:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
		pilotLamp(0, 0); // OFF : PILOT LAMP LEFT
 800407a:	2100      	movs	r1, #0
 800407c:	2000      	movs	r0, #0
 800407e:	f000 f90d 	bl	800429c <pilotLamp>
		pilotLamp(1, 1); // ON : PILOT LAMP CENTER
 8004082:	2101      	movs	r1, #1
 8004084:	2001      	movs	r0, #1
 8004086:	f000 f909 	bl	800429c <pilotLamp>
		pilotLamp(2, 0);  // OFF : PILOT LAMP RIGHT
 800408a:	2100      	movs	r1, #0
 800408c:	2002      	movs	r0, #2
 800408e:	f000 f905 	bl	800429c <pilotLamp>

		break;
 8004092:	e06e      	b.n	8004172 <robotArmState+0x1aa>
	case 0b0000000000000100: // HOME
		joyStart = 0;
 8004094:	4b3d      	ldr	r3, [pc, #244]	; (800418c <robotArmState+0x1c4>)
 8004096:	2200      	movs	r2, #0
 8004098:	701a      	strb	r2, [r3, #0]
		registerFrame[16].U16 = 0b0000000000000100; // HOME : y-axis Moving Status
 800409a:	4b3b      	ldr	r3, [pc, #236]	; (8004188 <robotArmState+0x1c0>)
 800409c:	2204      	movs	r2, #4
 800409e:	841a      	strh	r2, [r3, #32]
		registerFrame[64].U16 = 0b0000000000000001; // HOME : x-axis Moving Status
 80040a0:	4b39      	ldr	r3, [pc, #228]	; (8004188 <robotArmState+0x1c0>)
 80040a2:	2201      	movs	r2, #1
 80040a4:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		registerFrame[1].U16 = 0; // RESET : Base System Status
 80040a8:	4b37      	ldr	r3, [pc, #220]	; (8004188 <robotArmState+0x1c0>)
 80040aa:	2200      	movs	r2, #0
 80040ac:	805a      	strh	r2, [r3, #2]

		startSetHome = 1; // START HOME -> Function
 80040ae:	4b38      	ldr	r3, [pc, #224]	; (8004190 <robotArmState+0x1c8>)
 80040b0:	2201      	movs	r2, #1
 80040b2:	701a      	strb	r2, [r3, #0]

		pilotLamp(0, 1); // ON : PILOT LAMP LEFT
 80040b4:	2101      	movs	r1, #1
 80040b6:	2000      	movs	r0, #0
 80040b8:	f000 f8f0 	bl	800429c <pilotLamp>
		pilotLamp(1, 0); // OFF : PILOT LAMP CENTER
 80040bc:	2100      	movs	r1, #0
 80040be:	2001      	movs	r0, #1
 80040c0:	f000 f8ec 	bl	800429c <pilotLamp>
		pilotLamp(2, 0); // OFF : PILOT LAMP RIGHT
 80040c4:	2100      	movs	r1, #0
 80040c6:	2002      	movs	r0, #2
 80040c8:	f000 f8e8 	bl	800429c <pilotLamp>

		break;
 80040cc:	e051      	b.n	8004172 <robotArmState+0x1aa>
	case 0b0000000000001000: // RUN TRAY MODE 18 PATH
		joyStart = 0;
 80040ce:	4b2f      	ldr	r3, [pc, #188]	; (800418c <robotArmState+0x1c4>)
 80040d0:	2200      	movs	r2, #0
 80040d2:	701a      	strb	r2, [r3, #0]

		startRunTray = 1; // START RUN TRAY -> Function
 80040d4:	4b2f      	ldr	r3, [pc, #188]	; (8004194 <robotArmState+0x1cc>)
 80040d6:	2201      	movs	r2, #1
 80040d8:	701a      	strb	r2, [r3, #0]

		pilotLamp(0, 0); // OFF : PILOT LAMP LEFT
 80040da:	2100      	movs	r1, #0
 80040dc:	2000      	movs	r0, #0
 80040de:	f000 f8dd 	bl	800429c <pilotLamp>
		pilotLamp(1, 0); // OFF : PILOT LAMP CENTER
 80040e2:	2100      	movs	r1, #0
 80040e4:	2001      	movs	r0, #1
 80040e6:	f000 f8d9 	bl	800429c <pilotLamp>
		pilotLamp(2, 1); // ON : PILOT LAMP RIGHT
 80040ea:	2101      	movs	r1, #1
 80040ec:	2002      	movs	r0, #2
 80040ee:	f000 f8d5 	bl	800429c <pilotLamp>
		break;
 80040f2:	e03e      	b.n	8004172 <robotArmState+0x1aa>
	case 0b0000000000010000: // RUN POINT MODE
		joyStart = 0;
 80040f4:	4b25      	ldr	r3, [pc, #148]	; (800418c <robotArmState+0x1c4>)
 80040f6:	2200      	movs	r2, #0
 80040f8:	701a      	strb	r2, [r3, #0]

		pilotLamp(0, 0); // OFF : PILOT LAMP LEFT
 80040fa:	2100      	movs	r1, #0
 80040fc:	2000      	movs	r0, #0
 80040fe:	f000 f8cd 	bl	800429c <pilotLamp>
		pilotLamp(1, 0); // OFF : PILOT LAMP CENTER
 8004102:	2100      	movs	r1, #0
 8004104:	2001      	movs	r0, #1
 8004106:	f000 f8c9 	bl	800429c <pilotLamp>
		pilotLamp(2, 1); // ON : PILOT LAMP RIGHT
 800410a:	2101      	movs	r1, #1
 800410c:	2002      	movs	r0, #2
 800410e:	f000 f8c5 	bl	800429c <pilotLamp>

		// X-Axis
		registerFrame[64].U16 = 0b0000000000000010; // RUN : x-axis Moving Status
 8004112:	4b1d      	ldr	r3, [pc, #116]	; (8004188 <robotArmState+0x1c0>)
 8004114:	2202      	movs	r2, #2
 8004116:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		registerFrame[65].U16 = registerFrame[48].U16; // SET : x-axis Target Position = Read : Goal Point x
 800411a:	4b1b      	ldr	r3, [pc, #108]	; (8004188 <robotArmState+0x1c0>)
 800411c:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8004120:	4b19      	ldr	r3, [pc, #100]	; (8004188 <robotArmState+0x1c0>)
 8004122:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
		registerFrame[66].U16 = 3000; // SET : x-axis Target Speed
 8004126:	4b18      	ldr	r3, [pc, #96]	; (8004188 <robotArmState+0x1c0>)
 8004128:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800412c:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
		registerFrame[67].U16 = 1; // SET : x-axis Target Speed
 8004130:	4b15      	ldr	r3, [pc, #84]	; (8004188 <robotArmState+0x1c0>)
 8004132:	2201      	movs	r2, #1
 8004134:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86

		// Y-Axis
		startPointModeY = 1; // START POINT MODE -> OnlyPositionControl Function
 8004138:	4b17      	ldr	r3, [pc, #92]	; (8004198 <robotArmState+0x1d0>)
 800413a:	2201      	movs	r2, #1
 800413c:	701a      	strb	r2, [r3, #0]
		initPosY = QEIReadModified * (2 * 3.14159 * 11.205 / 8192);
 800413e:	4b17      	ldr	r3, [pc, #92]	; (800419c <robotArmState+0x1d4>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4618      	mov	r0, r3
 8004144:	f7fc f99a 	bl	800047c <__aeabi_i2d>
 8004148:	a30d      	add	r3, pc, #52	; (adr r3, 8004180 <robotArmState+0x1b8>)
 800414a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800414e:	f7fc f9ff 	bl	8000550 <__aeabi_dmul>
 8004152:	4602      	mov	r2, r0
 8004154:	460b      	mov	r3, r1
 8004156:	4610      	mov	r0, r2
 8004158:	4619      	mov	r1, r3
 800415a:	f7fc fca9 	bl	8000ab0 <__aeabi_d2iz>
 800415e:	4603      	mov	r3, r0
 8004160:	4a0f      	ldr	r2, [pc, #60]	; (80041a0 <robotArmState+0x1d8>)
 8004162:	6013      	str	r3, [r2, #0]

		registerFrame[16].U16 = 0b0000000000100000; // Go Point : y-axis Moving Status
 8004164:	4b08      	ldr	r3, [pc, #32]	; (8004188 <robotArmState+0x1c0>)
 8004166:	2220      	movs	r2, #32
 8004168:	841a      	strh	r2, [r3, #32]

		registerFrame[1].U16 = 0; // RESET: Base System Status
 800416a:	4b07      	ldr	r3, [pc, #28]	; (8004188 <robotArmState+0x1c0>)
 800416c:	2200      	movs	r2, #0
 800416e:	805a      	strh	r2, [r3, #2]

		break;
 8004170:	bf00      	nop
	}
}
 8004172:	bf00      	nop
 8004174:	3708      	adds	r7, #8
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}
 800417a:	bf00      	nop
 800417c:	f3af 8000 	nop.w
 8004180:	464f6faa 	.word	0x464f6faa
 8004184:	3f8199cb 	.word	0x3f8199cb
 8004188:	20000d48 	.word	0x20000d48
 800418c:	20000f1f 	.word	0x20000f1f
 8004190:	20000264 	.word	0x20000264
 8004194:	20000f1b 	.word	0x20000f1b
 8004198:	20000f09 	.word	0x20000f09
 800419c:	20000e14 	.word	0x20000e14
 80041a0:	20000f0c 	.word	0x20000f0c

080041a4 <jogAxisX>:

void jogAxisX() {
 80041a4:	b480      	push	{r7}
 80041a6:	af00      	add	r7, sp, #0
	refXPos = buffer[0].subdata.xAxis;
 80041a8:	4b1a      	ldr	r3, [pc, #104]	; (8004214 <jogAxisX+0x70>)
 80041aa:	881b      	ldrh	r3, [r3, #0]
 80041ac:	ee07 3a90 	vmov	s15, r3
 80041b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041b4:	4b18      	ldr	r3, [pc, #96]	; (8004218 <jogAxisX+0x74>)
 80041b6:	edc3 7a00 	vstr	s15, [r3]
	if (refXPos > 2500) {
 80041ba:	4b17      	ldr	r3, [pc, #92]	; (8004218 <jogAxisX+0x74>)
 80041bc:	edd3 7a00 	vldr	s15, [r3]
 80041c0:	ed9f 7a16 	vldr	s14, [pc, #88]	; 800421c <jogAxisX+0x78>
 80041c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80041c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041cc:	dd07      	ble.n	80041de <jogAxisX+0x3a>
		dirAxisX = 1;
 80041ce:	4b14      	ldr	r3, [pc, #80]	; (8004220 <jogAxisX+0x7c>)
 80041d0:	2201      	movs	r2, #1
 80041d2:	701a      	strb	r2, [r3, #0]
		registerFrame[64].U16 = 0b0000000000000100; // JOG RIGHT : x-axis Moving Status
 80041d4:	4b13      	ldr	r3, [pc, #76]	; (8004224 <jogAxisX+0x80>)
 80041d6:	2204      	movs	r2, #4
 80041d8:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
	} else {
		registerFrame[64].U16 = 0; // RESET : x-axis Moving Status

	}

}
 80041dc:	e015      	b.n	800420a <jogAxisX+0x66>
	} else if (refXPos < 1500) {
 80041de:	4b0e      	ldr	r3, [pc, #56]	; (8004218 <jogAxisX+0x74>)
 80041e0:	edd3 7a00 	vldr	s15, [r3]
 80041e4:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8004228 <jogAxisX+0x84>
 80041e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80041ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041f0:	d507      	bpl.n	8004202 <jogAxisX+0x5e>
		dirAxisX = 0;
 80041f2:	4b0b      	ldr	r3, [pc, #44]	; (8004220 <jogAxisX+0x7c>)
 80041f4:	2200      	movs	r2, #0
 80041f6:	701a      	strb	r2, [r3, #0]
		registerFrame[64].U16 = 0b0000000000001000; // JOG LEFT : x-axis Moving Status
 80041f8:	4b0a      	ldr	r3, [pc, #40]	; (8004224 <jogAxisX+0x80>)
 80041fa:	2208      	movs	r2, #8
 80041fc:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
}
 8004200:	e003      	b.n	800420a <jogAxisX+0x66>
		registerFrame[64].U16 = 0; // RESET : x-axis Moving Status
 8004202:	4b08      	ldr	r3, [pc, #32]	; (8004224 <jogAxisX+0x80>)
 8004204:	2200      	movs	r2, #0
 8004206:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
}
 800420a:	bf00      	nop
 800420c:	46bd      	mov	sp, r7
 800420e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004212:	4770      	bx	lr
 8004214:	20000ddc 	.word	0x20000ddc
 8004218:	20000220 	.word	0x20000220
 800421c:	451c4000 	.word	0x451c4000
 8004220:	20000245 	.word	0x20000245
 8004224:	20000d48 	.word	0x20000d48
 8004228:	44bb8000 	.word	0x44bb8000

0800422c <handleEmergency>:

void HAL_ADC_ConvCallback(ADC_HandleTypeDef *hadc) {

}

void handleEmergency() {
 800422c:	b580      	push	{r7, lr}
 800422e:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5) == 0) {
 8004230:	2120      	movs	r1, #32
 8004232:	4817      	ldr	r0, [pc, #92]	; (8004290 <handleEmergency+0x64>)
 8004234:	f001 ffec 	bl	8006210 <HAL_GPIO_ReadPin>
 8004238:	4603      	mov	r3, r0
 800423a:	2b00      	cmp	r3, #0
 800423c:	d113      	bne.n	8004266 <handleEmergency+0x3a>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);
 800423e:	2201      	movs	r2, #1
 8004240:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004244:	4812      	ldr	r0, [pc, #72]	; (8004290 <handleEmergency+0x64>)
 8004246:	f001 fffb 	bl	8006240 <HAL_GPIO_WritePin>
		if (endEmergency == 0) {
 800424a:	4b12      	ldr	r3, [pc, #72]	; (8004294 <handleEmergency+0x68>)
 800424c:	781b      	ldrb	r3, [r3, #0]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d11c      	bne.n	800428c <handleEmergency+0x60>
			endEmergency = 1;
 8004252:	4b10      	ldr	r3, [pc, #64]	; (8004294 <handleEmergency+0x68>)
 8004254:	2201      	movs	r2, #1
 8004256:	701a      	strb	r2, [r3, #0]
			endEffectorControl(endEffector.emergencyMode, 0);
 8004258:	4b0f      	ldr	r3, [pc, #60]	; (8004298 <handleEmergency+0x6c>)
 800425a:	785b      	ldrb	r3, [r3, #1]
 800425c:	2100      	movs	r1, #0
 800425e:	4618      	mov	r0, r3
 8004260:	f000 f838 	bl	80042d4 <endEffectorControl>
		if (endEmergency == 1) {
			endEmergency = 0;
			endEffectorControl(endEffector.emergencyMode, 1);
		}
	}
}
 8004264:	e012      	b.n	800428c <handleEmergency+0x60>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);
 8004266:	2200      	movs	r2, #0
 8004268:	f44f 7180 	mov.w	r1, #256	; 0x100
 800426c:	4808      	ldr	r0, [pc, #32]	; (8004290 <handleEmergency+0x64>)
 800426e:	f001 ffe7 	bl	8006240 <HAL_GPIO_WritePin>
		if (endEmergency == 1) {
 8004272:	4b08      	ldr	r3, [pc, #32]	; (8004294 <handleEmergency+0x68>)
 8004274:	781b      	ldrb	r3, [r3, #0]
 8004276:	2b01      	cmp	r3, #1
 8004278:	d108      	bne.n	800428c <handleEmergency+0x60>
			endEmergency = 0;
 800427a:	4b06      	ldr	r3, [pc, #24]	; (8004294 <handleEmergency+0x68>)
 800427c:	2200      	movs	r2, #0
 800427e:	701a      	strb	r2, [r3, #0]
			endEffectorControl(endEffector.emergencyMode, 1);
 8004280:	4b05      	ldr	r3, [pc, #20]	; (8004298 <handleEmergency+0x6c>)
 8004282:	785b      	ldrb	r3, [r3, #1]
 8004284:	2101      	movs	r1, #1
 8004286:	4618      	mov	r0, r3
 8004288:	f000 f824 	bl	80042d4 <endEffectorControl>
}
 800428c:	bf00      	nop
 800428e:	bd80      	pop	{r7, pc}
 8004290:	40020800 	.word	0x40020800
 8004294:	20000f31 	.word	0x20000f31
 8004298:	20000268 	.word	0x20000268

0800429c <pilotLamp>:
void pilotLamp(uint8_t id, uint8_t status) {
 800429c:	b580      	push	{r7, lr}
 800429e:	b082      	sub	sp, #8
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	4603      	mov	r3, r0
 80042a4:	460a      	mov	r2, r1
 80042a6:	71fb      	strb	r3, [r7, #7]
 80042a8:	4613      	mov	r3, r2
 80042aa:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(pilotLampPin[id].PORT, pilotLampPin[id].PIN, status);
 80042ac:	79fb      	ldrb	r3, [r7, #7]
 80042ae:	4a08      	ldr	r2, [pc, #32]	; (80042d0 <pilotLamp+0x34>)
 80042b0:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80042b4:	79fb      	ldrb	r3, [r7, #7]
 80042b6:	4a06      	ldr	r2, [pc, #24]	; (80042d0 <pilotLamp+0x34>)
 80042b8:	00db      	lsls	r3, r3, #3
 80042ba:	4413      	add	r3, r2
 80042bc:	889b      	ldrh	r3, [r3, #4]
 80042be:	79ba      	ldrb	r2, [r7, #6]
 80042c0:	4619      	mov	r1, r3
 80042c2:	f001 ffbd 	bl	8006240 <HAL_GPIO_WritePin>

}
 80042c6:	bf00      	nop
 80042c8:	3708      	adds	r7, #8
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}
 80042ce:	bf00      	nop
 80042d0:	2000022c 	.word	0x2000022c

080042d4 <endEffectorControl>:

void endEffectorControl(uint8_t mode, uint8_t status) {
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b086      	sub	sp, #24
 80042d8:	af04      	add	r7, sp, #16
 80042da:	4603      	mov	r3, r0
 80042dc:	460a      	mov	r2, r1
 80042de:	71fb      	strb	r3, [r7, #7]
 80042e0:	4613      	mov	r3, r2
 80042e2:	71bb      	strb	r3, [r7, #6]
	switch (mode) {
 80042e4:	79fb      	ldrb	r3, [r7, #7]
 80042e6:	2b05      	cmp	r3, #5
 80042e8:	f200 80ad 	bhi.w	8004446 <endEffectorControl+0x172>
 80042ec:	a201      	add	r2, pc, #4	; (adr r2, 80042f4 <endEffectorControl+0x20>)
 80042ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042f2:	bf00      	nop
 80042f4:	0800430d 	.word	0x0800430d
 80042f8:	08004347 	.word	0x08004347
 80042fc:	0800438d 	.word	0x0800438d
 8004300:	080043b7 	.word	0x080043b7
 8004304:	080043e1 	.word	0x080043e1
 8004308:	08004413 	.word	0x08004413
	case 0: // LED ON-Off
		if (hi2c2.State == HAL_I2C_STATE_READY) {
 800430c:	4b50      	ldr	r3, [pc, #320]	; (8004450 <endEffectorControl+0x17c>)
 800430e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004312:	b2db      	uxtb	r3, r3
 8004314:	2b20      	cmp	r3, #32
 8004316:	f040 808b 	bne.w	8004430 <endEffectorControl+0x15c>
			x[2] += 1;
 800431a:	4b4e      	ldr	r3, [pc, #312]	; (8004454 <endEffectorControl+0x180>)
 800431c:	789b      	ldrb	r3, [r3, #2]
 800431e:	3301      	adds	r3, #1
 8004320:	b2da      	uxtb	r2, r3
 8004322:	4b4c      	ldr	r3, [pc, #304]	; (8004454 <endEffectorControl+0x180>)
 8004324:	709a      	strb	r2, [r3, #2]
			static uint8_t data[2][2] = { { 0x00 }, { 0x01 } };
			HAL_I2C_Mem_Write(&hi2c2, endEffector_ADDR << 1, 0x01,
			I2C_MEMADD_SIZE_8BIT, data[status], 1, 100);
 8004326:	79bb      	ldrb	r3, [r7, #6]
 8004328:	005b      	lsls	r3, r3, #1
 800432a:	4a4b      	ldr	r2, [pc, #300]	; (8004458 <endEffectorControl+0x184>)
 800432c:	4413      	add	r3, r2
			HAL_I2C_Mem_Write(&hi2c2, endEffector_ADDR << 1, 0x01,
 800432e:	2264      	movs	r2, #100	; 0x64
 8004330:	9202      	str	r2, [sp, #8]
 8004332:	2201      	movs	r2, #1
 8004334:	9201      	str	r2, [sp, #4]
 8004336:	9300      	str	r3, [sp, #0]
 8004338:	2301      	movs	r3, #1
 800433a:	2201      	movs	r2, #1
 800433c:	212a      	movs	r1, #42	; 0x2a
 800433e:	4844      	ldr	r0, [pc, #272]	; (8004450 <endEffectorControl+0x17c>)
 8004340:	f002 fb1c 	bl	800697c <HAL_I2C_Mem_Write>
//			HAL_I2C_Master_Transmit(&hi2c2, endEffector_ADDR << 1, data[status],
//					2, 100);
		}
		break;
 8004344:	e074      	b.n	8004430 <endEffectorControl+0x15c>

	case 1: //  Emergency Mode
		if (hi2c2.State == HAL_I2C_STATE_READY) {
 8004346:	4b42      	ldr	r3, [pc, #264]	; (8004450 <endEffectorControl+0x17c>)
 8004348:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800434c:	b2db      	uxtb	r3, r3
 800434e:	2b20      	cmp	r3, #32
 8004350:	d170      	bne.n	8004434 <endEffectorControl+0x160>
			if (status == 1) {
 8004352:	79bb      	ldrb	r3, [r7, #6]
 8004354:	2b01      	cmp	r3, #1
 8004356:	d10c      	bne.n	8004372 <endEffectorControl+0x9e>
				static uint8_t data[3] = { 0x7A, 0xFF, 0x81 };
				HAL_I2C_Mem_Write(&hi2c2, endEffector_ADDR << 1, 0xE5,
 8004358:	2364      	movs	r3, #100	; 0x64
 800435a:	9302      	str	r3, [sp, #8]
 800435c:	2303      	movs	r3, #3
 800435e:	9301      	str	r3, [sp, #4]
 8004360:	4b3e      	ldr	r3, [pc, #248]	; (800445c <endEffectorControl+0x188>)
 8004362:	9300      	str	r3, [sp, #0]
 8004364:	2301      	movs	r3, #1
 8004366:	22e5      	movs	r2, #229	; 0xe5
 8004368:	212a      	movs	r1, #42	; 0x2a
 800436a:	4839      	ldr	r0, [pc, #228]	; (8004450 <endEffectorControl+0x17c>)
 800436c:	f002 fb06 	bl	800697c <HAL_I2C_Mem_Write>
				static uint8_t data[1] = { 0xF0 };
				HAL_I2C_Mem_Write(&hi2c2, endEffector_ADDR << 1, 0xF0,
				I2C_MEMADD_SIZE_8BIT, data, 0, 100);
			}
		}
		break;
 8004370:	e060      	b.n	8004434 <endEffectorControl+0x160>
				HAL_I2C_Mem_Write(&hi2c2, endEffector_ADDR << 1, 0xF0,
 8004372:	2364      	movs	r3, #100	; 0x64
 8004374:	9302      	str	r3, [sp, #8]
 8004376:	2300      	movs	r3, #0
 8004378:	9301      	str	r3, [sp, #4]
 800437a:	4b39      	ldr	r3, [pc, #228]	; (8004460 <endEffectorControl+0x18c>)
 800437c:	9300      	str	r3, [sp, #0]
 800437e:	2301      	movs	r3, #1
 8004380:	22f0      	movs	r2, #240	; 0xf0
 8004382:	212a      	movs	r1, #42	; 0x2a
 8004384:	4832      	ldr	r0, [pc, #200]	; (8004450 <endEffectorControl+0x17c>)
 8004386:	f002 faf9 	bl	800697c <HAL_I2C_Mem_Write>
		break;
 800438a:	e053      	b.n	8004434 <endEffectorControl+0x160>

	case 2: // Gripper Working and Gripper Stops Working
		if (hi2c2.State == HAL_I2C_STATE_READY) {
 800438c:	4b30      	ldr	r3, [pc, #192]	; (8004450 <endEffectorControl+0x17c>)
 800438e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004392:	b2db      	uxtb	r3, r3
 8004394:	2b20      	cmp	r3, #32
 8004396:	d14f      	bne.n	8004438 <endEffectorControl+0x164>
			static uint8_t data[2][1] = { { 0x8C }, { 0x13 } };
			HAL_I2C_Mem_Write(&hi2c2, endEffector_ADDR << 1, 0x10,
			I2C_MEMADD_SIZE_8BIT, data[status], 1, 100);
 8004398:	79bb      	ldrb	r3, [r7, #6]
 800439a:	4a32      	ldr	r2, [pc, #200]	; (8004464 <endEffectorControl+0x190>)
 800439c:	4413      	add	r3, r2
			HAL_I2C_Mem_Write(&hi2c2, endEffector_ADDR << 1, 0x10,
 800439e:	2264      	movs	r2, #100	; 0x64
 80043a0:	9202      	str	r2, [sp, #8]
 80043a2:	2201      	movs	r2, #1
 80043a4:	9201      	str	r2, [sp, #4]
 80043a6:	9300      	str	r3, [sp, #0]
 80043a8:	2301      	movs	r3, #1
 80043aa:	2210      	movs	r2, #16
 80043ac:	212a      	movs	r1, #42	; 0x2a
 80043ae:	4828      	ldr	r0, [pc, #160]	; (8004450 <endEffectorControl+0x17c>)
 80043b0:	f002 fae4 	bl	800697c <HAL_I2C_Mem_Write>
		}
		break;
 80043b4:	e040      	b.n	8004438 <endEffectorControl+0x164>

	case 3: // Gripper Pick Up and Gripper Place down
		if (hi2c2.State == HAL_I2C_STATE_READY) {
 80043b6:	4b26      	ldr	r3, [pc, #152]	; (8004450 <endEffectorControl+0x17c>)
 80043b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043bc:	b2db      	uxtb	r3, r3
 80043be:	2b20      	cmp	r3, #32
 80043c0:	d13c      	bne.n	800443c <endEffectorControl+0x168>
			static uint8_t data[2][1] = { { 0x69 }, { 0x5A } };
			HAL_I2C_Mem_Write(&hi2c2, endEffector_ADDR << 1, 0x10,
			I2C_MEMADD_SIZE_8BIT, data[status], 1, 100);
 80043c2:	79bb      	ldrb	r3, [r7, #6]
 80043c4:	4a28      	ldr	r2, [pc, #160]	; (8004468 <endEffectorControl+0x194>)
 80043c6:	4413      	add	r3, r2
			HAL_I2C_Mem_Write(&hi2c2, endEffector_ADDR << 1, 0x10,
 80043c8:	2264      	movs	r2, #100	; 0x64
 80043ca:	9202      	str	r2, [sp, #8]
 80043cc:	2201      	movs	r2, #1
 80043ce:	9201      	str	r2, [sp, #4]
 80043d0:	9300      	str	r3, [sp, #0]
 80043d2:	2301      	movs	r3, #1
 80043d4:	2210      	movs	r2, #16
 80043d6:	212a      	movs	r1, #42	; 0x2a
 80043d8:	481d      	ldr	r0, [pc, #116]	; (8004450 <endEffectorControl+0x17c>)
 80043da:	f002 facf 	bl	800697c <HAL_I2C_Mem_Write>
		}
		break;
 80043de:	e02d      	b.n	800443c <endEffectorControl+0x168>

	case 4: // Soft reset
		if (hi2c2.State == HAL_I2C_STATE_READY) {
 80043e0:	4b1b      	ldr	r3, [pc, #108]	; (8004450 <endEffectorControl+0x17c>)
 80043e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	2b20      	cmp	r3, #32
 80043ea:	d129      	bne.n	8004440 <endEffectorControl+0x16c>
			x[2] += 1;
 80043ec:	4b19      	ldr	r3, [pc, #100]	; (8004454 <endEffectorControl+0x180>)
 80043ee:	789b      	ldrb	r3, [r3, #2]
 80043f0:	3301      	adds	r3, #1
 80043f2:	b2da      	uxtb	r2, r3
 80043f4:	4b17      	ldr	r3, [pc, #92]	; (8004454 <endEffectorControl+0x180>)
 80043f6:	709a      	strb	r2, [r3, #2]
			static uint8_t data[3] = { 0xFF, 0x55, 0xAA };
			HAL_I2C_Mem_Write(&hi2c2, endEffector_ADDR << 1, 0x00,
 80043f8:	2364      	movs	r3, #100	; 0x64
 80043fa:	9302      	str	r3, [sp, #8]
 80043fc:	2303      	movs	r3, #3
 80043fe:	9301      	str	r3, [sp, #4]
 8004400:	4b1a      	ldr	r3, [pc, #104]	; (800446c <endEffectorControl+0x198>)
 8004402:	9300      	str	r3, [sp, #0]
 8004404:	2301      	movs	r3, #1
 8004406:	2200      	movs	r2, #0
 8004408:	212a      	movs	r1, #42	; 0x2a
 800440a:	4811      	ldr	r0, [pc, #68]	; (8004450 <endEffectorControl+0x17c>)
 800440c:	f002 fab6 	bl	800697c <HAL_I2C_Mem_Write>
			I2C_MEMADD_SIZE_8BIT, data, 3, 100);
		}
		break;
 8004410:	e016      	b.n	8004440 <endEffectorControl+0x16c>

	case 5: // Current status
		if (hi2c2.State == HAL_I2C_STATE_READY) {
 8004412:	4b0f      	ldr	r3, [pc, #60]	; (8004450 <endEffectorControl+0x17c>)
 8004414:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004418:	b2db      	uxtb	r3, r3
 800441a:	2b20      	cmp	r3, #32
 800441c:	d112      	bne.n	8004444 <endEffectorControl+0x170>
			HAL_I2C_Master_Receive(&hi2c2, endEffector_ADDR << 1, readStatus, 1,
 800441e:	2364      	movs	r3, #100	; 0x64
 8004420:	9300      	str	r3, [sp, #0]
 8004422:	2301      	movs	r3, #1
 8004424:	4a12      	ldr	r2, [pc, #72]	; (8004470 <endEffectorControl+0x19c>)
 8004426:	212a      	movs	r1, #42	; 0x2a
 8004428:	4809      	ldr	r0, [pc, #36]	; (8004450 <endEffectorControl+0x17c>)
 800442a:	f002 f881 	bl	8006530 <HAL_I2C_Master_Receive>
					100);
		}
		break;
 800442e:	e009      	b.n	8004444 <endEffectorControl+0x170>
		break;
 8004430:	bf00      	nop
 8004432:	e008      	b.n	8004446 <endEffectorControl+0x172>
		break;
 8004434:	bf00      	nop
 8004436:	e006      	b.n	8004446 <endEffectorControl+0x172>
		break;
 8004438:	bf00      	nop
 800443a:	e004      	b.n	8004446 <endEffectorControl+0x172>
		break;
 800443c:	bf00      	nop
 800443e:	e002      	b.n	8004446 <endEffectorControl+0x172>
		break;
 8004440:	bf00      	nop
 8004442:	e000      	b.n	8004446 <endEffectorControl+0x172>
		break;
 8004444:	bf00      	nop
	}
}
 8004446:	bf00      	nop
 8004448:	3708      	adds	r7, #8
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}
 800444e:	bf00      	nop
 8004450:	200003c4 	.word	0x200003c4
 8004454:	20000f24 	.word	0x20000f24
 8004458:	20000274 	.word	0x20000274
 800445c:	20000278 	.word	0x20000278
 8004460:	2000027c 	.word	0x2000027c
 8004464:	20000280 	.word	0x20000280
 8004468:	20000284 	.word	0x20000284
 800446c:	20000288 	.word	0x20000288
 8004470:	20000f10 	.word	0x20000f10

08004474 <endEffectorStatusControl>:

void endEffectorStatusControl(uint16_t regisFrame) // PUT REGISTOR
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b082      	sub	sp, #8
 8004478:	af00      	add	r7, sp, #0
 800447a:	4603      	mov	r3, r0
 800447c:	80fb      	strh	r3, [r7, #6]

	switch (regisFrame) {
 800447e:	88fb      	ldrh	r3, [r7, #6]
 8004480:	2b0a      	cmp	r3, #10
 8004482:	d842      	bhi.n	800450a <endEffectorStatusControl+0x96>
 8004484:	a201      	add	r2, pc, #4	; (adr r2, 800448c <endEffectorStatusControl+0x18>)
 8004486:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800448a:	bf00      	nop
 800448c:	080044b9 	.word	0x080044b9
 8004490:	080044c7 	.word	0x080044c7
 8004494:	080044d5 	.word	0x080044d5
 8004498:	0800450b 	.word	0x0800450b
 800449c:	0800450b 	.word	0x0800450b
 80044a0:	0800450b 	.word	0x0800450b
 80044a4:	080044ef 	.word	0x080044ef
 80044a8:	0800450b 	.word	0x0800450b
 80044ac:	0800450b 	.word	0x0800450b
 80044b0:	0800450b 	.word	0x0800450b
 80044b4:	080044fd 	.word	0x080044fd
	case 0b0000000000000000: // LASER OFF
		//x[2]=0;
		//endEffectorControl(endEffector.gripperWork, 0);
		//HAL_Delay(10);
		endEffectorControl(endEffector.testMode, 0);
 80044b8:	4b16      	ldr	r3, [pc, #88]	; (8004514 <endEffectorStatusControl+0xa0>)
 80044ba:	781b      	ldrb	r3, [r3, #0]
 80044bc:	2100      	movs	r1, #0
 80044be:	4618      	mov	r0, r3
 80044c0:	f7ff ff08 	bl	80042d4 <endEffectorControl>
		break;
 80044c4:	e021      	b.n	800450a <endEffectorStatusControl+0x96>
	case 0b0000000000000001: // LASER ON
		//x[2]+=1;
		//endEffectorControl(endEffector.gripperWork, 0);
		//HAL_Delay(10);
		endEffectorControl(endEffector.testMode, 1);
 80044c6:	4b13      	ldr	r3, [pc, #76]	; (8004514 <endEffectorStatusControl+0xa0>)
 80044c8:	781b      	ldrb	r3, [r3, #0]
 80044ca:	2101      	movs	r1, #1
 80044cc:	4618      	mov	r0, r3
 80044ce:	f7ff ff01 	bl	80042d4 <endEffectorControl>
		break;
 80044d2:	e01a      	b.n	800450a <endEffectorStatusControl+0x96>
	case 0b0000000000000010: // GRIPPER POWER

		endEffectorControl(endEffector.testMode, 0);
 80044d4:	4b0f      	ldr	r3, [pc, #60]	; (8004514 <endEffectorStatusControl+0xa0>)
 80044d6:	781b      	ldrb	r3, [r3, #0]
 80044d8:	2100      	movs	r1, #0
 80044da:	4618      	mov	r0, r3
 80044dc:	f7ff fefa 	bl	80042d4 <endEffectorControl>
		//HAL_Delay(10);
		endEffectorControl(endEffector.gripperWork, 1);
 80044e0:	4b0c      	ldr	r3, [pc, #48]	; (8004514 <endEffectorStatusControl+0xa0>)
 80044e2:	789b      	ldrb	r3, [r3, #2]
 80044e4:	2101      	movs	r1, #1
 80044e6:	4618      	mov	r0, r3
 80044e8:	f7ff fef4 	bl	80042d4 <endEffectorControl>
		break;
 80044ec:	e00d      	b.n	800450a <endEffectorStatusControl+0x96>
	case 0b0000000000000110: // GRIPPER PICK

		endEffectorControl(endEffector.gripperPickAndPlace, 1); // 1 -> PICK
 80044ee:	4b09      	ldr	r3, [pc, #36]	; (8004514 <endEffectorStatusControl+0xa0>)
 80044f0:	78db      	ldrb	r3, [r3, #3]
 80044f2:	2101      	movs	r1, #1
 80044f4:	4618      	mov	r0, r3
 80044f6:	f7ff feed 	bl	80042d4 <endEffectorControl>
		break;
 80044fa:	e006      	b.n	800450a <endEffectorStatusControl+0x96>
	case 0b0000000000001010: // GRIPPER PLACE
		endEffectorControl(endEffector.gripperPickAndPlace, 0); // 1 -> PLACE
 80044fc:	4b05      	ldr	r3, [pc, #20]	; (8004514 <endEffectorStatusControl+0xa0>)
 80044fe:	78db      	ldrb	r3, [r3, #3]
 8004500:	2100      	movs	r1, #0
 8004502:	4618      	mov	r0, r3
 8004504:	f7ff fee6 	bl	80042d4 <endEffectorControl>
		break;
 8004508:	bf00      	nop
	}

}
 800450a:	bf00      	nop
 800450c:	3708      	adds	r7, #8
 800450e:	46bd      	mov	sp, r7
 8004510:	bd80      	pop	{r7, pc}
 8004512:	bf00      	nop
 8004514:	20000268 	.word	0x20000268

08004518 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8004518:	b480      	push	{r7}
 800451a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800451c:	b672      	cpsid	i
}
 800451e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8004520:	e7fe      	b.n	8004520 <Error_Handler+0x8>
	...

08004524 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b082      	sub	sp, #8
 8004528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800452a:	2300      	movs	r3, #0
 800452c:	607b      	str	r3, [r7, #4]
 800452e:	4b10      	ldr	r3, [pc, #64]	; (8004570 <HAL_MspInit+0x4c>)
 8004530:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004532:	4a0f      	ldr	r2, [pc, #60]	; (8004570 <HAL_MspInit+0x4c>)
 8004534:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004538:	6453      	str	r3, [r2, #68]	; 0x44
 800453a:	4b0d      	ldr	r3, [pc, #52]	; (8004570 <HAL_MspInit+0x4c>)
 800453c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800453e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004542:	607b      	str	r3, [r7, #4]
 8004544:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004546:	2300      	movs	r3, #0
 8004548:	603b      	str	r3, [r7, #0]
 800454a:	4b09      	ldr	r3, [pc, #36]	; (8004570 <HAL_MspInit+0x4c>)
 800454c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800454e:	4a08      	ldr	r2, [pc, #32]	; (8004570 <HAL_MspInit+0x4c>)
 8004550:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004554:	6413      	str	r3, [r2, #64]	; 0x40
 8004556:	4b06      	ldr	r3, [pc, #24]	; (8004570 <HAL_MspInit+0x4c>)
 8004558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800455e:	603b      	str	r3, [r7, #0]
 8004560:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004562:	2007      	movs	r0, #7
 8004564:	f001 f872 	bl	800564c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004568:	bf00      	nop
 800456a:	3708      	adds	r7, #8
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}
 8004570:	40023800 	.word	0x40023800

08004574 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b08a      	sub	sp, #40	; 0x28
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800457c:	f107 0314 	add.w	r3, r7, #20
 8004580:	2200      	movs	r2, #0
 8004582:	601a      	str	r2, [r3, #0]
 8004584:	605a      	str	r2, [r3, #4]
 8004586:	609a      	str	r2, [r3, #8]
 8004588:	60da      	str	r2, [r3, #12]
 800458a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a2f      	ldr	r2, [pc, #188]	; (8004650 <HAL_ADC_MspInit+0xdc>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d157      	bne.n	8004646 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004596:	2300      	movs	r3, #0
 8004598:	613b      	str	r3, [r7, #16]
 800459a:	4b2e      	ldr	r3, [pc, #184]	; (8004654 <HAL_ADC_MspInit+0xe0>)
 800459c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800459e:	4a2d      	ldr	r2, [pc, #180]	; (8004654 <HAL_ADC_MspInit+0xe0>)
 80045a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045a4:	6453      	str	r3, [r2, #68]	; 0x44
 80045a6:	4b2b      	ldr	r3, [pc, #172]	; (8004654 <HAL_ADC_MspInit+0xe0>)
 80045a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045ae:	613b      	str	r3, [r7, #16]
 80045b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80045b2:	2300      	movs	r3, #0
 80045b4:	60fb      	str	r3, [r7, #12]
 80045b6:	4b27      	ldr	r3, [pc, #156]	; (8004654 <HAL_ADC_MspInit+0xe0>)
 80045b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ba:	4a26      	ldr	r2, [pc, #152]	; (8004654 <HAL_ADC_MspInit+0xe0>)
 80045bc:	f043 0304 	orr.w	r3, r3, #4
 80045c0:	6313      	str	r3, [r2, #48]	; 0x30
 80045c2:	4b24      	ldr	r3, [pc, #144]	; (8004654 <HAL_ADC_MspInit+0xe0>)
 80045c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045c6:	f003 0304 	and.w	r3, r3, #4
 80045ca:	60fb      	str	r3, [r7, #12]
 80045cc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 80045ce:	2309      	movs	r3, #9
 80045d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80045d2:	2303      	movs	r3, #3
 80045d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045d6:	2300      	movs	r3, #0
 80045d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045da:	f107 0314 	add.w	r3, r7, #20
 80045de:	4619      	mov	r1, r3
 80045e0:	481d      	ldr	r0, [pc, #116]	; (8004658 <HAL_ADC_MspInit+0xe4>)
 80045e2:	f001 fc91 	bl	8005f08 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80045e6:	4b1d      	ldr	r3, [pc, #116]	; (800465c <HAL_ADC_MspInit+0xe8>)
 80045e8:	4a1d      	ldr	r2, [pc, #116]	; (8004660 <HAL_ADC_MspInit+0xec>)
 80045ea:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80045ec:	4b1b      	ldr	r3, [pc, #108]	; (800465c <HAL_ADC_MspInit+0xe8>)
 80045ee:	2200      	movs	r2, #0
 80045f0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80045f2:	4b1a      	ldr	r3, [pc, #104]	; (800465c <HAL_ADC_MspInit+0xe8>)
 80045f4:	2200      	movs	r2, #0
 80045f6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80045f8:	4b18      	ldr	r3, [pc, #96]	; (800465c <HAL_ADC_MspInit+0xe8>)
 80045fa:	2200      	movs	r2, #0
 80045fc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80045fe:	4b17      	ldr	r3, [pc, #92]	; (800465c <HAL_ADC_MspInit+0xe8>)
 8004600:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004604:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004606:	4b15      	ldr	r3, [pc, #84]	; (800465c <HAL_ADC_MspInit+0xe8>)
 8004608:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800460c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800460e:	4b13      	ldr	r3, [pc, #76]	; (800465c <HAL_ADC_MspInit+0xe8>)
 8004610:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004614:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004616:	4b11      	ldr	r3, [pc, #68]	; (800465c <HAL_ADC_MspInit+0xe8>)
 8004618:	f44f 7280 	mov.w	r2, #256	; 0x100
 800461c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800461e:	4b0f      	ldr	r3, [pc, #60]	; (800465c <HAL_ADC_MspInit+0xe8>)
 8004620:	2200      	movs	r2, #0
 8004622:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004624:	4b0d      	ldr	r3, [pc, #52]	; (800465c <HAL_ADC_MspInit+0xe8>)
 8004626:	2200      	movs	r2, #0
 8004628:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800462a:	480c      	ldr	r0, [pc, #48]	; (800465c <HAL_ADC_MspInit+0xe8>)
 800462c:	f001 f850 	bl	80056d0 <HAL_DMA_Init>
 8004630:	4603      	mov	r3, r0
 8004632:	2b00      	cmp	r3, #0
 8004634:	d001      	beq.n	800463a <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8004636:	f7ff ff6f 	bl	8004518 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	4a07      	ldr	r2, [pc, #28]	; (800465c <HAL_ADC_MspInit+0xe8>)
 800463e:	639a      	str	r2, [r3, #56]	; 0x38
 8004640:	4a06      	ldr	r2, [pc, #24]	; (800465c <HAL_ADC_MspInit+0xe8>)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004646:	bf00      	nop
 8004648:	3728      	adds	r7, #40	; 0x28
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}
 800464e:	bf00      	nop
 8004650:	40012000 	.word	0x40012000
 8004654:	40023800 	.word	0x40023800
 8004658:	40020800 	.word	0x40020800
 800465c:	20000364 	.word	0x20000364
 8004660:	40026410 	.word	0x40026410

08004664 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b08a      	sub	sp, #40	; 0x28
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800466c:	f107 0314 	add.w	r3, r7, #20
 8004670:	2200      	movs	r2, #0
 8004672:	601a      	str	r2, [r3, #0]
 8004674:	605a      	str	r2, [r3, #4]
 8004676:	609a      	str	r2, [r3, #8]
 8004678:	60da      	str	r2, [r3, #12]
 800467a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a29      	ldr	r2, [pc, #164]	; (8004728 <HAL_I2C_MspInit+0xc4>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d14c      	bne.n	8004720 <HAL_I2C_MspInit+0xbc>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004686:	2300      	movs	r3, #0
 8004688:	613b      	str	r3, [r7, #16]
 800468a:	4b28      	ldr	r3, [pc, #160]	; (800472c <HAL_I2C_MspInit+0xc8>)
 800468c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800468e:	4a27      	ldr	r2, [pc, #156]	; (800472c <HAL_I2C_MspInit+0xc8>)
 8004690:	f043 0302 	orr.w	r3, r3, #2
 8004694:	6313      	str	r3, [r2, #48]	; 0x30
 8004696:	4b25      	ldr	r3, [pc, #148]	; (800472c <HAL_I2C_MspInit+0xc8>)
 8004698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800469a:	f003 0302 	and.w	r3, r3, #2
 800469e:	613b      	str	r3, [r7, #16]
 80046a0:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB3     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80046a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80046a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80046a8:	2312      	movs	r3, #18
 80046aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046ac:	2300      	movs	r3, #0
 80046ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046b0:	2303      	movs	r3, #3
 80046b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80046b4:	2304      	movs	r3, #4
 80046b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046b8:	f107 0314 	add.w	r3, r7, #20
 80046bc:	4619      	mov	r1, r3
 80046be:	481c      	ldr	r0, [pc, #112]	; (8004730 <HAL_I2C_MspInit+0xcc>)
 80046c0:	f001 fc22 	bl	8005f08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80046c4:	2308      	movs	r3, #8
 80046c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80046c8:	2312      	movs	r3, #18
 80046ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046cc:	2300      	movs	r3, #0
 80046ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046d0:	2303      	movs	r3, #3
 80046d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 80046d4:	2309      	movs	r3, #9
 80046d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046d8:	f107 0314 	add.w	r3, r7, #20
 80046dc:	4619      	mov	r1, r3
 80046de:	4814      	ldr	r0, [pc, #80]	; (8004730 <HAL_I2C_MspInit+0xcc>)
 80046e0:	f001 fc12 	bl	8005f08 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80046e4:	2300      	movs	r3, #0
 80046e6:	60fb      	str	r3, [r7, #12]
 80046e8:	4b10      	ldr	r3, [pc, #64]	; (800472c <HAL_I2C_MspInit+0xc8>)
 80046ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ec:	4a0f      	ldr	r2, [pc, #60]	; (800472c <HAL_I2C_MspInit+0xc8>)
 80046ee:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80046f2:	6413      	str	r3, [r2, #64]	; 0x40
 80046f4:	4b0d      	ldr	r3, [pc, #52]	; (800472c <HAL_I2C_MspInit+0xc8>)
 80046f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046fc:	60fb      	str	r3, [r7, #12]
 80046fe:	68fb      	ldr	r3, [r7, #12]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8004700:	2200      	movs	r2, #0
 8004702:	2100      	movs	r1, #0
 8004704:	2021      	movs	r0, #33	; 0x21
 8004706:	f000 ffac 	bl	8005662 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 800470a:	2021      	movs	r0, #33	; 0x21
 800470c:	f000 ffc5 	bl	800569a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 8004710:	2200      	movs	r2, #0
 8004712:	2100      	movs	r1, #0
 8004714:	2022      	movs	r0, #34	; 0x22
 8004716:	f000 ffa4 	bl	8005662 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 800471a:	2022      	movs	r0, #34	; 0x22
 800471c:	f000 ffbd 	bl	800569a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8004720:	bf00      	nop
 8004722:	3728      	adds	r7, #40	; 0x28
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}
 8004728:	40005800 	.word	0x40005800
 800472c:	40023800 	.word	0x40023800
 8004730:	40020400 	.word	0x40020400

08004734 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b084      	sub	sp, #16
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a0e      	ldr	r2, [pc, #56]	; (800477c <HAL_TIM_PWM_MspInit+0x48>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d115      	bne.n	8004772 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004746:	2300      	movs	r3, #0
 8004748:	60fb      	str	r3, [r7, #12]
 800474a:	4b0d      	ldr	r3, [pc, #52]	; (8004780 <HAL_TIM_PWM_MspInit+0x4c>)
 800474c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800474e:	4a0c      	ldr	r2, [pc, #48]	; (8004780 <HAL_TIM_PWM_MspInit+0x4c>)
 8004750:	f043 0301 	orr.w	r3, r3, #1
 8004754:	6453      	str	r3, [r2, #68]	; 0x44
 8004756:	4b0a      	ldr	r3, [pc, #40]	; (8004780 <HAL_TIM_PWM_MspInit+0x4c>)
 8004758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800475a:	f003 0301 	and.w	r3, r3, #1
 800475e:	60fb      	str	r3, [r7, #12]
 8004760:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8004762:	2200      	movs	r2, #0
 8004764:	2100      	movs	r1, #0
 8004766:	201a      	movs	r0, #26
 8004768:	f000 ff7b 	bl	8005662 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800476c:	201a      	movs	r0, #26
 800476e:	f000 ff94 	bl	800569a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8004772:	bf00      	nop
 8004774:	3710      	adds	r7, #16
 8004776:	46bd      	mov	sp, r7
 8004778:	bd80      	pop	{r7, pc}
 800477a:	bf00      	nop
 800477c:	40010000 	.word	0x40010000
 8004780:	40023800 	.word	0x40023800

08004784 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b086      	sub	sp, #24
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004794:	d116      	bne.n	80047c4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004796:	2300      	movs	r3, #0
 8004798:	617b      	str	r3, [r7, #20]
 800479a:	4b28      	ldr	r3, [pc, #160]	; (800483c <HAL_TIM_Base_MspInit+0xb8>)
 800479c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800479e:	4a27      	ldr	r2, [pc, #156]	; (800483c <HAL_TIM_Base_MspInit+0xb8>)
 80047a0:	f043 0301 	orr.w	r3, r3, #1
 80047a4:	6413      	str	r3, [r2, #64]	; 0x40
 80047a6:	4b25      	ldr	r3, [pc, #148]	; (800483c <HAL_TIM_Base_MspInit+0xb8>)
 80047a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047aa:	f003 0301 	and.w	r3, r3, #1
 80047ae:	617b      	str	r3, [r7, #20]
 80047b0:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80047b2:	2200      	movs	r2, #0
 80047b4:	2100      	movs	r1, #0
 80047b6:	201c      	movs	r0, #28
 80047b8:	f000 ff53 	bl	8005662 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80047bc:	201c      	movs	r0, #28
 80047be:	f000 ff6c 	bl	800569a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 80047c2:	e036      	b.n	8004832 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM3)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a1d      	ldr	r2, [pc, #116]	; (8004840 <HAL_TIM_Base_MspInit+0xbc>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d116      	bne.n	80047fc <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80047ce:	2300      	movs	r3, #0
 80047d0:	613b      	str	r3, [r7, #16]
 80047d2:	4b1a      	ldr	r3, [pc, #104]	; (800483c <HAL_TIM_Base_MspInit+0xb8>)
 80047d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047d6:	4a19      	ldr	r2, [pc, #100]	; (800483c <HAL_TIM_Base_MspInit+0xb8>)
 80047d8:	f043 0302 	orr.w	r3, r3, #2
 80047dc:	6413      	str	r3, [r2, #64]	; 0x40
 80047de:	4b17      	ldr	r3, [pc, #92]	; (800483c <HAL_TIM_Base_MspInit+0xb8>)
 80047e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047e2:	f003 0302 	and.w	r3, r3, #2
 80047e6:	613b      	str	r3, [r7, #16]
 80047e8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80047ea:	2200      	movs	r2, #0
 80047ec:	2100      	movs	r1, #0
 80047ee:	201d      	movs	r0, #29
 80047f0:	f000 ff37 	bl	8005662 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80047f4:	201d      	movs	r0, #29
 80047f6:	f000 ff50 	bl	800569a <HAL_NVIC_EnableIRQ>
}
 80047fa:	e01a      	b.n	8004832 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM11)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a10      	ldr	r2, [pc, #64]	; (8004844 <HAL_TIM_Base_MspInit+0xc0>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d115      	bne.n	8004832 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8004806:	2300      	movs	r3, #0
 8004808:	60fb      	str	r3, [r7, #12]
 800480a:	4b0c      	ldr	r3, [pc, #48]	; (800483c <HAL_TIM_Base_MspInit+0xb8>)
 800480c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800480e:	4a0b      	ldr	r2, [pc, #44]	; (800483c <HAL_TIM_Base_MspInit+0xb8>)
 8004810:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004814:	6453      	str	r3, [r2, #68]	; 0x44
 8004816:	4b09      	ldr	r3, [pc, #36]	; (800483c <HAL_TIM_Base_MspInit+0xb8>)
 8004818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800481a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800481e:	60fb      	str	r3, [r7, #12]
 8004820:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8004822:	2200      	movs	r2, #0
 8004824:	2100      	movs	r1, #0
 8004826:	201a      	movs	r0, #26
 8004828:	f000 ff1b 	bl	8005662 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800482c:	201a      	movs	r0, #26
 800482e:	f000 ff34 	bl	800569a <HAL_NVIC_EnableIRQ>
}
 8004832:	bf00      	nop
 8004834:	3718      	adds	r7, #24
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}
 800483a:	bf00      	nop
 800483c:	40023800 	.word	0x40023800
 8004840:	40000400 	.word	0x40000400
 8004844:	40014800 	.word	0x40014800

08004848 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b08a      	sub	sp, #40	; 0x28
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004850:	f107 0314 	add.w	r3, r7, #20
 8004854:	2200      	movs	r2, #0
 8004856:	601a      	str	r2, [r3, #0]
 8004858:	605a      	str	r2, [r3, #4]
 800485a:	609a      	str	r2, [r3, #8]
 800485c:	60da      	str	r2, [r3, #12]
 800485e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM5)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a19      	ldr	r2, [pc, #100]	; (80048cc <HAL_TIM_Encoder_MspInit+0x84>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d12b      	bne.n	80048c2 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 800486a:	2300      	movs	r3, #0
 800486c:	613b      	str	r3, [r7, #16]
 800486e:	4b18      	ldr	r3, [pc, #96]	; (80048d0 <HAL_TIM_Encoder_MspInit+0x88>)
 8004870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004872:	4a17      	ldr	r2, [pc, #92]	; (80048d0 <HAL_TIM_Encoder_MspInit+0x88>)
 8004874:	f043 0308 	orr.w	r3, r3, #8
 8004878:	6413      	str	r3, [r2, #64]	; 0x40
 800487a:	4b15      	ldr	r3, [pc, #84]	; (80048d0 <HAL_TIM_Encoder_MspInit+0x88>)
 800487c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800487e:	f003 0308 	and.w	r3, r3, #8
 8004882:	613b      	str	r3, [r7, #16]
 8004884:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004886:	2300      	movs	r3, #0
 8004888:	60fb      	str	r3, [r7, #12]
 800488a:	4b11      	ldr	r3, [pc, #68]	; (80048d0 <HAL_TIM_Encoder_MspInit+0x88>)
 800488c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800488e:	4a10      	ldr	r2, [pc, #64]	; (80048d0 <HAL_TIM_Encoder_MspInit+0x88>)
 8004890:	f043 0301 	orr.w	r3, r3, #1
 8004894:	6313      	str	r3, [r2, #48]	; 0x30
 8004896:	4b0e      	ldr	r3, [pc, #56]	; (80048d0 <HAL_TIM_Encoder_MspInit+0x88>)
 8004898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800489a:	f003 0301 	and.w	r3, r3, #1
 800489e:	60fb      	str	r3, [r7, #12]
 80048a0:	68fb      	ldr	r3, [r7, #12]
    /**TIM5 GPIO Configuration
    PA0-WKUP     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80048a2:	2303      	movs	r3, #3
 80048a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048a6:	2302      	movs	r3, #2
 80048a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80048aa:	2301      	movs	r3, #1
 80048ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048ae:	2300      	movs	r3, #0
 80048b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80048b2:	2302      	movs	r3, #2
 80048b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048b6:	f107 0314 	add.w	r3, r7, #20
 80048ba:	4619      	mov	r1, r3
 80048bc:	4805      	ldr	r0, [pc, #20]	; (80048d4 <HAL_TIM_Encoder_MspInit+0x8c>)
 80048be:	f001 fb23 	bl	8005f08 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80048c2:	bf00      	nop
 80048c4:	3728      	adds	r7, #40	; 0x28
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}
 80048ca:	bf00      	nop
 80048cc:	40000c00 	.word	0x40000c00
 80048d0:	40023800 	.word	0x40023800
 80048d4:	40020000 	.word	0x40020000

080048d8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b088      	sub	sp, #32
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048e0:	f107 030c 	add.w	r3, r7, #12
 80048e4:	2200      	movs	r2, #0
 80048e6:	601a      	str	r2, [r3, #0]
 80048e8:	605a      	str	r2, [r3, #4]
 80048ea:	609a      	str	r2, [r3, #8]
 80048ec:	60da      	str	r2, [r3, #12]
 80048ee:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a12      	ldr	r2, [pc, #72]	; (8004940 <HAL_TIM_MspPostInit+0x68>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d11e      	bne.n	8004938 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048fa:	2300      	movs	r3, #0
 80048fc:	60bb      	str	r3, [r7, #8]
 80048fe:	4b11      	ldr	r3, [pc, #68]	; (8004944 <HAL_TIM_MspPostInit+0x6c>)
 8004900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004902:	4a10      	ldr	r2, [pc, #64]	; (8004944 <HAL_TIM_MspPostInit+0x6c>)
 8004904:	f043 0301 	orr.w	r3, r3, #1
 8004908:	6313      	str	r3, [r2, #48]	; 0x30
 800490a:	4b0e      	ldr	r3, [pc, #56]	; (8004944 <HAL_TIM_MspPostInit+0x6c>)
 800490c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800490e:	f003 0301 	and.w	r3, r3, #1
 8004912:	60bb      	str	r3, [r7, #8]
 8004914:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004916:	f44f 7380 	mov.w	r3, #256	; 0x100
 800491a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800491c:	2302      	movs	r3, #2
 800491e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004920:	2300      	movs	r3, #0
 8004922:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004924:	2300      	movs	r3, #0
 8004926:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004928:	2301      	movs	r3, #1
 800492a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800492c:	f107 030c 	add.w	r3, r7, #12
 8004930:	4619      	mov	r1, r3
 8004932:	4805      	ldr	r0, [pc, #20]	; (8004948 <HAL_TIM_MspPostInit+0x70>)
 8004934:	f001 fae8 	bl	8005f08 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004938:	bf00      	nop
 800493a:	3720      	adds	r7, #32
 800493c:	46bd      	mov	sp, r7
 800493e:	bd80      	pop	{r7, pc}
 8004940:	40010000 	.word	0x40010000
 8004944:	40023800 	.word	0x40023800
 8004948:	40020000 	.word	0x40020000

0800494c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b08a      	sub	sp, #40	; 0x28
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004954:	f107 0314 	add.w	r3, r7, #20
 8004958:	2200      	movs	r2, #0
 800495a:	601a      	str	r2, [r3, #0]
 800495c:	605a      	str	r2, [r3, #4]
 800495e:	609a      	str	r2, [r3, #8]
 8004960:	60da      	str	r2, [r3, #12]
 8004962:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4a34      	ldr	r2, [pc, #208]	; (8004a3c <HAL_UART_MspInit+0xf0>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d161      	bne.n	8004a32 <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800496e:	2300      	movs	r3, #0
 8004970:	613b      	str	r3, [r7, #16]
 8004972:	4b33      	ldr	r3, [pc, #204]	; (8004a40 <HAL_UART_MspInit+0xf4>)
 8004974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004976:	4a32      	ldr	r2, [pc, #200]	; (8004a40 <HAL_UART_MspInit+0xf4>)
 8004978:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800497c:	6413      	str	r3, [r2, #64]	; 0x40
 800497e:	4b30      	ldr	r3, [pc, #192]	; (8004a40 <HAL_UART_MspInit+0xf4>)
 8004980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004982:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004986:	613b      	str	r3, [r7, #16]
 8004988:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800498a:	2300      	movs	r3, #0
 800498c:	60fb      	str	r3, [r7, #12]
 800498e:	4b2c      	ldr	r3, [pc, #176]	; (8004a40 <HAL_UART_MspInit+0xf4>)
 8004990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004992:	4a2b      	ldr	r2, [pc, #172]	; (8004a40 <HAL_UART_MspInit+0xf4>)
 8004994:	f043 0301 	orr.w	r3, r3, #1
 8004998:	6313      	str	r3, [r2, #48]	; 0x30
 800499a:	4b29      	ldr	r3, [pc, #164]	; (8004a40 <HAL_UART_MspInit+0xf4>)
 800499c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800499e:	f003 0301 	and.w	r3, r3, #1
 80049a2:	60fb      	str	r3, [r7, #12]
 80049a4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80049a6:	230c      	movs	r3, #12
 80049a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049aa:	2302      	movs	r3, #2
 80049ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049ae:	2300      	movs	r3, #0
 80049b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049b2:	2303      	movs	r3, #3
 80049b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80049b6:	2307      	movs	r3, #7
 80049b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049ba:	f107 0314 	add.w	r3, r7, #20
 80049be:	4619      	mov	r1, r3
 80049c0:	4820      	ldr	r0, [pc, #128]	; (8004a44 <HAL_UART_MspInit+0xf8>)
 80049c2:	f001 faa1 	bl	8005f08 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80049c6:	4b20      	ldr	r3, [pc, #128]	; (8004a48 <HAL_UART_MspInit+0xfc>)
 80049c8:	4a20      	ldr	r2, [pc, #128]	; (8004a4c <HAL_UART_MspInit+0x100>)
 80049ca:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80049cc:	4b1e      	ldr	r3, [pc, #120]	; (8004a48 <HAL_UART_MspInit+0xfc>)
 80049ce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80049d2:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80049d4:	4b1c      	ldr	r3, [pc, #112]	; (8004a48 <HAL_UART_MspInit+0xfc>)
 80049d6:	2240      	movs	r2, #64	; 0x40
 80049d8:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80049da:	4b1b      	ldr	r3, [pc, #108]	; (8004a48 <HAL_UART_MspInit+0xfc>)
 80049dc:	2200      	movs	r2, #0
 80049de:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80049e0:	4b19      	ldr	r3, [pc, #100]	; (8004a48 <HAL_UART_MspInit+0xfc>)
 80049e2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80049e6:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80049e8:	4b17      	ldr	r3, [pc, #92]	; (8004a48 <HAL_UART_MspInit+0xfc>)
 80049ea:	2200      	movs	r2, #0
 80049ec:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80049ee:	4b16      	ldr	r3, [pc, #88]	; (8004a48 <HAL_UART_MspInit+0xfc>)
 80049f0:	2200      	movs	r2, #0
 80049f2:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80049f4:	4b14      	ldr	r3, [pc, #80]	; (8004a48 <HAL_UART_MspInit+0xfc>)
 80049f6:	2200      	movs	r2, #0
 80049f8:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80049fa:	4b13      	ldr	r3, [pc, #76]	; (8004a48 <HAL_UART_MspInit+0xfc>)
 80049fc:	2200      	movs	r2, #0
 80049fe:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004a00:	4b11      	ldr	r3, [pc, #68]	; (8004a48 <HAL_UART_MspInit+0xfc>)
 8004a02:	2200      	movs	r2, #0
 8004a04:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004a06:	4810      	ldr	r0, [pc, #64]	; (8004a48 <HAL_UART_MspInit+0xfc>)
 8004a08:	f000 fe62 	bl	80056d0 <HAL_DMA_Init>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d001      	beq.n	8004a16 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8004a12:	f7ff fd81 	bl	8004518 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	4a0b      	ldr	r2, [pc, #44]	; (8004a48 <HAL_UART_MspInit+0xfc>)
 8004a1a:	635a      	str	r2, [r3, #52]	; 0x34
 8004a1c:	4a0a      	ldr	r2, [pc, #40]	; (8004a48 <HAL_UART_MspInit+0xfc>)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004a22:	2200      	movs	r2, #0
 8004a24:	2100      	movs	r1, #0
 8004a26:	2026      	movs	r0, #38	; 0x26
 8004a28:	f000 fe1b 	bl	8005662 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004a2c:	2026      	movs	r0, #38	; 0x26
 8004a2e:	f000 fe34 	bl	800569a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004a32:	bf00      	nop
 8004a34:	3728      	adds	r7, #40	; 0x28
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}
 8004a3a:	bf00      	nop
 8004a3c:	40004400 	.word	0x40004400
 8004a40:	40023800 	.word	0x40023800
 8004a44:	40020000 	.word	0x40020000
 8004a48:	20000810 	.word	0x20000810
 8004a4c:	400260a0 	.word	0x400260a0

08004a50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004a50:	b480      	push	{r7}
 8004a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004a54:	e7fe      	b.n	8004a54 <NMI_Handler+0x4>

08004a56 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004a56:	b480      	push	{r7}
 8004a58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004a5a:	e7fe      	b.n	8004a5a <HardFault_Handler+0x4>

08004a5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004a60:	e7fe      	b.n	8004a60 <MemManage_Handler+0x4>

08004a62 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004a62:	b480      	push	{r7}
 8004a64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004a66:	e7fe      	b.n	8004a66 <BusFault_Handler+0x4>

08004a68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004a6c:	e7fe      	b.n	8004a6c <UsageFault_Handler+0x4>

08004a6e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004a6e:	b480      	push	{r7}
 8004a70:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004a72:	bf00      	nop
 8004a74:	46bd      	mov	sp, r7
 8004a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7a:	4770      	bx	lr

08004a7c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004a80:	bf00      	nop
 8004a82:	46bd      	mov	sp, r7
 8004a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a88:	4770      	bx	lr

08004a8a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004a8a:	b480      	push	{r7}
 8004a8c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004a8e:	bf00      	nop
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr

08004a98 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004a9c:	f000 f8e4 	bl	8004c68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004aa0:	bf00      	nop
 8004aa2:	bd80      	pop	{r7, pc}

08004aa4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004aa8:	4802      	ldr	r0, [pc, #8]	; (8004ab4 <DMA1_Stream6_IRQHandler+0x10>)
 8004aaa:	f000 ffa9 	bl	8005a00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8004aae:	bf00      	nop
 8004ab0:	bd80      	pop	{r7, pc}
 8004ab2:	bf00      	nop
 8004ab4:	20000810 	.word	0x20000810

08004ab8 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004abc:	4803      	ldr	r0, [pc, #12]	; (8004acc <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8004abe:	f005 f9a5 	bl	8009e0c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8004ac2:	4803      	ldr	r0, [pc, #12]	; (8004ad0 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8004ac4:	f005 f9a2 	bl	8009e0c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8004ac8:	bf00      	nop
 8004aca:	bd80      	pop	{r7, pc}
 8004acc:	20000418 	.word	0x20000418
 8004ad0:	200006e8 	.word	0x200006e8

08004ad4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004ad8:	4802      	ldr	r0, [pc, #8]	; (8004ae4 <TIM2_IRQHandler+0x10>)
 8004ada:	f005 f997 	bl	8009e0c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004ade:	bf00      	nop
 8004ae0:	bd80      	pop	{r7, pc}
 8004ae2:	bf00      	nop
 8004ae4:	200004cc 	.word	0x200004cc

08004ae8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004aec:	4802      	ldr	r0, [pc, #8]	; (8004af8 <TIM3_IRQHandler+0x10>)
 8004aee:	f005 f98d 	bl	8009e0c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004af2:	bf00      	nop
 8004af4:	bd80      	pop	{r7, pc}
 8004af6:	bf00      	nop
 8004af8:	20000580 	.word	0x20000580

08004afc <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8004b00:	4802      	ldr	r0, [pc, #8]	; (8004b0c <I2C2_EV_IRQHandler+0x10>)
 8004b02:	f002 f835 	bl	8006b70 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8004b06:	bf00      	nop
 8004b08:	bd80      	pop	{r7, pc}
 8004b0a:	bf00      	nop
 8004b0c:	200003c4 	.word	0x200003c4

08004b10 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8004b14:	4802      	ldr	r0, [pc, #8]	; (8004b20 <I2C2_ER_IRQHandler+0x10>)
 8004b16:	f002 f99c 	bl	8006e52 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8004b1a:	bf00      	nop
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	bf00      	nop
 8004b20:	200003c4 	.word	0x200003c4

08004b24 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004b28:	4802      	ldr	r0, [pc, #8]	; (8004b34 <USART2_IRQHandler+0x10>)
 8004b2a:	f006 fc77 	bl	800b41c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004b2e:	bf00      	nop
 8004b30:	bd80      	pop	{r7, pc}
 8004b32:	bf00      	nop
 8004b34:	2000079c 	.word	0x2000079c

08004b38 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004b3c:	4802      	ldr	r0, [pc, #8]	; (8004b48 <DMA2_Stream0_IRQHandler+0x10>)
 8004b3e:	f000 ff5f 	bl	8005a00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004b42:	bf00      	nop
 8004b44:	bd80      	pop	{r7, pc}
 8004b46:	bf00      	nop
 8004b48:	20000364 	.word	0x20000364

08004b4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004b50:	4b06      	ldr	r3, [pc, #24]	; (8004b6c <SystemInit+0x20>)
 8004b52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b56:	4a05      	ldr	r2, [pc, #20]	; (8004b6c <SystemInit+0x20>)
 8004b58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004b5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004b60:	bf00      	nop
 8004b62:	46bd      	mov	sp, r7
 8004b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b68:	4770      	bx	lr
 8004b6a:	bf00      	nop
 8004b6c:	e000ed00 	.word	0xe000ed00

08004b70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004b70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004ba8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004b74:	480d      	ldr	r0, [pc, #52]	; (8004bac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004b76:	490e      	ldr	r1, [pc, #56]	; (8004bb0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004b78:	4a0e      	ldr	r2, [pc, #56]	; (8004bb4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004b7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004b7c:	e002      	b.n	8004b84 <LoopCopyDataInit>

08004b7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004b7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004b80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004b82:	3304      	adds	r3, #4

08004b84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004b84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004b86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004b88:	d3f9      	bcc.n	8004b7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004b8a:	4a0b      	ldr	r2, [pc, #44]	; (8004bb8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004b8c:	4c0b      	ldr	r4, [pc, #44]	; (8004bbc <LoopFillZerobss+0x26>)
  movs r3, #0
 8004b8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004b90:	e001      	b.n	8004b96 <LoopFillZerobss>

08004b92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004b92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004b94:	3204      	adds	r2, #4

08004b96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004b96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004b98:	d3fb      	bcc.n	8004b92 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004b9a:	f7ff ffd7 	bl	8004b4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004b9e:	f007 fc89 	bl	800c4b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004ba2:	f7fc fcdd 	bl	8001560 <main>
  bx  lr    
 8004ba6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8004ba8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004bac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004bb0:	200002fc 	.word	0x200002fc
  ldr r2, =_sidata
 8004bb4:	0800e848 	.word	0x0800e848
  ldr r2, =_sbss
 8004bb8:	200002fc 	.word	0x200002fc
  ldr r4, =_ebss
 8004bbc:	20000f54 	.word	0x20000f54

08004bc0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004bc0:	e7fe      	b.n	8004bc0 <ADC_IRQHandler>
	...

08004bc4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004bc8:	4b0e      	ldr	r3, [pc, #56]	; (8004c04 <HAL_Init+0x40>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a0d      	ldr	r2, [pc, #52]	; (8004c04 <HAL_Init+0x40>)
 8004bce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004bd2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004bd4:	4b0b      	ldr	r3, [pc, #44]	; (8004c04 <HAL_Init+0x40>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4a0a      	ldr	r2, [pc, #40]	; (8004c04 <HAL_Init+0x40>)
 8004bda:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004bde:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004be0:	4b08      	ldr	r3, [pc, #32]	; (8004c04 <HAL_Init+0x40>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a07      	ldr	r2, [pc, #28]	; (8004c04 <HAL_Init+0x40>)
 8004be6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004bea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004bec:	2003      	movs	r0, #3
 8004bee:	f000 fd2d 	bl	800564c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004bf2:	2000      	movs	r0, #0
 8004bf4:	f000 f808 	bl	8004c08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004bf8:	f7ff fc94 	bl	8004524 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004bfc:	2300      	movs	r3, #0
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	bd80      	pop	{r7, pc}
 8004c02:	bf00      	nop
 8004c04:	40023c00 	.word	0x40023c00

08004c08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b082      	sub	sp, #8
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004c10:	4b12      	ldr	r3, [pc, #72]	; (8004c5c <HAL_InitTick+0x54>)
 8004c12:	681a      	ldr	r2, [r3, #0]
 8004c14:	4b12      	ldr	r3, [pc, #72]	; (8004c60 <HAL_InitTick+0x58>)
 8004c16:	781b      	ldrb	r3, [r3, #0]
 8004c18:	4619      	mov	r1, r3
 8004c1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004c1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004c22:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c26:	4618      	mov	r0, r3
 8004c28:	f000 fd45 	bl	80056b6 <HAL_SYSTICK_Config>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d001      	beq.n	8004c36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	e00e      	b.n	8004c54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2b0f      	cmp	r3, #15
 8004c3a:	d80a      	bhi.n	8004c52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	6879      	ldr	r1, [r7, #4]
 8004c40:	f04f 30ff 	mov.w	r0, #4294967295
 8004c44:	f000 fd0d 	bl	8005662 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004c48:	4a06      	ldr	r2, [pc, #24]	; (8004c64 <HAL_InitTick+0x5c>)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	e000      	b.n	8004c54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004c52:	2301      	movs	r3, #1
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3708      	adds	r7, #8
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}
 8004c5c:	2000028c 	.word	0x2000028c
 8004c60:	20000294 	.word	0x20000294
 8004c64:	20000290 	.word	0x20000290

08004c68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004c6c:	4b06      	ldr	r3, [pc, #24]	; (8004c88 <HAL_IncTick+0x20>)
 8004c6e:	781b      	ldrb	r3, [r3, #0]
 8004c70:	461a      	mov	r2, r3
 8004c72:	4b06      	ldr	r3, [pc, #24]	; (8004c8c <HAL_IncTick+0x24>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4413      	add	r3, r2
 8004c78:	4a04      	ldr	r2, [pc, #16]	; (8004c8c <HAL_IncTick+0x24>)
 8004c7a:	6013      	str	r3, [r2, #0]
}
 8004c7c:	bf00      	nop
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c84:	4770      	bx	lr
 8004c86:	bf00      	nop
 8004c88:	20000294 	.word	0x20000294
 8004c8c:	20000f50 	.word	0x20000f50

08004c90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004c90:	b480      	push	{r7}
 8004c92:	af00      	add	r7, sp, #0
  return uwTick;
 8004c94:	4b03      	ldr	r3, [pc, #12]	; (8004ca4 <HAL_GetTick+0x14>)
 8004c96:	681b      	ldr	r3, [r3, #0]
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca0:	4770      	bx	lr
 8004ca2:	bf00      	nop
 8004ca4:	20000f50 	.word	0x20000f50

08004ca8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b084      	sub	sp, #16
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d101      	bne.n	8004cbe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e033      	b.n	8004d26 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d109      	bne.n	8004cda <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f7ff fc54 	bl	8004574 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cde:	f003 0310 	and.w	r3, r3, #16
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d118      	bne.n	8004d18 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cea:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004cee:	f023 0302 	bic.w	r3, r3, #2
 8004cf2:	f043 0202 	orr.w	r2, r3, #2
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004cfa:	6878      	ldr	r0, [r7, #4]
 8004cfc:	f000 fa58 	bl	80051b0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2200      	movs	r2, #0
 8004d04:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d0a:	f023 0303 	bic.w	r3, r3, #3
 8004d0e:	f043 0201 	orr.w	r2, r3, #1
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	641a      	str	r2, [r3, #64]	; 0x40
 8004d16:	e001      	b.n	8004d1c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d26:	4618      	mov	r0, r3
 8004d28:	3710      	adds	r7, #16
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bd80      	pop	{r7, pc}
	...

08004d30 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b086      	sub	sp, #24
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	60f8      	str	r0, [r7, #12]
 8004d38:	60b9      	str	r1, [r7, #8]
 8004d3a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d46:	2b01      	cmp	r3, #1
 8004d48:	d101      	bne.n	8004d4e <HAL_ADC_Start_DMA+0x1e>
 8004d4a:	2302      	movs	r3, #2
 8004d4c:	e0ce      	b.n	8004eec <HAL_ADC_Start_DMA+0x1bc>
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2201      	movs	r2, #1
 8004d52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	f003 0301 	and.w	r3, r3, #1
 8004d60:	2b01      	cmp	r3, #1
 8004d62:	d018      	beq.n	8004d96 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	689a      	ldr	r2, [r3, #8]
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f042 0201 	orr.w	r2, r2, #1
 8004d72:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004d74:	4b5f      	ldr	r3, [pc, #380]	; (8004ef4 <HAL_ADC_Start_DMA+0x1c4>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a5f      	ldr	r2, [pc, #380]	; (8004ef8 <HAL_ADC_Start_DMA+0x1c8>)
 8004d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d7e:	0c9a      	lsrs	r2, r3, #18
 8004d80:	4613      	mov	r3, r2
 8004d82:	005b      	lsls	r3, r3, #1
 8004d84:	4413      	add	r3, r2
 8004d86:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004d88:	e002      	b.n	8004d90 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	3b01      	subs	r3, #1
 8004d8e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d1f9      	bne.n	8004d8a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004da0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004da4:	d107      	bne.n	8004db6 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	689a      	ldr	r2, [r3, #8]
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004db4:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	f003 0301 	and.w	r3, r3, #1
 8004dc0:	2b01      	cmp	r3, #1
 8004dc2:	f040 8086 	bne.w	8004ed2 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dca:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004dce:	f023 0301 	bic.w	r3, r3, #1
 8004dd2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d007      	beq.n	8004df8 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dec:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004df0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dfc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004e00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e04:	d106      	bne.n	8004e14 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e0a:	f023 0206 	bic.w	r2, r3, #6
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	645a      	str	r2, [r3, #68]	; 0x44
 8004e12:	e002      	b.n	8004e1a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2200      	movs	r2, #0
 8004e18:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004e22:	4b36      	ldr	r3, [pc, #216]	; (8004efc <HAL_ADC_Start_DMA+0x1cc>)
 8004e24:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e2a:	4a35      	ldr	r2, [pc, #212]	; (8004f00 <HAL_ADC_Start_DMA+0x1d0>)
 8004e2c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e32:	4a34      	ldr	r2, [pc, #208]	; (8004f04 <HAL_ADC_Start_DMA+0x1d4>)
 8004e34:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e3a:	4a33      	ldr	r2, [pc, #204]	; (8004f08 <HAL_ADC_Start_DMA+0x1d8>)
 8004e3c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004e46:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	685a      	ldr	r2, [r3, #4]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004e56:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	689a      	ldr	r2, [r3, #8]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e66:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	334c      	adds	r3, #76	; 0x4c
 8004e72:	4619      	mov	r1, r3
 8004e74:	68ba      	ldr	r2, [r7, #8]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	f000 fcd8 	bl	800582c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	f003 031f 	and.w	r3, r3, #31
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d10f      	bne.n	8004ea8 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d129      	bne.n	8004eea <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	689a      	ldr	r2, [r3, #8]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004ea4:	609a      	str	r2, [r3, #8]
 8004ea6:	e020      	b.n	8004eea <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a17      	ldr	r2, [pc, #92]	; (8004f0c <HAL_ADC_Start_DMA+0x1dc>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d11b      	bne.n	8004eea <HAL_ADC_Start_DMA+0x1ba>
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	689b      	ldr	r3, [r3, #8]
 8004eb8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d114      	bne.n	8004eea <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	689a      	ldr	r2, [r3, #8]
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004ece:	609a      	str	r2, [r3, #8]
 8004ed0:	e00b      	b.n	8004eea <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed6:	f043 0210 	orr.w	r2, r3, #16
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ee2:	f043 0201 	orr.w	r2, r3, #1
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004eea:	2300      	movs	r3, #0
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	3718      	adds	r7, #24
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}
 8004ef4:	2000028c 	.word	0x2000028c
 8004ef8:	431bde83 	.word	0x431bde83
 8004efc:	40012300 	.word	0x40012300
 8004f00:	080053a9 	.word	0x080053a9
 8004f04:	08005463 	.word	0x08005463
 8004f08:	0800547f 	.word	0x0800547f
 8004f0c:	40012000 	.word	0x40012000

08004f10 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b083      	sub	sp, #12
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8004f18:	bf00      	nop
 8004f1a:	370c      	adds	r7, #12
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f22:	4770      	bx	lr

08004f24 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004f24:	b480      	push	{r7}
 8004f26:	b083      	sub	sp, #12
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8004f2c:	bf00      	nop
 8004f2e:	370c      	adds	r7, #12
 8004f30:	46bd      	mov	sp, r7
 8004f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f36:	4770      	bx	lr

08004f38 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004f38:	b480      	push	{r7}
 8004f3a:	b083      	sub	sp, #12
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004f40:	bf00      	nop
 8004f42:	370c      	adds	r7, #12
 8004f44:	46bd      	mov	sp, r7
 8004f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4a:	4770      	bx	lr

08004f4c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b085      	sub	sp, #20
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
 8004f54:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004f56:	2300      	movs	r3, #0
 8004f58:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d101      	bne.n	8004f68 <HAL_ADC_ConfigChannel+0x1c>
 8004f64:	2302      	movs	r3, #2
 8004f66:	e113      	b.n	8005190 <HAL_ADC_ConfigChannel+0x244>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	2b09      	cmp	r3, #9
 8004f76:	d925      	bls.n	8004fc4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	68d9      	ldr	r1, [r3, #12]
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	b29b      	uxth	r3, r3
 8004f84:	461a      	mov	r2, r3
 8004f86:	4613      	mov	r3, r2
 8004f88:	005b      	lsls	r3, r3, #1
 8004f8a:	4413      	add	r3, r2
 8004f8c:	3b1e      	subs	r3, #30
 8004f8e:	2207      	movs	r2, #7
 8004f90:	fa02 f303 	lsl.w	r3, r2, r3
 8004f94:	43da      	mvns	r2, r3
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	400a      	ands	r2, r1
 8004f9c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	68d9      	ldr	r1, [r3, #12]
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	689a      	ldr	r2, [r3, #8]
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	b29b      	uxth	r3, r3
 8004fae:	4618      	mov	r0, r3
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	005b      	lsls	r3, r3, #1
 8004fb4:	4403      	add	r3, r0
 8004fb6:	3b1e      	subs	r3, #30
 8004fb8:	409a      	lsls	r2, r3
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	430a      	orrs	r2, r1
 8004fc0:	60da      	str	r2, [r3, #12]
 8004fc2:	e022      	b.n	800500a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	6919      	ldr	r1, [r3, #16]
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	b29b      	uxth	r3, r3
 8004fd0:	461a      	mov	r2, r3
 8004fd2:	4613      	mov	r3, r2
 8004fd4:	005b      	lsls	r3, r3, #1
 8004fd6:	4413      	add	r3, r2
 8004fd8:	2207      	movs	r2, #7
 8004fda:	fa02 f303 	lsl.w	r3, r2, r3
 8004fde:	43da      	mvns	r2, r3
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	400a      	ands	r2, r1
 8004fe6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	6919      	ldr	r1, [r3, #16]
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	689a      	ldr	r2, [r3, #8]
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	b29b      	uxth	r3, r3
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	005b      	lsls	r3, r3, #1
 8004ffe:	4403      	add	r3, r0
 8005000:	409a      	lsls	r2, r3
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	430a      	orrs	r2, r1
 8005008:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	2b06      	cmp	r3, #6
 8005010:	d824      	bhi.n	800505c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	685a      	ldr	r2, [r3, #4]
 800501c:	4613      	mov	r3, r2
 800501e:	009b      	lsls	r3, r3, #2
 8005020:	4413      	add	r3, r2
 8005022:	3b05      	subs	r3, #5
 8005024:	221f      	movs	r2, #31
 8005026:	fa02 f303 	lsl.w	r3, r2, r3
 800502a:	43da      	mvns	r2, r3
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	400a      	ands	r2, r1
 8005032:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	b29b      	uxth	r3, r3
 8005040:	4618      	mov	r0, r3
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	685a      	ldr	r2, [r3, #4]
 8005046:	4613      	mov	r3, r2
 8005048:	009b      	lsls	r3, r3, #2
 800504a:	4413      	add	r3, r2
 800504c:	3b05      	subs	r3, #5
 800504e:	fa00 f203 	lsl.w	r2, r0, r3
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	430a      	orrs	r2, r1
 8005058:	635a      	str	r2, [r3, #52]	; 0x34
 800505a:	e04c      	b.n	80050f6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	2b0c      	cmp	r3, #12
 8005062:	d824      	bhi.n	80050ae <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	685a      	ldr	r2, [r3, #4]
 800506e:	4613      	mov	r3, r2
 8005070:	009b      	lsls	r3, r3, #2
 8005072:	4413      	add	r3, r2
 8005074:	3b23      	subs	r3, #35	; 0x23
 8005076:	221f      	movs	r2, #31
 8005078:	fa02 f303 	lsl.w	r3, r2, r3
 800507c:	43da      	mvns	r2, r3
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	400a      	ands	r2, r1
 8005084:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	b29b      	uxth	r3, r3
 8005092:	4618      	mov	r0, r3
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	685a      	ldr	r2, [r3, #4]
 8005098:	4613      	mov	r3, r2
 800509a:	009b      	lsls	r3, r3, #2
 800509c:	4413      	add	r3, r2
 800509e:	3b23      	subs	r3, #35	; 0x23
 80050a0:	fa00 f203 	lsl.w	r2, r0, r3
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	430a      	orrs	r2, r1
 80050aa:	631a      	str	r2, [r3, #48]	; 0x30
 80050ac:	e023      	b.n	80050f6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	685a      	ldr	r2, [r3, #4]
 80050b8:	4613      	mov	r3, r2
 80050ba:	009b      	lsls	r3, r3, #2
 80050bc:	4413      	add	r3, r2
 80050be:	3b41      	subs	r3, #65	; 0x41
 80050c0:	221f      	movs	r2, #31
 80050c2:	fa02 f303 	lsl.w	r3, r2, r3
 80050c6:	43da      	mvns	r2, r3
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	400a      	ands	r2, r1
 80050ce:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	b29b      	uxth	r3, r3
 80050dc:	4618      	mov	r0, r3
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	685a      	ldr	r2, [r3, #4]
 80050e2:	4613      	mov	r3, r2
 80050e4:	009b      	lsls	r3, r3, #2
 80050e6:	4413      	add	r3, r2
 80050e8:	3b41      	subs	r3, #65	; 0x41
 80050ea:	fa00 f203 	lsl.w	r2, r0, r3
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	430a      	orrs	r2, r1
 80050f4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80050f6:	4b29      	ldr	r3, [pc, #164]	; (800519c <HAL_ADC_ConfigChannel+0x250>)
 80050f8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a28      	ldr	r2, [pc, #160]	; (80051a0 <HAL_ADC_ConfigChannel+0x254>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d10f      	bne.n	8005124 <HAL_ADC_ConfigChannel+0x1d8>
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	2b12      	cmp	r3, #18
 800510a:	d10b      	bne.n	8005124 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4a1d      	ldr	r2, [pc, #116]	; (80051a0 <HAL_ADC_ConfigChannel+0x254>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d12b      	bne.n	8005186 <HAL_ADC_ConfigChannel+0x23a>
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a1c      	ldr	r2, [pc, #112]	; (80051a4 <HAL_ADC_ConfigChannel+0x258>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d003      	beq.n	8005140 <HAL_ADC_ConfigChannel+0x1f4>
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	2b11      	cmp	r3, #17
 800513e:	d122      	bne.n	8005186 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4a11      	ldr	r2, [pc, #68]	; (80051a4 <HAL_ADC_ConfigChannel+0x258>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d111      	bne.n	8005186 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005162:	4b11      	ldr	r3, [pc, #68]	; (80051a8 <HAL_ADC_ConfigChannel+0x25c>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a11      	ldr	r2, [pc, #68]	; (80051ac <HAL_ADC_ConfigChannel+0x260>)
 8005168:	fba2 2303 	umull	r2, r3, r2, r3
 800516c:	0c9a      	lsrs	r2, r3, #18
 800516e:	4613      	mov	r3, r2
 8005170:	009b      	lsls	r3, r3, #2
 8005172:	4413      	add	r3, r2
 8005174:	005b      	lsls	r3, r3, #1
 8005176:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005178:	e002      	b.n	8005180 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800517a:	68bb      	ldr	r3, [r7, #8]
 800517c:	3b01      	subs	r3, #1
 800517e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d1f9      	bne.n	800517a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2200      	movs	r2, #0
 800518a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800518e:	2300      	movs	r3, #0
}
 8005190:	4618      	mov	r0, r3
 8005192:	3714      	adds	r7, #20
 8005194:	46bd      	mov	sp, r7
 8005196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519a:	4770      	bx	lr
 800519c:	40012300 	.word	0x40012300
 80051a0:	40012000 	.word	0x40012000
 80051a4:	10000012 	.word	0x10000012
 80051a8:	2000028c 	.word	0x2000028c
 80051ac:	431bde83 	.word	0x431bde83

080051b0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b085      	sub	sp, #20
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80051b8:	4b79      	ldr	r3, [pc, #484]	; (80053a0 <ADC_Init+0x1f0>)
 80051ba:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	685a      	ldr	r2, [r3, #4]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	431a      	orrs	r2, r3
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	685a      	ldr	r2, [r3, #4]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80051e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	6859      	ldr	r1, [r3, #4]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	691b      	ldr	r3, [r3, #16]
 80051f0:	021a      	lsls	r2, r3, #8
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	430a      	orrs	r2, r1
 80051f8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	685a      	ldr	r2, [r3, #4]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005208:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	6859      	ldr	r1, [r3, #4]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	689a      	ldr	r2, [r3, #8]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	430a      	orrs	r2, r1
 800521a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	689a      	ldr	r2, [r3, #8]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800522a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	6899      	ldr	r1, [r3, #8]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	68da      	ldr	r2, [r3, #12]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	430a      	orrs	r2, r1
 800523c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005242:	4a58      	ldr	r2, [pc, #352]	; (80053a4 <ADC_Init+0x1f4>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d022      	beq.n	800528e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	689a      	ldr	r2, [r3, #8]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005256:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	6899      	ldr	r1, [r3, #8]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	430a      	orrs	r2, r1
 8005268:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	689a      	ldr	r2, [r3, #8]
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005278:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	6899      	ldr	r1, [r3, #8]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	430a      	orrs	r2, r1
 800528a:	609a      	str	r2, [r3, #8]
 800528c:	e00f      	b.n	80052ae <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	689a      	ldr	r2, [r3, #8]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800529c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	689a      	ldr	r2, [r3, #8]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80052ac:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	689a      	ldr	r2, [r3, #8]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f022 0202 	bic.w	r2, r2, #2
 80052bc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	6899      	ldr	r1, [r3, #8]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	7e1b      	ldrb	r3, [r3, #24]
 80052c8:	005a      	lsls	r2, r3, #1
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	430a      	orrs	r2, r1
 80052d0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d01b      	beq.n	8005314 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	685a      	ldr	r2, [r3, #4]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80052ea:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	685a      	ldr	r2, [r3, #4]
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80052fa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	6859      	ldr	r1, [r3, #4]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005306:	3b01      	subs	r3, #1
 8005308:	035a      	lsls	r2, r3, #13
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	430a      	orrs	r2, r1
 8005310:	605a      	str	r2, [r3, #4]
 8005312:	e007      	b.n	8005324 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	685a      	ldr	r2, [r3, #4]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005322:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005332:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	69db      	ldr	r3, [r3, #28]
 800533e:	3b01      	subs	r3, #1
 8005340:	051a      	lsls	r2, r3, #20
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	430a      	orrs	r2, r1
 8005348:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	689a      	ldr	r2, [r3, #8]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005358:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	6899      	ldr	r1, [r3, #8]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005366:	025a      	lsls	r2, r3, #9
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	430a      	orrs	r2, r1
 800536e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	689a      	ldr	r2, [r3, #8]
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800537e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	6899      	ldr	r1, [r3, #8]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	695b      	ldr	r3, [r3, #20]
 800538a:	029a      	lsls	r2, r3, #10
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	430a      	orrs	r2, r1
 8005392:	609a      	str	r2, [r3, #8]
}
 8005394:	bf00      	nop
 8005396:	3714      	adds	r7, #20
 8005398:	46bd      	mov	sp, r7
 800539a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539e:	4770      	bx	lr
 80053a0:	40012300 	.word	0x40012300
 80053a4:	0f000001 	.word	0x0f000001

080053a8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b084      	sub	sp, #16
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053b4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ba:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d13c      	bne.n	800543c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	689b      	ldr	r3, [r3, #8]
 80053d4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d12b      	bne.n	8005434 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d127      	bne.n	8005434 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053ea:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d006      	beq.n	8005400 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	689b      	ldr	r3, [r3, #8]
 80053f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d119      	bne.n	8005434 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	685a      	ldr	r2, [r3, #4]
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f022 0220 	bic.w	r2, r2, #32
 800540e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005414:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005420:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005424:	2b00      	cmp	r3, #0
 8005426:	d105      	bne.n	8005434 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800542c:	f043 0201 	orr.w	r2, r3, #1
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005434:	68f8      	ldr	r0, [r7, #12]
 8005436:	f7ff fd6b 	bl	8004f10 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800543a:	e00e      	b.n	800545a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005440:	f003 0310 	and.w	r3, r3, #16
 8005444:	2b00      	cmp	r3, #0
 8005446:	d003      	beq.n	8005450 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8005448:	68f8      	ldr	r0, [r7, #12]
 800544a:	f7ff fd75 	bl	8004f38 <HAL_ADC_ErrorCallback>
}
 800544e:	e004      	b.n	800545a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005454:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005456:	6878      	ldr	r0, [r7, #4]
 8005458:	4798      	blx	r3
}
 800545a:	bf00      	nop
 800545c:	3710      	adds	r7, #16
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}

08005462 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005462:	b580      	push	{r7, lr}
 8005464:	b084      	sub	sp, #16
 8005466:	af00      	add	r7, sp, #0
 8005468:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800546e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005470:	68f8      	ldr	r0, [r7, #12]
 8005472:	f7ff fd57 	bl	8004f24 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005476:	bf00      	nop
 8005478:	3710      	adds	r7, #16
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}

0800547e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800547e:	b580      	push	{r7, lr}
 8005480:	b084      	sub	sp, #16
 8005482:	af00      	add	r7, sp, #0
 8005484:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800548a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2240      	movs	r2, #64	; 0x40
 8005490:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005496:	f043 0204 	orr.w	r2, r3, #4
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800549e:	68f8      	ldr	r0, [r7, #12]
 80054a0:	f7ff fd4a 	bl	8004f38 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80054a4:	bf00      	nop
 80054a6:	3710      	adds	r7, #16
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bd80      	pop	{r7, pc}

080054ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80054ac:	b480      	push	{r7}
 80054ae:	b085      	sub	sp, #20
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	f003 0307 	and.w	r3, r3, #7
 80054ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80054bc:	4b0c      	ldr	r3, [pc, #48]	; (80054f0 <__NVIC_SetPriorityGrouping+0x44>)
 80054be:	68db      	ldr	r3, [r3, #12]
 80054c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80054c2:	68ba      	ldr	r2, [r7, #8]
 80054c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80054c8:	4013      	ands	r3, r2
 80054ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80054d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80054d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80054dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80054de:	4a04      	ldr	r2, [pc, #16]	; (80054f0 <__NVIC_SetPriorityGrouping+0x44>)
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	60d3      	str	r3, [r2, #12]
}
 80054e4:	bf00      	nop
 80054e6:	3714      	adds	r7, #20
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr
 80054f0:	e000ed00 	.word	0xe000ed00

080054f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80054f4:	b480      	push	{r7}
 80054f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80054f8:	4b04      	ldr	r3, [pc, #16]	; (800550c <__NVIC_GetPriorityGrouping+0x18>)
 80054fa:	68db      	ldr	r3, [r3, #12]
 80054fc:	0a1b      	lsrs	r3, r3, #8
 80054fe:	f003 0307 	and.w	r3, r3, #7
}
 8005502:	4618      	mov	r0, r3
 8005504:	46bd      	mov	sp, r7
 8005506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550a:	4770      	bx	lr
 800550c:	e000ed00 	.word	0xe000ed00

08005510 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005510:	b480      	push	{r7}
 8005512:	b083      	sub	sp, #12
 8005514:	af00      	add	r7, sp, #0
 8005516:	4603      	mov	r3, r0
 8005518:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800551a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800551e:	2b00      	cmp	r3, #0
 8005520:	db0b      	blt.n	800553a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005522:	79fb      	ldrb	r3, [r7, #7]
 8005524:	f003 021f 	and.w	r2, r3, #31
 8005528:	4907      	ldr	r1, [pc, #28]	; (8005548 <__NVIC_EnableIRQ+0x38>)
 800552a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800552e:	095b      	lsrs	r3, r3, #5
 8005530:	2001      	movs	r0, #1
 8005532:	fa00 f202 	lsl.w	r2, r0, r2
 8005536:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800553a:	bf00      	nop
 800553c:	370c      	adds	r7, #12
 800553e:	46bd      	mov	sp, r7
 8005540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005544:	4770      	bx	lr
 8005546:	bf00      	nop
 8005548:	e000e100 	.word	0xe000e100

0800554c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800554c:	b480      	push	{r7}
 800554e:	b083      	sub	sp, #12
 8005550:	af00      	add	r7, sp, #0
 8005552:	4603      	mov	r3, r0
 8005554:	6039      	str	r1, [r7, #0]
 8005556:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005558:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800555c:	2b00      	cmp	r3, #0
 800555e:	db0a      	blt.n	8005576 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	b2da      	uxtb	r2, r3
 8005564:	490c      	ldr	r1, [pc, #48]	; (8005598 <__NVIC_SetPriority+0x4c>)
 8005566:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800556a:	0112      	lsls	r2, r2, #4
 800556c:	b2d2      	uxtb	r2, r2
 800556e:	440b      	add	r3, r1
 8005570:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005574:	e00a      	b.n	800558c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	b2da      	uxtb	r2, r3
 800557a:	4908      	ldr	r1, [pc, #32]	; (800559c <__NVIC_SetPriority+0x50>)
 800557c:	79fb      	ldrb	r3, [r7, #7]
 800557e:	f003 030f 	and.w	r3, r3, #15
 8005582:	3b04      	subs	r3, #4
 8005584:	0112      	lsls	r2, r2, #4
 8005586:	b2d2      	uxtb	r2, r2
 8005588:	440b      	add	r3, r1
 800558a:	761a      	strb	r2, [r3, #24]
}
 800558c:	bf00      	nop
 800558e:	370c      	adds	r7, #12
 8005590:	46bd      	mov	sp, r7
 8005592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005596:	4770      	bx	lr
 8005598:	e000e100 	.word	0xe000e100
 800559c:	e000ed00 	.word	0xe000ed00

080055a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b089      	sub	sp, #36	; 0x24
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	60f8      	str	r0, [r7, #12]
 80055a8:	60b9      	str	r1, [r7, #8]
 80055aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	f003 0307 	and.w	r3, r3, #7
 80055b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80055b4:	69fb      	ldr	r3, [r7, #28]
 80055b6:	f1c3 0307 	rsb	r3, r3, #7
 80055ba:	2b04      	cmp	r3, #4
 80055bc:	bf28      	it	cs
 80055be:	2304      	movcs	r3, #4
 80055c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80055c2:	69fb      	ldr	r3, [r7, #28]
 80055c4:	3304      	adds	r3, #4
 80055c6:	2b06      	cmp	r3, #6
 80055c8:	d902      	bls.n	80055d0 <NVIC_EncodePriority+0x30>
 80055ca:	69fb      	ldr	r3, [r7, #28]
 80055cc:	3b03      	subs	r3, #3
 80055ce:	e000      	b.n	80055d2 <NVIC_EncodePriority+0x32>
 80055d0:	2300      	movs	r3, #0
 80055d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055d4:	f04f 32ff 	mov.w	r2, #4294967295
 80055d8:	69bb      	ldr	r3, [r7, #24]
 80055da:	fa02 f303 	lsl.w	r3, r2, r3
 80055de:	43da      	mvns	r2, r3
 80055e0:	68bb      	ldr	r3, [r7, #8]
 80055e2:	401a      	ands	r2, r3
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80055e8:	f04f 31ff 	mov.w	r1, #4294967295
 80055ec:	697b      	ldr	r3, [r7, #20]
 80055ee:	fa01 f303 	lsl.w	r3, r1, r3
 80055f2:	43d9      	mvns	r1, r3
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055f8:	4313      	orrs	r3, r2
         );
}
 80055fa:	4618      	mov	r0, r3
 80055fc:	3724      	adds	r7, #36	; 0x24
 80055fe:	46bd      	mov	sp, r7
 8005600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005604:	4770      	bx	lr
	...

08005608 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b082      	sub	sp, #8
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	3b01      	subs	r3, #1
 8005614:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005618:	d301      	bcc.n	800561e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800561a:	2301      	movs	r3, #1
 800561c:	e00f      	b.n	800563e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800561e:	4a0a      	ldr	r2, [pc, #40]	; (8005648 <SysTick_Config+0x40>)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	3b01      	subs	r3, #1
 8005624:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005626:	210f      	movs	r1, #15
 8005628:	f04f 30ff 	mov.w	r0, #4294967295
 800562c:	f7ff ff8e 	bl	800554c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005630:	4b05      	ldr	r3, [pc, #20]	; (8005648 <SysTick_Config+0x40>)
 8005632:	2200      	movs	r2, #0
 8005634:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005636:	4b04      	ldr	r3, [pc, #16]	; (8005648 <SysTick_Config+0x40>)
 8005638:	2207      	movs	r2, #7
 800563a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800563c:	2300      	movs	r3, #0
}
 800563e:	4618      	mov	r0, r3
 8005640:	3708      	adds	r7, #8
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}
 8005646:	bf00      	nop
 8005648:	e000e010 	.word	0xe000e010

0800564c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b082      	sub	sp, #8
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005654:	6878      	ldr	r0, [r7, #4]
 8005656:	f7ff ff29 	bl	80054ac <__NVIC_SetPriorityGrouping>
}
 800565a:	bf00      	nop
 800565c:	3708      	adds	r7, #8
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}

08005662 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005662:	b580      	push	{r7, lr}
 8005664:	b086      	sub	sp, #24
 8005666:	af00      	add	r7, sp, #0
 8005668:	4603      	mov	r3, r0
 800566a:	60b9      	str	r1, [r7, #8]
 800566c:	607a      	str	r2, [r7, #4]
 800566e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005670:	2300      	movs	r3, #0
 8005672:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005674:	f7ff ff3e 	bl	80054f4 <__NVIC_GetPriorityGrouping>
 8005678:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800567a:	687a      	ldr	r2, [r7, #4]
 800567c:	68b9      	ldr	r1, [r7, #8]
 800567e:	6978      	ldr	r0, [r7, #20]
 8005680:	f7ff ff8e 	bl	80055a0 <NVIC_EncodePriority>
 8005684:	4602      	mov	r2, r0
 8005686:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800568a:	4611      	mov	r1, r2
 800568c:	4618      	mov	r0, r3
 800568e:	f7ff ff5d 	bl	800554c <__NVIC_SetPriority>
}
 8005692:	bf00      	nop
 8005694:	3718      	adds	r7, #24
 8005696:	46bd      	mov	sp, r7
 8005698:	bd80      	pop	{r7, pc}

0800569a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800569a:	b580      	push	{r7, lr}
 800569c:	b082      	sub	sp, #8
 800569e:	af00      	add	r7, sp, #0
 80056a0:	4603      	mov	r3, r0
 80056a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80056a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056a8:	4618      	mov	r0, r3
 80056aa:	f7ff ff31 	bl	8005510 <__NVIC_EnableIRQ>
}
 80056ae:	bf00      	nop
 80056b0:	3708      	adds	r7, #8
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bd80      	pop	{r7, pc}

080056b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80056b6:	b580      	push	{r7, lr}
 80056b8:	b082      	sub	sp, #8
 80056ba:	af00      	add	r7, sp, #0
 80056bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80056be:	6878      	ldr	r0, [r7, #4]
 80056c0:	f7ff ffa2 	bl	8005608 <SysTick_Config>
 80056c4:	4603      	mov	r3, r0
}
 80056c6:	4618      	mov	r0, r3
 80056c8:	3708      	adds	r7, #8
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}
	...

080056d0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b086      	sub	sp, #24
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80056d8:	2300      	movs	r3, #0
 80056da:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80056dc:	f7ff fad8 	bl	8004c90 <HAL_GetTick>
 80056e0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d101      	bne.n	80056ec <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80056e8:	2301      	movs	r3, #1
 80056ea:	e099      	b.n	8005820 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2202      	movs	r2, #2
 80056f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2200      	movs	r2, #0
 80056f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f022 0201 	bic.w	r2, r2, #1
 800570a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800570c:	e00f      	b.n	800572e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800570e:	f7ff fabf 	bl	8004c90 <HAL_GetTick>
 8005712:	4602      	mov	r2, r0
 8005714:	693b      	ldr	r3, [r7, #16]
 8005716:	1ad3      	subs	r3, r2, r3
 8005718:	2b05      	cmp	r3, #5
 800571a:	d908      	bls.n	800572e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2220      	movs	r2, #32
 8005720:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2203      	movs	r2, #3
 8005726:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800572a:	2303      	movs	r3, #3
 800572c:	e078      	b.n	8005820 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f003 0301 	and.w	r3, r3, #1
 8005738:	2b00      	cmp	r3, #0
 800573a:	d1e8      	bne.n	800570e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005744:	697a      	ldr	r2, [r7, #20]
 8005746:	4b38      	ldr	r3, [pc, #224]	; (8005828 <HAL_DMA_Init+0x158>)
 8005748:	4013      	ands	r3, r2
 800574a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	685a      	ldr	r2, [r3, #4]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	689b      	ldr	r3, [r3, #8]
 8005754:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800575a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	691b      	ldr	r3, [r3, #16]
 8005760:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005766:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	699b      	ldr	r3, [r3, #24]
 800576c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005772:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6a1b      	ldr	r3, [r3, #32]
 8005778:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800577a:	697a      	ldr	r2, [r7, #20]
 800577c:	4313      	orrs	r3, r2
 800577e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005784:	2b04      	cmp	r3, #4
 8005786:	d107      	bne.n	8005798 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005790:	4313      	orrs	r3, r2
 8005792:	697a      	ldr	r2, [r7, #20]
 8005794:	4313      	orrs	r3, r2
 8005796:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	697a      	ldr	r2, [r7, #20]
 800579e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	695b      	ldr	r3, [r3, #20]
 80057a6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	f023 0307 	bic.w	r3, r3, #7
 80057ae:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057b4:	697a      	ldr	r2, [r7, #20]
 80057b6:	4313      	orrs	r3, r2
 80057b8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057be:	2b04      	cmp	r3, #4
 80057c0:	d117      	bne.n	80057f2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057c6:	697a      	ldr	r2, [r7, #20]
 80057c8:	4313      	orrs	r3, r2
 80057ca:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d00e      	beq.n	80057f2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80057d4:	6878      	ldr	r0, [r7, #4]
 80057d6:	f000 fb1b 	bl	8005e10 <DMA_CheckFifoParam>
 80057da:	4603      	mov	r3, r0
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d008      	beq.n	80057f2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2240      	movs	r2, #64	; 0x40
 80057e4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2201      	movs	r2, #1
 80057ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80057ee:	2301      	movs	r3, #1
 80057f0:	e016      	b.n	8005820 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	697a      	ldr	r2, [r7, #20]
 80057f8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80057fa:	6878      	ldr	r0, [r7, #4]
 80057fc:	f000 fad2 	bl	8005da4 <DMA_CalcBaseAndBitshift>
 8005800:	4603      	mov	r3, r0
 8005802:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005808:	223f      	movs	r2, #63	; 0x3f
 800580a:	409a      	lsls	r2, r3
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2200      	movs	r2, #0
 8005814:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2201      	movs	r2, #1
 800581a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800581e:	2300      	movs	r3, #0
}
 8005820:	4618      	mov	r0, r3
 8005822:	3718      	adds	r7, #24
 8005824:	46bd      	mov	sp, r7
 8005826:	bd80      	pop	{r7, pc}
 8005828:	f010803f 	.word	0xf010803f

0800582c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b086      	sub	sp, #24
 8005830:	af00      	add	r7, sp, #0
 8005832:	60f8      	str	r0, [r7, #12]
 8005834:	60b9      	str	r1, [r7, #8]
 8005836:	607a      	str	r2, [r7, #4]
 8005838:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800583a:	2300      	movs	r3, #0
 800583c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005842:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800584a:	2b01      	cmp	r3, #1
 800584c:	d101      	bne.n	8005852 <HAL_DMA_Start_IT+0x26>
 800584e:	2302      	movs	r3, #2
 8005850:	e040      	b.n	80058d4 <HAL_DMA_Start_IT+0xa8>
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2201      	movs	r2, #1
 8005856:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005860:	b2db      	uxtb	r3, r3
 8005862:	2b01      	cmp	r3, #1
 8005864:	d12f      	bne.n	80058c6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	2202      	movs	r2, #2
 800586a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2200      	movs	r2, #0
 8005872:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	687a      	ldr	r2, [r7, #4]
 8005878:	68b9      	ldr	r1, [r7, #8]
 800587a:	68f8      	ldr	r0, [r7, #12]
 800587c:	f000 fa64 	bl	8005d48 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005884:	223f      	movs	r2, #63	; 0x3f
 8005886:	409a      	lsls	r2, r3
 8005888:	693b      	ldr	r3, [r7, #16]
 800588a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	681a      	ldr	r2, [r3, #0]
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f042 0216 	orr.w	r2, r2, #22
 800589a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d007      	beq.n	80058b4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f042 0208 	orr.w	r2, r2, #8
 80058b2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	681a      	ldr	r2, [r3, #0]
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f042 0201 	orr.w	r2, r2, #1
 80058c2:	601a      	str	r2, [r3, #0]
 80058c4:	e005      	b.n	80058d2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2200      	movs	r2, #0
 80058ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80058ce:	2302      	movs	r3, #2
 80058d0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80058d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80058d4:	4618      	mov	r0, r3
 80058d6:	3718      	adds	r7, #24
 80058d8:	46bd      	mov	sp, r7
 80058da:	bd80      	pop	{r7, pc}

080058dc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b084      	sub	sp, #16
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058e8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80058ea:	f7ff f9d1 	bl	8004c90 <HAL_GetTick>
 80058ee:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80058f6:	b2db      	uxtb	r3, r3
 80058f8:	2b02      	cmp	r3, #2
 80058fa:	d008      	beq.n	800590e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2280      	movs	r2, #128	; 0x80
 8005900:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2200      	movs	r2, #0
 8005906:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	e052      	b.n	80059b4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	681a      	ldr	r2, [r3, #0]
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f022 0216 	bic.w	r2, r2, #22
 800591c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	695a      	ldr	r2, [r3, #20]
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800592c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005932:	2b00      	cmp	r3, #0
 8005934:	d103      	bne.n	800593e <HAL_DMA_Abort+0x62>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800593a:	2b00      	cmp	r3, #0
 800593c:	d007      	beq.n	800594e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	681a      	ldr	r2, [r3, #0]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f022 0208 	bic.w	r2, r2, #8
 800594c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	681a      	ldr	r2, [r3, #0]
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f022 0201 	bic.w	r2, r2, #1
 800595c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800595e:	e013      	b.n	8005988 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005960:	f7ff f996 	bl	8004c90 <HAL_GetTick>
 8005964:	4602      	mov	r2, r0
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	1ad3      	subs	r3, r2, r3
 800596a:	2b05      	cmp	r3, #5
 800596c:	d90c      	bls.n	8005988 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2220      	movs	r2, #32
 8005972:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2203      	movs	r2, #3
 8005978:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2200      	movs	r2, #0
 8005980:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005984:	2303      	movs	r3, #3
 8005986:	e015      	b.n	80059b4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f003 0301 	and.w	r3, r3, #1
 8005992:	2b00      	cmp	r3, #0
 8005994:	d1e4      	bne.n	8005960 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800599a:	223f      	movs	r2, #63	; 0x3f
 800599c:	409a      	lsls	r2, r3
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2201      	movs	r2, #1
 80059a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2200      	movs	r2, #0
 80059ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80059b2:	2300      	movs	r3, #0
}
 80059b4:	4618      	mov	r0, r3
 80059b6:	3710      	adds	r7, #16
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bd80      	pop	{r7, pc}

080059bc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80059bc:	b480      	push	{r7}
 80059be:	b083      	sub	sp, #12
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80059ca:	b2db      	uxtb	r3, r3
 80059cc:	2b02      	cmp	r3, #2
 80059ce:	d004      	beq.n	80059da <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2280      	movs	r2, #128	; 0x80
 80059d4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	e00c      	b.n	80059f4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2205      	movs	r2, #5
 80059de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f022 0201 	bic.w	r2, r2, #1
 80059f0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80059f2:	2300      	movs	r3, #0
}
 80059f4:	4618      	mov	r0, r3
 80059f6:	370c      	adds	r7, #12
 80059f8:	46bd      	mov	sp, r7
 80059fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fe:	4770      	bx	lr

08005a00 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b086      	sub	sp, #24
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005a08:	2300      	movs	r3, #0
 8005a0a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005a0c:	4b8e      	ldr	r3, [pc, #568]	; (8005c48 <HAL_DMA_IRQHandler+0x248>)
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4a8e      	ldr	r2, [pc, #568]	; (8005c4c <HAL_DMA_IRQHandler+0x24c>)
 8005a12:	fba2 2303 	umull	r2, r3, r2, r3
 8005a16:	0a9b      	lsrs	r3, r3, #10
 8005a18:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a1e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a2a:	2208      	movs	r2, #8
 8005a2c:	409a      	lsls	r2, r3
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	4013      	ands	r3, r2
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d01a      	beq.n	8005a6c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f003 0304 	and.w	r3, r3, #4
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d013      	beq.n	8005a6c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	681a      	ldr	r2, [r3, #0]
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f022 0204 	bic.w	r2, r2, #4
 8005a52:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a58:	2208      	movs	r2, #8
 8005a5a:	409a      	lsls	r2, r3
 8005a5c:	693b      	ldr	r3, [r7, #16]
 8005a5e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a64:	f043 0201 	orr.w	r2, r3, #1
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a70:	2201      	movs	r2, #1
 8005a72:	409a      	lsls	r2, r3
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	4013      	ands	r3, r2
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d012      	beq.n	8005aa2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	695b      	ldr	r3, [r3, #20]
 8005a82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d00b      	beq.n	8005aa2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a8e:	2201      	movs	r2, #1
 8005a90:	409a      	lsls	r2, r3
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a9a:	f043 0202 	orr.w	r2, r3, #2
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005aa6:	2204      	movs	r2, #4
 8005aa8:	409a      	lsls	r2, r3
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	4013      	ands	r3, r2
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d012      	beq.n	8005ad8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f003 0302 	and.w	r3, r3, #2
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d00b      	beq.n	8005ad8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ac4:	2204      	movs	r2, #4
 8005ac6:	409a      	lsls	r2, r3
 8005ac8:	693b      	ldr	r3, [r7, #16]
 8005aca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ad0:	f043 0204 	orr.w	r2, r3, #4
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005adc:	2210      	movs	r2, #16
 8005ade:	409a      	lsls	r2, r3
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	4013      	ands	r3, r2
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d043      	beq.n	8005b70 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f003 0308 	and.w	r3, r3, #8
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d03c      	beq.n	8005b70 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005afa:	2210      	movs	r2, #16
 8005afc:	409a      	lsls	r2, r3
 8005afe:	693b      	ldr	r3, [r7, #16]
 8005b00:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d018      	beq.n	8005b42 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d108      	bne.n	8005b30 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d024      	beq.n	8005b70 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b2a:	6878      	ldr	r0, [r7, #4]
 8005b2c:	4798      	blx	r3
 8005b2e:	e01f      	b.n	8005b70 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d01b      	beq.n	8005b70 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b3c:	6878      	ldr	r0, [r7, #4]
 8005b3e:	4798      	blx	r3
 8005b40:	e016      	b.n	8005b70 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d107      	bne.n	8005b60 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	681a      	ldr	r2, [r3, #0]
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f022 0208 	bic.w	r2, r2, #8
 8005b5e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d003      	beq.n	8005b70 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b6c:	6878      	ldr	r0, [r7, #4]
 8005b6e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b74:	2220      	movs	r2, #32
 8005b76:	409a      	lsls	r2, r3
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	4013      	ands	r3, r2
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	f000 808f 	beq.w	8005ca0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f003 0310 	and.w	r3, r3, #16
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	f000 8087 	beq.w	8005ca0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b96:	2220      	movs	r2, #32
 8005b98:	409a      	lsls	r2, r3
 8005b9a:	693b      	ldr	r3, [r7, #16]
 8005b9c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005ba4:	b2db      	uxtb	r3, r3
 8005ba6:	2b05      	cmp	r3, #5
 8005ba8:	d136      	bne.n	8005c18 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	681a      	ldr	r2, [r3, #0]
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f022 0216 	bic.w	r2, r2, #22
 8005bb8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	695a      	ldr	r2, [r3, #20]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005bc8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d103      	bne.n	8005bda <HAL_DMA_IRQHandler+0x1da>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d007      	beq.n	8005bea <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	681a      	ldr	r2, [r3, #0]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f022 0208 	bic.w	r2, r2, #8
 8005be8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bee:	223f      	movs	r2, #63	; 0x3f
 8005bf0:	409a      	lsls	r2, r3
 8005bf2:	693b      	ldr	r3, [r7, #16]
 8005bf4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2201      	movs	r2, #1
 8005bfa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2200      	movs	r2, #0
 8005c02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d07e      	beq.n	8005d0c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	4798      	blx	r3
        }
        return;
 8005c16:	e079      	b.n	8005d0c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d01d      	beq.n	8005c62 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d10d      	bne.n	8005c50 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d031      	beq.n	8005ca0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c40:	6878      	ldr	r0, [r7, #4]
 8005c42:	4798      	blx	r3
 8005c44:	e02c      	b.n	8005ca0 <HAL_DMA_IRQHandler+0x2a0>
 8005c46:	bf00      	nop
 8005c48:	2000028c 	.word	0x2000028c
 8005c4c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d023      	beq.n	8005ca0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c5c:	6878      	ldr	r0, [r7, #4]
 8005c5e:	4798      	blx	r3
 8005c60:	e01e      	b.n	8005ca0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d10f      	bne.n	8005c90 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f022 0210 	bic.w	r2, r2, #16
 8005c7e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2201      	movs	r2, #1
 8005c84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d003      	beq.n	8005ca0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c9c:	6878      	ldr	r0, [r7, #4]
 8005c9e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d032      	beq.n	8005d0e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cac:	f003 0301 	and.w	r3, r3, #1
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d022      	beq.n	8005cfa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2205      	movs	r2, #5
 8005cb8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	681a      	ldr	r2, [r3, #0]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f022 0201 	bic.w	r2, r2, #1
 8005cca:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	3301      	adds	r3, #1
 8005cd0:	60bb      	str	r3, [r7, #8]
 8005cd2:	697a      	ldr	r2, [r7, #20]
 8005cd4:	429a      	cmp	r2, r3
 8005cd6:	d307      	bcc.n	8005ce8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f003 0301 	and.w	r3, r3, #1
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d1f2      	bne.n	8005ccc <HAL_DMA_IRQHandler+0x2cc>
 8005ce6:	e000      	b.n	8005cea <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005ce8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2201      	movs	r2, #1
 8005cee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d005      	beq.n	8005d0e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	4798      	blx	r3
 8005d0a:	e000      	b.n	8005d0e <HAL_DMA_IRQHandler+0x30e>
        return;
 8005d0c:	bf00      	nop
    }
  }
}
 8005d0e:	3718      	adds	r7, #24
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bd80      	pop	{r7, pc}

08005d14 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005d14:	b480      	push	{r7}
 8005d16:	b083      	sub	sp, #12
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005d22:	b2db      	uxtb	r3, r3
}
 8005d24:	4618      	mov	r0, r3
 8005d26:	370c      	adds	r7, #12
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2e:	4770      	bx	lr

08005d30 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005d30:	b480      	push	{r7}
 8005d32:	b083      	sub	sp, #12
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	370c      	adds	r7, #12
 8005d40:	46bd      	mov	sp, r7
 8005d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d46:	4770      	bx	lr

08005d48 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b085      	sub	sp, #20
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	60f8      	str	r0, [r7, #12]
 8005d50:	60b9      	str	r1, [r7, #8]
 8005d52:	607a      	str	r2, [r7, #4]
 8005d54:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	681a      	ldr	r2, [r3, #0]
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005d64:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	683a      	ldr	r2, [r7, #0]
 8005d6c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	689b      	ldr	r3, [r3, #8]
 8005d72:	2b40      	cmp	r3, #64	; 0x40
 8005d74:	d108      	bne.n	8005d88 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	687a      	ldr	r2, [r7, #4]
 8005d7c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	68ba      	ldr	r2, [r7, #8]
 8005d84:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005d86:	e007      	b.n	8005d98 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	68ba      	ldr	r2, [r7, #8]
 8005d8e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	687a      	ldr	r2, [r7, #4]
 8005d96:	60da      	str	r2, [r3, #12]
}
 8005d98:	bf00      	nop
 8005d9a:	3714      	adds	r7, #20
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da2:	4770      	bx	lr

08005da4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b085      	sub	sp, #20
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	b2db      	uxtb	r3, r3
 8005db2:	3b10      	subs	r3, #16
 8005db4:	4a14      	ldr	r2, [pc, #80]	; (8005e08 <DMA_CalcBaseAndBitshift+0x64>)
 8005db6:	fba2 2303 	umull	r2, r3, r2, r3
 8005dba:	091b      	lsrs	r3, r3, #4
 8005dbc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005dbe:	4a13      	ldr	r2, [pc, #76]	; (8005e0c <DMA_CalcBaseAndBitshift+0x68>)
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	4413      	add	r3, r2
 8005dc4:	781b      	ldrb	r3, [r3, #0]
 8005dc6:	461a      	mov	r2, r3
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	2b03      	cmp	r3, #3
 8005dd0:	d909      	bls.n	8005de6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005dda:	f023 0303 	bic.w	r3, r3, #3
 8005dde:	1d1a      	adds	r2, r3, #4
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	659a      	str	r2, [r3, #88]	; 0x58
 8005de4:	e007      	b.n	8005df6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005dee:	f023 0303 	bic.w	r3, r3, #3
 8005df2:	687a      	ldr	r2, [r7, #4]
 8005df4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	3714      	adds	r7, #20
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e04:	4770      	bx	lr
 8005e06:	bf00      	nop
 8005e08:	aaaaaaab 	.word	0xaaaaaaab
 8005e0c:	0800e428 	.word	0x0800e428

08005e10 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005e10:	b480      	push	{r7}
 8005e12:	b085      	sub	sp, #20
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e18:	2300      	movs	r3, #0
 8005e1a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e20:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	699b      	ldr	r3, [r3, #24]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d11f      	bne.n	8005e6a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	2b03      	cmp	r3, #3
 8005e2e:	d856      	bhi.n	8005ede <DMA_CheckFifoParam+0xce>
 8005e30:	a201      	add	r2, pc, #4	; (adr r2, 8005e38 <DMA_CheckFifoParam+0x28>)
 8005e32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e36:	bf00      	nop
 8005e38:	08005e49 	.word	0x08005e49
 8005e3c:	08005e5b 	.word	0x08005e5b
 8005e40:	08005e49 	.word	0x08005e49
 8005e44:	08005edf 	.word	0x08005edf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e4c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d046      	beq.n	8005ee2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005e54:	2301      	movs	r3, #1
 8005e56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e58:	e043      	b.n	8005ee2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e5e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005e62:	d140      	bne.n	8005ee6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005e64:	2301      	movs	r3, #1
 8005e66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e68:	e03d      	b.n	8005ee6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	699b      	ldr	r3, [r3, #24]
 8005e6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e72:	d121      	bne.n	8005eb8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	2b03      	cmp	r3, #3
 8005e78:	d837      	bhi.n	8005eea <DMA_CheckFifoParam+0xda>
 8005e7a:	a201      	add	r2, pc, #4	; (adr r2, 8005e80 <DMA_CheckFifoParam+0x70>)
 8005e7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e80:	08005e91 	.word	0x08005e91
 8005e84:	08005e97 	.word	0x08005e97
 8005e88:	08005e91 	.word	0x08005e91
 8005e8c:	08005ea9 	.word	0x08005ea9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005e90:	2301      	movs	r3, #1
 8005e92:	73fb      	strb	r3, [r7, #15]
      break;
 8005e94:	e030      	b.n	8005ef8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e9a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d025      	beq.n	8005eee <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ea6:	e022      	b.n	8005eee <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eac:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005eb0:	d11f      	bne.n	8005ef2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005eb6:	e01c      	b.n	8005ef2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	2b02      	cmp	r3, #2
 8005ebc:	d903      	bls.n	8005ec6 <DMA_CheckFifoParam+0xb6>
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	2b03      	cmp	r3, #3
 8005ec2:	d003      	beq.n	8005ecc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005ec4:	e018      	b.n	8005ef8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	73fb      	strb	r3, [r7, #15]
      break;
 8005eca:	e015      	b.n	8005ef8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ed0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d00e      	beq.n	8005ef6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005ed8:	2301      	movs	r3, #1
 8005eda:	73fb      	strb	r3, [r7, #15]
      break;
 8005edc:	e00b      	b.n	8005ef6 <DMA_CheckFifoParam+0xe6>
      break;
 8005ede:	bf00      	nop
 8005ee0:	e00a      	b.n	8005ef8 <DMA_CheckFifoParam+0xe8>
      break;
 8005ee2:	bf00      	nop
 8005ee4:	e008      	b.n	8005ef8 <DMA_CheckFifoParam+0xe8>
      break;
 8005ee6:	bf00      	nop
 8005ee8:	e006      	b.n	8005ef8 <DMA_CheckFifoParam+0xe8>
      break;
 8005eea:	bf00      	nop
 8005eec:	e004      	b.n	8005ef8 <DMA_CheckFifoParam+0xe8>
      break;
 8005eee:	bf00      	nop
 8005ef0:	e002      	b.n	8005ef8 <DMA_CheckFifoParam+0xe8>
      break;   
 8005ef2:	bf00      	nop
 8005ef4:	e000      	b.n	8005ef8 <DMA_CheckFifoParam+0xe8>
      break;
 8005ef6:	bf00      	nop
    }
  } 
  
  return status; 
 8005ef8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005efa:	4618      	mov	r0, r3
 8005efc:	3714      	adds	r7, #20
 8005efe:	46bd      	mov	sp, r7
 8005f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f04:	4770      	bx	lr
 8005f06:	bf00      	nop

08005f08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b089      	sub	sp, #36	; 0x24
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
 8005f10:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005f12:	2300      	movs	r3, #0
 8005f14:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005f16:	2300      	movs	r3, #0
 8005f18:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005f1e:	2300      	movs	r3, #0
 8005f20:	61fb      	str	r3, [r7, #28]
 8005f22:	e159      	b.n	80061d8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005f24:	2201      	movs	r2, #1
 8005f26:	69fb      	ldr	r3, [r7, #28]
 8005f28:	fa02 f303 	lsl.w	r3, r2, r3
 8005f2c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	697a      	ldr	r2, [r7, #20]
 8005f34:	4013      	ands	r3, r2
 8005f36:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005f38:	693a      	ldr	r2, [r7, #16]
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	429a      	cmp	r2, r3
 8005f3e:	f040 8148 	bne.w	80061d2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	685b      	ldr	r3, [r3, #4]
 8005f46:	f003 0303 	and.w	r3, r3, #3
 8005f4a:	2b01      	cmp	r3, #1
 8005f4c:	d005      	beq.n	8005f5a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005f56:	2b02      	cmp	r3, #2
 8005f58:	d130      	bne.n	8005fbc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	689b      	ldr	r3, [r3, #8]
 8005f5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005f60:	69fb      	ldr	r3, [r7, #28]
 8005f62:	005b      	lsls	r3, r3, #1
 8005f64:	2203      	movs	r2, #3
 8005f66:	fa02 f303 	lsl.w	r3, r2, r3
 8005f6a:	43db      	mvns	r3, r3
 8005f6c:	69ba      	ldr	r2, [r7, #24]
 8005f6e:	4013      	ands	r3, r2
 8005f70:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	68da      	ldr	r2, [r3, #12]
 8005f76:	69fb      	ldr	r3, [r7, #28]
 8005f78:	005b      	lsls	r3, r3, #1
 8005f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f7e:	69ba      	ldr	r2, [r7, #24]
 8005f80:	4313      	orrs	r3, r2
 8005f82:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	69ba      	ldr	r2, [r7, #24]
 8005f88:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	685b      	ldr	r3, [r3, #4]
 8005f8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005f90:	2201      	movs	r2, #1
 8005f92:	69fb      	ldr	r3, [r7, #28]
 8005f94:	fa02 f303 	lsl.w	r3, r2, r3
 8005f98:	43db      	mvns	r3, r3
 8005f9a:	69ba      	ldr	r2, [r7, #24]
 8005f9c:	4013      	ands	r3, r2
 8005f9e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	685b      	ldr	r3, [r3, #4]
 8005fa4:	091b      	lsrs	r3, r3, #4
 8005fa6:	f003 0201 	and.w	r2, r3, #1
 8005faa:	69fb      	ldr	r3, [r7, #28]
 8005fac:	fa02 f303 	lsl.w	r3, r2, r3
 8005fb0:	69ba      	ldr	r2, [r7, #24]
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	69ba      	ldr	r2, [r7, #24]
 8005fba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	685b      	ldr	r3, [r3, #4]
 8005fc0:	f003 0303 	and.w	r3, r3, #3
 8005fc4:	2b03      	cmp	r3, #3
 8005fc6:	d017      	beq.n	8005ff8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	68db      	ldr	r3, [r3, #12]
 8005fcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005fce:	69fb      	ldr	r3, [r7, #28]
 8005fd0:	005b      	lsls	r3, r3, #1
 8005fd2:	2203      	movs	r2, #3
 8005fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8005fd8:	43db      	mvns	r3, r3
 8005fda:	69ba      	ldr	r2, [r7, #24]
 8005fdc:	4013      	ands	r3, r2
 8005fde:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	689a      	ldr	r2, [r3, #8]
 8005fe4:	69fb      	ldr	r3, [r7, #28]
 8005fe6:	005b      	lsls	r3, r3, #1
 8005fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8005fec:	69ba      	ldr	r2, [r7, #24]
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	69ba      	ldr	r2, [r7, #24]
 8005ff6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	685b      	ldr	r3, [r3, #4]
 8005ffc:	f003 0303 	and.w	r3, r3, #3
 8006000:	2b02      	cmp	r3, #2
 8006002:	d123      	bne.n	800604c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006004:	69fb      	ldr	r3, [r7, #28]
 8006006:	08da      	lsrs	r2, r3, #3
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	3208      	adds	r2, #8
 800600c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006010:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006012:	69fb      	ldr	r3, [r7, #28]
 8006014:	f003 0307 	and.w	r3, r3, #7
 8006018:	009b      	lsls	r3, r3, #2
 800601a:	220f      	movs	r2, #15
 800601c:	fa02 f303 	lsl.w	r3, r2, r3
 8006020:	43db      	mvns	r3, r3
 8006022:	69ba      	ldr	r2, [r7, #24]
 8006024:	4013      	ands	r3, r2
 8006026:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	691a      	ldr	r2, [r3, #16]
 800602c:	69fb      	ldr	r3, [r7, #28]
 800602e:	f003 0307 	and.w	r3, r3, #7
 8006032:	009b      	lsls	r3, r3, #2
 8006034:	fa02 f303 	lsl.w	r3, r2, r3
 8006038:	69ba      	ldr	r2, [r7, #24]
 800603a:	4313      	orrs	r3, r2
 800603c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800603e:	69fb      	ldr	r3, [r7, #28]
 8006040:	08da      	lsrs	r2, r3, #3
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	3208      	adds	r2, #8
 8006046:	69b9      	ldr	r1, [r7, #24]
 8006048:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006052:	69fb      	ldr	r3, [r7, #28]
 8006054:	005b      	lsls	r3, r3, #1
 8006056:	2203      	movs	r2, #3
 8006058:	fa02 f303 	lsl.w	r3, r2, r3
 800605c:	43db      	mvns	r3, r3
 800605e:	69ba      	ldr	r2, [r7, #24]
 8006060:	4013      	ands	r3, r2
 8006062:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	685b      	ldr	r3, [r3, #4]
 8006068:	f003 0203 	and.w	r2, r3, #3
 800606c:	69fb      	ldr	r3, [r7, #28]
 800606e:	005b      	lsls	r3, r3, #1
 8006070:	fa02 f303 	lsl.w	r3, r2, r3
 8006074:	69ba      	ldr	r2, [r7, #24]
 8006076:	4313      	orrs	r3, r2
 8006078:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	69ba      	ldr	r2, [r7, #24]
 800607e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	685b      	ldr	r3, [r3, #4]
 8006084:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006088:	2b00      	cmp	r3, #0
 800608a:	f000 80a2 	beq.w	80061d2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800608e:	2300      	movs	r3, #0
 8006090:	60fb      	str	r3, [r7, #12]
 8006092:	4b57      	ldr	r3, [pc, #348]	; (80061f0 <HAL_GPIO_Init+0x2e8>)
 8006094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006096:	4a56      	ldr	r2, [pc, #344]	; (80061f0 <HAL_GPIO_Init+0x2e8>)
 8006098:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800609c:	6453      	str	r3, [r2, #68]	; 0x44
 800609e:	4b54      	ldr	r3, [pc, #336]	; (80061f0 <HAL_GPIO_Init+0x2e8>)
 80060a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80060a6:	60fb      	str	r3, [r7, #12]
 80060a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80060aa:	4a52      	ldr	r2, [pc, #328]	; (80061f4 <HAL_GPIO_Init+0x2ec>)
 80060ac:	69fb      	ldr	r3, [r7, #28]
 80060ae:	089b      	lsrs	r3, r3, #2
 80060b0:	3302      	adds	r3, #2
 80060b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80060b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80060b8:	69fb      	ldr	r3, [r7, #28]
 80060ba:	f003 0303 	and.w	r3, r3, #3
 80060be:	009b      	lsls	r3, r3, #2
 80060c0:	220f      	movs	r2, #15
 80060c2:	fa02 f303 	lsl.w	r3, r2, r3
 80060c6:	43db      	mvns	r3, r3
 80060c8:	69ba      	ldr	r2, [r7, #24]
 80060ca:	4013      	ands	r3, r2
 80060cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	4a49      	ldr	r2, [pc, #292]	; (80061f8 <HAL_GPIO_Init+0x2f0>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d019      	beq.n	800610a <HAL_GPIO_Init+0x202>
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	4a48      	ldr	r2, [pc, #288]	; (80061fc <HAL_GPIO_Init+0x2f4>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d013      	beq.n	8006106 <HAL_GPIO_Init+0x1fe>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	4a47      	ldr	r2, [pc, #284]	; (8006200 <HAL_GPIO_Init+0x2f8>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d00d      	beq.n	8006102 <HAL_GPIO_Init+0x1fa>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	4a46      	ldr	r2, [pc, #280]	; (8006204 <HAL_GPIO_Init+0x2fc>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d007      	beq.n	80060fe <HAL_GPIO_Init+0x1f6>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	4a45      	ldr	r2, [pc, #276]	; (8006208 <HAL_GPIO_Init+0x300>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d101      	bne.n	80060fa <HAL_GPIO_Init+0x1f2>
 80060f6:	2304      	movs	r3, #4
 80060f8:	e008      	b.n	800610c <HAL_GPIO_Init+0x204>
 80060fa:	2307      	movs	r3, #7
 80060fc:	e006      	b.n	800610c <HAL_GPIO_Init+0x204>
 80060fe:	2303      	movs	r3, #3
 8006100:	e004      	b.n	800610c <HAL_GPIO_Init+0x204>
 8006102:	2302      	movs	r3, #2
 8006104:	e002      	b.n	800610c <HAL_GPIO_Init+0x204>
 8006106:	2301      	movs	r3, #1
 8006108:	e000      	b.n	800610c <HAL_GPIO_Init+0x204>
 800610a:	2300      	movs	r3, #0
 800610c:	69fa      	ldr	r2, [r7, #28]
 800610e:	f002 0203 	and.w	r2, r2, #3
 8006112:	0092      	lsls	r2, r2, #2
 8006114:	4093      	lsls	r3, r2
 8006116:	69ba      	ldr	r2, [r7, #24]
 8006118:	4313      	orrs	r3, r2
 800611a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800611c:	4935      	ldr	r1, [pc, #212]	; (80061f4 <HAL_GPIO_Init+0x2ec>)
 800611e:	69fb      	ldr	r3, [r7, #28]
 8006120:	089b      	lsrs	r3, r3, #2
 8006122:	3302      	adds	r3, #2
 8006124:	69ba      	ldr	r2, [r7, #24]
 8006126:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800612a:	4b38      	ldr	r3, [pc, #224]	; (800620c <HAL_GPIO_Init+0x304>)
 800612c:	689b      	ldr	r3, [r3, #8]
 800612e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	43db      	mvns	r3, r3
 8006134:	69ba      	ldr	r2, [r7, #24]
 8006136:	4013      	ands	r3, r2
 8006138:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006142:	2b00      	cmp	r3, #0
 8006144:	d003      	beq.n	800614e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8006146:	69ba      	ldr	r2, [r7, #24]
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	4313      	orrs	r3, r2
 800614c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800614e:	4a2f      	ldr	r2, [pc, #188]	; (800620c <HAL_GPIO_Init+0x304>)
 8006150:	69bb      	ldr	r3, [r7, #24]
 8006152:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006154:	4b2d      	ldr	r3, [pc, #180]	; (800620c <HAL_GPIO_Init+0x304>)
 8006156:	68db      	ldr	r3, [r3, #12]
 8006158:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	43db      	mvns	r3, r3
 800615e:	69ba      	ldr	r2, [r7, #24]
 8006160:	4013      	ands	r3, r2
 8006162:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800616c:	2b00      	cmp	r3, #0
 800616e:	d003      	beq.n	8006178 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8006170:	69ba      	ldr	r2, [r7, #24]
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	4313      	orrs	r3, r2
 8006176:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006178:	4a24      	ldr	r2, [pc, #144]	; (800620c <HAL_GPIO_Init+0x304>)
 800617a:	69bb      	ldr	r3, [r7, #24]
 800617c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800617e:	4b23      	ldr	r3, [pc, #140]	; (800620c <HAL_GPIO_Init+0x304>)
 8006180:	685b      	ldr	r3, [r3, #4]
 8006182:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006184:	693b      	ldr	r3, [r7, #16]
 8006186:	43db      	mvns	r3, r3
 8006188:	69ba      	ldr	r2, [r7, #24]
 800618a:	4013      	ands	r3, r2
 800618c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	685b      	ldr	r3, [r3, #4]
 8006192:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006196:	2b00      	cmp	r3, #0
 8006198:	d003      	beq.n	80061a2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800619a:	69ba      	ldr	r2, [r7, #24]
 800619c:	693b      	ldr	r3, [r7, #16]
 800619e:	4313      	orrs	r3, r2
 80061a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80061a2:	4a1a      	ldr	r2, [pc, #104]	; (800620c <HAL_GPIO_Init+0x304>)
 80061a4:	69bb      	ldr	r3, [r7, #24]
 80061a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80061a8:	4b18      	ldr	r3, [pc, #96]	; (800620c <HAL_GPIO_Init+0x304>)
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80061ae:	693b      	ldr	r3, [r7, #16]
 80061b0:	43db      	mvns	r3, r3
 80061b2:	69ba      	ldr	r2, [r7, #24]
 80061b4:	4013      	ands	r3, r2
 80061b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d003      	beq.n	80061cc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80061c4:	69ba      	ldr	r2, [r7, #24]
 80061c6:	693b      	ldr	r3, [r7, #16]
 80061c8:	4313      	orrs	r3, r2
 80061ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80061cc:	4a0f      	ldr	r2, [pc, #60]	; (800620c <HAL_GPIO_Init+0x304>)
 80061ce:	69bb      	ldr	r3, [r7, #24]
 80061d0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80061d2:	69fb      	ldr	r3, [r7, #28]
 80061d4:	3301      	adds	r3, #1
 80061d6:	61fb      	str	r3, [r7, #28]
 80061d8:	69fb      	ldr	r3, [r7, #28]
 80061da:	2b0f      	cmp	r3, #15
 80061dc:	f67f aea2 	bls.w	8005f24 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80061e0:	bf00      	nop
 80061e2:	bf00      	nop
 80061e4:	3724      	adds	r7, #36	; 0x24
 80061e6:	46bd      	mov	sp, r7
 80061e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ec:	4770      	bx	lr
 80061ee:	bf00      	nop
 80061f0:	40023800 	.word	0x40023800
 80061f4:	40013800 	.word	0x40013800
 80061f8:	40020000 	.word	0x40020000
 80061fc:	40020400 	.word	0x40020400
 8006200:	40020800 	.word	0x40020800
 8006204:	40020c00 	.word	0x40020c00
 8006208:	40021000 	.word	0x40021000
 800620c:	40013c00 	.word	0x40013c00

08006210 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006210:	b480      	push	{r7}
 8006212:	b085      	sub	sp, #20
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
 8006218:	460b      	mov	r3, r1
 800621a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	691a      	ldr	r2, [r3, #16]
 8006220:	887b      	ldrh	r3, [r7, #2]
 8006222:	4013      	ands	r3, r2
 8006224:	2b00      	cmp	r3, #0
 8006226:	d002      	beq.n	800622e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006228:	2301      	movs	r3, #1
 800622a:	73fb      	strb	r3, [r7, #15]
 800622c:	e001      	b.n	8006232 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800622e:	2300      	movs	r3, #0
 8006230:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006232:	7bfb      	ldrb	r3, [r7, #15]
}
 8006234:	4618      	mov	r0, r3
 8006236:	3714      	adds	r7, #20
 8006238:	46bd      	mov	sp, r7
 800623a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623e:	4770      	bx	lr

08006240 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006240:	b480      	push	{r7}
 8006242:	b083      	sub	sp, #12
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
 8006248:	460b      	mov	r3, r1
 800624a:	807b      	strh	r3, [r7, #2]
 800624c:	4613      	mov	r3, r2
 800624e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006250:	787b      	ldrb	r3, [r7, #1]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d003      	beq.n	800625e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006256:	887a      	ldrh	r2, [r7, #2]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800625c:	e003      	b.n	8006266 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800625e:	887b      	ldrh	r3, [r7, #2]
 8006260:	041a      	lsls	r2, r3, #16
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	619a      	str	r2, [r3, #24]
}
 8006266:	bf00      	nop
 8006268:	370c      	adds	r7, #12
 800626a:	46bd      	mov	sp, r7
 800626c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006270:	4770      	bx	lr

08006272 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006272:	b480      	push	{r7}
 8006274:	b085      	sub	sp, #20
 8006276:	af00      	add	r7, sp, #0
 8006278:	6078      	str	r0, [r7, #4]
 800627a:	460b      	mov	r3, r1
 800627c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	695b      	ldr	r3, [r3, #20]
 8006282:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006284:	887a      	ldrh	r2, [r7, #2]
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	4013      	ands	r3, r2
 800628a:	041a      	lsls	r2, r3, #16
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	43d9      	mvns	r1, r3
 8006290:	887b      	ldrh	r3, [r7, #2]
 8006292:	400b      	ands	r3, r1
 8006294:	431a      	orrs	r2, r3
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	619a      	str	r2, [r3, #24]
}
 800629a:	bf00      	nop
 800629c:	3714      	adds	r7, #20
 800629e:	46bd      	mov	sp, r7
 80062a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a4:	4770      	bx	lr
	...

080062a8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b084      	sub	sp, #16
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d101      	bne.n	80062ba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80062b6:	2301      	movs	r3, #1
 80062b8:	e12b      	b.n	8006512 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062c0:	b2db      	uxtb	r3, r3
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d106      	bne.n	80062d4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2200      	movs	r2, #0
 80062ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80062ce:	6878      	ldr	r0, [r7, #4]
 80062d0:	f7fe f9c8 	bl	8004664 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2224      	movs	r2, #36	; 0x24
 80062d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	681a      	ldr	r2, [r3, #0]
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f022 0201 	bic.w	r2, r2, #1
 80062ea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	681a      	ldr	r2, [r3, #0]
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80062fa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	681a      	ldr	r2, [r3, #0]
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800630a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800630c:	f003 f8bc 	bl	8009488 <HAL_RCC_GetPCLK1Freq>
 8006310:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	685b      	ldr	r3, [r3, #4]
 8006316:	4a81      	ldr	r2, [pc, #516]	; (800651c <HAL_I2C_Init+0x274>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d807      	bhi.n	800632c <HAL_I2C_Init+0x84>
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	4a80      	ldr	r2, [pc, #512]	; (8006520 <HAL_I2C_Init+0x278>)
 8006320:	4293      	cmp	r3, r2
 8006322:	bf94      	ite	ls
 8006324:	2301      	movls	r3, #1
 8006326:	2300      	movhi	r3, #0
 8006328:	b2db      	uxtb	r3, r3
 800632a:	e006      	b.n	800633a <HAL_I2C_Init+0x92>
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	4a7d      	ldr	r2, [pc, #500]	; (8006524 <HAL_I2C_Init+0x27c>)
 8006330:	4293      	cmp	r3, r2
 8006332:	bf94      	ite	ls
 8006334:	2301      	movls	r3, #1
 8006336:	2300      	movhi	r3, #0
 8006338:	b2db      	uxtb	r3, r3
 800633a:	2b00      	cmp	r3, #0
 800633c:	d001      	beq.n	8006342 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800633e:	2301      	movs	r3, #1
 8006340:	e0e7      	b.n	8006512 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	4a78      	ldr	r2, [pc, #480]	; (8006528 <HAL_I2C_Init+0x280>)
 8006346:	fba2 2303 	umull	r2, r3, r2, r3
 800634a:	0c9b      	lsrs	r3, r3, #18
 800634c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	685b      	ldr	r3, [r3, #4]
 8006354:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	68ba      	ldr	r2, [r7, #8]
 800635e:	430a      	orrs	r2, r1
 8006360:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	6a1b      	ldr	r3, [r3, #32]
 8006368:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	685b      	ldr	r3, [r3, #4]
 8006370:	4a6a      	ldr	r2, [pc, #424]	; (800651c <HAL_I2C_Init+0x274>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d802      	bhi.n	800637c <HAL_I2C_Init+0xd4>
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	3301      	adds	r3, #1
 800637a:	e009      	b.n	8006390 <HAL_I2C_Init+0xe8>
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006382:	fb02 f303 	mul.w	r3, r2, r3
 8006386:	4a69      	ldr	r2, [pc, #420]	; (800652c <HAL_I2C_Init+0x284>)
 8006388:	fba2 2303 	umull	r2, r3, r2, r3
 800638c:	099b      	lsrs	r3, r3, #6
 800638e:	3301      	adds	r3, #1
 8006390:	687a      	ldr	r2, [r7, #4]
 8006392:	6812      	ldr	r2, [r2, #0]
 8006394:	430b      	orrs	r3, r1
 8006396:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	69db      	ldr	r3, [r3, #28]
 800639e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80063a2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	685b      	ldr	r3, [r3, #4]
 80063aa:	495c      	ldr	r1, [pc, #368]	; (800651c <HAL_I2C_Init+0x274>)
 80063ac:	428b      	cmp	r3, r1
 80063ae:	d819      	bhi.n	80063e4 <HAL_I2C_Init+0x13c>
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	1e59      	subs	r1, r3, #1
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	685b      	ldr	r3, [r3, #4]
 80063b8:	005b      	lsls	r3, r3, #1
 80063ba:	fbb1 f3f3 	udiv	r3, r1, r3
 80063be:	1c59      	adds	r1, r3, #1
 80063c0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80063c4:	400b      	ands	r3, r1
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d00a      	beq.n	80063e0 <HAL_I2C_Init+0x138>
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	1e59      	subs	r1, r3, #1
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	005b      	lsls	r3, r3, #1
 80063d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80063d8:	3301      	adds	r3, #1
 80063da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80063de:	e051      	b.n	8006484 <HAL_I2C_Init+0x1dc>
 80063e0:	2304      	movs	r3, #4
 80063e2:	e04f      	b.n	8006484 <HAL_I2C_Init+0x1dc>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	689b      	ldr	r3, [r3, #8]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d111      	bne.n	8006410 <HAL_I2C_Init+0x168>
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	1e58      	subs	r0, r3, #1
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6859      	ldr	r1, [r3, #4]
 80063f4:	460b      	mov	r3, r1
 80063f6:	005b      	lsls	r3, r3, #1
 80063f8:	440b      	add	r3, r1
 80063fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80063fe:	3301      	adds	r3, #1
 8006400:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006404:	2b00      	cmp	r3, #0
 8006406:	bf0c      	ite	eq
 8006408:	2301      	moveq	r3, #1
 800640a:	2300      	movne	r3, #0
 800640c:	b2db      	uxtb	r3, r3
 800640e:	e012      	b.n	8006436 <HAL_I2C_Init+0x18e>
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	1e58      	subs	r0, r3, #1
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6859      	ldr	r1, [r3, #4]
 8006418:	460b      	mov	r3, r1
 800641a:	009b      	lsls	r3, r3, #2
 800641c:	440b      	add	r3, r1
 800641e:	0099      	lsls	r1, r3, #2
 8006420:	440b      	add	r3, r1
 8006422:	fbb0 f3f3 	udiv	r3, r0, r3
 8006426:	3301      	adds	r3, #1
 8006428:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800642c:	2b00      	cmp	r3, #0
 800642e:	bf0c      	ite	eq
 8006430:	2301      	moveq	r3, #1
 8006432:	2300      	movne	r3, #0
 8006434:	b2db      	uxtb	r3, r3
 8006436:	2b00      	cmp	r3, #0
 8006438:	d001      	beq.n	800643e <HAL_I2C_Init+0x196>
 800643a:	2301      	movs	r3, #1
 800643c:	e022      	b.n	8006484 <HAL_I2C_Init+0x1dc>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	689b      	ldr	r3, [r3, #8]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d10e      	bne.n	8006464 <HAL_I2C_Init+0x1bc>
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	1e58      	subs	r0, r3, #1
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6859      	ldr	r1, [r3, #4]
 800644e:	460b      	mov	r3, r1
 8006450:	005b      	lsls	r3, r3, #1
 8006452:	440b      	add	r3, r1
 8006454:	fbb0 f3f3 	udiv	r3, r0, r3
 8006458:	3301      	adds	r3, #1
 800645a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800645e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006462:	e00f      	b.n	8006484 <HAL_I2C_Init+0x1dc>
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	1e58      	subs	r0, r3, #1
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6859      	ldr	r1, [r3, #4]
 800646c:	460b      	mov	r3, r1
 800646e:	009b      	lsls	r3, r3, #2
 8006470:	440b      	add	r3, r1
 8006472:	0099      	lsls	r1, r3, #2
 8006474:	440b      	add	r3, r1
 8006476:	fbb0 f3f3 	udiv	r3, r0, r3
 800647a:	3301      	adds	r3, #1
 800647c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006480:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006484:	6879      	ldr	r1, [r7, #4]
 8006486:	6809      	ldr	r1, [r1, #0]
 8006488:	4313      	orrs	r3, r2
 800648a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	69da      	ldr	r2, [r3, #28]
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6a1b      	ldr	r3, [r3, #32]
 800649e:	431a      	orrs	r2, r3
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	430a      	orrs	r2, r1
 80064a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80064b2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80064b6:	687a      	ldr	r2, [r7, #4]
 80064b8:	6911      	ldr	r1, [r2, #16]
 80064ba:	687a      	ldr	r2, [r7, #4]
 80064bc:	68d2      	ldr	r2, [r2, #12]
 80064be:	4311      	orrs	r1, r2
 80064c0:	687a      	ldr	r2, [r7, #4]
 80064c2:	6812      	ldr	r2, [r2, #0]
 80064c4:	430b      	orrs	r3, r1
 80064c6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	68db      	ldr	r3, [r3, #12]
 80064ce:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	695a      	ldr	r2, [r3, #20]
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	699b      	ldr	r3, [r3, #24]
 80064da:	431a      	orrs	r2, r3
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	430a      	orrs	r2, r1
 80064e2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	681a      	ldr	r2, [r3, #0]
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f042 0201 	orr.w	r2, r2, #1
 80064f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2200      	movs	r2, #0
 80064f8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2220      	movs	r2, #32
 80064fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2200      	movs	r2, #0
 8006506:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2200      	movs	r2, #0
 800650c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006510:	2300      	movs	r3, #0
}
 8006512:	4618      	mov	r0, r3
 8006514:	3710      	adds	r7, #16
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}
 800651a:	bf00      	nop
 800651c:	000186a0 	.word	0x000186a0
 8006520:	001e847f 	.word	0x001e847f
 8006524:	003d08ff 	.word	0x003d08ff
 8006528:	431bde83 	.word	0x431bde83
 800652c:	10624dd3 	.word	0x10624dd3

08006530 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b08c      	sub	sp, #48	; 0x30
 8006534:	af02      	add	r7, sp, #8
 8006536:	60f8      	str	r0, [r7, #12]
 8006538:	607a      	str	r2, [r7, #4]
 800653a:	461a      	mov	r2, r3
 800653c:	460b      	mov	r3, r1
 800653e:	817b      	strh	r3, [r7, #10]
 8006540:	4613      	mov	r3, r2
 8006542:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006544:	f7fe fba4 	bl	8004c90 <HAL_GetTick>
 8006548:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006550:	b2db      	uxtb	r3, r3
 8006552:	2b20      	cmp	r3, #32
 8006554:	f040 820b 	bne.w	800696e <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800655a:	9300      	str	r3, [sp, #0]
 800655c:	2319      	movs	r3, #25
 800655e:	2201      	movs	r2, #1
 8006560:	497c      	ldr	r1, [pc, #496]	; (8006754 <HAL_I2C_Master_Receive+0x224>)
 8006562:	68f8      	ldr	r0, [r7, #12]
 8006564:	f002 f8f6 	bl	8008754 <I2C_WaitOnFlagUntilTimeout>
 8006568:	4603      	mov	r3, r0
 800656a:	2b00      	cmp	r3, #0
 800656c:	d001      	beq.n	8006572 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800656e:	2302      	movs	r3, #2
 8006570:	e1fe      	b.n	8006970 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006578:	2b01      	cmp	r3, #1
 800657a:	d101      	bne.n	8006580 <HAL_I2C_Master_Receive+0x50>
 800657c:	2302      	movs	r3, #2
 800657e:	e1f7      	b.n	8006970 <HAL_I2C_Master_Receive+0x440>
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	2201      	movs	r2, #1
 8006584:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f003 0301 	and.w	r3, r3, #1
 8006592:	2b01      	cmp	r3, #1
 8006594:	d007      	beq.n	80065a6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	681a      	ldr	r2, [r3, #0]
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f042 0201 	orr.w	r2, r2, #1
 80065a4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	681a      	ldr	r2, [r3, #0]
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80065b4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	2222      	movs	r2, #34	; 0x22
 80065ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	2210      	movs	r2, #16
 80065c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	2200      	movs	r2, #0
 80065ca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	687a      	ldr	r2, [r7, #4]
 80065d0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	893a      	ldrh	r2, [r7, #8]
 80065d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065dc:	b29a      	uxth	r2, r3
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	4a5c      	ldr	r2, [pc, #368]	; (8006758 <HAL_I2C_Master_Receive+0x228>)
 80065e6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80065e8:	8979      	ldrh	r1, [r7, #10]
 80065ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80065ee:	68f8      	ldr	r0, [r7, #12]
 80065f0:	f001 fea4 	bl	800833c <I2C_MasterRequestRead>
 80065f4:	4603      	mov	r3, r0
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d001      	beq.n	80065fe <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80065fa:	2301      	movs	r3, #1
 80065fc:	e1b8      	b.n	8006970 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006602:	2b00      	cmp	r3, #0
 8006604:	d113      	bne.n	800662e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006606:	2300      	movs	r3, #0
 8006608:	623b      	str	r3, [r7, #32]
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	695b      	ldr	r3, [r3, #20]
 8006610:	623b      	str	r3, [r7, #32]
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	699b      	ldr	r3, [r3, #24]
 8006618:	623b      	str	r3, [r7, #32]
 800661a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	681a      	ldr	r2, [r3, #0]
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800662a:	601a      	str	r2, [r3, #0]
 800662c:	e18c      	b.n	8006948 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006632:	2b01      	cmp	r3, #1
 8006634:	d11b      	bne.n	800666e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	681a      	ldr	r2, [r3, #0]
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006644:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006646:	2300      	movs	r3, #0
 8006648:	61fb      	str	r3, [r7, #28]
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	695b      	ldr	r3, [r3, #20]
 8006650:	61fb      	str	r3, [r7, #28]
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	699b      	ldr	r3, [r3, #24]
 8006658:	61fb      	str	r3, [r7, #28]
 800665a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	681a      	ldr	r2, [r3, #0]
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800666a:	601a      	str	r2, [r3, #0]
 800666c:	e16c      	b.n	8006948 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006672:	2b02      	cmp	r3, #2
 8006674:	d11b      	bne.n	80066ae <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	681a      	ldr	r2, [r3, #0]
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006684:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	681a      	ldr	r2, [r3, #0]
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006694:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006696:	2300      	movs	r3, #0
 8006698:	61bb      	str	r3, [r7, #24]
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	695b      	ldr	r3, [r3, #20]
 80066a0:	61bb      	str	r3, [r7, #24]
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	699b      	ldr	r3, [r3, #24]
 80066a8:	61bb      	str	r3, [r7, #24]
 80066aa:	69bb      	ldr	r3, [r7, #24]
 80066ac:	e14c      	b.n	8006948 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	681a      	ldr	r2, [r3, #0]
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80066bc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80066be:	2300      	movs	r3, #0
 80066c0:	617b      	str	r3, [r7, #20]
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	695b      	ldr	r3, [r3, #20]
 80066c8:	617b      	str	r3, [r7, #20]
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	699b      	ldr	r3, [r3, #24]
 80066d0:	617b      	str	r3, [r7, #20]
 80066d2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80066d4:	e138      	b.n	8006948 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066da:	2b03      	cmp	r3, #3
 80066dc:	f200 80f1 	bhi.w	80068c2 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066e4:	2b01      	cmp	r3, #1
 80066e6:	d123      	bne.n	8006730 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80066e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066ea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80066ec:	68f8      	ldr	r0, [r7, #12]
 80066ee:	f002 f9bb 	bl	8008a68 <I2C_WaitOnRXNEFlagUntilTimeout>
 80066f2:	4603      	mov	r3, r0
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d001      	beq.n	80066fc <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80066f8:	2301      	movs	r3, #1
 80066fa:	e139      	b.n	8006970 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	691a      	ldr	r2, [r3, #16]
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006706:	b2d2      	uxtb	r2, r2
 8006708:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800670e:	1c5a      	adds	r2, r3, #1
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006718:	3b01      	subs	r3, #1
 800671a:	b29a      	uxth	r2, r3
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006724:	b29b      	uxth	r3, r3
 8006726:	3b01      	subs	r3, #1
 8006728:	b29a      	uxth	r2, r3
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800672e:	e10b      	b.n	8006948 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006734:	2b02      	cmp	r3, #2
 8006736:	d14e      	bne.n	80067d6 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800673a:	9300      	str	r3, [sp, #0]
 800673c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800673e:	2200      	movs	r2, #0
 8006740:	4906      	ldr	r1, [pc, #24]	; (800675c <HAL_I2C_Master_Receive+0x22c>)
 8006742:	68f8      	ldr	r0, [r7, #12]
 8006744:	f002 f806 	bl	8008754 <I2C_WaitOnFlagUntilTimeout>
 8006748:	4603      	mov	r3, r0
 800674a:	2b00      	cmp	r3, #0
 800674c:	d008      	beq.n	8006760 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800674e:	2301      	movs	r3, #1
 8006750:	e10e      	b.n	8006970 <HAL_I2C_Master_Receive+0x440>
 8006752:	bf00      	nop
 8006754:	00100002 	.word	0x00100002
 8006758:	ffff0000 	.word	0xffff0000
 800675c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	681a      	ldr	r2, [r3, #0]
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800676e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	691a      	ldr	r2, [r3, #16]
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800677a:	b2d2      	uxtb	r2, r2
 800677c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006782:	1c5a      	adds	r2, r3, #1
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800678c:	3b01      	subs	r3, #1
 800678e:	b29a      	uxth	r2, r3
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006798:	b29b      	uxth	r3, r3
 800679a:	3b01      	subs	r3, #1
 800679c:	b29a      	uxth	r2, r3
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	691a      	ldr	r2, [r3, #16]
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ac:	b2d2      	uxtb	r2, r2
 80067ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067b4:	1c5a      	adds	r2, r3, #1
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067be:	3b01      	subs	r3, #1
 80067c0:	b29a      	uxth	r2, r3
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067ca:	b29b      	uxth	r3, r3
 80067cc:	3b01      	subs	r3, #1
 80067ce:	b29a      	uxth	r2, r3
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80067d4:	e0b8      	b.n	8006948 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80067d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067d8:	9300      	str	r3, [sp, #0]
 80067da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067dc:	2200      	movs	r2, #0
 80067de:	4966      	ldr	r1, [pc, #408]	; (8006978 <HAL_I2C_Master_Receive+0x448>)
 80067e0:	68f8      	ldr	r0, [r7, #12]
 80067e2:	f001 ffb7 	bl	8008754 <I2C_WaitOnFlagUntilTimeout>
 80067e6:	4603      	mov	r3, r0
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d001      	beq.n	80067f0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80067ec:	2301      	movs	r3, #1
 80067ee:	e0bf      	b.n	8006970 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	681a      	ldr	r2, [r3, #0]
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067fe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	691a      	ldr	r2, [r3, #16]
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800680a:	b2d2      	uxtb	r2, r2
 800680c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006812:	1c5a      	adds	r2, r3, #1
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800681c:	3b01      	subs	r3, #1
 800681e:	b29a      	uxth	r2, r3
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006828:	b29b      	uxth	r3, r3
 800682a:	3b01      	subs	r3, #1
 800682c:	b29a      	uxth	r2, r3
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006834:	9300      	str	r3, [sp, #0]
 8006836:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006838:	2200      	movs	r2, #0
 800683a:	494f      	ldr	r1, [pc, #316]	; (8006978 <HAL_I2C_Master_Receive+0x448>)
 800683c:	68f8      	ldr	r0, [r7, #12]
 800683e:	f001 ff89 	bl	8008754 <I2C_WaitOnFlagUntilTimeout>
 8006842:	4603      	mov	r3, r0
 8006844:	2b00      	cmp	r3, #0
 8006846:	d001      	beq.n	800684c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8006848:	2301      	movs	r3, #1
 800684a:	e091      	b.n	8006970 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	681a      	ldr	r2, [r3, #0]
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800685a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	691a      	ldr	r2, [r3, #16]
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006866:	b2d2      	uxtb	r2, r2
 8006868:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800686e:	1c5a      	adds	r2, r3, #1
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006878:	3b01      	subs	r3, #1
 800687a:	b29a      	uxth	r2, r3
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006884:	b29b      	uxth	r3, r3
 8006886:	3b01      	subs	r3, #1
 8006888:	b29a      	uxth	r2, r3
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	691a      	ldr	r2, [r3, #16]
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006898:	b2d2      	uxtb	r2, r2
 800689a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068a0:	1c5a      	adds	r2, r3, #1
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068aa:	3b01      	subs	r3, #1
 80068ac:	b29a      	uxth	r2, r3
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068b6:	b29b      	uxth	r3, r3
 80068b8:	3b01      	subs	r3, #1
 80068ba:	b29a      	uxth	r2, r3
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	855a      	strh	r2, [r3, #42]	; 0x2a
 80068c0:	e042      	b.n	8006948 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80068c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068c4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80068c6:	68f8      	ldr	r0, [r7, #12]
 80068c8:	f002 f8ce 	bl	8008a68 <I2C_WaitOnRXNEFlagUntilTimeout>
 80068cc:	4603      	mov	r3, r0
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d001      	beq.n	80068d6 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80068d2:	2301      	movs	r3, #1
 80068d4:	e04c      	b.n	8006970 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	691a      	ldr	r2, [r3, #16]
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068e0:	b2d2      	uxtb	r2, r2
 80068e2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068e8:	1c5a      	adds	r2, r3, #1
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068f2:	3b01      	subs	r3, #1
 80068f4:	b29a      	uxth	r2, r3
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068fe:	b29b      	uxth	r3, r3
 8006900:	3b01      	subs	r3, #1
 8006902:	b29a      	uxth	r2, r3
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	695b      	ldr	r3, [r3, #20]
 800690e:	f003 0304 	and.w	r3, r3, #4
 8006912:	2b04      	cmp	r3, #4
 8006914:	d118      	bne.n	8006948 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	691a      	ldr	r2, [r3, #16]
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006920:	b2d2      	uxtb	r2, r2
 8006922:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006928:	1c5a      	adds	r2, r3, #1
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006932:	3b01      	subs	r3, #1
 8006934:	b29a      	uxth	r2, r3
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800693e:	b29b      	uxth	r3, r3
 8006940:	3b01      	subs	r3, #1
 8006942:	b29a      	uxth	r2, r3
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800694c:	2b00      	cmp	r3, #0
 800694e:	f47f aec2 	bne.w	80066d6 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	2220      	movs	r2, #32
 8006956:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	2200      	movs	r2, #0
 800695e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	2200      	movs	r2, #0
 8006966:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800696a:	2300      	movs	r3, #0
 800696c:	e000      	b.n	8006970 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800696e:	2302      	movs	r3, #2
  }
}
 8006970:	4618      	mov	r0, r3
 8006972:	3728      	adds	r7, #40	; 0x28
 8006974:	46bd      	mov	sp, r7
 8006976:	bd80      	pop	{r7, pc}
 8006978:	00010004 	.word	0x00010004

0800697c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b088      	sub	sp, #32
 8006980:	af02      	add	r7, sp, #8
 8006982:	60f8      	str	r0, [r7, #12]
 8006984:	4608      	mov	r0, r1
 8006986:	4611      	mov	r1, r2
 8006988:	461a      	mov	r2, r3
 800698a:	4603      	mov	r3, r0
 800698c:	817b      	strh	r3, [r7, #10]
 800698e:	460b      	mov	r3, r1
 8006990:	813b      	strh	r3, [r7, #8]
 8006992:	4613      	mov	r3, r2
 8006994:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006996:	f7fe f97b 	bl	8004c90 <HAL_GetTick>
 800699a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069a2:	b2db      	uxtb	r3, r3
 80069a4:	2b20      	cmp	r3, #32
 80069a6:	f040 80d9 	bne.w	8006b5c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80069aa:	697b      	ldr	r3, [r7, #20]
 80069ac:	9300      	str	r3, [sp, #0]
 80069ae:	2319      	movs	r3, #25
 80069b0:	2201      	movs	r2, #1
 80069b2:	496d      	ldr	r1, [pc, #436]	; (8006b68 <HAL_I2C_Mem_Write+0x1ec>)
 80069b4:	68f8      	ldr	r0, [r7, #12]
 80069b6:	f001 fecd 	bl	8008754 <I2C_WaitOnFlagUntilTimeout>
 80069ba:	4603      	mov	r3, r0
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d001      	beq.n	80069c4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80069c0:	2302      	movs	r3, #2
 80069c2:	e0cc      	b.n	8006b5e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069ca:	2b01      	cmp	r3, #1
 80069cc:	d101      	bne.n	80069d2 <HAL_I2C_Mem_Write+0x56>
 80069ce:	2302      	movs	r3, #2
 80069d0:	e0c5      	b.n	8006b5e <HAL_I2C_Mem_Write+0x1e2>
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	2201      	movs	r2, #1
 80069d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f003 0301 	and.w	r3, r3, #1
 80069e4:	2b01      	cmp	r3, #1
 80069e6:	d007      	beq.n	80069f8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	681a      	ldr	r2, [r3, #0]
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f042 0201 	orr.w	r2, r2, #1
 80069f6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	681a      	ldr	r2, [r3, #0]
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006a06:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	2221      	movs	r2, #33	; 0x21
 8006a0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	2240      	movs	r2, #64	; 0x40
 8006a14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	6a3a      	ldr	r2, [r7, #32]
 8006a22:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006a28:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a2e:	b29a      	uxth	r2, r3
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	4a4d      	ldr	r2, [pc, #308]	; (8006b6c <HAL_I2C_Mem_Write+0x1f0>)
 8006a38:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006a3a:	88f8      	ldrh	r0, [r7, #6]
 8006a3c:	893a      	ldrh	r2, [r7, #8]
 8006a3e:	8979      	ldrh	r1, [r7, #10]
 8006a40:	697b      	ldr	r3, [r7, #20]
 8006a42:	9301      	str	r3, [sp, #4]
 8006a44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a46:	9300      	str	r3, [sp, #0]
 8006a48:	4603      	mov	r3, r0
 8006a4a:	68f8      	ldr	r0, [r7, #12]
 8006a4c:	f001 fd44 	bl	80084d8 <I2C_RequestMemoryWrite>
 8006a50:	4603      	mov	r3, r0
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d052      	beq.n	8006afc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006a56:	2301      	movs	r3, #1
 8006a58:	e081      	b.n	8006b5e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a5a:	697a      	ldr	r2, [r7, #20]
 8006a5c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006a5e:	68f8      	ldr	r0, [r7, #12]
 8006a60:	f001 ff4e 	bl	8008900 <I2C_WaitOnTXEFlagUntilTimeout>
 8006a64:	4603      	mov	r3, r0
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d00d      	beq.n	8006a86 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a6e:	2b04      	cmp	r3, #4
 8006a70:	d107      	bne.n	8006a82 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	681a      	ldr	r2, [r3, #0]
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a80:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006a82:	2301      	movs	r3, #1
 8006a84:	e06b      	b.n	8006b5e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a8a:	781a      	ldrb	r2, [r3, #0]
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a96:	1c5a      	adds	r2, r3, #1
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006aa0:	3b01      	subs	r3, #1
 8006aa2:	b29a      	uxth	r2, r3
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006aac:	b29b      	uxth	r3, r3
 8006aae:	3b01      	subs	r3, #1
 8006ab0:	b29a      	uxth	r2, r3
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	695b      	ldr	r3, [r3, #20]
 8006abc:	f003 0304 	and.w	r3, r3, #4
 8006ac0:	2b04      	cmp	r3, #4
 8006ac2:	d11b      	bne.n	8006afc <HAL_I2C_Mem_Write+0x180>
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d017      	beq.n	8006afc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ad0:	781a      	ldrb	r2, [r3, #0]
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006adc:	1c5a      	adds	r2, r3, #1
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ae6:	3b01      	subs	r3, #1
 8006ae8:	b29a      	uxth	r2, r3
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006af2:	b29b      	uxth	r3, r3
 8006af4:	3b01      	subs	r3, #1
 8006af6:	b29a      	uxth	r2, r3
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d1aa      	bne.n	8006a5a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006b04:	697a      	ldr	r2, [r7, #20]
 8006b06:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006b08:	68f8      	ldr	r0, [r7, #12]
 8006b0a:	f001 ff3a 	bl	8008982 <I2C_WaitOnBTFFlagUntilTimeout>
 8006b0e:	4603      	mov	r3, r0
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d00d      	beq.n	8006b30 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b18:	2b04      	cmp	r3, #4
 8006b1a:	d107      	bne.n	8006b2c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	681a      	ldr	r2, [r3, #0]
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b2a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	e016      	b.n	8006b5e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	681a      	ldr	r2, [r3, #0]
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b3e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	2220      	movs	r2, #32
 8006b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	2200      	movs	r2, #0
 8006b54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006b58:	2300      	movs	r3, #0
 8006b5a:	e000      	b.n	8006b5e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006b5c:	2302      	movs	r3, #2
  }
}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	3718      	adds	r7, #24
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bd80      	pop	{r7, pc}
 8006b66:	bf00      	nop
 8006b68:	00100002 	.word	0x00100002
 8006b6c:	ffff0000 	.word	0xffff0000

08006b70 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b088      	sub	sp, #32
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8006b78:	2300      	movs	r3, #0
 8006b7a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	685b      	ldr	r3, [r3, #4]
 8006b82:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b88:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b90:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b98:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006b9a:	7bfb      	ldrb	r3, [r7, #15]
 8006b9c:	2b10      	cmp	r3, #16
 8006b9e:	d003      	beq.n	8006ba8 <HAL_I2C_EV_IRQHandler+0x38>
 8006ba0:	7bfb      	ldrb	r3, [r7, #15]
 8006ba2:	2b40      	cmp	r3, #64	; 0x40
 8006ba4:	f040 80c1 	bne.w	8006d2a <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	699b      	ldr	r3, [r3, #24]
 8006bae:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	695b      	ldr	r3, [r3, #20]
 8006bb6:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8006bb8:	69fb      	ldr	r3, [r7, #28]
 8006bba:	f003 0301 	and.w	r3, r3, #1
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d10d      	bne.n	8006bde <HAL_I2C_EV_IRQHandler+0x6e>
 8006bc2:	693b      	ldr	r3, [r7, #16]
 8006bc4:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006bc8:	d003      	beq.n	8006bd2 <HAL_I2C_EV_IRQHandler+0x62>
 8006bca:	693b      	ldr	r3, [r7, #16]
 8006bcc:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006bd0:	d101      	bne.n	8006bd6 <HAL_I2C_EV_IRQHandler+0x66>
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	e000      	b.n	8006bd8 <HAL_I2C_EV_IRQHandler+0x68>
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	2b01      	cmp	r3, #1
 8006bda:	f000 8132 	beq.w	8006e42 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006bde:	69fb      	ldr	r3, [r7, #28]
 8006be0:	f003 0301 	and.w	r3, r3, #1
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d00c      	beq.n	8006c02 <HAL_I2C_EV_IRQHandler+0x92>
 8006be8:	697b      	ldr	r3, [r7, #20]
 8006bea:	0a5b      	lsrs	r3, r3, #9
 8006bec:	f003 0301 	and.w	r3, r3, #1
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d006      	beq.n	8006c02 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8006bf4:	6878      	ldr	r0, [r7, #4]
 8006bf6:	f001 ffbc 	bl	8008b72 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f000 fd83 	bl	8007706 <I2C_Master_SB>
 8006c00:	e092      	b.n	8006d28 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006c02:	69fb      	ldr	r3, [r7, #28]
 8006c04:	08db      	lsrs	r3, r3, #3
 8006c06:	f003 0301 	and.w	r3, r3, #1
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d009      	beq.n	8006c22 <HAL_I2C_EV_IRQHandler+0xb2>
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	0a5b      	lsrs	r3, r3, #9
 8006c12:	f003 0301 	and.w	r3, r3, #1
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d003      	beq.n	8006c22 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f000 fdf9 	bl	8007812 <I2C_Master_ADD10>
 8006c20:	e082      	b.n	8006d28 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006c22:	69fb      	ldr	r3, [r7, #28]
 8006c24:	085b      	lsrs	r3, r3, #1
 8006c26:	f003 0301 	and.w	r3, r3, #1
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d009      	beq.n	8006c42 <HAL_I2C_EV_IRQHandler+0xd2>
 8006c2e:	697b      	ldr	r3, [r7, #20]
 8006c30:	0a5b      	lsrs	r3, r3, #9
 8006c32:	f003 0301 	and.w	r3, r3, #1
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d003      	beq.n	8006c42 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	f000 fe13 	bl	8007866 <I2C_Master_ADDR>
 8006c40:	e072      	b.n	8006d28 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8006c42:	69bb      	ldr	r3, [r7, #24]
 8006c44:	089b      	lsrs	r3, r3, #2
 8006c46:	f003 0301 	and.w	r3, r3, #1
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d03b      	beq.n	8006cc6 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	685b      	ldr	r3, [r3, #4]
 8006c54:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006c58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c5c:	f000 80f3 	beq.w	8006e46 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006c60:	69fb      	ldr	r3, [r7, #28]
 8006c62:	09db      	lsrs	r3, r3, #7
 8006c64:	f003 0301 	and.w	r3, r3, #1
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d00f      	beq.n	8006c8c <HAL_I2C_EV_IRQHandler+0x11c>
 8006c6c:	697b      	ldr	r3, [r7, #20]
 8006c6e:	0a9b      	lsrs	r3, r3, #10
 8006c70:	f003 0301 	and.w	r3, r3, #1
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d009      	beq.n	8006c8c <HAL_I2C_EV_IRQHandler+0x11c>
 8006c78:	69fb      	ldr	r3, [r7, #28]
 8006c7a:	089b      	lsrs	r3, r3, #2
 8006c7c:	f003 0301 	and.w	r3, r3, #1
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d103      	bne.n	8006c8c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8006c84:	6878      	ldr	r0, [r7, #4]
 8006c86:	f000 f9f3 	bl	8007070 <I2C_MasterTransmit_TXE>
 8006c8a:	e04d      	b.n	8006d28 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006c8c:	69fb      	ldr	r3, [r7, #28]
 8006c8e:	089b      	lsrs	r3, r3, #2
 8006c90:	f003 0301 	and.w	r3, r3, #1
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	f000 80d6 	beq.w	8006e46 <HAL_I2C_EV_IRQHandler+0x2d6>
 8006c9a:	697b      	ldr	r3, [r7, #20]
 8006c9c:	0a5b      	lsrs	r3, r3, #9
 8006c9e:	f003 0301 	and.w	r3, r3, #1
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	f000 80cf 	beq.w	8006e46 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8006ca8:	7bbb      	ldrb	r3, [r7, #14]
 8006caa:	2b21      	cmp	r3, #33	; 0x21
 8006cac:	d103      	bne.n	8006cb6 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8006cae:	6878      	ldr	r0, [r7, #4]
 8006cb0:	f000 fa7a 	bl	80071a8 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006cb4:	e0c7      	b.n	8006e46 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8006cb6:	7bfb      	ldrb	r3, [r7, #15]
 8006cb8:	2b40      	cmp	r3, #64	; 0x40
 8006cba:	f040 80c4 	bne.w	8006e46 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006cbe:	6878      	ldr	r0, [r7, #4]
 8006cc0:	f000 fae8 	bl	8007294 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006cc4:	e0bf      	b.n	8006e46 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	685b      	ldr	r3, [r3, #4]
 8006ccc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006cd0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006cd4:	f000 80b7 	beq.w	8006e46 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006cd8:	69fb      	ldr	r3, [r7, #28]
 8006cda:	099b      	lsrs	r3, r3, #6
 8006cdc:	f003 0301 	and.w	r3, r3, #1
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d00f      	beq.n	8006d04 <HAL_I2C_EV_IRQHandler+0x194>
 8006ce4:	697b      	ldr	r3, [r7, #20]
 8006ce6:	0a9b      	lsrs	r3, r3, #10
 8006ce8:	f003 0301 	and.w	r3, r3, #1
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d009      	beq.n	8006d04 <HAL_I2C_EV_IRQHandler+0x194>
 8006cf0:	69fb      	ldr	r3, [r7, #28]
 8006cf2:	089b      	lsrs	r3, r3, #2
 8006cf4:	f003 0301 	and.w	r3, r3, #1
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d103      	bne.n	8006d04 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8006cfc:	6878      	ldr	r0, [r7, #4]
 8006cfe:	f000 fb5d 	bl	80073bc <I2C_MasterReceive_RXNE>
 8006d02:	e011      	b.n	8006d28 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006d04:	69fb      	ldr	r3, [r7, #28]
 8006d06:	089b      	lsrs	r3, r3, #2
 8006d08:	f003 0301 	and.w	r3, r3, #1
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	f000 809a 	beq.w	8006e46 <HAL_I2C_EV_IRQHandler+0x2d6>
 8006d12:	697b      	ldr	r3, [r7, #20]
 8006d14:	0a5b      	lsrs	r3, r3, #9
 8006d16:	f003 0301 	and.w	r3, r3, #1
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	f000 8093 	beq.w	8006e46 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8006d20:	6878      	ldr	r0, [r7, #4]
 8006d22:	f000 fc06 	bl	8007532 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006d26:	e08e      	b.n	8006e46 <HAL_I2C_EV_IRQHandler+0x2d6>
 8006d28:	e08d      	b.n	8006e46 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d004      	beq.n	8006d3c <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	695b      	ldr	r3, [r3, #20]
 8006d38:	61fb      	str	r3, [r7, #28]
 8006d3a:	e007      	b.n	8006d4c <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	699b      	ldr	r3, [r3, #24]
 8006d42:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	695b      	ldr	r3, [r3, #20]
 8006d4a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006d4c:	69fb      	ldr	r3, [r7, #28]
 8006d4e:	085b      	lsrs	r3, r3, #1
 8006d50:	f003 0301 	and.w	r3, r3, #1
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d012      	beq.n	8006d7e <HAL_I2C_EV_IRQHandler+0x20e>
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	0a5b      	lsrs	r3, r3, #9
 8006d5c:	f003 0301 	and.w	r3, r3, #1
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d00c      	beq.n	8006d7e <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d003      	beq.n	8006d74 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	699b      	ldr	r3, [r3, #24]
 8006d72:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8006d74:	69b9      	ldr	r1, [r7, #24]
 8006d76:	6878      	ldr	r0, [r7, #4]
 8006d78:	f000 ffc4 	bl	8007d04 <I2C_Slave_ADDR>
 8006d7c:	e066      	b.n	8006e4c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006d7e:	69fb      	ldr	r3, [r7, #28]
 8006d80:	091b      	lsrs	r3, r3, #4
 8006d82:	f003 0301 	and.w	r3, r3, #1
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d009      	beq.n	8006d9e <HAL_I2C_EV_IRQHandler+0x22e>
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	0a5b      	lsrs	r3, r3, #9
 8006d8e:	f003 0301 	and.w	r3, r3, #1
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d003      	beq.n	8006d9e <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	f000 fffe 	bl	8007d98 <I2C_Slave_STOPF>
 8006d9c:	e056      	b.n	8006e4c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006d9e:	7bbb      	ldrb	r3, [r7, #14]
 8006da0:	2b21      	cmp	r3, #33	; 0x21
 8006da2:	d002      	beq.n	8006daa <HAL_I2C_EV_IRQHandler+0x23a>
 8006da4:	7bbb      	ldrb	r3, [r7, #14]
 8006da6:	2b29      	cmp	r3, #41	; 0x29
 8006da8:	d125      	bne.n	8006df6 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006daa:	69fb      	ldr	r3, [r7, #28]
 8006dac:	09db      	lsrs	r3, r3, #7
 8006dae:	f003 0301 	and.w	r3, r3, #1
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d00f      	beq.n	8006dd6 <HAL_I2C_EV_IRQHandler+0x266>
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	0a9b      	lsrs	r3, r3, #10
 8006dba:	f003 0301 	and.w	r3, r3, #1
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d009      	beq.n	8006dd6 <HAL_I2C_EV_IRQHandler+0x266>
 8006dc2:	69fb      	ldr	r3, [r7, #28]
 8006dc4:	089b      	lsrs	r3, r3, #2
 8006dc6:	f003 0301 	and.w	r3, r3, #1
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d103      	bne.n	8006dd6 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	f000 feda 	bl	8007b88 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006dd4:	e039      	b.n	8006e4a <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006dd6:	69fb      	ldr	r3, [r7, #28]
 8006dd8:	089b      	lsrs	r3, r3, #2
 8006dda:	f003 0301 	and.w	r3, r3, #1
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d033      	beq.n	8006e4a <HAL_I2C_EV_IRQHandler+0x2da>
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	0a5b      	lsrs	r3, r3, #9
 8006de6:	f003 0301 	and.w	r3, r3, #1
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d02d      	beq.n	8006e4a <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8006dee:	6878      	ldr	r0, [r7, #4]
 8006df0:	f000 ff07 	bl	8007c02 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006df4:	e029      	b.n	8006e4a <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006df6:	69fb      	ldr	r3, [r7, #28]
 8006df8:	099b      	lsrs	r3, r3, #6
 8006dfa:	f003 0301 	and.w	r3, r3, #1
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d00f      	beq.n	8006e22 <HAL_I2C_EV_IRQHandler+0x2b2>
 8006e02:	697b      	ldr	r3, [r7, #20]
 8006e04:	0a9b      	lsrs	r3, r3, #10
 8006e06:	f003 0301 	and.w	r3, r3, #1
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d009      	beq.n	8006e22 <HAL_I2C_EV_IRQHandler+0x2b2>
 8006e0e:	69fb      	ldr	r3, [r7, #28]
 8006e10:	089b      	lsrs	r3, r3, #2
 8006e12:	f003 0301 	and.w	r3, r3, #1
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d103      	bne.n	8006e22 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8006e1a:	6878      	ldr	r0, [r7, #4]
 8006e1c:	f000 ff12 	bl	8007c44 <I2C_SlaveReceive_RXNE>
 8006e20:	e014      	b.n	8006e4c <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006e22:	69fb      	ldr	r3, [r7, #28]
 8006e24:	089b      	lsrs	r3, r3, #2
 8006e26:	f003 0301 	and.w	r3, r3, #1
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d00e      	beq.n	8006e4c <HAL_I2C_EV_IRQHandler+0x2dc>
 8006e2e:	697b      	ldr	r3, [r7, #20]
 8006e30:	0a5b      	lsrs	r3, r3, #9
 8006e32:	f003 0301 	and.w	r3, r3, #1
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d008      	beq.n	8006e4c <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8006e3a:	6878      	ldr	r0, [r7, #4]
 8006e3c:	f000 ff40 	bl	8007cc0 <I2C_SlaveReceive_BTF>
 8006e40:	e004      	b.n	8006e4c <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8006e42:	bf00      	nop
 8006e44:	e002      	b.n	8006e4c <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006e46:	bf00      	nop
 8006e48:	e000      	b.n	8006e4c <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006e4a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8006e4c:	3720      	adds	r7, #32
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bd80      	pop	{r7, pc}

08006e52 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006e52:	b580      	push	{r7, lr}
 8006e54:	b08a      	sub	sp, #40	; 0x28
 8006e56:	af00      	add	r7, sp, #0
 8006e58:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	695b      	ldr	r3, [r3, #20]
 8006e60:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	685b      	ldr	r3, [r3, #4]
 8006e68:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006e74:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006e76:	6a3b      	ldr	r3, [r7, #32]
 8006e78:	0a1b      	lsrs	r3, r3, #8
 8006e7a:	f003 0301 	and.w	r3, r3, #1
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d00e      	beq.n	8006ea0 <HAL_I2C_ER_IRQHandler+0x4e>
 8006e82:	69fb      	ldr	r3, [r7, #28]
 8006e84:	0a1b      	lsrs	r3, r3, #8
 8006e86:	f003 0301 	and.w	r3, r3, #1
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d008      	beq.n	8006ea0 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8006e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e90:	f043 0301 	orr.w	r3, r3, #1
 8006e94:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006e9e:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006ea0:	6a3b      	ldr	r3, [r7, #32]
 8006ea2:	0a5b      	lsrs	r3, r3, #9
 8006ea4:	f003 0301 	and.w	r3, r3, #1
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d00e      	beq.n	8006eca <HAL_I2C_ER_IRQHandler+0x78>
 8006eac:	69fb      	ldr	r3, [r7, #28]
 8006eae:	0a1b      	lsrs	r3, r3, #8
 8006eb0:	f003 0301 	and.w	r3, r3, #1
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d008      	beq.n	8006eca <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8006eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eba:	f043 0302 	orr.w	r3, r3, #2
 8006ebe:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8006ec8:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006eca:	6a3b      	ldr	r3, [r7, #32]
 8006ecc:	0a9b      	lsrs	r3, r3, #10
 8006ece:	f003 0301 	and.w	r3, r3, #1
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d03f      	beq.n	8006f56 <HAL_I2C_ER_IRQHandler+0x104>
 8006ed6:	69fb      	ldr	r3, [r7, #28]
 8006ed8:	0a1b      	lsrs	r3, r3, #8
 8006eda:	f003 0301 	and.w	r3, r3, #1
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d039      	beq.n	8006f56 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8006ee2:	7efb      	ldrb	r3, [r7, #27]
 8006ee4:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006eea:	b29b      	uxth	r3, r3
 8006eec:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ef4:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006efa:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8006efc:	7ebb      	ldrb	r3, [r7, #26]
 8006efe:	2b20      	cmp	r3, #32
 8006f00:	d112      	bne.n	8006f28 <HAL_I2C_ER_IRQHandler+0xd6>
 8006f02:	697b      	ldr	r3, [r7, #20]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d10f      	bne.n	8006f28 <HAL_I2C_ER_IRQHandler+0xd6>
 8006f08:	7cfb      	ldrb	r3, [r7, #19]
 8006f0a:	2b21      	cmp	r3, #33	; 0x21
 8006f0c:	d008      	beq.n	8006f20 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8006f0e:	7cfb      	ldrb	r3, [r7, #19]
 8006f10:	2b29      	cmp	r3, #41	; 0x29
 8006f12:	d005      	beq.n	8006f20 <HAL_I2C_ER_IRQHandler+0xce>
 8006f14:	7cfb      	ldrb	r3, [r7, #19]
 8006f16:	2b28      	cmp	r3, #40	; 0x28
 8006f18:	d106      	bne.n	8006f28 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	2b21      	cmp	r3, #33	; 0x21
 8006f1e:	d103      	bne.n	8006f28 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8006f20:	6878      	ldr	r0, [r7, #4]
 8006f22:	f001 f869 	bl	8007ff8 <I2C_Slave_AF>
 8006f26:	e016      	b.n	8006f56 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006f30:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8006f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f34:	f043 0304 	orr.w	r3, r3, #4
 8006f38:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006f3a:	7efb      	ldrb	r3, [r7, #27]
 8006f3c:	2b10      	cmp	r3, #16
 8006f3e:	d002      	beq.n	8006f46 <HAL_I2C_ER_IRQHandler+0xf4>
 8006f40:	7efb      	ldrb	r3, [r7, #27]
 8006f42:	2b40      	cmp	r3, #64	; 0x40
 8006f44:	d107      	bne.n	8006f56 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	681a      	ldr	r2, [r3, #0]
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f54:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006f56:	6a3b      	ldr	r3, [r7, #32]
 8006f58:	0adb      	lsrs	r3, r3, #11
 8006f5a:	f003 0301 	and.w	r3, r3, #1
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d00e      	beq.n	8006f80 <HAL_I2C_ER_IRQHandler+0x12e>
 8006f62:	69fb      	ldr	r3, [r7, #28]
 8006f64:	0a1b      	lsrs	r3, r3, #8
 8006f66:	f003 0301 	and.w	r3, r3, #1
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d008      	beq.n	8006f80 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8006f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f70:	f043 0308 	orr.w	r3, r3, #8
 8006f74:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8006f7e:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8006f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d008      	beq.n	8006f98 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f8c:	431a      	orrs	r2, r3
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f001 f8a0 	bl	80080d8 <I2C_ITError>
  }
}
 8006f98:	bf00      	nop
 8006f9a:	3728      	adds	r7, #40	; 0x28
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	bd80      	pop	{r7, pc}

08006fa0 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	b083      	sub	sp, #12
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8006fa8:	bf00      	nop
 8006faa:	370c      	adds	r7, #12
 8006fac:	46bd      	mov	sp, r7
 8006fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb2:	4770      	bx	lr

08006fb4 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006fb4:	b480      	push	{r7}
 8006fb6:	b083      	sub	sp, #12
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8006fbc:	bf00      	nop
 8006fbe:	370c      	adds	r7, #12
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc6:	4770      	bx	lr

08006fc8 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006fc8:	b480      	push	{r7}
 8006fca:	b083      	sub	sp, #12
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8006fd0:	bf00      	nop
 8006fd2:	370c      	adds	r7, #12
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fda:	4770      	bx	lr

08006fdc <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006fdc:	b480      	push	{r7}
 8006fde:	b083      	sub	sp, #12
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006fe4:	bf00      	nop
 8006fe6:	370c      	adds	r7, #12
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fee:	4770      	bx	lr

08006ff0 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006ff0:	b480      	push	{r7}
 8006ff2:	b083      	sub	sp, #12
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
 8006ff8:	460b      	mov	r3, r1
 8006ffa:	70fb      	strb	r3, [r7, #3]
 8006ffc:	4613      	mov	r3, r2
 8006ffe:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8007000:	bf00      	nop
 8007002:	370c      	adds	r7, #12
 8007004:	46bd      	mov	sp, r7
 8007006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700a:	4770      	bx	lr

0800700c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800700c:	b480      	push	{r7}
 800700e:	b083      	sub	sp, #12
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8007014:	bf00      	nop
 8007016:	370c      	adds	r7, #12
 8007018:	46bd      	mov	sp, r7
 800701a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701e:	4770      	bx	lr

08007020 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007020:	b480      	push	{r7}
 8007022:	b083      	sub	sp, #12
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8007028:	bf00      	nop
 800702a:	370c      	adds	r7, #12
 800702c:	46bd      	mov	sp, r7
 800702e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007032:	4770      	bx	lr

08007034 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007034:	b480      	push	{r7}
 8007036:	b083      	sub	sp, #12
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800703c:	bf00      	nop
 800703e:	370c      	adds	r7, #12
 8007040:	46bd      	mov	sp, r7
 8007042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007046:	4770      	bx	lr

08007048 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007048:	b480      	push	{r7}
 800704a:	b083      	sub	sp, #12
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8007050:	bf00      	nop
 8007052:	370c      	adds	r7, #12
 8007054:	46bd      	mov	sp, r7
 8007056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705a:	4770      	bx	lr

0800705c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800705c:	b480      	push	{r7}
 800705e:	b083      	sub	sp, #12
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8007064:	bf00      	nop
 8007066:	370c      	adds	r7, #12
 8007068:	46bd      	mov	sp, r7
 800706a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706e:	4770      	bx	lr

08007070 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8007070:	b580      	push	{r7, lr}
 8007072:	b084      	sub	sp, #16
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800707e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007086:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800708c:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007092:	2b00      	cmp	r3, #0
 8007094:	d150      	bne.n	8007138 <I2C_MasterTransmit_TXE+0xc8>
 8007096:	7bfb      	ldrb	r3, [r7, #15]
 8007098:	2b21      	cmp	r3, #33	; 0x21
 800709a:	d14d      	bne.n	8007138 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	2b08      	cmp	r3, #8
 80070a0:	d01d      	beq.n	80070de <I2C_MasterTransmit_TXE+0x6e>
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	2b20      	cmp	r3, #32
 80070a6:	d01a      	beq.n	80070de <I2C_MasterTransmit_TXE+0x6e>
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80070ae:	d016      	beq.n	80070de <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	685a      	ldr	r2, [r3, #4]
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80070be:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2211      	movs	r2, #17
 80070c4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2200      	movs	r2, #0
 80070ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2220      	movs	r2, #32
 80070d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80070d6:	6878      	ldr	r0, [r7, #4]
 80070d8:	f7ff ff62 	bl	8006fa0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80070dc:	e060      	b.n	80071a0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	685a      	ldr	r2, [r3, #4]
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80070ec:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	681a      	ldr	r2, [r3, #0]
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80070fc:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2200      	movs	r2, #0
 8007102:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2220      	movs	r2, #32
 8007108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007112:	b2db      	uxtb	r3, r3
 8007114:	2b40      	cmp	r3, #64	; 0x40
 8007116:	d107      	bne.n	8007128 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2200      	movs	r2, #0
 800711c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8007120:	6878      	ldr	r0, [r7, #4]
 8007122:	f7ff ff7d 	bl	8007020 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007126:	e03b      	b.n	80071a0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2200      	movs	r2, #0
 800712c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8007130:	6878      	ldr	r0, [r7, #4]
 8007132:	f7ff ff35 	bl	8006fa0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007136:	e033      	b.n	80071a0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8007138:	7bfb      	ldrb	r3, [r7, #15]
 800713a:	2b21      	cmp	r3, #33	; 0x21
 800713c:	d005      	beq.n	800714a <I2C_MasterTransmit_TXE+0xda>
 800713e:	7bbb      	ldrb	r3, [r7, #14]
 8007140:	2b40      	cmp	r3, #64	; 0x40
 8007142:	d12d      	bne.n	80071a0 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8007144:	7bfb      	ldrb	r3, [r7, #15]
 8007146:	2b22      	cmp	r3, #34	; 0x22
 8007148:	d12a      	bne.n	80071a0 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800714e:	b29b      	uxth	r3, r3
 8007150:	2b00      	cmp	r3, #0
 8007152:	d108      	bne.n	8007166 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	685a      	ldr	r2, [r3, #4]
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007162:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8007164:	e01c      	b.n	80071a0 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800716c:	b2db      	uxtb	r3, r3
 800716e:	2b40      	cmp	r3, #64	; 0x40
 8007170:	d103      	bne.n	800717a <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8007172:	6878      	ldr	r0, [r7, #4]
 8007174:	f000 f88e 	bl	8007294 <I2C_MemoryTransmit_TXE_BTF>
}
 8007178:	e012      	b.n	80071a0 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800717e:	781a      	ldrb	r2, [r3, #0]
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800718a:	1c5a      	adds	r2, r3, #1
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007194:	b29b      	uxth	r3, r3
 8007196:	3b01      	subs	r3, #1
 8007198:	b29a      	uxth	r2, r3
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800719e:	e7ff      	b.n	80071a0 <I2C_MasterTransmit_TXE+0x130>
 80071a0:	bf00      	nop
 80071a2:	3710      	adds	r7, #16
 80071a4:	46bd      	mov	sp, r7
 80071a6:	bd80      	pop	{r7, pc}

080071a8 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b084      	sub	sp, #16
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071b4:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071bc:	b2db      	uxtb	r3, r3
 80071be:	2b21      	cmp	r3, #33	; 0x21
 80071c0:	d164      	bne.n	800728c <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071c6:	b29b      	uxth	r3, r3
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d012      	beq.n	80071f2 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071d0:	781a      	ldrb	r2, [r3, #0]
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071dc:	1c5a      	adds	r2, r3, #1
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071e6:	b29b      	uxth	r3, r3
 80071e8:	3b01      	subs	r3, #1
 80071ea:	b29a      	uxth	r2, r3
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80071f0:	e04c      	b.n	800728c <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	2b08      	cmp	r3, #8
 80071f6:	d01d      	beq.n	8007234 <I2C_MasterTransmit_BTF+0x8c>
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	2b20      	cmp	r3, #32
 80071fc:	d01a      	beq.n	8007234 <I2C_MasterTransmit_BTF+0x8c>
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007204:	d016      	beq.n	8007234 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	685a      	ldr	r2, [r3, #4]
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007214:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2211      	movs	r2, #17
 800721a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2200      	movs	r2, #0
 8007220:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2220      	movs	r2, #32
 8007228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800722c:	6878      	ldr	r0, [r7, #4]
 800722e:	f7ff feb7 	bl	8006fa0 <HAL_I2C_MasterTxCpltCallback>
}
 8007232:	e02b      	b.n	800728c <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	685a      	ldr	r2, [r3, #4]
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007242:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	681a      	ldr	r2, [r3, #0]
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007252:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2200      	movs	r2, #0
 8007258:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2220      	movs	r2, #32
 800725e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007268:	b2db      	uxtb	r3, r3
 800726a:	2b40      	cmp	r3, #64	; 0x40
 800726c:	d107      	bne.n	800727e <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2200      	movs	r2, #0
 8007272:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8007276:	6878      	ldr	r0, [r7, #4]
 8007278:	f7ff fed2 	bl	8007020 <HAL_I2C_MemTxCpltCallback>
}
 800727c:	e006      	b.n	800728c <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2200      	movs	r2, #0
 8007282:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8007286:	6878      	ldr	r0, [r7, #4]
 8007288:	f7ff fe8a 	bl	8006fa0 <HAL_I2C_MasterTxCpltCallback>
}
 800728c:	bf00      	nop
 800728e:	3710      	adds	r7, #16
 8007290:	46bd      	mov	sp, r7
 8007292:	bd80      	pop	{r7, pc}

08007294 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b084      	sub	sp, #16
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072a2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d11d      	bne.n	80072e8 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80072b0:	2b01      	cmp	r3, #1
 80072b2:	d10b      	bne.n	80072cc <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072b8:	b2da      	uxtb	r2, r3
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072c4:	1c9a      	adds	r2, r3, #2
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80072ca:	e073      	b.n	80073b4 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072d0:	b29b      	uxth	r3, r3
 80072d2:	121b      	asrs	r3, r3, #8
 80072d4:	b2da      	uxtb	r2, r3
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072e0:	1c5a      	adds	r2, r3, #1
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	651a      	str	r2, [r3, #80]	; 0x50
}
 80072e6:	e065      	b.n	80073b4 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072ec:	2b01      	cmp	r3, #1
 80072ee:	d10b      	bne.n	8007308 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072f4:	b2da      	uxtb	r2, r3
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007300:	1c5a      	adds	r2, r3, #1
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007306:	e055      	b.n	80073b4 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800730c:	2b02      	cmp	r3, #2
 800730e:	d151      	bne.n	80073b4 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8007310:	7bfb      	ldrb	r3, [r7, #15]
 8007312:	2b22      	cmp	r3, #34	; 0x22
 8007314:	d10d      	bne.n	8007332 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	681a      	ldr	r2, [r3, #0]
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007324:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800732a:	1c5a      	adds	r2, r3, #1
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007330:	e040      	b.n	80073b4 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007336:	b29b      	uxth	r3, r3
 8007338:	2b00      	cmp	r3, #0
 800733a:	d015      	beq.n	8007368 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800733c:	7bfb      	ldrb	r3, [r7, #15]
 800733e:	2b21      	cmp	r3, #33	; 0x21
 8007340:	d112      	bne.n	8007368 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007346:	781a      	ldrb	r2, [r3, #0]
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007352:	1c5a      	adds	r2, r3, #1
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800735c:	b29b      	uxth	r3, r3
 800735e:	3b01      	subs	r3, #1
 8007360:	b29a      	uxth	r2, r3
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007366:	e025      	b.n	80073b4 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800736c:	b29b      	uxth	r3, r3
 800736e:	2b00      	cmp	r3, #0
 8007370:	d120      	bne.n	80073b4 <I2C_MemoryTransmit_TXE_BTF+0x120>
 8007372:	7bfb      	ldrb	r3, [r7, #15]
 8007374:	2b21      	cmp	r3, #33	; 0x21
 8007376:	d11d      	bne.n	80073b4 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	685a      	ldr	r2, [r3, #4]
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007386:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	681a      	ldr	r2, [r3, #0]
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007396:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2200      	movs	r2, #0
 800739c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2220      	movs	r2, #32
 80073a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2200      	movs	r2, #0
 80073aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f7ff fe36 	bl	8007020 <HAL_I2C_MemTxCpltCallback>
}
 80073b4:	bf00      	nop
 80073b6:	3710      	adds	r7, #16
 80073b8:	46bd      	mov	sp, r7
 80073ba:	bd80      	pop	{r7, pc}

080073bc <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b084      	sub	sp, #16
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073ca:	b2db      	uxtb	r3, r3
 80073cc:	2b22      	cmp	r3, #34	; 0x22
 80073ce:	f040 80ac 	bne.w	800752a <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073d6:	b29b      	uxth	r3, r3
 80073d8:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	2b03      	cmp	r3, #3
 80073de:	d921      	bls.n	8007424 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	691a      	ldr	r2, [r3, #16]
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073ea:	b2d2      	uxtb	r2, r2
 80073ec:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073f2:	1c5a      	adds	r2, r3, #1
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073fc:	b29b      	uxth	r3, r3
 80073fe:	3b01      	subs	r3, #1
 8007400:	b29a      	uxth	r2, r3
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800740a:	b29b      	uxth	r3, r3
 800740c:	2b03      	cmp	r3, #3
 800740e:	f040 808c 	bne.w	800752a <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	685a      	ldr	r2, [r3, #4]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007420:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8007422:	e082      	b.n	800752a <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007428:	2b02      	cmp	r3, #2
 800742a:	d075      	beq.n	8007518 <I2C_MasterReceive_RXNE+0x15c>
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	2b01      	cmp	r3, #1
 8007430:	d002      	beq.n	8007438 <I2C_MasterReceive_RXNE+0x7c>
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d16f      	bne.n	8007518 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8007438:	6878      	ldr	r0, [r7, #4]
 800743a:	f001 fae3 	bl	8008a04 <I2C_WaitOnSTOPRequestThroughIT>
 800743e:	4603      	mov	r3, r0
 8007440:	2b00      	cmp	r3, #0
 8007442:	d142      	bne.n	80074ca <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	681a      	ldr	r2, [r3, #0]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007452:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	685a      	ldr	r2, [r3, #4]
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007462:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	691a      	ldr	r2, [r3, #16]
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800746e:	b2d2      	uxtb	r2, r2
 8007470:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007476:	1c5a      	adds	r2, r3, #1
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007480:	b29b      	uxth	r3, r3
 8007482:	3b01      	subs	r3, #1
 8007484:	b29a      	uxth	r2, r3
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2220      	movs	r2, #32
 800748e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007498:	b2db      	uxtb	r3, r3
 800749a:	2b40      	cmp	r3, #64	; 0x40
 800749c:	d10a      	bne.n	80074b4 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2200      	movs	r2, #0
 80074a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2200      	movs	r2, #0
 80074aa:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80074ac:	6878      	ldr	r0, [r7, #4]
 80074ae:	f7ff fdc1 	bl	8007034 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80074b2:	e03a      	b.n	800752a <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2200      	movs	r2, #0
 80074b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2212      	movs	r2, #18
 80074c0:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	f7ff fd76 	bl	8006fb4 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80074c8:	e02f      	b.n	800752a <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	685a      	ldr	r2, [r3, #4]
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80074d8:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	691a      	ldr	r2, [r3, #16]
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074e4:	b2d2      	uxtb	r2, r2
 80074e6:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ec:	1c5a      	adds	r2, r3, #1
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074f6:	b29b      	uxth	r3, r3
 80074f8:	3b01      	subs	r3, #1
 80074fa:	b29a      	uxth	r2, r3
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2220      	movs	r2, #32
 8007504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2200      	movs	r2, #0
 800750c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8007510:	6878      	ldr	r0, [r7, #4]
 8007512:	f7ff fd99 	bl	8007048 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8007516:	e008      	b.n	800752a <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	685a      	ldr	r2, [r3, #4]
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007526:	605a      	str	r2, [r3, #4]
}
 8007528:	e7ff      	b.n	800752a <I2C_MasterReceive_RXNE+0x16e>
 800752a:	bf00      	nop
 800752c:	3710      	adds	r7, #16
 800752e:	46bd      	mov	sp, r7
 8007530:	bd80      	pop	{r7, pc}

08007532 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007532:	b580      	push	{r7, lr}
 8007534:	b084      	sub	sp, #16
 8007536:	af00      	add	r7, sp, #0
 8007538:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800753e:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007544:	b29b      	uxth	r3, r3
 8007546:	2b04      	cmp	r3, #4
 8007548:	d11b      	bne.n	8007582 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	685a      	ldr	r2, [r3, #4]
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007558:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	691a      	ldr	r2, [r3, #16]
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007564:	b2d2      	uxtb	r2, r2
 8007566:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800756c:	1c5a      	adds	r2, r3, #1
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007576:	b29b      	uxth	r3, r3
 8007578:	3b01      	subs	r3, #1
 800757a:	b29a      	uxth	r2, r3
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8007580:	e0bd      	b.n	80076fe <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007586:	b29b      	uxth	r3, r3
 8007588:	2b03      	cmp	r3, #3
 800758a:	d129      	bne.n	80075e0 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	685a      	ldr	r2, [r3, #4]
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800759a:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	2b04      	cmp	r3, #4
 80075a0:	d00a      	beq.n	80075b8 <I2C_MasterReceive_BTF+0x86>
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	2b02      	cmp	r3, #2
 80075a6:	d007      	beq.n	80075b8 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	681a      	ldr	r2, [r3, #0]
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075b6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	691a      	ldr	r2, [r3, #16]
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075c2:	b2d2      	uxtb	r2, r2
 80075c4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075ca:	1c5a      	adds	r2, r3, #1
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075d4:	b29b      	uxth	r3, r3
 80075d6:	3b01      	subs	r3, #1
 80075d8:	b29a      	uxth	r2, r3
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80075de:	e08e      	b.n	80076fe <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075e4:	b29b      	uxth	r3, r3
 80075e6:	2b02      	cmp	r3, #2
 80075e8:	d176      	bne.n	80076d8 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2b01      	cmp	r3, #1
 80075ee:	d002      	beq.n	80075f6 <I2C_MasterReceive_BTF+0xc4>
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	2b10      	cmp	r3, #16
 80075f4:	d108      	bne.n	8007608 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	681a      	ldr	r2, [r3, #0]
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007604:	601a      	str	r2, [r3, #0]
 8007606:	e019      	b.n	800763c <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	2b04      	cmp	r3, #4
 800760c:	d002      	beq.n	8007614 <I2C_MasterReceive_BTF+0xe2>
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	2b02      	cmp	r3, #2
 8007612:	d108      	bne.n	8007626 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	681a      	ldr	r2, [r3, #0]
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007622:	601a      	str	r2, [r3, #0]
 8007624:	e00a      	b.n	800763c <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	2b10      	cmp	r3, #16
 800762a:	d007      	beq.n	800763c <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	681a      	ldr	r2, [r3, #0]
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800763a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	691a      	ldr	r2, [r3, #16]
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007646:	b2d2      	uxtb	r2, r2
 8007648:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800764e:	1c5a      	adds	r2, r3, #1
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007658:	b29b      	uxth	r3, r3
 800765a:	3b01      	subs	r3, #1
 800765c:	b29a      	uxth	r2, r3
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	691a      	ldr	r2, [r3, #16]
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800766c:	b2d2      	uxtb	r2, r2
 800766e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007674:	1c5a      	adds	r2, r3, #1
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800767e:	b29b      	uxth	r3, r3
 8007680:	3b01      	subs	r3, #1
 8007682:	b29a      	uxth	r2, r3
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	685a      	ldr	r2, [r3, #4]
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8007696:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2220      	movs	r2, #32
 800769c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80076a6:	b2db      	uxtb	r3, r3
 80076a8:	2b40      	cmp	r3, #64	; 0x40
 80076aa:	d10a      	bne.n	80076c2 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2200      	movs	r2, #0
 80076b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2200      	movs	r2, #0
 80076b8:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	f7ff fcba 	bl	8007034 <HAL_I2C_MemRxCpltCallback>
}
 80076c0:	e01d      	b.n	80076fe <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	2200      	movs	r2, #0
 80076c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2212      	movs	r2, #18
 80076ce:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80076d0:	6878      	ldr	r0, [r7, #4]
 80076d2:	f7ff fc6f 	bl	8006fb4 <HAL_I2C_MasterRxCpltCallback>
}
 80076d6:	e012      	b.n	80076fe <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	691a      	ldr	r2, [r3, #16]
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076e2:	b2d2      	uxtb	r2, r2
 80076e4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076ea:	1c5a      	adds	r2, r3, #1
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076f4:	b29b      	uxth	r3, r3
 80076f6:	3b01      	subs	r3, #1
 80076f8:	b29a      	uxth	r2, r3
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80076fe:	bf00      	nop
 8007700:	3710      	adds	r7, #16
 8007702:	46bd      	mov	sp, r7
 8007704:	bd80      	pop	{r7, pc}

08007706 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8007706:	b480      	push	{r7}
 8007708:	b083      	sub	sp, #12
 800770a:	af00      	add	r7, sp, #0
 800770c:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007714:	b2db      	uxtb	r3, r3
 8007716:	2b40      	cmp	r3, #64	; 0x40
 8007718:	d117      	bne.n	800774a <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800771e:	2b00      	cmp	r3, #0
 8007720:	d109      	bne.n	8007736 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007726:	b2db      	uxtb	r3, r3
 8007728:	461a      	mov	r2, r3
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007732:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8007734:	e067      	b.n	8007806 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800773a:	b2db      	uxtb	r3, r3
 800773c:	f043 0301 	orr.w	r3, r3, #1
 8007740:	b2da      	uxtb	r2, r3
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	611a      	str	r2, [r3, #16]
}
 8007748:	e05d      	b.n	8007806 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	691b      	ldr	r3, [r3, #16]
 800774e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007752:	d133      	bne.n	80077bc <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800775a:	b2db      	uxtb	r3, r3
 800775c:	2b21      	cmp	r3, #33	; 0x21
 800775e:	d109      	bne.n	8007774 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007764:	b2db      	uxtb	r3, r3
 8007766:	461a      	mov	r2, r3
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007770:	611a      	str	r2, [r3, #16]
 8007772:	e008      	b.n	8007786 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007778:	b2db      	uxtb	r3, r3
 800777a:	f043 0301 	orr.w	r3, r3, #1
 800777e:	b2da      	uxtb	r2, r3
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800778a:	2b00      	cmp	r3, #0
 800778c:	d004      	beq.n	8007798 <I2C_Master_SB+0x92>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007792:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007794:	2b00      	cmp	r3, #0
 8007796:	d108      	bne.n	80077aa <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800779c:	2b00      	cmp	r3, #0
 800779e:	d032      	beq.n	8007806 <I2C_Master_SB+0x100>
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d02d      	beq.n	8007806 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	685a      	ldr	r2, [r3, #4]
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80077b8:	605a      	str	r2, [r3, #4]
}
 80077ba:	e024      	b.n	8007806 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d10e      	bne.n	80077e2 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077c8:	b29b      	uxth	r3, r3
 80077ca:	11db      	asrs	r3, r3, #7
 80077cc:	b2db      	uxtb	r3, r3
 80077ce:	f003 0306 	and.w	r3, r3, #6
 80077d2:	b2db      	uxtb	r3, r3
 80077d4:	f063 030f 	orn	r3, r3, #15
 80077d8:	b2da      	uxtb	r2, r3
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	611a      	str	r2, [r3, #16]
}
 80077e0:	e011      	b.n	8007806 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077e6:	2b01      	cmp	r3, #1
 80077e8:	d10d      	bne.n	8007806 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077ee:	b29b      	uxth	r3, r3
 80077f0:	11db      	asrs	r3, r3, #7
 80077f2:	b2db      	uxtb	r3, r3
 80077f4:	f003 0306 	and.w	r3, r3, #6
 80077f8:	b2db      	uxtb	r3, r3
 80077fa:	f063 030e 	orn	r3, r3, #14
 80077fe:	b2da      	uxtb	r2, r3
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	611a      	str	r2, [r3, #16]
}
 8007806:	bf00      	nop
 8007808:	370c      	adds	r7, #12
 800780a:	46bd      	mov	sp, r7
 800780c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007810:	4770      	bx	lr

08007812 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8007812:	b480      	push	{r7}
 8007814:	b083      	sub	sp, #12
 8007816:	af00      	add	r7, sp, #0
 8007818:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800781e:	b2da      	uxtb	r2, r3
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800782a:	2b00      	cmp	r3, #0
 800782c:	d004      	beq.n	8007838 <I2C_Master_ADD10+0x26>
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007832:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007834:	2b00      	cmp	r3, #0
 8007836:	d108      	bne.n	800784a <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800783c:	2b00      	cmp	r3, #0
 800783e:	d00c      	beq.n	800785a <I2C_Master_ADD10+0x48>
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007844:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007846:	2b00      	cmp	r3, #0
 8007848:	d007      	beq.n	800785a <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	685a      	ldr	r2, [r3, #4]
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007858:	605a      	str	r2, [r3, #4]
  }
}
 800785a:	bf00      	nop
 800785c:	370c      	adds	r7, #12
 800785e:	46bd      	mov	sp, r7
 8007860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007864:	4770      	bx	lr

08007866 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8007866:	b480      	push	{r7}
 8007868:	b091      	sub	sp, #68	; 0x44
 800786a:	af00      	add	r7, sp, #0
 800786c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007874:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800787c:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007882:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800788a:	b2db      	uxtb	r3, r3
 800788c:	2b22      	cmp	r3, #34	; 0x22
 800788e:	f040 8169 	bne.w	8007b64 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007896:	2b00      	cmp	r3, #0
 8007898:	d10f      	bne.n	80078ba <I2C_Master_ADDR+0x54>
 800789a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800789e:	2b40      	cmp	r3, #64	; 0x40
 80078a0:	d10b      	bne.n	80078ba <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80078a2:	2300      	movs	r3, #0
 80078a4:	633b      	str	r3, [r7, #48]	; 0x30
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	695b      	ldr	r3, [r3, #20]
 80078ac:	633b      	str	r3, [r7, #48]	; 0x30
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	699b      	ldr	r3, [r3, #24]
 80078b4:	633b      	str	r3, [r7, #48]	; 0x30
 80078b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078b8:	e160      	b.n	8007b7c <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d11d      	bne.n	80078fe <I2C_Master_ADDR+0x98>
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	691b      	ldr	r3, [r3, #16]
 80078c6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80078ca:	d118      	bne.n	80078fe <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80078cc:	2300      	movs	r3, #0
 80078ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	695b      	ldr	r3, [r3, #20]
 80078d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	699b      	ldr	r3, [r3, #24]
 80078de:	62fb      	str	r3, [r7, #44]	; 0x2c
 80078e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	681a      	ldr	r2, [r3, #0]
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80078f0:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078f6:	1c5a      	adds	r2, r3, #1
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	651a      	str	r2, [r3, #80]	; 0x50
 80078fc:	e13e      	b.n	8007b7c <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007902:	b29b      	uxth	r3, r3
 8007904:	2b00      	cmp	r3, #0
 8007906:	d113      	bne.n	8007930 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007908:	2300      	movs	r3, #0
 800790a:	62bb      	str	r3, [r7, #40]	; 0x28
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	695b      	ldr	r3, [r3, #20]
 8007912:	62bb      	str	r3, [r7, #40]	; 0x28
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	699b      	ldr	r3, [r3, #24]
 800791a:	62bb      	str	r3, [r7, #40]	; 0x28
 800791c:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	681a      	ldr	r2, [r3, #0]
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800792c:	601a      	str	r2, [r3, #0]
 800792e:	e115      	b.n	8007b5c <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007934:	b29b      	uxth	r3, r3
 8007936:	2b01      	cmp	r3, #1
 8007938:	f040 808a 	bne.w	8007a50 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800793c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800793e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007942:	d137      	bne.n	80079b4 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	681a      	ldr	r2, [r3, #0]
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007952:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	685b      	ldr	r3, [r3, #4]
 800795a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800795e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007962:	d113      	bne.n	800798c <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	681a      	ldr	r2, [r3, #0]
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007972:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007974:	2300      	movs	r3, #0
 8007976:	627b      	str	r3, [r7, #36]	; 0x24
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	695b      	ldr	r3, [r3, #20]
 800797e:	627b      	str	r3, [r7, #36]	; 0x24
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	699b      	ldr	r3, [r3, #24]
 8007986:	627b      	str	r3, [r7, #36]	; 0x24
 8007988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800798a:	e0e7      	b.n	8007b5c <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800798c:	2300      	movs	r3, #0
 800798e:	623b      	str	r3, [r7, #32]
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	695b      	ldr	r3, [r3, #20]
 8007996:	623b      	str	r3, [r7, #32]
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	699b      	ldr	r3, [r3, #24]
 800799e:	623b      	str	r3, [r7, #32]
 80079a0:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	681a      	ldr	r2, [r3, #0]
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80079b0:	601a      	str	r2, [r3, #0]
 80079b2:	e0d3      	b.n	8007b5c <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80079b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079b6:	2b08      	cmp	r3, #8
 80079b8:	d02e      	beq.n	8007a18 <I2C_Master_ADDR+0x1b2>
 80079ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079bc:	2b20      	cmp	r3, #32
 80079be:	d02b      	beq.n	8007a18 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80079c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079c2:	2b12      	cmp	r3, #18
 80079c4:	d102      	bne.n	80079cc <I2C_Master_ADDR+0x166>
 80079c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079c8:	2b01      	cmp	r3, #1
 80079ca:	d125      	bne.n	8007a18 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80079cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079ce:	2b04      	cmp	r3, #4
 80079d0:	d00e      	beq.n	80079f0 <I2C_Master_ADDR+0x18a>
 80079d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079d4:	2b02      	cmp	r3, #2
 80079d6:	d00b      	beq.n	80079f0 <I2C_Master_ADDR+0x18a>
 80079d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079da:	2b10      	cmp	r3, #16
 80079dc:	d008      	beq.n	80079f0 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	681a      	ldr	r2, [r3, #0]
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80079ec:	601a      	str	r2, [r3, #0]
 80079ee:	e007      	b.n	8007a00 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	681a      	ldr	r2, [r3, #0]
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80079fe:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a00:	2300      	movs	r3, #0
 8007a02:	61fb      	str	r3, [r7, #28]
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	695b      	ldr	r3, [r3, #20]
 8007a0a:	61fb      	str	r3, [r7, #28]
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	699b      	ldr	r3, [r3, #24]
 8007a12:	61fb      	str	r3, [r7, #28]
 8007a14:	69fb      	ldr	r3, [r7, #28]
 8007a16:	e0a1      	b.n	8007b5c <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	681a      	ldr	r2, [r3, #0]
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a26:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a28:	2300      	movs	r3, #0
 8007a2a:	61bb      	str	r3, [r7, #24]
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	695b      	ldr	r3, [r3, #20]
 8007a32:	61bb      	str	r3, [r7, #24]
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	699b      	ldr	r3, [r3, #24]
 8007a3a:	61bb      	str	r3, [r7, #24]
 8007a3c:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	681a      	ldr	r2, [r3, #0]
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007a4c:	601a      	str	r2, [r3, #0]
 8007a4e:	e085      	b.n	8007b5c <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a54:	b29b      	uxth	r3, r3
 8007a56:	2b02      	cmp	r3, #2
 8007a58:	d14d      	bne.n	8007af6 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007a5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a5c:	2b04      	cmp	r3, #4
 8007a5e:	d016      	beq.n	8007a8e <I2C_Master_ADDR+0x228>
 8007a60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a62:	2b02      	cmp	r3, #2
 8007a64:	d013      	beq.n	8007a8e <I2C_Master_ADDR+0x228>
 8007a66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a68:	2b10      	cmp	r3, #16
 8007a6a:	d010      	beq.n	8007a8e <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	681a      	ldr	r2, [r3, #0]
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a7a:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	681a      	ldr	r2, [r3, #0]
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007a8a:	601a      	str	r2, [r3, #0]
 8007a8c:	e007      	b.n	8007a9e <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	681a      	ldr	r2, [r3, #0]
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007a9c:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	685b      	ldr	r3, [r3, #4]
 8007aa4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007aa8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007aac:	d117      	bne.n	8007ade <I2C_Master_ADDR+0x278>
 8007aae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ab0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007ab4:	d00b      	beq.n	8007ace <I2C_Master_ADDR+0x268>
 8007ab6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ab8:	2b01      	cmp	r3, #1
 8007aba:	d008      	beq.n	8007ace <I2C_Master_ADDR+0x268>
 8007abc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007abe:	2b08      	cmp	r3, #8
 8007ac0:	d005      	beq.n	8007ace <I2C_Master_ADDR+0x268>
 8007ac2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ac4:	2b10      	cmp	r3, #16
 8007ac6:	d002      	beq.n	8007ace <I2C_Master_ADDR+0x268>
 8007ac8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007aca:	2b20      	cmp	r3, #32
 8007acc:	d107      	bne.n	8007ade <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	685a      	ldr	r2, [r3, #4]
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007adc:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007ade:	2300      	movs	r3, #0
 8007ae0:	617b      	str	r3, [r7, #20]
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	695b      	ldr	r3, [r3, #20]
 8007ae8:	617b      	str	r3, [r7, #20]
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	699b      	ldr	r3, [r3, #24]
 8007af0:	617b      	str	r3, [r7, #20]
 8007af2:	697b      	ldr	r3, [r7, #20]
 8007af4:	e032      	b.n	8007b5c <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	681a      	ldr	r2, [r3, #0]
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007b04:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	685b      	ldr	r3, [r3, #4]
 8007b0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007b10:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b14:	d117      	bne.n	8007b46 <I2C_Master_ADDR+0x2e0>
 8007b16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b18:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007b1c:	d00b      	beq.n	8007b36 <I2C_Master_ADDR+0x2d0>
 8007b1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b20:	2b01      	cmp	r3, #1
 8007b22:	d008      	beq.n	8007b36 <I2C_Master_ADDR+0x2d0>
 8007b24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b26:	2b08      	cmp	r3, #8
 8007b28:	d005      	beq.n	8007b36 <I2C_Master_ADDR+0x2d0>
 8007b2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b2c:	2b10      	cmp	r3, #16
 8007b2e:	d002      	beq.n	8007b36 <I2C_Master_ADDR+0x2d0>
 8007b30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b32:	2b20      	cmp	r3, #32
 8007b34:	d107      	bne.n	8007b46 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	685a      	ldr	r2, [r3, #4]
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007b44:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b46:	2300      	movs	r3, #0
 8007b48:	613b      	str	r3, [r7, #16]
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	695b      	ldr	r3, [r3, #20]
 8007b50:	613b      	str	r3, [r7, #16]
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	699b      	ldr	r3, [r3, #24]
 8007b58:	613b      	str	r3, [r7, #16]
 8007b5a:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2200      	movs	r2, #0
 8007b60:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8007b62:	e00b      	b.n	8007b7c <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b64:	2300      	movs	r3, #0
 8007b66:	60fb      	str	r3, [r7, #12]
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	695b      	ldr	r3, [r3, #20]
 8007b6e:	60fb      	str	r3, [r7, #12]
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	699b      	ldr	r3, [r3, #24]
 8007b76:	60fb      	str	r3, [r7, #12]
 8007b78:	68fb      	ldr	r3, [r7, #12]
}
 8007b7a:	e7ff      	b.n	8007b7c <I2C_Master_ADDR+0x316>
 8007b7c:	bf00      	nop
 8007b7e:	3744      	adds	r7, #68	; 0x44
 8007b80:	46bd      	mov	sp, r7
 8007b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b86:	4770      	bx	lr

08007b88 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b084      	sub	sp, #16
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b96:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b9c:	b29b      	uxth	r3, r3
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d02b      	beq.n	8007bfa <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ba6:	781a      	ldrb	r2, [r3, #0]
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bb2:	1c5a      	adds	r2, r3, #1
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bbc:	b29b      	uxth	r3, r3
 8007bbe:	3b01      	subs	r3, #1
 8007bc0:	b29a      	uxth	r2, r3
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bca:	b29b      	uxth	r3, r3
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d114      	bne.n	8007bfa <I2C_SlaveTransmit_TXE+0x72>
 8007bd0:	7bfb      	ldrb	r3, [r7, #15]
 8007bd2:	2b29      	cmp	r3, #41	; 0x29
 8007bd4:	d111      	bne.n	8007bfa <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	685a      	ldr	r2, [r3, #4]
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007be4:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2221      	movs	r2, #33	; 0x21
 8007bea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2228      	movs	r2, #40	; 0x28
 8007bf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007bf4:	6878      	ldr	r0, [r7, #4]
 8007bf6:	f7ff f9e7 	bl	8006fc8 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007bfa:	bf00      	nop
 8007bfc:	3710      	adds	r7, #16
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bd80      	pop	{r7, pc}

08007c02 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007c02:	b480      	push	{r7}
 8007c04:	b083      	sub	sp, #12
 8007c06:	af00      	add	r7, sp, #0
 8007c08:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c0e:	b29b      	uxth	r3, r3
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d011      	beq.n	8007c38 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c18:	781a      	ldrb	r2, [r3, #0]
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c24:	1c5a      	adds	r2, r3, #1
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c2e:	b29b      	uxth	r3, r3
 8007c30:	3b01      	subs	r3, #1
 8007c32:	b29a      	uxth	r2, r3
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8007c38:	bf00      	nop
 8007c3a:	370c      	adds	r7, #12
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c42:	4770      	bx	lr

08007c44 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b084      	sub	sp, #16
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c52:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c58:	b29b      	uxth	r3, r3
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d02c      	beq.n	8007cb8 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	691a      	ldr	r2, [r3, #16]
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c68:	b2d2      	uxtb	r2, r2
 8007c6a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c70:	1c5a      	adds	r2, r3, #1
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c7a:	b29b      	uxth	r3, r3
 8007c7c:	3b01      	subs	r3, #1
 8007c7e:	b29a      	uxth	r2, r3
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c88:	b29b      	uxth	r3, r3
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d114      	bne.n	8007cb8 <I2C_SlaveReceive_RXNE+0x74>
 8007c8e:	7bfb      	ldrb	r3, [r7, #15]
 8007c90:	2b2a      	cmp	r3, #42	; 0x2a
 8007c92:	d111      	bne.n	8007cb8 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	685a      	ldr	r2, [r3, #4]
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007ca2:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2222      	movs	r2, #34	; 0x22
 8007ca8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2228      	movs	r2, #40	; 0x28
 8007cae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007cb2:	6878      	ldr	r0, [r7, #4]
 8007cb4:	f7ff f992 	bl	8006fdc <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007cb8:	bf00      	nop
 8007cba:	3710      	adds	r7, #16
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	bd80      	pop	{r7, pc}

08007cc0 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	b083      	sub	sp, #12
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ccc:	b29b      	uxth	r3, r3
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d012      	beq.n	8007cf8 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	691a      	ldr	r2, [r3, #16]
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cdc:	b2d2      	uxtb	r2, r2
 8007cde:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ce4:	1c5a      	adds	r2, r3, #1
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cee:	b29b      	uxth	r3, r3
 8007cf0:	3b01      	subs	r3, #1
 8007cf2:	b29a      	uxth	r2, r3
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8007cf8:	bf00      	nop
 8007cfa:	370c      	adds	r7, #12
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d02:	4770      	bx	lr

08007d04 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b084      	sub	sp, #16
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
 8007d0c:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8007d0e:	2300      	movs	r3, #0
 8007d10:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d18:	b2db      	uxtb	r3, r3
 8007d1a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007d1e:	2b28      	cmp	r3, #40	; 0x28
 8007d20:	d127      	bne.n	8007d72 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	685a      	ldr	r2, [r3, #4]
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d30:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	089b      	lsrs	r3, r3, #2
 8007d36:	f003 0301 	and.w	r3, r3, #1
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d101      	bne.n	8007d42 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8007d3e:	2301      	movs	r3, #1
 8007d40:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	09db      	lsrs	r3, r3, #7
 8007d46:	f003 0301 	and.w	r3, r3, #1
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d103      	bne.n	8007d56 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	68db      	ldr	r3, [r3, #12]
 8007d52:	81bb      	strh	r3, [r7, #12]
 8007d54:	e002      	b.n	8007d5c <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	699b      	ldr	r3, [r3, #24]
 8007d5a:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8007d64:	89ba      	ldrh	r2, [r7, #12]
 8007d66:	7bfb      	ldrb	r3, [r7, #15]
 8007d68:	4619      	mov	r1, r3
 8007d6a:	6878      	ldr	r0, [r7, #4]
 8007d6c:	f7ff f940 	bl	8006ff0 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8007d70:	e00e      	b.n	8007d90 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d72:	2300      	movs	r3, #0
 8007d74:	60bb      	str	r3, [r7, #8]
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	695b      	ldr	r3, [r3, #20]
 8007d7c:	60bb      	str	r3, [r7, #8]
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	699b      	ldr	r3, [r3, #24]
 8007d84:	60bb      	str	r3, [r7, #8]
 8007d86:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8007d90:	bf00      	nop
 8007d92:	3710      	adds	r7, #16
 8007d94:	46bd      	mov	sp, r7
 8007d96:	bd80      	pop	{r7, pc}

08007d98 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b084      	sub	sp, #16
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007da6:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	685a      	ldr	r2, [r3, #4]
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007db6:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8007db8:	2300      	movs	r3, #0
 8007dba:	60bb      	str	r3, [r7, #8]
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	695b      	ldr	r3, [r3, #20]
 8007dc2:	60bb      	str	r3, [r7, #8]
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	681a      	ldr	r2, [r3, #0]
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	f042 0201 	orr.w	r2, r2, #1
 8007dd2:	601a      	str	r2, [r3, #0]
 8007dd4:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	681a      	ldr	r2, [r3, #0]
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007de4:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	685b      	ldr	r3, [r3, #4]
 8007dec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007df0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007df4:	d172      	bne.n	8007edc <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007df6:	7bfb      	ldrb	r3, [r7, #15]
 8007df8:	2b22      	cmp	r3, #34	; 0x22
 8007dfa:	d002      	beq.n	8007e02 <I2C_Slave_STOPF+0x6a>
 8007dfc:	7bfb      	ldrb	r3, [r7, #15]
 8007dfe:	2b2a      	cmp	r3, #42	; 0x2a
 8007e00:	d135      	bne.n	8007e6e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	685b      	ldr	r3, [r3, #4]
 8007e0a:	b29a      	uxth	r2, r3
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e14:	b29b      	uxth	r3, r3
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d005      	beq.n	8007e26 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e1e:	f043 0204 	orr.w	r2, r3, #4
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	685a      	ldr	r2, [r3, #4]
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007e34:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	f7fd ff6a 	bl	8005d14 <HAL_DMA_GetState>
 8007e40:	4603      	mov	r3, r0
 8007e42:	2b01      	cmp	r3, #1
 8007e44:	d049      	beq.n	8007eda <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e4a:	4a69      	ldr	r2, [pc, #420]	; (8007ff0 <I2C_Slave_STOPF+0x258>)
 8007e4c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e52:	4618      	mov	r0, r3
 8007e54:	f7fd fdb2 	bl	80059bc <HAL_DMA_Abort_IT>
 8007e58:	4603      	mov	r3, r0
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d03d      	beq.n	8007eda <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e64:	687a      	ldr	r2, [r7, #4]
 8007e66:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007e68:	4610      	mov	r0, r2
 8007e6a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007e6c:	e035      	b.n	8007eda <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	685b      	ldr	r3, [r3, #4]
 8007e76:	b29a      	uxth	r2, r3
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e80:	b29b      	uxth	r3, r3
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d005      	beq.n	8007e92 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e8a:	f043 0204 	orr.w	r2, r3, #4
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	685a      	ldr	r2, [r3, #4]
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007ea0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	f7fd ff34 	bl	8005d14 <HAL_DMA_GetState>
 8007eac:	4603      	mov	r3, r0
 8007eae:	2b01      	cmp	r3, #1
 8007eb0:	d014      	beq.n	8007edc <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007eb6:	4a4e      	ldr	r2, [pc, #312]	; (8007ff0 <I2C_Slave_STOPF+0x258>)
 8007eb8:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	f7fd fd7c 	bl	80059bc <HAL_DMA_Abort_IT>
 8007ec4:	4603      	mov	r3, r0
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d008      	beq.n	8007edc <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ece:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ed0:	687a      	ldr	r2, [r7, #4]
 8007ed2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007ed4:	4610      	mov	r0, r2
 8007ed6:	4798      	blx	r3
 8007ed8:	e000      	b.n	8007edc <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007eda:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ee0:	b29b      	uxth	r3, r3
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d03e      	beq.n	8007f64 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	695b      	ldr	r3, [r3, #20]
 8007eec:	f003 0304 	and.w	r3, r3, #4
 8007ef0:	2b04      	cmp	r3, #4
 8007ef2:	d112      	bne.n	8007f1a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	691a      	ldr	r2, [r3, #16]
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007efe:	b2d2      	uxtb	r2, r2
 8007f00:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f06:	1c5a      	adds	r2, r3, #1
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f10:	b29b      	uxth	r3, r3
 8007f12:	3b01      	subs	r3, #1
 8007f14:	b29a      	uxth	r2, r3
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	695b      	ldr	r3, [r3, #20]
 8007f20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f24:	2b40      	cmp	r3, #64	; 0x40
 8007f26:	d112      	bne.n	8007f4e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	691a      	ldr	r2, [r3, #16]
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f32:	b2d2      	uxtb	r2, r2
 8007f34:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f3a:	1c5a      	adds	r2, r3, #1
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f44:	b29b      	uxth	r3, r3
 8007f46:	3b01      	subs	r3, #1
 8007f48:	b29a      	uxth	r2, r3
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f52:	b29b      	uxth	r3, r3
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d005      	beq.n	8007f64 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f5c:	f043 0204 	orr.w	r2, r3, #4
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d003      	beq.n	8007f74 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8007f6c:	6878      	ldr	r0, [r7, #4]
 8007f6e:	f000 f8b3 	bl	80080d8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8007f72:	e039      	b.n	8007fe8 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007f74:	7bfb      	ldrb	r3, [r7, #15]
 8007f76:	2b2a      	cmp	r3, #42	; 0x2a
 8007f78:	d109      	bne.n	8007f8e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2228      	movs	r2, #40	; 0x28
 8007f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007f88:	6878      	ldr	r0, [r7, #4]
 8007f8a:	f7ff f827 	bl	8006fdc <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f94:	b2db      	uxtb	r3, r3
 8007f96:	2b28      	cmp	r3, #40	; 0x28
 8007f98:	d111      	bne.n	8007fbe <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	4a15      	ldr	r2, [pc, #84]	; (8007ff4 <I2C_Slave_STOPF+0x25c>)
 8007f9e:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	2220      	movs	r2, #32
 8007faa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f7ff f828 	bl	800700c <HAL_I2C_ListenCpltCallback>
}
 8007fbc:	e014      	b.n	8007fe8 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fc2:	2b22      	cmp	r3, #34	; 0x22
 8007fc4:	d002      	beq.n	8007fcc <I2C_Slave_STOPF+0x234>
 8007fc6:	7bfb      	ldrb	r3, [r7, #15]
 8007fc8:	2b22      	cmp	r3, #34	; 0x22
 8007fca:	d10d      	bne.n	8007fe8 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2200      	movs	r2, #0
 8007fd0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	2220      	movs	r2, #32
 8007fd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	2200      	movs	r2, #0
 8007fde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007fe2:	6878      	ldr	r0, [r7, #4]
 8007fe4:	f7fe fffa 	bl	8006fdc <HAL_I2C_SlaveRxCpltCallback>
}
 8007fe8:	bf00      	nop
 8007fea:	3710      	adds	r7, #16
 8007fec:	46bd      	mov	sp, r7
 8007fee:	bd80      	pop	{r7, pc}
 8007ff0:	08008605 	.word	0x08008605
 8007ff4:	ffff0000 	.word	0xffff0000

08007ff8 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b084      	sub	sp, #16
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008006:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800800c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	2b08      	cmp	r3, #8
 8008012:	d002      	beq.n	800801a <I2C_Slave_AF+0x22>
 8008014:	68bb      	ldr	r3, [r7, #8]
 8008016:	2b20      	cmp	r3, #32
 8008018:	d129      	bne.n	800806e <I2C_Slave_AF+0x76>
 800801a:	7bfb      	ldrb	r3, [r7, #15]
 800801c:	2b28      	cmp	r3, #40	; 0x28
 800801e:	d126      	bne.n	800806e <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	4a2c      	ldr	r2, [pc, #176]	; (80080d4 <I2C_Slave_AF+0xdc>)
 8008024:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	685a      	ldr	r2, [r3, #4]
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008034:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800803e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	681a      	ldr	r2, [r3, #0]
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800804e:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2200      	movs	r2, #0
 8008054:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	2220      	movs	r2, #32
 800805a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2200      	movs	r2, #0
 8008062:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8008066:	6878      	ldr	r0, [r7, #4]
 8008068:	f7fe ffd0 	bl	800700c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 800806c:	e02e      	b.n	80080cc <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800806e:	7bfb      	ldrb	r3, [r7, #15]
 8008070:	2b21      	cmp	r3, #33	; 0x21
 8008072:	d126      	bne.n	80080c2 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	4a17      	ldr	r2, [pc, #92]	; (80080d4 <I2C_Slave_AF+0xdc>)
 8008078:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2221      	movs	r2, #33	; 0x21
 800807e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2220      	movs	r2, #32
 8008084:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2200      	movs	r2, #0
 800808c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	685a      	ldr	r2, [r3, #4]
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800809e:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80080a8:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	681a      	ldr	r2, [r3, #0]
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80080b8:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80080ba:	6878      	ldr	r0, [r7, #4]
 80080bc:	f7fe ff84 	bl	8006fc8 <HAL_I2C_SlaveTxCpltCallback>
}
 80080c0:	e004      	b.n	80080cc <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80080ca:	615a      	str	r2, [r3, #20]
}
 80080cc:	bf00      	nop
 80080ce:	3710      	adds	r7, #16
 80080d0:	46bd      	mov	sp, r7
 80080d2:	bd80      	pop	{r7, pc}
 80080d4:	ffff0000 	.word	0xffff0000

080080d8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b084      	sub	sp, #16
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80080e6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80080ee:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80080f0:	7bbb      	ldrb	r3, [r7, #14]
 80080f2:	2b10      	cmp	r3, #16
 80080f4:	d002      	beq.n	80080fc <I2C_ITError+0x24>
 80080f6:	7bbb      	ldrb	r3, [r7, #14]
 80080f8:	2b40      	cmp	r3, #64	; 0x40
 80080fa:	d10a      	bne.n	8008112 <I2C_ITError+0x3a>
 80080fc:	7bfb      	ldrb	r3, [r7, #15]
 80080fe:	2b22      	cmp	r3, #34	; 0x22
 8008100:	d107      	bne.n	8008112 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	681a      	ldr	r2, [r3, #0]
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008110:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008112:	7bfb      	ldrb	r3, [r7, #15]
 8008114:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008118:	2b28      	cmp	r3, #40	; 0x28
 800811a:	d107      	bne.n	800812c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	2200      	movs	r2, #0
 8008120:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	2228      	movs	r2, #40	; 0x28
 8008126:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800812a:	e015      	b.n	8008158 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	685b      	ldr	r3, [r3, #4]
 8008132:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008136:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800813a:	d00a      	beq.n	8008152 <I2C_ITError+0x7a>
 800813c:	7bfb      	ldrb	r3, [r7, #15]
 800813e:	2b60      	cmp	r3, #96	; 0x60
 8008140:	d007      	beq.n	8008152 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	2220      	movs	r2, #32
 8008146:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2200      	movs	r2, #0
 800814e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2200      	movs	r2, #0
 8008156:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	685b      	ldr	r3, [r3, #4]
 800815e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008162:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008166:	d162      	bne.n	800822e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	685a      	ldr	r2, [r3, #4]
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008176:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800817c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008180:	b2db      	uxtb	r3, r3
 8008182:	2b01      	cmp	r3, #1
 8008184:	d020      	beq.n	80081c8 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800818a:	4a6a      	ldr	r2, [pc, #424]	; (8008334 <I2C_ITError+0x25c>)
 800818c:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008192:	4618      	mov	r0, r3
 8008194:	f7fd fc12 	bl	80059bc <HAL_DMA_Abort_IT>
 8008198:	4603      	mov	r3, r0
 800819a:	2b00      	cmp	r3, #0
 800819c:	f000 8089 	beq.w	80082b2 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	681a      	ldr	r2, [r3, #0]
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f022 0201 	bic.w	r2, r2, #1
 80081ae:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2220      	movs	r2, #32
 80081b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081be:	687a      	ldr	r2, [r7, #4]
 80081c0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80081c2:	4610      	mov	r0, r2
 80081c4:	4798      	blx	r3
 80081c6:	e074      	b.n	80082b2 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081cc:	4a59      	ldr	r2, [pc, #356]	; (8008334 <I2C_ITError+0x25c>)
 80081ce:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081d4:	4618      	mov	r0, r3
 80081d6:	f7fd fbf1 	bl	80059bc <HAL_DMA_Abort_IT>
 80081da:	4603      	mov	r3, r0
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d068      	beq.n	80082b2 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	695b      	ldr	r3, [r3, #20]
 80081e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081ea:	2b40      	cmp	r3, #64	; 0x40
 80081ec:	d10b      	bne.n	8008206 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	691a      	ldr	r2, [r3, #16]
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081f8:	b2d2      	uxtb	r2, r2
 80081fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008200:	1c5a      	adds	r2, r3, #1
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	681a      	ldr	r2, [r3, #0]
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f022 0201 	bic.w	r2, r2, #1
 8008214:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2220      	movs	r2, #32
 800821a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008222:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008224:	687a      	ldr	r2, [r7, #4]
 8008226:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008228:	4610      	mov	r0, r2
 800822a:	4798      	blx	r3
 800822c:	e041      	b.n	80082b2 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008234:	b2db      	uxtb	r3, r3
 8008236:	2b60      	cmp	r3, #96	; 0x60
 8008238:	d125      	bne.n	8008286 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	2220      	movs	r2, #32
 800823e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2200      	movs	r2, #0
 8008246:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	695b      	ldr	r3, [r3, #20]
 800824e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008252:	2b40      	cmp	r3, #64	; 0x40
 8008254:	d10b      	bne.n	800826e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	691a      	ldr	r2, [r3, #16]
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008260:	b2d2      	uxtb	r2, r2
 8008262:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008268:	1c5a      	adds	r2, r3, #1
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	681a      	ldr	r2, [r3, #0]
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	f022 0201 	bic.w	r2, r2, #1
 800827c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800827e:	6878      	ldr	r0, [r7, #4]
 8008280:	f7fe feec 	bl	800705c <HAL_I2C_AbortCpltCallback>
 8008284:	e015      	b.n	80082b2 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	695b      	ldr	r3, [r3, #20]
 800828c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008290:	2b40      	cmp	r3, #64	; 0x40
 8008292:	d10b      	bne.n	80082ac <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	691a      	ldr	r2, [r3, #16]
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800829e:	b2d2      	uxtb	r2, r2
 80082a0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082a6:	1c5a      	adds	r2, r3, #1
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80082ac:	6878      	ldr	r0, [r7, #4]
 80082ae:	f7fe fecb 	bl	8007048 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082b6:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80082b8:	68bb      	ldr	r3, [r7, #8]
 80082ba:	f003 0301 	and.w	r3, r3, #1
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d10e      	bne.n	80082e0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80082c2:	68bb      	ldr	r3, [r7, #8]
 80082c4:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d109      	bne.n	80082e0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80082cc:	68bb      	ldr	r3, [r7, #8]
 80082ce:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d104      	bne.n	80082e0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80082d6:	68bb      	ldr	r3, [r7, #8]
 80082d8:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d007      	beq.n	80082f0 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	685a      	ldr	r2, [r3, #4]
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80082ee:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80082f6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082fc:	f003 0304 	and.w	r3, r3, #4
 8008300:	2b04      	cmp	r3, #4
 8008302:	d113      	bne.n	800832c <I2C_ITError+0x254>
 8008304:	7bfb      	ldrb	r3, [r7, #15]
 8008306:	2b28      	cmp	r3, #40	; 0x28
 8008308:	d110      	bne.n	800832c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	4a0a      	ldr	r2, [pc, #40]	; (8008338 <I2C_ITError+0x260>)
 800830e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2200      	movs	r2, #0
 8008314:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2220      	movs	r2, #32
 800831a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2200      	movs	r2, #0
 8008322:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8008326:	6878      	ldr	r0, [r7, #4]
 8008328:	f7fe fe70 	bl	800700c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800832c:	bf00      	nop
 800832e:	3710      	adds	r7, #16
 8008330:	46bd      	mov	sp, r7
 8008332:	bd80      	pop	{r7, pc}
 8008334:	08008605 	.word	0x08008605
 8008338:	ffff0000 	.word	0xffff0000

0800833c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b088      	sub	sp, #32
 8008340:	af02      	add	r7, sp, #8
 8008342:	60f8      	str	r0, [r7, #12]
 8008344:	607a      	str	r2, [r7, #4]
 8008346:	603b      	str	r3, [r7, #0]
 8008348:	460b      	mov	r3, r1
 800834a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008350:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	681a      	ldr	r2, [r3, #0]
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008360:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8008362:	697b      	ldr	r3, [r7, #20]
 8008364:	2b08      	cmp	r3, #8
 8008366:	d006      	beq.n	8008376 <I2C_MasterRequestRead+0x3a>
 8008368:	697b      	ldr	r3, [r7, #20]
 800836a:	2b01      	cmp	r3, #1
 800836c:	d003      	beq.n	8008376 <I2C_MasterRequestRead+0x3a>
 800836e:	697b      	ldr	r3, [r7, #20]
 8008370:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008374:	d108      	bne.n	8008388 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	681a      	ldr	r2, [r3, #0]
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008384:	601a      	str	r2, [r3, #0]
 8008386:	e00b      	b.n	80083a0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800838c:	2b11      	cmp	r3, #17
 800838e:	d107      	bne.n	80083a0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	681a      	ldr	r2, [r3, #0]
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800839e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80083a0:	683b      	ldr	r3, [r7, #0]
 80083a2:	9300      	str	r3, [sp, #0]
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2200      	movs	r2, #0
 80083a8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80083ac:	68f8      	ldr	r0, [r7, #12]
 80083ae:	f000 f9d1 	bl	8008754 <I2C_WaitOnFlagUntilTimeout>
 80083b2:	4603      	mov	r3, r0
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d00d      	beq.n	80083d4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80083c6:	d103      	bne.n	80083d0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80083ce:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80083d0:	2303      	movs	r3, #3
 80083d2:	e079      	b.n	80084c8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	691b      	ldr	r3, [r3, #16]
 80083d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80083dc:	d108      	bne.n	80083f0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80083de:	897b      	ldrh	r3, [r7, #10]
 80083e0:	b2db      	uxtb	r3, r3
 80083e2:	f043 0301 	orr.w	r3, r3, #1
 80083e6:	b2da      	uxtb	r2, r3
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	611a      	str	r2, [r3, #16]
 80083ee:	e05f      	b.n	80084b0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80083f0:	897b      	ldrh	r3, [r7, #10]
 80083f2:	11db      	asrs	r3, r3, #7
 80083f4:	b2db      	uxtb	r3, r3
 80083f6:	f003 0306 	and.w	r3, r3, #6
 80083fa:	b2db      	uxtb	r3, r3
 80083fc:	f063 030f 	orn	r3, r3, #15
 8008400:	b2da      	uxtb	r2, r3
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008408:	683b      	ldr	r3, [r7, #0]
 800840a:	687a      	ldr	r2, [r7, #4]
 800840c:	4930      	ldr	r1, [pc, #192]	; (80084d0 <I2C_MasterRequestRead+0x194>)
 800840e:	68f8      	ldr	r0, [r7, #12]
 8008410:	f000 f9f7 	bl	8008802 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008414:	4603      	mov	r3, r0
 8008416:	2b00      	cmp	r3, #0
 8008418:	d001      	beq.n	800841e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800841a:	2301      	movs	r3, #1
 800841c:	e054      	b.n	80084c8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800841e:	897b      	ldrh	r3, [r7, #10]
 8008420:	b2da      	uxtb	r2, r3
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008428:	683b      	ldr	r3, [r7, #0]
 800842a:	687a      	ldr	r2, [r7, #4]
 800842c:	4929      	ldr	r1, [pc, #164]	; (80084d4 <I2C_MasterRequestRead+0x198>)
 800842e:	68f8      	ldr	r0, [r7, #12]
 8008430:	f000 f9e7 	bl	8008802 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008434:	4603      	mov	r3, r0
 8008436:	2b00      	cmp	r3, #0
 8008438:	d001      	beq.n	800843e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800843a:	2301      	movs	r3, #1
 800843c:	e044      	b.n	80084c8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800843e:	2300      	movs	r3, #0
 8008440:	613b      	str	r3, [r7, #16]
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	695b      	ldr	r3, [r3, #20]
 8008448:	613b      	str	r3, [r7, #16]
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	699b      	ldr	r3, [r3, #24]
 8008450:	613b      	str	r3, [r7, #16]
 8008452:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	681a      	ldr	r2, [r3, #0]
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008462:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008464:	683b      	ldr	r3, [r7, #0]
 8008466:	9300      	str	r3, [sp, #0]
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2200      	movs	r2, #0
 800846c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008470:	68f8      	ldr	r0, [r7, #12]
 8008472:	f000 f96f 	bl	8008754 <I2C_WaitOnFlagUntilTimeout>
 8008476:	4603      	mov	r3, r0
 8008478:	2b00      	cmp	r3, #0
 800847a:	d00d      	beq.n	8008498 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008486:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800848a:	d103      	bne.n	8008494 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008492:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8008494:	2303      	movs	r3, #3
 8008496:	e017      	b.n	80084c8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8008498:	897b      	ldrh	r3, [r7, #10]
 800849a:	11db      	asrs	r3, r3, #7
 800849c:	b2db      	uxtb	r3, r3
 800849e:	f003 0306 	and.w	r3, r3, #6
 80084a2:	b2db      	uxtb	r3, r3
 80084a4:	f063 030e 	orn	r3, r3, #14
 80084a8:	b2da      	uxtb	r2, r3
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80084b0:	683b      	ldr	r3, [r7, #0]
 80084b2:	687a      	ldr	r2, [r7, #4]
 80084b4:	4907      	ldr	r1, [pc, #28]	; (80084d4 <I2C_MasterRequestRead+0x198>)
 80084b6:	68f8      	ldr	r0, [r7, #12]
 80084b8:	f000 f9a3 	bl	8008802 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80084bc:	4603      	mov	r3, r0
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d001      	beq.n	80084c6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80084c2:	2301      	movs	r3, #1
 80084c4:	e000      	b.n	80084c8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80084c6:	2300      	movs	r3, #0
}
 80084c8:	4618      	mov	r0, r3
 80084ca:	3718      	adds	r7, #24
 80084cc:	46bd      	mov	sp, r7
 80084ce:	bd80      	pop	{r7, pc}
 80084d0:	00010008 	.word	0x00010008
 80084d4:	00010002 	.word	0x00010002

080084d8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b088      	sub	sp, #32
 80084dc:	af02      	add	r7, sp, #8
 80084de:	60f8      	str	r0, [r7, #12]
 80084e0:	4608      	mov	r0, r1
 80084e2:	4611      	mov	r1, r2
 80084e4:	461a      	mov	r2, r3
 80084e6:	4603      	mov	r3, r0
 80084e8:	817b      	strh	r3, [r7, #10]
 80084ea:	460b      	mov	r3, r1
 80084ec:	813b      	strh	r3, [r7, #8]
 80084ee:	4613      	mov	r3, r2
 80084f0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	681a      	ldr	r2, [r3, #0]
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008500:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008504:	9300      	str	r3, [sp, #0]
 8008506:	6a3b      	ldr	r3, [r7, #32]
 8008508:	2200      	movs	r2, #0
 800850a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800850e:	68f8      	ldr	r0, [r7, #12]
 8008510:	f000 f920 	bl	8008754 <I2C_WaitOnFlagUntilTimeout>
 8008514:	4603      	mov	r3, r0
 8008516:	2b00      	cmp	r3, #0
 8008518:	d00d      	beq.n	8008536 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008524:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008528:	d103      	bne.n	8008532 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008530:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008532:	2303      	movs	r3, #3
 8008534:	e05f      	b.n	80085f6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008536:	897b      	ldrh	r3, [r7, #10]
 8008538:	b2db      	uxtb	r3, r3
 800853a:	461a      	mov	r2, r3
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008544:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008548:	6a3a      	ldr	r2, [r7, #32]
 800854a:	492d      	ldr	r1, [pc, #180]	; (8008600 <I2C_RequestMemoryWrite+0x128>)
 800854c:	68f8      	ldr	r0, [r7, #12]
 800854e:	f000 f958 	bl	8008802 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008552:	4603      	mov	r3, r0
 8008554:	2b00      	cmp	r3, #0
 8008556:	d001      	beq.n	800855c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8008558:	2301      	movs	r3, #1
 800855a:	e04c      	b.n	80085f6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800855c:	2300      	movs	r3, #0
 800855e:	617b      	str	r3, [r7, #20]
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	695b      	ldr	r3, [r3, #20]
 8008566:	617b      	str	r3, [r7, #20]
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	699b      	ldr	r3, [r3, #24]
 800856e:	617b      	str	r3, [r7, #20]
 8008570:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008572:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008574:	6a39      	ldr	r1, [r7, #32]
 8008576:	68f8      	ldr	r0, [r7, #12]
 8008578:	f000 f9c2 	bl	8008900 <I2C_WaitOnTXEFlagUntilTimeout>
 800857c:	4603      	mov	r3, r0
 800857e:	2b00      	cmp	r3, #0
 8008580:	d00d      	beq.n	800859e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008586:	2b04      	cmp	r3, #4
 8008588:	d107      	bne.n	800859a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	681a      	ldr	r2, [r3, #0]
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008598:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800859a:	2301      	movs	r3, #1
 800859c:	e02b      	b.n	80085f6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800859e:	88fb      	ldrh	r3, [r7, #6]
 80085a0:	2b01      	cmp	r3, #1
 80085a2:	d105      	bne.n	80085b0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80085a4:	893b      	ldrh	r3, [r7, #8]
 80085a6:	b2da      	uxtb	r2, r3
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	611a      	str	r2, [r3, #16]
 80085ae:	e021      	b.n	80085f4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80085b0:	893b      	ldrh	r3, [r7, #8]
 80085b2:	0a1b      	lsrs	r3, r3, #8
 80085b4:	b29b      	uxth	r3, r3
 80085b6:	b2da      	uxtb	r2, r3
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80085be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80085c0:	6a39      	ldr	r1, [r7, #32]
 80085c2:	68f8      	ldr	r0, [r7, #12]
 80085c4:	f000 f99c 	bl	8008900 <I2C_WaitOnTXEFlagUntilTimeout>
 80085c8:	4603      	mov	r3, r0
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d00d      	beq.n	80085ea <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085d2:	2b04      	cmp	r3, #4
 80085d4:	d107      	bne.n	80085e6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	681a      	ldr	r2, [r3, #0]
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80085e4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80085e6:	2301      	movs	r3, #1
 80085e8:	e005      	b.n	80085f6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80085ea:	893b      	ldrh	r3, [r7, #8]
 80085ec:	b2da      	uxtb	r2, r3
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80085f4:	2300      	movs	r3, #0
}
 80085f6:	4618      	mov	r0, r3
 80085f8:	3718      	adds	r7, #24
 80085fa:	46bd      	mov	sp, r7
 80085fc:	bd80      	pop	{r7, pc}
 80085fe:	bf00      	nop
 8008600:	00010002 	.word	0x00010002

08008604 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8008604:	b580      	push	{r7, lr}
 8008606:	b086      	sub	sp, #24
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800860c:	2300      	movs	r3, #0
 800860e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008614:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008616:	697b      	ldr	r3, [r7, #20]
 8008618:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800861c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800861e:	4b4b      	ldr	r3, [pc, #300]	; (800874c <I2C_DMAAbort+0x148>)
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	08db      	lsrs	r3, r3, #3
 8008624:	4a4a      	ldr	r2, [pc, #296]	; (8008750 <I2C_DMAAbort+0x14c>)
 8008626:	fba2 2303 	umull	r2, r3, r2, r3
 800862a:	0a1a      	lsrs	r2, r3, #8
 800862c:	4613      	mov	r3, r2
 800862e:	009b      	lsls	r3, r3, #2
 8008630:	4413      	add	r3, r2
 8008632:	00da      	lsls	r2, r3, #3
 8008634:	1ad3      	subs	r3, r2, r3
 8008636:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d106      	bne.n	800864c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800863e:	697b      	ldr	r3, [r7, #20]
 8008640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008642:	f043 0220 	orr.w	r2, r3, #32
 8008646:	697b      	ldr	r3, [r7, #20]
 8008648:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800864a:	e00a      	b.n	8008662 <I2C_DMAAbort+0x5e>
    }
    count--;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	3b01      	subs	r3, #1
 8008650:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8008652:	697b      	ldr	r3, [r7, #20]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800865c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008660:	d0ea      	beq.n	8008638 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8008662:	697b      	ldr	r3, [r7, #20]
 8008664:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008666:	2b00      	cmp	r3, #0
 8008668:	d003      	beq.n	8008672 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800866a:	697b      	ldr	r3, [r7, #20]
 800866c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800866e:	2200      	movs	r2, #0
 8008670:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8008672:	697b      	ldr	r3, [r7, #20]
 8008674:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008676:	2b00      	cmp	r3, #0
 8008678:	d003      	beq.n	8008682 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800867a:	697b      	ldr	r3, [r7, #20]
 800867c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800867e:	2200      	movs	r2, #0
 8008680:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008682:	697b      	ldr	r3, [r7, #20]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	681a      	ldr	r2, [r3, #0]
 8008688:	697b      	ldr	r3, [r7, #20]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008690:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8008692:	697b      	ldr	r3, [r7, #20]
 8008694:	2200      	movs	r2, #0
 8008696:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8008698:	697b      	ldr	r3, [r7, #20]
 800869a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800869c:	2b00      	cmp	r3, #0
 800869e:	d003      	beq.n	80086a8 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80086a0:	697b      	ldr	r3, [r7, #20]
 80086a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086a4:	2200      	movs	r2, #0
 80086a6:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 80086a8:	697b      	ldr	r3, [r7, #20]
 80086aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d003      	beq.n	80086b8 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80086b0:	697b      	ldr	r3, [r7, #20]
 80086b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086b4:	2200      	movs	r2, #0
 80086b6:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80086b8:	697b      	ldr	r3, [r7, #20]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	681a      	ldr	r2, [r3, #0]
 80086be:	697b      	ldr	r3, [r7, #20]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f022 0201 	bic.w	r2, r2, #1
 80086c6:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80086c8:	697b      	ldr	r3, [r7, #20]
 80086ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086ce:	b2db      	uxtb	r3, r3
 80086d0:	2b60      	cmp	r3, #96	; 0x60
 80086d2:	d10e      	bne.n	80086f2 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80086d4:	697b      	ldr	r3, [r7, #20]
 80086d6:	2220      	movs	r2, #32
 80086d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80086dc:	697b      	ldr	r3, [r7, #20]
 80086de:	2200      	movs	r2, #0
 80086e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80086e4:	697b      	ldr	r3, [r7, #20]
 80086e6:	2200      	movs	r2, #0
 80086e8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80086ea:	6978      	ldr	r0, [r7, #20]
 80086ec:	f7fe fcb6 	bl	800705c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80086f0:	e027      	b.n	8008742 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80086f2:	7cfb      	ldrb	r3, [r7, #19]
 80086f4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80086f8:	2b28      	cmp	r3, #40	; 0x28
 80086fa:	d117      	bne.n	800872c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80086fc:	697b      	ldr	r3, [r7, #20]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	681a      	ldr	r2, [r3, #0]
 8008702:	697b      	ldr	r3, [r7, #20]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f042 0201 	orr.w	r2, r2, #1
 800870a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800870c:	697b      	ldr	r3, [r7, #20]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	681a      	ldr	r2, [r3, #0]
 8008712:	697b      	ldr	r3, [r7, #20]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800871a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800871c:	697b      	ldr	r3, [r7, #20]
 800871e:	2200      	movs	r2, #0
 8008720:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008722:	697b      	ldr	r3, [r7, #20]
 8008724:	2228      	movs	r2, #40	; 0x28
 8008726:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800872a:	e007      	b.n	800873c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800872c:	697b      	ldr	r3, [r7, #20]
 800872e:	2220      	movs	r2, #32
 8008730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008734:	697b      	ldr	r3, [r7, #20]
 8008736:	2200      	movs	r2, #0
 8008738:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800873c:	6978      	ldr	r0, [r7, #20]
 800873e:	f7fe fc83 	bl	8007048 <HAL_I2C_ErrorCallback>
}
 8008742:	bf00      	nop
 8008744:	3718      	adds	r7, #24
 8008746:	46bd      	mov	sp, r7
 8008748:	bd80      	pop	{r7, pc}
 800874a:	bf00      	nop
 800874c:	2000028c 	.word	0x2000028c
 8008750:	14f8b589 	.word	0x14f8b589

08008754 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008754:	b580      	push	{r7, lr}
 8008756:	b084      	sub	sp, #16
 8008758:	af00      	add	r7, sp, #0
 800875a:	60f8      	str	r0, [r7, #12]
 800875c:	60b9      	str	r1, [r7, #8]
 800875e:	603b      	str	r3, [r7, #0]
 8008760:	4613      	mov	r3, r2
 8008762:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008764:	e025      	b.n	80087b2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800876c:	d021      	beq.n	80087b2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800876e:	f7fc fa8f 	bl	8004c90 <HAL_GetTick>
 8008772:	4602      	mov	r2, r0
 8008774:	69bb      	ldr	r3, [r7, #24]
 8008776:	1ad3      	subs	r3, r2, r3
 8008778:	683a      	ldr	r2, [r7, #0]
 800877a:	429a      	cmp	r2, r3
 800877c:	d302      	bcc.n	8008784 <I2C_WaitOnFlagUntilTimeout+0x30>
 800877e:	683b      	ldr	r3, [r7, #0]
 8008780:	2b00      	cmp	r3, #0
 8008782:	d116      	bne.n	80087b2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	2200      	movs	r2, #0
 8008788:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	2220      	movs	r2, #32
 800878e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	2200      	movs	r2, #0
 8008796:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800879e:	f043 0220 	orr.w	r2, r3, #32
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	2200      	movs	r2, #0
 80087aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80087ae:	2301      	movs	r3, #1
 80087b0:	e023      	b.n	80087fa <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80087b2:	68bb      	ldr	r3, [r7, #8]
 80087b4:	0c1b      	lsrs	r3, r3, #16
 80087b6:	b2db      	uxtb	r3, r3
 80087b8:	2b01      	cmp	r3, #1
 80087ba:	d10d      	bne.n	80087d8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	695b      	ldr	r3, [r3, #20]
 80087c2:	43da      	mvns	r2, r3
 80087c4:	68bb      	ldr	r3, [r7, #8]
 80087c6:	4013      	ands	r3, r2
 80087c8:	b29b      	uxth	r3, r3
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	bf0c      	ite	eq
 80087ce:	2301      	moveq	r3, #1
 80087d0:	2300      	movne	r3, #0
 80087d2:	b2db      	uxtb	r3, r3
 80087d4:	461a      	mov	r2, r3
 80087d6:	e00c      	b.n	80087f2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	699b      	ldr	r3, [r3, #24]
 80087de:	43da      	mvns	r2, r3
 80087e0:	68bb      	ldr	r3, [r7, #8]
 80087e2:	4013      	ands	r3, r2
 80087e4:	b29b      	uxth	r3, r3
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	bf0c      	ite	eq
 80087ea:	2301      	moveq	r3, #1
 80087ec:	2300      	movne	r3, #0
 80087ee:	b2db      	uxtb	r3, r3
 80087f0:	461a      	mov	r2, r3
 80087f2:	79fb      	ldrb	r3, [r7, #7]
 80087f4:	429a      	cmp	r2, r3
 80087f6:	d0b6      	beq.n	8008766 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80087f8:	2300      	movs	r3, #0
}
 80087fa:	4618      	mov	r0, r3
 80087fc:	3710      	adds	r7, #16
 80087fe:	46bd      	mov	sp, r7
 8008800:	bd80      	pop	{r7, pc}

08008802 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008802:	b580      	push	{r7, lr}
 8008804:	b084      	sub	sp, #16
 8008806:	af00      	add	r7, sp, #0
 8008808:	60f8      	str	r0, [r7, #12]
 800880a:	60b9      	str	r1, [r7, #8]
 800880c:	607a      	str	r2, [r7, #4]
 800880e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008810:	e051      	b.n	80088b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	695b      	ldr	r3, [r3, #20]
 8008818:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800881c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008820:	d123      	bne.n	800886a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	681a      	ldr	r2, [r3, #0]
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008830:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800883a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	2200      	movs	r2, #0
 8008840:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	2220      	movs	r2, #32
 8008846:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	2200      	movs	r2, #0
 800884e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008856:	f043 0204 	orr.w	r2, r3, #4
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	2200      	movs	r2, #0
 8008862:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008866:	2301      	movs	r3, #1
 8008868:	e046      	b.n	80088f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008870:	d021      	beq.n	80088b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008872:	f7fc fa0d 	bl	8004c90 <HAL_GetTick>
 8008876:	4602      	mov	r2, r0
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	1ad3      	subs	r3, r2, r3
 800887c:	687a      	ldr	r2, [r7, #4]
 800887e:	429a      	cmp	r2, r3
 8008880:	d302      	bcc.n	8008888 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d116      	bne.n	80088b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	2200      	movs	r2, #0
 800888c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	2220      	movs	r2, #32
 8008892:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	2200      	movs	r2, #0
 800889a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088a2:	f043 0220 	orr.w	r2, r3, #32
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	2200      	movs	r2, #0
 80088ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80088b2:	2301      	movs	r3, #1
 80088b4:	e020      	b.n	80088f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80088b6:	68bb      	ldr	r3, [r7, #8]
 80088b8:	0c1b      	lsrs	r3, r3, #16
 80088ba:	b2db      	uxtb	r3, r3
 80088bc:	2b01      	cmp	r3, #1
 80088be:	d10c      	bne.n	80088da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	695b      	ldr	r3, [r3, #20]
 80088c6:	43da      	mvns	r2, r3
 80088c8:	68bb      	ldr	r3, [r7, #8]
 80088ca:	4013      	ands	r3, r2
 80088cc:	b29b      	uxth	r3, r3
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	bf14      	ite	ne
 80088d2:	2301      	movne	r3, #1
 80088d4:	2300      	moveq	r3, #0
 80088d6:	b2db      	uxtb	r3, r3
 80088d8:	e00b      	b.n	80088f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	699b      	ldr	r3, [r3, #24]
 80088e0:	43da      	mvns	r2, r3
 80088e2:	68bb      	ldr	r3, [r7, #8]
 80088e4:	4013      	ands	r3, r2
 80088e6:	b29b      	uxth	r3, r3
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	bf14      	ite	ne
 80088ec:	2301      	movne	r3, #1
 80088ee:	2300      	moveq	r3, #0
 80088f0:	b2db      	uxtb	r3, r3
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d18d      	bne.n	8008812 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80088f6:	2300      	movs	r3, #0
}
 80088f8:	4618      	mov	r0, r3
 80088fa:	3710      	adds	r7, #16
 80088fc:	46bd      	mov	sp, r7
 80088fe:	bd80      	pop	{r7, pc}

08008900 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008900:	b580      	push	{r7, lr}
 8008902:	b084      	sub	sp, #16
 8008904:	af00      	add	r7, sp, #0
 8008906:	60f8      	str	r0, [r7, #12]
 8008908:	60b9      	str	r1, [r7, #8]
 800890a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800890c:	e02d      	b.n	800896a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800890e:	68f8      	ldr	r0, [r7, #12]
 8008910:	f000 f900 	bl	8008b14 <I2C_IsAcknowledgeFailed>
 8008914:	4603      	mov	r3, r0
 8008916:	2b00      	cmp	r3, #0
 8008918:	d001      	beq.n	800891e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800891a:	2301      	movs	r3, #1
 800891c:	e02d      	b.n	800897a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800891e:	68bb      	ldr	r3, [r7, #8]
 8008920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008924:	d021      	beq.n	800896a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008926:	f7fc f9b3 	bl	8004c90 <HAL_GetTick>
 800892a:	4602      	mov	r2, r0
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	1ad3      	subs	r3, r2, r3
 8008930:	68ba      	ldr	r2, [r7, #8]
 8008932:	429a      	cmp	r2, r3
 8008934:	d302      	bcc.n	800893c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008936:	68bb      	ldr	r3, [r7, #8]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d116      	bne.n	800896a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	2200      	movs	r2, #0
 8008940:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	2220      	movs	r2, #32
 8008946:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	2200      	movs	r2, #0
 800894e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008956:	f043 0220 	orr.w	r2, r3, #32
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	2200      	movs	r2, #0
 8008962:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008966:	2301      	movs	r3, #1
 8008968:	e007      	b.n	800897a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	695b      	ldr	r3, [r3, #20]
 8008970:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008974:	2b80      	cmp	r3, #128	; 0x80
 8008976:	d1ca      	bne.n	800890e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008978:	2300      	movs	r3, #0
}
 800897a:	4618      	mov	r0, r3
 800897c:	3710      	adds	r7, #16
 800897e:	46bd      	mov	sp, r7
 8008980:	bd80      	pop	{r7, pc}

08008982 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008982:	b580      	push	{r7, lr}
 8008984:	b084      	sub	sp, #16
 8008986:	af00      	add	r7, sp, #0
 8008988:	60f8      	str	r0, [r7, #12]
 800898a:	60b9      	str	r1, [r7, #8]
 800898c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800898e:	e02d      	b.n	80089ec <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008990:	68f8      	ldr	r0, [r7, #12]
 8008992:	f000 f8bf 	bl	8008b14 <I2C_IsAcknowledgeFailed>
 8008996:	4603      	mov	r3, r0
 8008998:	2b00      	cmp	r3, #0
 800899a:	d001      	beq.n	80089a0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800899c:	2301      	movs	r3, #1
 800899e:	e02d      	b.n	80089fc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80089a0:	68bb      	ldr	r3, [r7, #8]
 80089a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089a6:	d021      	beq.n	80089ec <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80089a8:	f7fc f972 	bl	8004c90 <HAL_GetTick>
 80089ac:	4602      	mov	r2, r0
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	1ad3      	subs	r3, r2, r3
 80089b2:	68ba      	ldr	r2, [r7, #8]
 80089b4:	429a      	cmp	r2, r3
 80089b6:	d302      	bcc.n	80089be <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80089b8:	68bb      	ldr	r3, [r7, #8]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d116      	bne.n	80089ec <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	2200      	movs	r2, #0
 80089c2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	2220      	movs	r2, #32
 80089c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	2200      	movs	r2, #0
 80089d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089d8:	f043 0220 	orr.w	r2, r3, #32
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	2200      	movs	r2, #0
 80089e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80089e8:	2301      	movs	r3, #1
 80089ea:	e007      	b.n	80089fc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	695b      	ldr	r3, [r3, #20]
 80089f2:	f003 0304 	and.w	r3, r3, #4
 80089f6:	2b04      	cmp	r3, #4
 80089f8:	d1ca      	bne.n	8008990 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80089fa:	2300      	movs	r3, #0
}
 80089fc:	4618      	mov	r0, r3
 80089fe:	3710      	adds	r7, #16
 8008a00:	46bd      	mov	sp, r7
 8008a02:	bd80      	pop	{r7, pc}

08008a04 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8008a04:	b480      	push	{r7}
 8008a06:	b085      	sub	sp, #20
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8008a10:	4b13      	ldr	r3, [pc, #76]	; (8008a60 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	08db      	lsrs	r3, r3, #3
 8008a16:	4a13      	ldr	r2, [pc, #76]	; (8008a64 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8008a18:	fba2 2303 	umull	r2, r3, r2, r3
 8008a1c:	0a1a      	lsrs	r2, r3, #8
 8008a1e:	4613      	mov	r3, r2
 8008a20:	009b      	lsls	r3, r3, #2
 8008a22:	4413      	add	r3, r2
 8008a24:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	3b01      	subs	r3, #1
 8008a2a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d107      	bne.n	8008a42 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a36:	f043 0220 	orr.w	r2, r3, #32
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8008a3e:	2301      	movs	r3, #1
 8008a40:	e008      	b.n	8008a54 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008a4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a50:	d0e9      	beq.n	8008a26 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8008a52:	2300      	movs	r3, #0
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	3714      	adds	r7, #20
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5e:	4770      	bx	lr
 8008a60:	2000028c 	.word	0x2000028c
 8008a64:	14f8b589 	.word	0x14f8b589

08008a68 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b084      	sub	sp, #16
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	60f8      	str	r0, [r7, #12]
 8008a70:	60b9      	str	r1, [r7, #8]
 8008a72:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008a74:	e042      	b.n	8008afc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	695b      	ldr	r3, [r3, #20]
 8008a7c:	f003 0310 	and.w	r3, r3, #16
 8008a80:	2b10      	cmp	r3, #16
 8008a82:	d119      	bne.n	8008ab8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	f06f 0210 	mvn.w	r2, #16
 8008a8c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	2200      	movs	r2, #0
 8008a92:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	2220      	movs	r2, #32
 8008a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	2200      	movs	r2, #0
 8008ab0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008ab4:	2301      	movs	r3, #1
 8008ab6:	e029      	b.n	8008b0c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ab8:	f7fc f8ea 	bl	8004c90 <HAL_GetTick>
 8008abc:	4602      	mov	r2, r0
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	1ad3      	subs	r3, r2, r3
 8008ac2:	68ba      	ldr	r2, [r7, #8]
 8008ac4:	429a      	cmp	r2, r3
 8008ac6:	d302      	bcc.n	8008ace <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008ac8:	68bb      	ldr	r3, [r7, #8]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d116      	bne.n	8008afc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	2220      	movs	r2, #32
 8008ad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	2200      	movs	r2, #0
 8008ae0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ae8:	f043 0220 	orr.w	r2, r3, #32
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	2200      	movs	r2, #0
 8008af4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008af8:	2301      	movs	r3, #1
 8008afa:	e007      	b.n	8008b0c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	695b      	ldr	r3, [r3, #20]
 8008b02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b06:	2b40      	cmp	r3, #64	; 0x40
 8008b08:	d1b5      	bne.n	8008a76 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8008b0a:	2300      	movs	r3, #0
}
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	3710      	adds	r7, #16
 8008b10:	46bd      	mov	sp, r7
 8008b12:	bd80      	pop	{r7, pc}

08008b14 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008b14:	b480      	push	{r7}
 8008b16:	b083      	sub	sp, #12
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	695b      	ldr	r3, [r3, #20]
 8008b22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008b26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b2a:	d11b      	bne.n	8008b64 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008b34:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	2200      	movs	r2, #0
 8008b3a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	2220      	movs	r2, #32
 8008b40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	2200      	movs	r2, #0
 8008b48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b50:	f043 0204 	orr.w	r2, r3, #4
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008b60:	2301      	movs	r3, #1
 8008b62:	e000      	b.n	8008b66 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008b64:	2300      	movs	r3, #0
}
 8008b66:	4618      	mov	r0, r3
 8008b68:	370c      	adds	r7, #12
 8008b6a:	46bd      	mov	sp, r7
 8008b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b70:	4770      	bx	lr

08008b72 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8008b72:	b480      	push	{r7}
 8008b74:	b083      	sub	sp, #12
 8008b76:	af00      	add	r7, sp, #0
 8008b78:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b7e:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8008b82:	d103      	bne.n	8008b8c <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	2201      	movs	r2, #1
 8008b88:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8008b8a:	e007      	b.n	8008b9c <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b90:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8008b94:	d102      	bne.n	8008b9c <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2208      	movs	r2, #8
 8008b9a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8008b9c:	bf00      	nop
 8008b9e:	370c      	adds	r7, #12
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba6:	4770      	bx	lr

08008ba8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b086      	sub	sp, #24
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d101      	bne.n	8008bba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008bb6:	2301      	movs	r3, #1
 8008bb8:	e267      	b.n	800908a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	f003 0301 	and.w	r3, r3, #1
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d075      	beq.n	8008cb2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008bc6:	4b88      	ldr	r3, [pc, #544]	; (8008de8 <HAL_RCC_OscConfig+0x240>)
 8008bc8:	689b      	ldr	r3, [r3, #8]
 8008bca:	f003 030c 	and.w	r3, r3, #12
 8008bce:	2b04      	cmp	r3, #4
 8008bd0:	d00c      	beq.n	8008bec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008bd2:	4b85      	ldr	r3, [pc, #532]	; (8008de8 <HAL_RCC_OscConfig+0x240>)
 8008bd4:	689b      	ldr	r3, [r3, #8]
 8008bd6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008bda:	2b08      	cmp	r3, #8
 8008bdc:	d112      	bne.n	8008c04 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008bde:	4b82      	ldr	r3, [pc, #520]	; (8008de8 <HAL_RCC_OscConfig+0x240>)
 8008be0:	685b      	ldr	r3, [r3, #4]
 8008be2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008be6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008bea:	d10b      	bne.n	8008c04 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008bec:	4b7e      	ldr	r3, [pc, #504]	; (8008de8 <HAL_RCC_OscConfig+0x240>)
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d05b      	beq.n	8008cb0 <HAL_RCC_OscConfig+0x108>
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	685b      	ldr	r3, [r3, #4]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d157      	bne.n	8008cb0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008c00:	2301      	movs	r3, #1
 8008c02:	e242      	b.n	800908a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	685b      	ldr	r3, [r3, #4]
 8008c08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008c0c:	d106      	bne.n	8008c1c <HAL_RCC_OscConfig+0x74>
 8008c0e:	4b76      	ldr	r3, [pc, #472]	; (8008de8 <HAL_RCC_OscConfig+0x240>)
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	4a75      	ldr	r2, [pc, #468]	; (8008de8 <HAL_RCC_OscConfig+0x240>)
 8008c14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008c18:	6013      	str	r3, [r2, #0]
 8008c1a:	e01d      	b.n	8008c58 <HAL_RCC_OscConfig+0xb0>
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	685b      	ldr	r3, [r3, #4]
 8008c20:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008c24:	d10c      	bne.n	8008c40 <HAL_RCC_OscConfig+0x98>
 8008c26:	4b70      	ldr	r3, [pc, #448]	; (8008de8 <HAL_RCC_OscConfig+0x240>)
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	4a6f      	ldr	r2, [pc, #444]	; (8008de8 <HAL_RCC_OscConfig+0x240>)
 8008c2c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008c30:	6013      	str	r3, [r2, #0]
 8008c32:	4b6d      	ldr	r3, [pc, #436]	; (8008de8 <HAL_RCC_OscConfig+0x240>)
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	4a6c      	ldr	r2, [pc, #432]	; (8008de8 <HAL_RCC_OscConfig+0x240>)
 8008c38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008c3c:	6013      	str	r3, [r2, #0]
 8008c3e:	e00b      	b.n	8008c58 <HAL_RCC_OscConfig+0xb0>
 8008c40:	4b69      	ldr	r3, [pc, #420]	; (8008de8 <HAL_RCC_OscConfig+0x240>)
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	4a68      	ldr	r2, [pc, #416]	; (8008de8 <HAL_RCC_OscConfig+0x240>)
 8008c46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008c4a:	6013      	str	r3, [r2, #0]
 8008c4c:	4b66      	ldr	r3, [pc, #408]	; (8008de8 <HAL_RCC_OscConfig+0x240>)
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	4a65      	ldr	r2, [pc, #404]	; (8008de8 <HAL_RCC_OscConfig+0x240>)
 8008c52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008c56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	685b      	ldr	r3, [r3, #4]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d013      	beq.n	8008c88 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008c60:	f7fc f816 	bl	8004c90 <HAL_GetTick>
 8008c64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008c66:	e008      	b.n	8008c7a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008c68:	f7fc f812 	bl	8004c90 <HAL_GetTick>
 8008c6c:	4602      	mov	r2, r0
 8008c6e:	693b      	ldr	r3, [r7, #16]
 8008c70:	1ad3      	subs	r3, r2, r3
 8008c72:	2b64      	cmp	r3, #100	; 0x64
 8008c74:	d901      	bls.n	8008c7a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008c76:	2303      	movs	r3, #3
 8008c78:	e207      	b.n	800908a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008c7a:	4b5b      	ldr	r3, [pc, #364]	; (8008de8 <HAL_RCC_OscConfig+0x240>)
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d0f0      	beq.n	8008c68 <HAL_RCC_OscConfig+0xc0>
 8008c86:	e014      	b.n	8008cb2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008c88:	f7fc f802 	bl	8004c90 <HAL_GetTick>
 8008c8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008c8e:	e008      	b.n	8008ca2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008c90:	f7fb fffe 	bl	8004c90 <HAL_GetTick>
 8008c94:	4602      	mov	r2, r0
 8008c96:	693b      	ldr	r3, [r7, #16]
 8008c98:	1ad3      	subs	r3, r2, r3
 8008c9a:	2b64      	cmp	r3, #100	; 0x64
 8008c9c:	d901      	bls.n	8008ca2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008c9e:	2303      	movs	r3, #3
 8008ca0:	e1f3      	b.n	800908a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008ca2:	4b51      	ldr	r3, [pc, #324]	; (8008de8 <HAL_RCC_OscConfig+0x240>)
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d1f0      	bne.n	8008c90 <HAL_RCC_OscConfig+0xe8>
 8008cae:	e000      	b.n	8008cb2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008cb0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	f003 0302 	and.w	r3, r3, #2
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d063      	beq.n	8008d86 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008cbe:	4b4a      	ldr	r3, [pc, #296]	; (8008de8 <HAL_RCC_OscConfig+0x240>)
 8008cc0:	689b      	ldr	r3, [r3, #8]
 8008cc2:	f003 030c 	and.w	r3, r3, #12
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d00b      	beq.n	8008ce2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008cca:	4b47      	ldr	r3, [pc, #284]	; (8008de8 <HAL_RCC_OscConfig+0x240>)
 8008ccc:	689b      	ldr	r3, [r3, #8]
 8008cce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008cd2:	2b08      	cmp	r3, #8
 8008cd4:	d11c      	bne.n	8008d10 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008cd6:	4b44      	ldr	r3, [pc, #272]	; (8008de8 <HAL_RCC_OscConfig+0x240>)
 8008cd8:	685b      	ldr	r3, [r3, #4]
 8008cda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d116      	bne.n	8008d10 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008ce2:	4b41      	ldr	r3, [pc, #260]	; (8008de8 <HAL_RCC_OscConfig+0x240>)
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	f003 0302 	and.w	r3, r3, #2
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d005      	beq.n	8008cfa <HAL_RCC_OscConfig+0x152>
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	68db      	ldr	r3, [r3, #12]
 8008cf2:	2b01      	cmp	r3, #1
 8008cf4:	d001      	beq.n	8008cfa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008cf6:	2301      	movs	r3, #1
 8008cf8:	e1c7      	b.n	800908a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008cfa:	4b3b      	ldr	r3, [pc, #236]	; (8008de8 <HAL_RCC_OscConfig+0x240>)
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	691b      	ldr	r3, [r3, #16]
 8008d06:	00db      	lsls	r3, r3, #3
 8008d08:	4937      	ldr	r1, [pc, #220]	; (8008de8 <HAL_RCC_OscConfig+0x240>)
 8008d0a:	4313      	orrs	r3, r2
 8008d0c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008d0e:	e03a      	b.n	8008d86 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	68db      	ldr	r3, [r3, #12]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d020      	beq.n	8008d5a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008d18:	4b34      	ldr	r3, [pc, #208]	; (8008dec <HAL_RCC_OscConfig+0x244>)
 8008d1a:	2201      	movs	r2, #1
 8008d1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d1e:	f7fb ffb7 	bl	8004c90 <HAL_GetTick>
 8008d22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008d24:	e008      	b.n	8008d38 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008d26:	f7fb ffb3 	bl	8004c90 <HAL_GetTick>
 8008d2a:	4602      	mov	r2, r0
 8008d2c:	693b      	ldr	r3, [r7, #16]
 8008d2e:	1ad3      	subs	r3, r2, r3
 8008d30:	2b02      	cmp	r3, #2
 8008d32:	d901      	bls.n	8008d38 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008d34:	2303      	movs	r3, #3
 8008d36:	e1a8      	b.n	800908a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008d38:	4b2b      	ldr	r3, [pc, #172]	; (8008de8 <HAL_RCC_OscConfig+0x240>)
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	f003 0302 	and.w	r3, r3, #2
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d0f0      	beq.n	8008d26 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008d44:	4b28      	ldr	r3, [pc, #160]	; (8008de8 <HAL_RCC_OscConfig+0x240>)
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	691b      	ldr	r3, [r3, #16]
 8008d50:	00db      	lsls	r3, r3, #3
 8008d52:	4925      	ldr	r1, [pc, #148]	; (8008de8 <HAL_RCC_OscConfig+0x240>)
 8008d54:	4313      	orrs	r3, r2
 8008d56:	600b      	str	r3, [r1, #0]
 8008d58:	e015      	b.n	8008d86 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008d5a:	4b24      	ldr	r3, [pc, #144]	; (8008dec <HAL_RCC_OscConfig+0x244>)
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d60:	f7fb ff96 	bl	8004c90 <HAL_GetTick>
 8008d64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008d66:	e008      	b.n	8008d7a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008d68:	f7fb ff92 	bl	8004c90 <HAL_GetTick>
 8008d6c:	4602      	mov	r2, r0
 8008d6e:	693b      	ldr	r3, [r7, #16]
 8008d70:	1ad3      	subs	r3, r2, r3
 8008d72:	2b02      	cmp	r3, #2
 8008d74:	d901      	bls.n	8008d7a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008d76:	2303      	movs	r3, #3
 8008d78:	e187      	b.n	800908a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008d7a:	4b1b      	ldr	r3, [pc, #108]	; (8008de8 <HAL_RCC_OscConfig+0x240>)
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	f003 0302 	and.w	r3, r3, #2
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d1f0      	bne.n	8008d68 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f003 0308 	and.w	r3, r3, #8
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d036      	beq.n	8008e00 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	695b      	ldr	r3, [r3, #20]
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d016      	beq.n	8008dc8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008d9a:	4b15      	ldr	r3, [pc, #84]	; (8008df0 <HAL_RCC_OscConfig+0x248>)
 8008d9c:	2201      	movs	r2, #1
 8008d9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008da0:	f7fb ff76 	bl	8004c90 <HAL_GetTick>
 8008da4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008da6:	e008      	b.n	8008dba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008da8:	f7fb ff72 	bl	8004c90 <HAL_GetTick>
 8008dac:	4602      	mov	r2, r0
 8008dae:	693b      	ldr	r3, [r7, #16]
 8008db0:	1ad3      	subs	r3, r2, r3
 8008db2:	2b02      	cmp	r3, #2
 8008db4:	d901      	bls.n	8008dba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008db6:	2303      	movs	r3, #3
 8008db8:	e167      	b.n	800908a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008dba:	4b0b      	ldr	r3, [pc, #44]	; (8008de8 <HAL_RCC_OscConfig+0x240>)
 8008dbc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008dbe:	f003 0302 	and.w	r3, r3, #2
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d0f0      	beq.n	8008da8 <HAL_RCC_OscConfig+0x200>
 8008dc6:	e01b      	b.n	8008e00 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008dc8:	4b09      	ldr	r3, [pc, #36]	; (8008df0 <HAL_RCC_OscConfig+0x248>)
 8008dca:	2200      	movs	r2, #0
 8008dcc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008dce:	f7fb ff5f 	bl	8004c90 <HAL_GetTick>
 8008dd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008dd4:	e00e      	b.n	8008df4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008dd6:	f7fb ff5b 	bl	8004c90 <HAL_GetTick>
 8008dda:	4602      	mov	r2, r0
 8008ddc:	693b      	ldr	r3, [r7, #16]
 8008dde:	1ad3      	subs	r3, r2, r3
 8008de0:	2b02      	cmp	r3, #2
 8008de2:	d907      	bls.n	8008df4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008de4:	2303      	movs	r3, #3
 8008de6:	e150      	b.n	800908a <HAL_RCC_OscConfig+0x4e2>
 8008de8:	40023800 	.word	0x40023800
 8008dec:	42470000 	.word	0x42470000
 8008df0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008df4:	4b88      	ldr	r3, [pc, #544]	; (8009018 <HAL_RCC_OscConfig+0x470>)
 8008df6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008df8:	f003 0302 	and.w	r3, r3, #2
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d1ea      	bne.n	8008dd6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	f003 0304 	and.w	r3, r3, #4
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	f000 8097 	beq.w	8008f3c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008e0e:	2300      	movs	r3, #0
 8008e10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008e12:	4b81      	ldr	r3, [pc, #516]	; (8009018 <HAL_RCC_OscConfig+0x470>)
 8008e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d10f      	bne.n	8008e3e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008e1e:	2300      	movs	r3, #0
 8008e20:	60bb      	str	r3, [r7, #8]
 8008e22:	4b7d      	ldr	r3, [pc, #500]	; (8009018 <HAL_RCC_OscConfig+0x470>)
 8008e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e26:	4a7c      	ldr	r2, [pc, #496]	; (8009018 <HAL_RCC_OscConfig+0x470>)
 8008e28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008e2c:	6413      	str	r3, [r2, #64]	; 0x40
 8008e2e:	4b7a      	ldr	r3, [pc, #488]	; (8009018 <HAL_RCC_OscConfig+0x470>)
 8008e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008e36:	60bb      	str	r3, [r7, #8]
 8008e38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008e3a:	2301      	movs	r3, #1
 8008e3c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008e3e:	4b77      	ldr	r3, [pc, #476]	; (800901c <HAL_RCC_OscConfig+0x474>)
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d118      	bne.n	8008e7c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008e4a:	4b74      	ldr	r3, [pc, #464]	; (800901c <HAL_RCC_OscConfig+0x474>)
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	4a73      	ldr	r2, [pc, #460]	; (800901c <HAL_RCC_OscConfig+0x474>)
 8008e50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008e54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008e56:	f7fb ff1b 	bl	8004c90 <HAL_GetTick>
 8008e5a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008e5c:	e008      	b.n	8008e70 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008e5e:	f7fb ff17 	bl	8004c90 <HAL_GetTick>
 8008e62:	4602      	mov	r2, r0
 8008e64:	693b      	ldr	r3, [r7, #16]
 8008e66:	1ad3      	subs	r3, r2, r3
 8008e68:	2b02      	cmp	r3, #2
 8008e6a:	d901      	bls.n	8008e70 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8008e6c:	2303      	movs	r3, #3
 8008e6e:	e10c      	b.n	800908a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008e70:	4b6a      	ldr	r3, [pc, #424]	; (800901c <HAL_RCC_OscConfig+0x474>)
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d0f0      	beq.n	8008e5e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	689b      	ldr	r3, [r3, #8]
 8008e80:	2b01      	cmp	r3, #1
 8008e82:	d106      	bne.n	8008e92 <HAL_RCC_OscConfig+0x2ea>
 8008e84:	4b64      	ldr	r3, [pc, #400]	; (8009018 <HAL_RCC_OscConfig+0x470>)
 8008e86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008e88:	4a63      	ldr	r2, [pc, #396]	; (8009018 <HAL_RCC_OscConfig+0x470>)
 8008e8a:	f043 0301 	orr.w	r3, r3, #1
 8008e8e:	6713      	str	r3, [r2, #112]	; 0x70
 8008e90:	e01c      	b.n	8008ecc <HAL_RCC_OscConfig+0x324>
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	689b      	ldr	r3, [r3, #8]
 8008e96:	2b05      	cmp	r3, #5
 8008e98:	d10c      	bne.n	8008eb4 <HAL_RCC_OscConfig+0x30c>
 8008e9a:	4b5f      	ldr	r3, [pc, #380]	; (8009018 <HAL_RCC_OscConfig+0x470>)
 8008e9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008e9e:	4a5e      	ldr	r2, [pc, #376]	; (8009018 <HAL_RCC_OscConfig+0x470>)
 8008ea0:	f043 0304 	orr.w	r3, r3, #4
 8008ea4:	6713      	str	r3, [r2, #112]	; 0x70
 8008ea6:	4b5c      	ldr	r3, [pc, #368]	; (8009018 <HAL_RCC_OscConfig+0x470>)
 8008ea8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008eaa:	4a5b      	ldr	r2, [pc, #364]	; (8009018 <HAL_RCC_OscConfig+0x470>)
 8008eac:	f043 0301 	orr.w	r3, r3, #1
 8008eb0:	6713      	str	r3, [r2, #112]	; 0x70
 8008eb2:	e00b      	b.n	8008ecc <HAL_RCC_OscConfig+0x324>
 8008eb4:	4b58      	ldr	r3, [pc, #352]	; (8009018 <HAL_RCC_OscConfig+0x470>)
 8008eb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008eb8:	4a57      	ldr	r2, [pc, #348]	; (8009018 <HAL_RCC_OscConfig+0x470>)
 8008eba:	f023 0301 	bic.w	r3, r3, #1
 8008ebe:	6713      	str	r3, [r2, #112]	; 0x70
 8008ec0:	4b55      	ldr	r3, [pc, #340]	; (8009018 <HAL_RCC_OscConfig+0x470>)
 8008ec2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ec4:	4a54      	ldr	r2, [pc, #336]	; (8009018 <HAL_RCC_OscConfig+0x470>)
 8008ec6:	f023 0304 	bic.w	r3, r3, #4
 8008eca:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	689b      	ldr	r3, [r3, #8]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d015      	beq.n	8008f00 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ed4:	f7fb fedc 	bl	8004c90 <HAL_GetTick>
 8008ed8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008eda:	e00a      	b.n	8008ef2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008edc:	f7fb fed8 	bl	8004c90 <HAL_GetTick>
 8008ee0:	4602      	mov	r2, r0
 8008ee2:	693b      	ldr	r3, [r7, #16]
 8008ee4:	1ad3      	subs	r3, r2, r3
 8008ee6:	f241 3288 	movw	r2, #5000	; 0x1388
 8008eea:	4293      	cmp	r3, r2
 8008eec:	d901      	bls.n	8008ef2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8008eee:	2303      	movs	r3, #3
 8008ef0:	e0cb      	b.n	800908a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008ef2:	4b49      	ldr	r3, [pc, #292]	; (8009018 <HAL_RCC_OscConfig+0x470>)
 8008ef4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ef6:	f003 0302 	and.w	r3, r3, #2
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d0ee      	beq.n	8008edc <HAL_RCC_OscConfig+0x334>
 8008efe:	e014      	b.n	8008f2a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008f00:	f7fb fec6 	bl	8004c90 <HAL_GetTick>
 8008f04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008f06:	e00a      	b.n	8008f1e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008f08:	f7fb fec2 	bl	8004c90 <HAL_GetTick>
 8008f0c:	4602      	mov	r2, r0
 8008f0e:	693b      	ldr	r3, [r7, #16]
 8008f10:	1ad3      	subs	r3, r2, r3
 8008f12:	f241 3288 	movw	r2, #5000	; 0x1388
 8008f16:	4293      	cmp	r3, r2
 8008f18:	d901      	bls.n	8008f1e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8008f1a:	2303      	movs	r3, #3
 8008f1c:	e0b5      	b.n	800908a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008f1e:	4b3e      	ldr	r3, [pc, #248]	; (8009018 <HAL_RCC_OscConfig+0x470>)
 8008f20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f22:	f003 0302 	and.w	r3, r3, #2
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d1ee      	bne.n	8008f08 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008f2a:	7dfb      	ldrb	r3, [r7, #23]
 8008f2c:	2b01      	cmp	r3, #1
 8008f2e:	d105      	bne.n	8008f3c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008f30:	4b39      	ldr	r3, [pc, #228]	; (8009018 <HAL_RCC_OscConfig+0x470>)
 8008f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f34:	4a38      	ldr	r2, [pc, #224]	; (8009018 <HAL_RCC_OscConfig+0x470>)
 8008f36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008f3a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	699b      	ldr	r3, [r3, #24]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	f000 80a1 	beq.w	8009088 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008f46:	4b34      	ldr	r3, [pc, #208]	; (8009018 <HAL_RCC_OscConfig+0x470>)
 8008f48:	689b      	ldr	r3, [r3, #8]
 8008f4a:	f003 030c 	and.w	r3, r3, #12
 8008f4e:	2b08      	cmp	r3, #8
 8008f50:	d05c      	beq.n	800900c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	699b      	ldr	r3, [r3, #24]
 8008f56:	2b02      	cmp	r3, #2
 8008f58:	d141      	bne.n	8008fde <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008f5a:	4b31      	ldr	r3, [pc, #196]	; (8009020 <HAL_RCC_OscConfig+0x478>)
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008f60:	f7fb fe96 	bl	8004c90 <HAL_GetTick>
 8008f64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008f66:	e008      	b.n	8008f7a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008f68:	f7fb fe92 	bl	8004c90 <HAL_GetTick>
 8008f6c:	4602      	mov	r2, r0
 8008f6e:	693b      	ldr	r3, [r7, #16]
 8008f70:	1ad3      	subs	r3, r2, r3
 8008f72:	2b02      	cmp	r3, #2
 8008f74:	d901      	bls.n	8008f7a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8008f76:	2303      	movs	r3, #3
 8008f78:	e087      	b.n	800908a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008f7a:	4b27      	ldr	r3, [pc, #156]	; (8009018 <HAL_RCC_OscConfig+0x470>)
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d1f0      	bne.n	8008f68 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	69da      	ldr	r2, [r3, #28]
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	6a1b      	ldr	r3, [r3, #32]
 8008f8e:	431a      	orrs	r2, r3
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f94:	019b      	lsls	r3, r3, #6
 8008f96:	431a      	orrs	r2, r3
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f9c:	085b      	lsrs	r3, r3, #1
 8008f9e:	3b01      	subs	r3, #1
 8008fa0:	041b      	lsls	r3, r3, #16
 8008fa2:	431a      	orrs	r2, r3
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fa8:	061b      	lsls	r3, r3, #24
 8008faa:	491b      	ldr	r1, [pc, #108]	; (8009018 <HAL_RCC_OscConfig+0x470>)
 8008fac:	4313      	orrs	r3, r2
 8008fae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008fb0:	4b1b      	ldr	r3, [pc, #108]	; (8009020 <HAL_RCC_OscConfig+0x478>)
 8008fb2:	2201      	movs	r2, #1
 8008fb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008fb6:	f7fb fe6b 	bl	8004c90 <HAL_GetTick>
 8008fba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008fbc:	e008      	b.n	8008fd0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008fbe:	f7fb fe67 	bl	8004c90 <HAL_GetTick>
 8008fc2:	4602      	mov	r2, r0
 8008fc4:	693b      	ldr	r3, [r7, #16]
 8008fc6:	1ad3      	subs	r3, r2, r3
 8008fc8:	2b02      	cmp	r3, #2
 8008fca:	d901      	bls.n	8008fd0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008fcc:	2303      	movs	r3, #3
 8008fce:	e05c      	b.n	800908a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008fd0:	4b11      	ldr	r3, [pc, #68]	; (8009018 <HAL_RCC_OscConfig+0x470>)
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d0f0      	beq.n	8008fbe <HAL_RCC_OscConfig+0x416>
 8008fdc:	e054      	b.n	8009088 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008fde:	4b10      	ldr	r3, [pc, #64]	; (8009020 <HAL_RCC_OscConfig+0x478>)
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008fe4:	f7fb fe54 	bl	8004c90 <HAL_GetTick>
 8008fe8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008fea:	e008      	b.n	8008ffe <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008fec:	f7fb fe50 	bl	8004c90 <HAL_GetTick>
 8008ff0:	4602      	mov	r2, r0
 8008ff2:	693b      	ldr	r3, [r7, #16]
 8008ff4:	1ad3      	subs	r3, r2, r3
 8008ff6:	2b02      	cmp	r3, #2
 8008ff8:	d901      	bls.n	8008ffe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8008ffa:	2303      	movs	r3, #3
 8008ffc:	e045      	b.n	800908a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008ffe:	4b06      	ldr	r3, [pc, #24]	; (8009018 <HAL_RCC_OscConfig+0x470>)
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009006:	2b00      	cmp	r3, #0
 8009008:	d1f0      	bne.n	8008fec <HAL_RCC_OscConfig+0x444>
 800900a:	e03d      	b.n	8009088 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	699b      	ldr	r3, [r3, #24]
 8009010:	2b01      	cmp	r3, #1
 8009012:	d107      	bne.n	8009024 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8009014:	2301      	movs	r3, #1
 8009016:	e038      	b.n	800908a <HAL_RCC_OscConfig+0x4e2>
 8009018:	40023800 	.word	0x40023800
 800901c:	40007000 	.word	0x40007000
 8009020:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009024:	4b1b      	ldr	r3, [pc, #108]	; (8009094 <HAL_RCC_OscConfig+0x4ec>)
 8009026:	685b      	ldr	r3, [r3, #4]
 8009028:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	699b      	ldr	r3, [r3, #24]
 800902e:	2b01      	cmp	r3, #1
 8009030:	d028      	beq.n	8009084 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800903c:	429a      	cmp	r2, r3
 800903e:	d121      	bne.n	8009084 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800904a:	429a      	cmp	r2, r3
 800904c:	d11a      	bne.n	8009084 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800904e:	68fa      	ldr	r2, [r7, #12]
 8009050:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009054:	4013      	ands	r3, r2
 8009056:	687a      	ldr	r2, [r7, #4]
 8009058:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800905a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800905c:	4293      	cmp	r3, r2
 800905e:	d111      	bne.n	8009084 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800906a:	085b      	lsrs	r3, r3, #1
 800906c:	3b01      	subs	r3, #1
 800906e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009070:	429a      	cmp	r2, r3
 8009072:	d107      	bne.n	8009084 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800907e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009080:	429a      	cmp	r2, r3
 8009082:	d001      	beq.n	8009088 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8009084:	2301      	movs	r3, #1
 8009086:	e000      	b.n	800908a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8009088:	2300      	movs	r3, #0
}
 800908a:	4618      	mov	r0, r3
 800908c:	3718      	adds	r7, #24
 800908e:	46bd      	mov	sp, r7
 8009090:	bd80      	pop	{r7, pc}
 8009092:	bf00      	nop
 8009094:	40023800 	.word	0x40023800

08009098 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b084      	sub	sp, #16
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
 80090a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d101      	bne.n	80090ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80090a8:	2301      	movs	r3, #1
 80090aa:	e0cc      	b.n	8009246 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80090ac:	4b68      	ldr	r3, [pc, #416]	; (8009250 <HAL_RCC_ClockConfig+0x1b8>)
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	f003 0307 	and.w	r3, r3, #7
 80090b4:	683a      	ldr	r2, [r7, #0]
 80090b6:	429a      	cmp	r2, r3
 80090b8:	d90c      	bls.n	80090d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80090ba:	4b65      	ldr	r3, [pc, #404]	; (8009250 <HAL_RCC_ClockConfig+0x1b8>)
 80090bc:	683a      	ldr	r2, [r7, #0]
 80090be:	b2d2      	uxtb	r2, r2
 80090c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80090c2:	4b63      	ldr	r3, [pc, #396]	; (8009250 <HAL_RCC_ClockConfig+0x1b8>)
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	f003 0307 	and.w	r3, r3, #7
 80090ca:	683a      	ldr	r2, [r7, #0]
 80090cc:	429a      	cmp	r2, r3
 80090ce:	d001      	beq.n	80090d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80090d0:	2301      	movs	r3, #1
 80090d2:	e0b8      	b.n	8009246 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	f003 0302 	and.w	r3, r3, #2
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d020      	beq.n	8009122 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	f003 0304 	and.w	r3, r3, #4
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d005      	beq.n	80090f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80090ec:	4b59      	ldr	r3, [pc, #356]	; (8009254 <HAL_RCC_ClockConfig+0x1bc>)
 80090ee:	689b      	ldr	r3, [r3, #8]
 80090f0:	4a58      	ldr	r2, [pc, #352]	; (8009254 <HAL_RCC_ClockConfig+0x1bc>)
 80090f2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80090f6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	f003 0308 	and.w	r3, r3, #8
 8009100:	2b00      	cmp	r3, #0
 8009102:	d005      	beq.n	8009110 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009104:	4b53      	ldr	r3, [pc, #332]	; (8009254 <HAL_RCC_ClockConfig+0x1bc>)
 8009106:	689b      	ldr	r3, [r3, #8]
 8009108:	4a52      	ldr	r2, [pc, #328]	; (8009254 <HAL_RCC_ClockConfig+0x1bc>)
 800910a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800910e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009110:	4b50      	ldr	r3, [pc, #320]	; (8009254 <HAL_RCC_ClockConfig+0x1bc>)
 8009112:	689b      	ldr	r3, [r3, #8]
 8009114:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	689b      	ldr	r3, [r3, #8]
 800911c:	494d      	ldr	r1, [pc, #308]	; (8009254 <HAL_RCC_ClockConfig+0x1bc>)
 800911e:	4313      	orrs	r3, r2
 8009120:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	f003 0301 	and.w	r3, r3, #1
 800912a:	2b00      	cmp	r3, #0
 800912c:	d044      	beq.n	80091b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	685b      	ldr	r3, [r3, #4]
 8009132:	2b01      	cmp	r3, #1
 8009134:	d107      	bne.n	8009146 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009136:	4b47      	ldr	r3, [pc, #284]	; (8009254 <HAL_RCC_ClockConfig+0x1bc>)
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800913e:	2b00      	cmp	r3, #0
 8009140:	d119      	bne.n	8009176 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009142:	2301      	movs	r3, #1
 8009144:	e07f      	b.n	8009246 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	685b      	ldr	r3, [r3, #4]
 800914a:	2b02      	cmp	r3, #2
 800914c:	d003      	beq.n	8009156 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009152:	2b03      	cmp	r3, #3
 8009154:	d107      	bne.n	8009166 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009156:	4b3f      	ldr	r3, [pc, #252]	; (8009254 <HAL_RCC_ClockConfig+0x1bc>)
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800915e:	2b00      	cmp	r3, #0
 8009160:	d109      	bne.n	8009176 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009162:	2301      	movs	r3, #1
 8009164:	e06f      	b.n	8009246 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009166:	4b3b      	ldr	r3, [pc, #236]	; (8009254 <HAL_RCC_ClockConfig+0x1bc>)
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	f003 0302 	and.w	r3, r3, #2
 800916e:	2b00      	cmp	r3, #0
 8009170:	d101      	bne.n	8009176 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009172:	2301      	movs	r3, #1
 8009174:	e067      	b.n	8009246 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009176:	4b37      	ldr	r3, [pc, #220]	; (8009254 <HAL_RCC_ClockConfig+0x1bc>)
 8009178:	689b      	ldr	r3, [r3, #8]
 800917a:	f023 0203 	bic.w	r2, r3, #3
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	685b      	ldr	r3, [r3, #4]
 8009182:	4934      	ldr	r1, [pc, #208]	; (8009254 <HAL_RCC_ClockConfig+0x1bc>)
 8009184:	4313      	orrs	r3, r2
 8009186:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009188:	f7fb fd82 	bl	8004c90 <HAL_GetTick>
 800918c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800918e:	e00a      	b.n	80091a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009190:	f7fb fd7e 	bl	8004c90 <HAL_GetTick>
 8009194:	4602      	mov	r2, r0
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	1ad3      	subs	r3, r2, r3
 800919a:	f241 3288 	movw	r2, #5000	; 0x1388
 800919e:	4293      	cmp	r3, r2
 80091a0:	d901      	bls.n	80091a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80091a2:	2303      	movs	r3, #3
 80091a4:	e04f      	b.n	8009246 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80091a6:	4b2b      	ldr	r3, [pc, #172]	; (8009254 <HAL_RCC_ClockConfig+0x1bc>)
 80091a8:	689b      	ldr	r3, [r3, #8]
 80091aa:	f003 020c 	and.w	r2, r3, #12
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	685b      	ldr	r3, [r3, #4]
 80091b2:	009b      	lsls	r3, r3, #2
 80091b4:	429a      	cmp	r2, r3
 80091b6:	d1eb      	bne.n	8009190 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80091b8:	4b25      	ldr	r3, [pc, #148]	; (8009250 <HAL_RCC_ClockConfig+0x1b8>)
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	f003 0307 	and.w	r3, r3, #7
 80091c0:	683a      	ldr	r2, [r7, #0]
 80091c2:	429a      	cmp	r2, r3
 80091c4:	d20c      	bcs.n	80091e0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80091c6:	4b22      	ldr	r3, [pc, #136]	; (8009250 <HAL_RCC_ClockConfig+0x1b8>)
 80091c8:	683a      	ldr	r2, [r7, #0]
 80091ca:	b2d2      	uxtb	r2, r2
 80091cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80091ce:	4b20      	ldr	r3, [pc, #128]	; (8009250 <HAL_RCC_ClockConfig+0x1b8>)
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	f003 0307 	and.w	r3, r3, #7
 80091d6:	683a      	ldr	r2, [r7, #0]
 80091d8:	429a      	cmp	r2, r3
 80091da:	d001      	beq.n	80091e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80091dc:	2301      	movs	r3, #1
 80091de:	e032      	b.n	8009246 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f003 0304 	and.w	r3, r3, #4
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d008      	beq.n	80091fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80091ec:	4b19      	ldr	r3, [pc, #100]	; (8009254 <HAL_RCC_ClockConfig+0x1bc>)
 80091ee:	689b      	ldr	r3, [r3, #8]
 80091f0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	68db      	ldr	r3, [r3, #12]
 80091f8:	4916      	ldr	r1, [pc, #88]	; (8009254 <HAL_RCC_ClockConfig+0x1bc>)
 80091fa:	4313      	orrs	r3, r2
 80091fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	f003 0308 	and.w	r3, r3, #8
 8009206:	2b00      	cmp	r3, #0
 8009208:	d009      	beq.n	800921e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800920a:	4b12      	ldr	r3, [pc, #72]	; (8009254 <HAL_RCC_ClockConfig+0x1bc>)
 800920c:	689b      	ldr	r3, [r3, #8]
 800920e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	691b      	ldr	r3, [r3, #16]
 8009216:	00db      	lsls	r3, r3, #3
 8009218:	490e      	ldr	r1, [pc, #56]	; (8009254 <HAL_RCC_ClockConfig+0x1bc>)
 800921a:	4313      	orrs	r3, r2
 800921c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800921e:	f000 f821 	bl	8009264 <HAL_RCC_GetSysClockFreq>
 8009222:	4602      	mov	r2, r0
 8009224:	4b0b      	ldr	r3, [pc, #44]	; (8009254 <HAL_RCC_ClockConfig+0x1bc>)
 8009226:	689b      	ldr	r3, [r3, #8]
 8009228:	091b      	lsrs	r3, r3, #4
 800922a:	f003 030f 	and.w	r3, r3, #15
 800922e:	490a      	ldr	r1, [pc, #40]	; (8009258 <HAL_RCC_ClockConfig+0x1c0>)
 8009230:	5ccb      	ldrb	r3, [r1, r3]
 8009232:	fa22 f303 	lsr.w	r3, r2, r3
 8009236:	4a09      	ldr	r2, [pc, #36]	; (800925c <HAL_RCC_ClockConfig+0x1c4>)
 8009238:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800923a:	4b09      	ldr	r3, [pc, #36]	; (8009260 <HAL_RCC_ClockConfig+0x1c8>)
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	4618      	mov	r0, r3
 8009240:	f7fb fce2 	bl	8004c08 <HAL_InitTick>

  return HAL_OK;
 8009244:	2300      	movs	r3, #0
}
 8009246:	4618      	mov	r0, r3
 8009248:	3710      	adds	r7, #16
 800924a:	46bd      	mov	sp, r7
 800924c:	bd80      	pop	{r7, pc}
 800924e:	bf00      	nop
 8009250:	40023c00 	.word	0x40023c00
 8009254:	40023800 	.word	0x40023800
 8009258:	0800e410 	.word	0x0800e410
 800925c:	2000028c 	.word	0x2000028c
 8009260:	20000290 	.word	0x20000290

08009264 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009264:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009268:	b094      	sub	sp, #80	; 0x50
 800926a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800926c:	2300      	movs	r3, #0
 800926e:	647b      	str	r3, [r7, #68]	; 0x44
 8009270:	2300      	movs	r3, #0
 8009272:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009274:	2300      	movs	r3, #0
 8009276:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8009278:	2300      	movs	r3, #0
 800927a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800927c:	4b79      	ldr	r3, [pc, #484]	; (8009464 <HAL_RCC_GetSysClockFreq+0x200>)
 800927e:	689b      	ldr	r3, [r3, #8]
 8009280:	f003 030c 	and.w	r3, r3, #12
 8009284:	2b08      	cmp	r3, #8
 8009286:	d00d      	beq.n	80092a4 <HAL_RCC_GetSysClockFreq+0x40>
 8009288:	2b08      	cmp	r3, #8
 800928a:	f200 80e1 	bhi.w	8009450 <HAL_RCC_GetSysClockFreq+0x1ec>
 800928e:	2b00      	cmp	r3, #0
 8009290:	d002      	beq.n	8009298 <HAL_RCC_GetSysClockFreq+0x34>
 8009292:	2b04      	cmp	r3, #4
 8009294:	d003      	beq.n	800929e <HAL_RCC_GetSysClockFreq+0x3a>
 8009296:	e0db      	b.n	8009450 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009298:	4b73      	ldr	r3, [pc, #460]	; (8009468 <HAL_RCC_GetSysClockFreq+0x204>)
 800929a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800929c:	e0db      	b.n	8009456 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800929e:	4b73      	ldr	r3, [pc, #460]	; (800946c <HAL_RCC_GetSysClockFreq+0x208>)
 80092a0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80092a2:	e0d8      	b.n	8009456 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80092a4:	4b6f      	ldr	r3, [pc, #444]	; (8009464 <HAL_RCC_GetSysClockFreq+0x200>)
 80092a6:	685b      	ldr	r3, [r3, #4]
 80092a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80092ac:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80092ae:	4b6d      	ldr	r3, [pc, #436]	; (8009464 <HAL_RCC_GetSysClockFreq+0x200>)
 80092b0:	685b      	ldr	r3, [r3, #4]
 80092b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d063      	beq.n	8009382 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80092ba:	4b6a      	ldr	r3, [pc, #424]	; (8009464 <HAL_RCC_GetSysClockFreq+0x200>)
 80092bc:	685b      	ldr	r3, [r3, #4]
 80092be:	099b      	lsrs	r3, r3, #6
 80092c0:	2200      	movs	r2, #0
 80092c2:	63bb      	str	r3, [r7, #56]	; 0x38
 80092c4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80092c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092cc:	633b      	str	r3, [r7, #48]	; 0x30
 80092ce:	2300      	movs	r3, #0
 80092d0:	637b      	str	r3, [r7, #52]	; 0x34
 80092d2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80092d6:	4622      	mov	r2, r4
 80092d8:	462b      	mov	r3, r5
 80092da:	f04f 0000 	mov.w	r0, #0
 80092de:	f04f 0100 	mov.w	r1, #0
 80092e2:	0159      	lsls	r1, r3, #5
 80092e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80092e8:	0150      	lsls	r0, r2, #5
 80092ea:	4602      	mov	r2, r0
 80092ec:	460b      	mov	r3, r1
 80092ee:	4621      	mov	r1, r4
 80092f0:	1a51      	subs	r1, r2, r1
 80092f2:	6139      	str	r1, [r7, #16]
 80092f4:	4629      	mov	r1, r5
 80092f6:	eb63 0301 	sbc.w	r3, r3, r1
 80092fa:	617b      	str	r3, [r7, #20]
 80092fc:	f04f 0200 	mov.w	r2, #0
 8009300:	f04f 0300 	mov.w	r3, #0
 8009304:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009308:	4659      	mov	r1, fp
 800930a:	018b      	lsls	r3, r1, #6
 800930c:	4651      	mov	r1, sl
 800930e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8009312:	4651      	mov	r1, sl
 8009314:	018a      	lsls	r2, r1, #6
 8009316:	4651      	mov	r1, sl
 8009318:	ebb2 0801 	subs.w	r8, r2, r1
 800931c:	4659      	mov	r1, fp
 800931e:	eb63 0901 	sbc.w	r9, r3, r1
 8009322:	f04f 0200 	mov.w	r2, #0
 8009326:	f04f 0300 	mov.w	r3, #0
 800932a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800932e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009332:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009336:	4690      	mov	r8, r2
 8009338:	4699      	mov	r9, r3
 800933a:	4623      	mov	r3, r4
 800933c:	eb18 0303 	adds.w	r3, r8, r3
 8009340:	60bb      	str	r3, [r7, #8]
 8009342:	462b      	mov	r3, r5
 8009344:	eb49 0303 	adc.w	r3, r9, r3
 8009348:	60fb      	str	r3, [r7, #12]
 800934a:	f04f 0200 	mov.w	r2, #0
 800934e:	f04f 0300 	mov.w	r3, #0
 8009352:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8009356:	4629      	mov	r1, r5
 8009358:	024b      	lsls	r3, r1, #9
 800935a:	4621      	mov	r1, r4
 800935c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8009360:	4621      	mov	r1, r4
 8009362:	024a      	lsls	r2, r1, #9
 8009364:	4610      	mov	r0, r2
 8009366:	4619      	mov	r1, r3
 8009368:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800936a:	2200      	movs	r2, #0
 800936c:	62bb      	str	r3, [r7, #40]	; 0x28
 800936e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009370:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009374:	f7f7 fc14 	bl	8000ba0 <__aeabi_uldivmod>
 8009378:	4602      	mov	r2, r0
 800937a:	460b      	mov	r3, r1
 800937c:	4613      	mov	r3, r2
 800937e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009380:	e058      	b.n	8009434 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009382:	4b38      	ldr	r3, [pc, #224]	; (8009464 <HAL_RCC_GetSysClockFreq+0x200>)
 8009384:	685b      	ldr	r3, [r3, #4]
 8009386:	099b      	lsrs	r3, r3, #6
 8009388:	2200      	movs	r2, #0
 800938a:	4618      	mov	r0, r3
 800938c:	4611      	mov	r1, r2
 800938e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8009392:	623b      	str	r3, [r7, #32]
 8009394:	2300      	movs	r3, #0
 8009396:	627b      	str	r3, [r7, #36]	; 0x24
 8009398:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800939c:	4642      	mov	r2, r8
 800939e:	464b      	mov	r3, r9
 80093a0:	f04f 0000 	mov.w	r0, #0
 80093a4:	f04f 0100 	mov.w	r1, #0
 80093a8:	0159      	lsls	r1, r3, #5
 80093aa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80093ae:	0150      	lsls	r0, r2, #5
 80093b0:	4602      	mov	r2, r0
 80093b2:	460b      	mov	r3, r1
 80093b4:	4641      	mov	r1, r8
 80093b6:	ebb2 0a01 	subs.w	sl, r2, r1
 80093ba:	4649      	mov	r1, r9
 80093bc:	eb63 0b01 	sbc.w	fp, r3, r1
 80093c0:	f04f 0200 	mov.w	r2, #0
 80093c4:	f04f 0300 	mov.w	r3, #0
 80093c8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80093cc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80093d0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80093d4:	ebb2 040a 	subs.w	r4, r2, sl
 80093d8:	eb63 050b 	sbc.w	r5, r3, fp
 80093dc:	f04f 0200 	mov.w	r2, #0
 80093e0:	f04f 0300 	mov.w	r3, #0
 80093e4:	00eb      	lsls	r3, r5, #3
 80093e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80093ea:	00e2      	lsls	r2, r4, #3
 80093ec:	4614      	mov	r4, r2
 80093ee:	461d      	mov	r5, r3
 80093f0:	4643      	mov	r3, r8
 80093f2:	18e3      	adds	r3, r4, r3
 80093f4:	603b      	str	r3, [r7, #0]
 80093f6:	464b      	mov	r3, r9
 80093f8:	eb45 0303 	adc.w	r3, r5, r3
 80093fc:	607b      	str	r3, [r7, #4]
 80093fe:	f04f 0200 	mov.w	r2, #0
 8009402:	f04f 0300 	mov.w	r3, #0
 8009406:	e9d7 4500 	ldrd	r4, r5, [r7]
 800940a:	4629      	mov	r1, r5
 800940c:	028b      	lsls	r3, r1, #10
 800940e:	4621      	mov	r1, r4
 8009410:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009414:	4621      	mov	r1, r4
 8009416:	028a      	lsls	r2, r1, #10
 8009418:	4610      	mov	r0, r2
 800941a:	4619      	mov	r1, r3
 800941c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800941e:	2200      	movs	r2, #0
 8009420:	61bb      	str	r3, [r7, #24]
 8009422:	61fa      	str	r2, [r7, #28]
 8009424:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009428:	f7f7 fbba 	bl	8000ba0 <__aeabi_uldivmod>
 800942c:	4602      	mov	r2, r0
 800942e:	460b      	mov	r3, r1
 8009430:	4613      	mov	r3, r2
 8009432:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009434:	4b0b      	ldr	r3, [pc, #44]	; (8009464 <HAL_RCC_GetSysClockFreq+0x200>)
 8009436:	685b      	ldr	r3, [r3, #4]
 8009438:	0c1b      	lsrs	r3, r3, #16
 800943a:	f003 0303 	and.w	r3, r3, #3
 800943e:	3301      	adds	r3, #1
 8009440:	005b      	lsls	r3, r3, #1
 8009442:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8009444:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009446:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009448:	fbb2 f3f3 	udiv	r3, r2, r3
 800944c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800944e:	e002      	b.n	8009456 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009450:	4b05      	ldr	r3, [pc, #20]	; (8009468 <HAL_RCC_GetSysClockFreq+0x204>)
 8009452:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8009454:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009456:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8009458:	4618      	mov	r0, r3
 800945a:	3750      	adds	r7, #80	; 0x50
 800945c:	46bd      	mov	sp, r7
 800945e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009462:	bf00      	nop
 8009464:	40023800 	.word	0x40023800
 8009468:	00f42400 	.word	0x00f42400
 800946c:	007a1200 	.word	0x007a1200

08009470 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009470:	b480      	push	{r7}
 8009472:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009474:	4b03      	ldr	r3, [pc, #12]	; (8009484 <HAL_RCC_GetHCLKFreq+0x14>)
 8009476:	681b      	ldr	r3, [r3, #0]
}
 8009478:	4618      	mov	r0, r3
 800947a:	46bd      	mov	sp, r7
 800947c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009480:	4770      	bx	lr
 8009482:	bf00      	nop
 8009484:	2000028c 	.word	0x2000028c

08009488 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009488:	b580      	push	{r7, lr}
 800948a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800948c:	f7ff fff0 	bl	8009470 <HAL_RCC_GetHCLKFreq>
 8009490:	4602      	mov	r2, r0
 8009492:	4b05      	ldr	r3, [pc, #20]	; (80094a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009494:	689b      	ldr	r3, [r3, #8]
 8009496:	0a9b      	lsrs	r3, r3, #10
 8009498:	f003 0307 	and.w	r3, r3, #7
 800949c:	4903      	ldr	r1, [pc, #12]	; (80094ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800949e:	5ccb      	ldrb	r3, [r1, r3]
 80094a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80094a4:	4618      	mov	r0, r3
 80094a6:	bd80      	pop	{r7, pc}
 80094a8:	40023800 	.word	0x40023800
 80094ac:	0800e420 	.word	0x0800e420

080094b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80094b4:	f7ff ffdc 	bl	8009470 <HAL_RCC_GetHCLKFreq>
 80094b8:	4602      	mov	r2, r0
 80094ba:	4b05      	ldr	r3, [pc, #20]	; (80094d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80094bc:	689b      	ldr	r3, [r3, #8]
 80094be:	0b5b      	lsrs	r3, r3, #13
 80094c0:	f003 0307 	and.w	r3, r3, #7
 80094c4:	4903      	ldr	r1, [pc, #12]	; (80094d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80094c6:	5ccb      	ldrb	r3, [r1, r3]
 80094c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80094cc:	4618      	mov	r0, r3
 80094ce:	bd80      	pop	{r7, pc}
 80094d0:	40023800 	.word	0x40023800
 80094d4:	0800e420 	.word	0x0800e420

080094d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b082      	sub	sp, #8
 80094dc:	af00      	add	r7, sp, #0
 80094de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d101      	bne.n	80094ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80094e6:	2301      	movs	r3, #1
 80094e8:	e04c      	b.n	8009584 <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80094f0:	b2db      	uxtb	r3, r3
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d111      	bne.n	800951a <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	2200      	movs	r2, #0
 80094fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80094fe:	6878      	ldr	r0, [r7, #4]
 8009500:	f001 fc02 	bl	800ad08 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009508:	2b00      	cmp	r3, #0
 800950a:	d102      	bne.n	8009512 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	4a1f      	ldr	r2, [pc, #124]	; (800958c <HAL_TIM_Base_Init+0xb4>)
 8009510:	649a      	str	r2, [r3, #72]	; 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009516:	6878      	ldr	r0, [r7, #4]
 8009518:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2202      	movs	r2, #2
 800951e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681a      	ldr	r2, [r3, #0]
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	3304      	adds	r3, #4
 800952a:	4619      	mov	r1, r3
 800952c:	4610      	mov	r0, r2
 800952e:	f001 f91f 	bl	800a770 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2201      	movs	r2, #1
 8009536:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	2201      	movs	r2, #1
 800953e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	2201      	movs	r2, #1
 8009546:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	2201      	movs	r2, #1
 800954e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	2201      	movs	r2, #1
 8009556:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	2201      	movs	r2, #1
 800955e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	2201      	movs	r2, #1
 8009566:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	2201      	movs	r2, #1
 800956e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	2201      	movs	r2, #1
 8009576:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	2201      	movs	r2, #1
 800957e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009582:	2300      	movs	r3, #0
}
 8009584:	4618      	mov	r0, r3
 8009586:	3708      	adds	r7, #8
 8009588:	46bd      	mov	sp, r7
 800958a:	bd80      	pop	{r7, pc}
 800958c:	08004785 	.word	0x08004785

08009590 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009590:	b480      	push	{r7}
 8009592:	b085      	sub	sp, #20
 8009594:	af00      	add	r7, sp, #0
 8009596:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800959e:	b2db      	uxtb	r3, r3
 80095a0:	2b01      	cmp	r3, #1
 80095a2:	d001      	beq.n	80095a8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80095a4:	2301      	movs	r3, #1
 80095a6:	e03c      	b.n	8009622 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	2202      	movs	r2, #2
 80095ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	4a1e      	ldr	r2, [pc, #120]	; (8009630 <HAL_TIM_Base_Start+0xa0>)
 80095b6:	4293      	cmp	r3, r2
 80095b8:	d018      	beq.n	80095ec <HAL_TIM_Base_Start+0x5c>
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80095c2:	d013      	beq.n	80095ec <HAL_TIM_Base_Start+0x5c>
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	4a1a      	ldr	r2, [pc, #104]	; (8009634 <HAL_TIM_Base_Start+0xa4>)
 80095ca:	4293      	cmp	r3, r2
 80095cc:	d00e      	beq.n	80095ec <HAL_TIM_Base_Start+0x5c>
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	4a19      	ldr	r2, [pc, #100]	; (8009638 <HAL_TIM_Base_Start+0xa8>)
 80095d4:	4293      	cmp	r3, r2
 80095d6:	d009      	beq.n	80095ec <HAL_TIM_Base_Start+0x5c>
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	4a17      	ldr	r2, [pc, #92]	; (800963c <HAL_TIM_Base_Start+0xac>)
 80095de:	4293      	cmp	r3, r2
 80095e0:	d004      	beq.n	80095ec <HAL_TIM_Base_Start+0x5c>
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	4a16      	ldr	r2, [pc, #88]	; (8009640 <HAL_TIM_Base_Start+0xb0>)
 80095e8:	4293      	cmp	r3, r2
 80095ea:	d111      	bne.n	8009610 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	689b      	ldr	r3, [r3, #8]
 80095f2:	f003 0307 	and.w	r3, r3, #7
 80095f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	2b06      	cmp	r3, #6
 80095fc:	d010      	beq.n	8009620 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	681a      	ldr	r2, [r3, #0]
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	f042 0201 	orr.w	r2, r2, #1
 800960c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800960e:	e007      	b.n	8009620 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	681a      	ldr	r2, [r3, #0]
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	f042 0201 	orr.w	r2, r2, #1
 800961e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009620:	2300      	movs	r3, #0
}
 8009622:	4618      	mov	r0, r3
 8009624:	3714      	adds	r7, #20
 8009626:	46bd      	mov	sp, r7
 8009628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962c:	4770      	bx	lr
 800962e:	bf00      	nop
 8009630:	40010000 	.word	0x40010000
 8009634:	40000400 	.word	0x40000400
 8009638:	40000800 	.word	0x40000800
 800963c:	40000c00 	.word	0x40000c00
 8009640:	40014000 	.word	0x40014000

08009644 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009644:	b480      	push	{r7}
 8009646:	b085      	sub	sp, #20
 8009648:	af00      	add	r7, sp, #0
 800964a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009652:	b2db      	uxtb	r3, r3
 8009654:	2b01      	cmp	r3, #1
 8009656:	d001      	beq.n	800965c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009658:	2301      	movs	r3, #1
 800965a:	e044      	b.n	80096e6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	2202      	movs	r2, #2
 8009660:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	68da      	ldr	r2, [r3, #12]
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	f042 0201 	orr.w	r2, r2, #1
 8009672:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	4a1e      	ldr	r2, [pc, #120]	; (80096f4 <HAL_TIM_Base_Start_IT+0xb0>)
 800967a:	4293      	cmp	r3, r2
 800967c:	d018      	beq.n	80096b0 <HAL_TIM_Base_Start_IT+0x6c>
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009686:	d013      	beq.n	80096b0 <HAL_TIM_Base_Start_IT+0x6c>
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	4a1a      	ldr	r2, [pc, #104]	; (80096f8 <HAL_TIM_Base_Start_IT+0xb4>)
 800968e:	4293      	cmp	r3, r2
 8009690:	d00e      	beq.n	80096b0 <HAL_TIM_Base_Start_IT+0x6c>
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	4a19      	ldr	r2, [pc, #100]	; (80096fc <HAL_TIM_Base_Start_IT+0xb8>)
 8009698:	4293      	cmp	r3, r2
 800969a:	d009      	beq.n	80096b0 <HAL_TIM_Base_Start_IT+0x6c>
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	4a17      	ldr	r2, [pc, #92]	; (8009700 <HAL_TIM_Base_Start_IT+0xbc>)
 80096a2:	4293      	cmp	r3, r2
 80096a4:	d004      	beq.n	80096b0 <HAL_TIM_Base_Start_IT+0x6c>
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	4a16      	ldr	r2, [pc, #88]	; (8009704 <HAL_TIM_Base_Start_IT+0xc0>)
 80096ac:	4293      	cmp	r3, r2
 80096ae:	d111      	bne.n	80096d4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	689b      	ldr	r3, [r3, #8]
 80096b6:	f003 0307 	and.w	r3, r3, #7
 80096ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	2b06      	cmp	r3, #6
 80096c0:	d010      	beq.n	80096e4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	681a      	ldr	r2, [r3, #0]
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	f042 0201 	orr.w	r2, r2, #1
 80096d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80096d2:	e007      	b.n	80096e4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	681a      	ldr	r2, [r3, #0]
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	f042 0201 	orr.w	r2, r2, #1
 80096e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80096e4:	2300      	movs	r3, #0
}
 80096e6:	4618      	mov	r0, r3
 80096e8:	3714      	adds	r7, #20
 80096ea:	46bd      	mov	sp, r7
 80096ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f0:	4770      	bx	lr
 80096f2:	bf00      	nop
 80096f4:	40010000 	.word	0x40010000
 80096f8:	40000400 	.word	0x40000400
 80096fc:	40000800 	.word	0x40000800
 8009700:	40000c00 	.word	0x40000c00
 8009704:	40014000 	.word	0x40014000

08009708 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8009708:	b580      	push	{r7, lr}
 800970a:	b082      	sub	sp, #8
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	2b00      	cmp	r3, #0
 8009714:	d101      	bne.n	800971a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8009716:	2301      	movs	r3, #1
 8009718:	e04c      	b.n	80097b4 <HAL_TIM_OC_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009720:	b2db      	uxtb	r3, r3
 8009722:	2b00      	cmp	r3, #0
 8009724:	d111      	bne.n	800974a <HAL_TIM_OC_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	2200      	movs	r2, #0
 800972a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800972e:	6878      	ldr	r0, [r7, #4]
 8009730:	f001 faea 	bl	800ad08 <TIM_ResetCallback>

    if (htim->OC_MspInitCallback == NULL)
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009738:	2b00      	cmp	r3, #0
 800973a:	d102      	bne.n	8009742 <HAL_TIM_OC_Init+0x3a>
    {
      htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	4a1f      	ldr	r2, [pc, #124]	; (80097bc <HAL_TIM_OC_Init+0xb4>)
 8009740:	659a      	str	r2, [r3, #88]	; 0x58
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009746:	6878      	ldr	r0, [r7, #4]
 8009748:	4798      	blx	r3
    HAL_TIM_OC_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	2202      	movs	r2, #2
 800974e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681a      	ldr	r2, [r3, #0]
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	3304      	adds	r3, #4
 800975a:	4619      	mov	r1, r3
 800975c:	4610      	mov	r0, r2
 800975e:	f001 f807 	bl	800a770 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	2201      	movs	r2, #1
 8009766:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	2201      	movs	r2, #1
 800976e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	2201      	movs	r2, #1
 8009776:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	2201      	movs	r2, #1
 800977e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2201      	movs	r2, #1
 8009786:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	2201      	movs	r2, #1
 800978e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	2201      	movs	r2, #1
 8009796:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	2201      	movs	r2, #1
 800979e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	2201      	movs	r2, #1
 80097a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	2201      	movs	r2, #1
 80097ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80097b2:	2300      	movs	r3, #0
}
 80097b4:	4618      	mov	r0, r3
 80097b6:	3708      	adds	r7, #8
 80097b8:	46bd      	mov	sp, r7
 80097ba:	bd80      	pop	{r7, pc}
 80097bc:	080097c1 	.word	0x080097c1

080097c0 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80097c0:	b480      	push	{r7}
 80097c2:	b083      	sub	sp, #12
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80097c8:	bf00      	nop
 80097ca:	370c      	adds	r7, #12
 80097cc:	46bd      	mov	sp, r7
 80097ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d2:	4770      	bx	lr

080097d4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80097d4:	b580      	push	{r7, lr}
 80097d6:	b082      	sub	sp, #8
 80097d8:	af00      	add	r7, sp, #0
 80097da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d101      	bne.n	80097e6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80097e2:	2301      	movs	r3, #1
 80097e4:	e04c      	b.n	8009880 <HAL_TIM_PWM_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80097ec:	b2db      	uxtb	r3, r3
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d111      	bne.n	8009816 <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	2200      	movs	r2, #0
 80097f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80097fa:	6878      	ldr	r0, [r7, #4]
 80097fc:	f001 fa84 	bl	800ad08 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009804:	2b00      	cmp	r3, #0
 8009806:	d102      	bne.n	800980e <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	4a1f      	ldr	r2, [pc, #124]	; (8009888 <HAL_TIM_PWM_Init+0xb4>)
 800980c:	661a      	str	r2, [r3, #96]	; 0x60
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009812:	6878      	ldr	r0, [r7, #4]
 8009814:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	2202      	movs	r2, #2
 800981a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681a      	ldr	r2, [r3, #0]
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	3304      	adds	r3, #4
 8009826:	4619      	mov	r1, r3
 8009828:	4610      	mov	r0, r2
 800982a:	f000 ffa1 	bl	800a770 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	2201      	movs	r2, #1
 8009832:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	2201      	movs	r2, #1
 800983a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	2201      	movs	r2, #1
 8009842:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	2201      	movs	r2, #1
 800984a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	2201      	movs	r2, #1
 8009852:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	2201      	movs	r2, #1
 800985a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	2201      	movs	r2, #1
 8009862:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	2201      	movs	r2, #1
 800986a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	2201      	movs	r2, #1
 8009872:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	2201      	movs	r2, #1
 800987a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800987e:	2300      	movs	r3, #0
}
 8009880:	4618      	mov	r0, r3
 8009882:	3708      	adds	r7, #8
 8009884:	46bd      	mov	sp, r7
 8009886:	bd80      	pop	{r7, pc}
 8009888:	08004735 	.word	0x08004735

0800988c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b084      	sub	sp, #16
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
 8009894:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009896:	683b      	ldr	r3, [r7, #0]
 8009898:	2b00      	cmp	r3, #0
 800989a:	d109      	bne.n	80098b0 <HAL_TIM_PWM_Start+0x24>
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80098a2:	b2db      	uxtb	r3, r3
 80098a4:	2b01      	cmp	r3, #1
 80098a6:	bf14      	ite	ne
 80098a8:	2301      	movne	r3, #1
 80098aa:	2300      	moveq	r3, #0
 80098ac:	b2db      	uxtb	r3, r3
 80098ae:	e022      	b.n	80098f6 <HAL_TIM_PWM_Start+0x6a>
 80098b0:	683b      	ldr	r3, [r7, #0]
 80098b2:	2b04      	cmp	r3, #4
 80098b4:	d109      	bne.n	80098ca <HAL_TIM_PWM_Start+0x3e>
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80098bc:	b2db      	uxtb	r3, r3
 80098be:	2b01      	cmp	r3, #1
 80098c0:	bf14      	ite	ne
 80098c2:	2301      	movne	r3, #1
 80098c4:	2300      	moveq	r3, #0
 80098c6:	b2db      	uxtb	r3, r3
 80098c8:	e015      	b.n	80098f6 <HAL_TIM_PWM_Start+0x6a>
 80098ca:	683b      	ldr	r3, [r7, #0]
 80098cc:	2b08      	cmp	r3, #8
 80098ce:	d109      	bne.n	80098e4 <HAL_TIM_PWM_Start+0x58>
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80098d6:	b2db      	uxtb	r3, r3
 80098d8:	2b01      	cmp	r3, #1
 80098da:	bf14      	ite	ne
 80098dc:	2301      	movne	r3, #1
 80098de:	2300      	moveq	r3, #0
 80098e0:	b2db      	uxtb	r3, r3
 80098e2:	e008      	b.n	80098f6 <HAL_TIM_PWM_Start+0x6a>
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80098ea:	b2db      	uxtb	r3, r3
 80098ec:	2b01      	cmp	r3, #1
 80098ee:	bf14      	ite	ne
 80098f0:	2301      	movne	r3, #1
 80098f2:	2300      	moveq	r3, #0
 80098f4:	b2db      	uxtb	r3, r3
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d001      	beq.n	80098fe <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80098fa:	2301      	movs	r3, #1
 80098fc:	e068      	b.n	80099d0 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80098fe:	683b      	ldr	r3, [r7, #0]
 8009900:	2b00      	cmp	r3, #0
 8009902:	d104      	bne.n	800990e <HAL_TIM_PWM_Start+0x82>
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	2202      	movs	r2, #2
 8009908:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800990c:	e013      	b.n	8009936 <HAL_TIM_PWM_Start+0xaa>
 800990e:	683b      	ldr	r3, [r7, #0]
 8009910:	2b04      	cmp	r3, #4
 8009912:	d104      	bne.n	800991e <HAL_TIM_PWM_Start+0x92>
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	2202      	movs	r2, #2
 8009918:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800991c:	e00b      	b.n	8009936 <HAL_TIM_PWM_Start+0xaa>
 800991e:	683b      	ldr	r3, [r7, #0]
 8009920:	2b08      	cmp	r3, #8
 8009922:	d104      	bne.n	800992e <HAL_TIM_PWM_Start+0xa2>
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	2202      	movs	r2, #2
 8009928:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800992c:	e003      	b.n	8009936 <HAL_TIM_PWM_Start+0xaa>
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	2202      	movs	r2, #2
 8009932:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	2201      	movs	r2, #1
 800993c:	6839      	ldr	r1, [r7, #0]
 800993e:	4618      	mov	r0, r3
 8009940:	f001 f9bc 	bl	800acbc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	4a23      	ldr	r2, [pc, #140]	; (80099d8 <HAL_TIM_PWM_Start+0x14c>)
 800994a:	4293      	cmp	r3, r2
 800994c:	d107      	bne.n	800995e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800995c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	4a1d      	ldr	r2, [pc, #116]	; (80099d8 <HAL_TIM_PWM_Start+0x14c>)
 8009964:	4293      	cmp	r3, r2
 8009966:	d018      	beq.n	800999a <HAL_TIM_PWM_Start+0x10e>
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009970:	d013      	beq.n	800999a <HAL_TIM_PWM_Start+0x10e>
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	4a19      	ldr	r2, [pc, #100]	; (80099dc <HAL_TIM_PWM_Start+0x150>)
 8009978:	4293      	cmp	r3, r2
 800997a:	d00e      	beq.n	800999a <HAL_TIM_PWM_Start+0x10e>
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	4a17      	ldr	r2, [pc, #92]	; (80099e0 <HAL_TIM_PWM_Start+0x154>)
 8009982:	4293      	cmp	r3, r2
 8009984:	d009      	beq.n	800999a <HAL_TIM_PWM_Start+0x10e>
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	4a16      	ldr	r2, [pc, #88]	; (80099e4 <HAL_TIM_PWM_Start+0x158>)
 800998c:	4293      	cmp	r3, r2
 800998e:	d004      	beq.n	800999a <HAL_TIM_PWM_Start+0x10e>
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	4a14      	ldr	r2, [pc, #80]	; (80099e8 <HAL_TIM_PWM_Start+0x15c>)
 8009996:	4293      	cmp	r3, r2
 8009998:	d111      	bne.n	80099be <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	689b      	ldr	r3, [r3, #8]
 80099a0:	f003 0307 	and.w	r3, r3, #7
 80099a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	2b06      	cmp	r3, #6
 80099aa:	d010      	beq.n	80099ce <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	681a      	ldr	r2, [r3, #0]
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	f042 0201 	orr.w	r2, r2, #1
 80099ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80099bc:	e007      	b.n	80099ce <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	681a      	ldr	r2, [r3, #0]
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	f042 0201 	orr.w	r2, r2, #1
 80099cc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80099ce:	2300      	movs	r3, #0
}
 80099d0:	4618      	mov	r0, r3
 80099d2:	3710      	adds	r7, #16
 80099d4:	46bd      	mov	sp, r7
 80099d6:	bd80      	pop	{r7, pc}
 80099d8:	40010000 	.word	0x40010000
 80099dc:	40000400 	.word	0x40000400
 80099e0:	40000800 	.word	0x40000800
 80099e4:	40000c00 	.word	0x40000c00
 80099e8:	40014000 	.word	0x40014000

080099ec <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 80099ec:	b580      	push	{r7, lr}
 80099ee:	b082      	sub	sp, #8
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]
 80099f4:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d101      	bne.n	8009a00 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 80099fc:	2301      	movs	r3, #1
 80099fe:	e04c      	b.n	8009a9a <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a06:	b2db      	uxtb	r3, r3
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d111      	bne.n	8009a30 <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	2200      	movs	r2, #0
 8009a10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8009a14:	6878      	ldr	r0, [r7, #4]
 8009a16:	f001 f977 	bl	800ad08 <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d102      	bne.n	8009a28 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	4a1f      	ldr	r2, [pc, #124]	; (8009aa4 <HAL_TIM_OnePulse_Init+0xb8>)
 8009a26:	669a      	str	r2, [r3, #104]	; 0x68
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009a2c:	6878      	ldr	r0, [r7, #4]
 8009a2e:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	2202      	movs	r2, #2
 8009a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681a      	ldr	r2, [r3, #0]
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	3304      	adds	r3, #4
 8009a40:	4619      	mov	r1, r3
 8009a42:	4610      	mov	r0, r2
 8009a44:	f000 fe94 	bl	800a770 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	681a      	ldr	r2, [r3, #0]
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	f022 0208 	bic.w	r2, r2, #8
 8009a56:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	6819      	ldr	r1, [r3, #0]
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	683a      	ldr	r2, [r7, #0]
 8009a64:	430a      	orrs	r2, r1
 8009a66:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	2201      	movs	r2, #1
 8009a6c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	2201      	movs	r2, #1
 8009a74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2201      	movs	r2, #1
 8009a7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	2201      	movs	r2, #1
 8009a84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	2201      	movs	r2, #1
 8009a8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	2201      	movs	r2, #1
 8009a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009a98:	2300      	movs	r3, #0
}
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	3708      	adds	r7, #8
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	bd80      	pop	{r7, pc}
 8009aa2:	bf00      	nop
 8009aa4:	08009aa9 	.word	0x08009aa9

08009aa8 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8009aa8:	b480      	push	{r7}
 8009aaa:	b083      	sub	sp, #12
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8009ab0:	bf00      	nop
 8009ab2:	370c      	adds	r7, #12
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aba:	4770      	bx	lr

08009abc <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b084      	sub	sp, #16
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
 8009ac4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009acc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009ad4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009adc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009ae4:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009ae6:	7bfb      	ldrb	r3, [r7, #15]
 8009ae8:	2b01      	cmp	r3, #1
 8009aea:	d108      	bne.n	8009afe <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009aec:	7bbb      	ldrb	r3, [r7, #14]
 8009aee:	2b01      	cmp	r3, #1
 8009af0:	d105      	bne.n	8009afe <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009af2:	7b7b      	ldrb	r3, [r7, #13]
 8009af4:	2b01      	cmp	r3, #1
 8009af6:	d102      	bne.n	8009afe <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009af8:	7b3b      	ldrb	r3, [r7, #12]
 8009afa:	2b01      	cmp	r3, #1
 8009afc:	d001      	beq.n	8009b02 <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 8009afe:	2301      	movs	r3, #1
 8009b00:	e03b      	b.n	8009b7a <HAL_TIM_OnePulse_Start_IT+0xbe>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	2202      	movs	r2, #2
 8009b06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	2202      	movs	r2, #2
 8009b0e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	2202      	movs	r2, #2
 8009b16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	2202      	movs	r2, #2
 8009b1e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	68da      	ldr	r2, [r3, #12]
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	f042 0202 	orr.w	r2, r2, #2
 8009b30:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	68da      	ldr	r2, [r3, #12]
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	f042 0204 	orr.w	r2, r2, #4
 8009b40:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	2201      	movs	r2, #1
 8009b48:	2100      	movs	r1, #0
 8009b4a:	4618      	mov	r0, r3
 8009b4c:	f001 f8b6 	bl	800acbc <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	2201      	movs	r2, #1
 8009b56:	2104      	movs	r1, #4
 8009b58:	4618      	mov	r0, r3
 8009b5a:	f001 f8af 	bl	800acbc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	4a08      	ldr	r2, [pc, #32]	; (8009b84 <HAL_TIM_OnePulse_Start_IT+0xc8>)
 8009b64:	4293      	cmp	r3, r2
 8009b66:	d107      	bne.n	8009b78 <HAL_TIM_OnePulse_Start_IT+0xbc>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009b76:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8009b78:	2300      	movs	r3, #0
}
 8009b7a:	4618      	mov	r0, r3
 8009b7c:	3710      	adds	r7, #16
 8009b7e:	46bd      	mov	sp, r7
 8009b80:	bd80      	pop	{r7, pc}
 8009b82:	bf00      	nop
 8009b84:	40010000 	.word	0x40010000

08009b88 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	b086      	sub	sp, #24
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	6078      	str	r0, [r7, #4]
 8009b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d101      	bne.n	8009b9c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009b98:	2301      	movs	r3, #1
 8009b9a:	e0a2      	b.n	8009ce2 <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009ba2:	b2db      	uxtb	r3, r3
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d111      	bne.n	8009bcc <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2200      	movs	r2, #0
 8009bac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8009bb0:	6878      	ldr	r0, [r7, #4]
 8009bb2:	f001 f8a9 	bl	800ad08 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d102      	bne.n	8009bc4 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	4a4a      	ldr	r2, [pc, #296]	; (8009cec <HAL_TIM_Encoder_Init+0x164>)
 8009bc2:	671a      	str	r2, [r3, #112]	; 0x70
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009bc8:	6878      	ldr	r0, [r7, #4]
 8009bca:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	2202      	movs	r2, #2
 8009bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	689b      	ldr	r3, [r3, #8]
 8009bda:	687a      	ldr	r2, [r7, #4]
 8009bdc:	6812      	ldr	r2, [r2, #0]
 8009bde:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009be2:	f023 0307 	bic.w	r3, r3, #7
 8009be6:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681a      	ldr	r2, [r3, #0]
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	3304      	adds	r3, #4
 8009bf0:	4619      	mov	r1, r3
 8009bf2:	4610      	mov	r0, r2
 8009bf4:	f000 fdbc 	bl	800a770 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	689b      	ldr	r3, [r3, #8]
 8009bfe:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	699b      	ldr	r3, [r3, #24]
 8009c06:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	6a1b      	ldr	r3, [r3, #32]
 8009c0e:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8009c10:	683b      	ldr	r3, [r7, #0]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	697a      	ldr	r2, [r7, #20]
 8009c16:	4313      	orrs	r3, r2
 8009c18:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009c1a:	693b      	ldr	r3, [r7, #16]
 8009c1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009c20:	f023 0303 	bic.w	r3, r3, #3
 8009c24:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009c26:	683b      	ldr	r3, [r7, #0]
 8009c28:	689a      	ldr	r2, [r3, #8]
 8009c2a:	683b      	ldr	r3, [r7, #0]
 8009c2c:	699b      	ldr	r3, [r3, #24]
 8009c2e:	021b      	lsls	r3, r3, #8
 8009c30:	4313      	orrs	r3, r2
 8009c32:	693a      	ldr	r2, [r7, #16]
 8009c34:	4313      	orrs	r3, r2
 8009c36:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8009c38:	693b      	ldr	r3, [r7, #16]
 8009c3a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8009c3e:	f023 030c 	bic.w	r3, r3, #12
 8009c42:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009c44:	693b      	ldr	r3, [r7, #16]
 8009c46:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009c4a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009c4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009c50:	683b      	ldr	r3, [r7, #0]
 8009c52:	68da      	ldr	r2, [r3, #12]
 8009c54:	683b      	ldr	r3, [r7, #0]
 8009c56:	69db      	ldr	r3, [r3, #28]
 8009c58:	021b      	lsls	r3, r3, #8
 8009c5a:	4313      	orrs	r3, r2
 8009c5c:	693a      	ldr	r2, [r7, #16]
 8009c5e:	4313      	orrs	r3, r2
 8009c60:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009c62:	683b      	ldr	r3, [r7, #0]
 8009c64:	691b      	ldr	r3, [r3, #16]
 8009c66:	011a      	lsls	r2, r3, #4
 8009c68:	683b      	ldr	r3, [r7, #0]
 8009c6a:	6a1b      	ldr	r3, [r3, #32]
 8009c6c:	031b      	lsls	r3, r3, #12
 8009c6e:	4313      	orrs	r3, r2
 8009c70:	693a      	ldr	r2, [r7, #16]
 8009c72:	4313      	orrs	r3, r2
 8009c74:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8009c7c:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8009c84:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009c86:	683b      	ldr	r3, [r7, #0]
 8009c88:	685a      	ldr	r2, [r3, #4]
 8009c8a:	683b      	ldr	r3, [r7, #0]
 8009c8c:	695b      	ldr	r3, [r3, #20]
 8009c8e:	011b      	lsls	r3, r3, #4
 8009c90:	4313      	orrs	r3, r2
 8009c92:	68fa      	ldr	r2, [r7, #12]
 8009c94:	4313      	orrs	r3, r2
 8009c96:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	697a      	ldr	r2, [r7, #20]
 8009c9e:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	693a      	ldr	r2, [r7, #16]
 8009ca6:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	68fa      	ldr	r2, [r7, #12]
 8009cae:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2201      	movs	r2, #1
 8009cb4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	2201      	movs	r2, #1
 8009cbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	2201      	movs	r2, #1
 8009cc4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2201      	movs	r2, #1
 8009ccc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	2201      	movs	r2, #1
 8009cd4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	2201      	movs	r2, #1
 8009cdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009ce0:	2300      	movs	r3, #0
}
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	3718      	adds	r7, #24
 8009ce6:	46bd      	mov	sp, r7
 8009ce8:	bd80      	pop	{r7, pc}
 8009cea:	bf00      	nop
 8009cec:	08004849 	.word	0x08004849

08009cf0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009cf0:	b580      	push	{r7, lr}
 8009cf2:	b084      	sub	sp, #16
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	6078      	str	r0, [r7, #4]
 8009cf8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009d00:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009d08:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009d10:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009d18:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8009d1a:	683b      	ldr	r3, [r7, #0]
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d110      	bne.n	8009d42 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009d20:	7bfb      	ldrb	r3, [r7, #15]
 8009d22:	2b01      	cmp	r3, #1
 8009d24:	d102      	bne.n	8009d2c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8009d26:	7b7b      	ldrb	r3, [r7, #13]
 8009d28:	2b01      	cmp	r3, #1
 8009d2a:	d001      	beq.n	8009d30 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8009d2c:	2301      	movs	r3, #1
 8009d2e:	e069      	b.n	8009e04 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	2202      	movs	r2, #2
 8009d34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	2202      	movs	r2, #2
 8009d3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009d40:	e031      	b.n	8009da6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8009d42:	683b      	ldr	r3, [r7, #0]
 8009d44:	2b04      	cmp	r3, #4
 8009d46:	d110      	bne.n	8009d6a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009d48:	7bbb      	ldrb	r3, [r7, #14]
 8009d4a:	2b01      	cmp	r3, #1
 8009d4c:	d102      	bne.n	8009d54 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009d4e:	7b3b      	ldrb	r3, [r7, #12]
 8009d50:	2b01      	cmp	r3, #1
 8009d52:	d001      	beq.n	8009d58 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8009d54:	2301      	movs	r3, #1
 8009d56:	e055      	b.n	8009e04 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	2202      	movs	r2, #2
 8009d5c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2202      	movs	r2, #2
 8009d64:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009d68:	e01d      	b.n	8009da6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009d6a:	7bfb      	ldrb	r3, [r7, #15]
 8009d6c:	2b01      	cmp	r3, #1
 8009d6e:	d108      	bne.n	8009d82 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009d70:	7bbb      	ldrb	r3, [r7, #14]
 8009d72:	2b01      	cmp	r3, #1
 8009d74:	d105      	bne.n	8009d82 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009d76:	7b7b      	ldrb	r3, [r7, #13]
 8009d78:	2b01      	cmp	r3, #1
 8009d7a:	d102      	bne.n	8009d82 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009d7c:	7b3b      	ldrb	r3, [r7, #12]
 8009d7e:	2b01      	cmp	r3, #1
 8009d80:	d001      	beq.n	8009d86 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8009d82:	2301      	movs	r3, #1
 8009d84:	e03e      	b.n	8009e04 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	2202      	movs	r2, #2
 8009d8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	2202      	movs	r2, #2
 8009d92:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	2202      	movs	r2, #2
 8009d9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	2202      	movs	r2, #2
 8009da2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8009da6:	683b      	ldr	r3, [r7, #0]
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d003      	beq.n	8009db4 <HAL_TIM_Encoder_Start+0xc4>
 8009dac:	683b      	ldr	r3, [r7, #0]
 8009dae:	2b04      	cmp	r3, #4
 8009db0:	d008      	beq.n	8009dc4 <HAL_TIM_Encoder_Start+0xd4>
 8009db2:	e00f      	b.n	8009dd4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	2201      	movs	r2, #1
 8009dba:	2100      	movs	r1, #0
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	f000 ff7d 	bl	800acbc <TIM_CCxChannelCmd>
      break;
 8009dc2:	e016      	b.n	8009df2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	2201      	movs	r2, #1
 8009dca:	2104      	movs	r1, #4
 8009dcc:	4618      	mov	r0, r3
 8009dce:	f000 ff75 	bl	800acbc <TIM_CCxChannelCmd>
      break;
 8009dd2:	e00e      	b.n	8009df2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	2201      	movs	r2, #1
 8009dda:	2100      	movs	r1, #0
 8009ddc:	4618      	mov	r0, r3
 8009dde:	f000 ff6d 	bl	800acbc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	2201      	movs	r2, #1
 8009de8:	2104      	movs	r1, #4
 8009dea:	4618      	mov	r0, r3
 8009dec:	f000 ff66 	bl	800acbc <TIM_CCxChannelCmd>
      break;
 8009df0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	681a      	ldr	r2, [r3, #0]
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	f042 0201 	orr.w	r2, r2, #1
 8009e00:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009e02:	2300      	movs	r3, #0
}
 8009e04:	4618      	mov	r0, r3
 8009e06:	3710      	adds	r7, #16
 8009e08:	46bd      	mov	sp, r7
 8009e0a:	bd80      	pop	{r7, pc}

08009e0c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b082      	sub	sp, #8
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	691b      	ldr	r3, [r3, #16]
 8009e1a:	f003 0302 	and.w	r3, r3, #2
 8009e1e:	2b02      	cmp	r3, #2
 8009e20:	d128      	bne.n	8009e74 <HAL_TIM_IRQHandler+0x68>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	68db      	ldr	r3, [r3, #12]
 8009e28:	f003 0302 	and.w	r3, r3, #2
 8009e2c:	2b02      	cmp	r3, #2
 8009e2e:	d121      	bne.n	8009e74 <HAL_TIM_IRQHandler+0x68>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	f06f 0202 	mvn.w	r2, #2
 8009e38:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	2201      	movs	r2, #1
 8009e3e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	699b      	ldr	r3, [r3, #24]
 8009e46:	f003 0303 	and.w	r3, r3, #3
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d005      	beq.n	8009e5a <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e54:	6878      	ldr	r0, [r7, #4]
 8009e56:	4798      	blx	r3
 8009e58:	e009      	b.n	8009e6e <HAL_TIM_IRQHandler+0x62>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009e60:	6878      	ldr	r0, [r7, #4]
 8009e62:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009e6a:	6878      	ldr	r0, [r7, #4]
 8009e6c:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	2200      	movs	r2, #0
 8009e72:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	691b      	ldr	r3, [r3, #16]
 8009e7a:	f003 0304 	and.w	r3, r3, #4
 8009e7e:	2b04      	cmp	r3, #4
 8009e80:	d128      	bne.n	8009ed4 <HAL_TIM_IRQHandler+0xc8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	68db      	ldr	r3, [r3, #12]
 8009e88:	f003 0304 	and.w	r3, r3, #4
 8009e8c:	2b04      	cmp	r3, #4
 8009e8e:	d121      	bne.n	8009ed4 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	f06f 0204 	mvn.w	r2, #4
 8009e98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	2202      	movs	r2, #2
 8009e9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	699b      	ldr	r3, [r3, #24]
 8009ea6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d005      	beq.n	8009eba <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009eb4:	6878      	ldr	r0, [r7, #4]
 8009eb6:	4798      	blx	r3
 8009eb8:	e009      	b.n	8009ece <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009ec0:	6878      	ldr	r0, [r7, #4]
 8009ec2:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009eca:	6878      	ldr	r0, [r7, #4]
 8009ecc:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	2200      	movs	r2, #0
 8009ed2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	691b      	ldr	r3, [r3, #16]
 8009eda:	f003 0308 	and.w	r3, r3, #8
 8009ede:	2b08      	cmp	r3, #8
 8009ee0:	d128      	bne.n	8009f34 <HAL_TIM_IRQHandler+0x128>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	68db      	ldr	r3, [r3, #12]
 8009ee8:	f003 0308 	and.w	r3, r3, #8
 8009eec:	2b08      	cmp	r3, #8
 8009eee:	d121      	bne.n	8009f34 <HAL_TIM_IRQHandler+0x128>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	f06f 0208 	mvn.w	r2, #8
 8009ef8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	2204      	movs	r2, #4
 8009efe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	69db      	ldr	r3, [r3, #28]
 8009f06:	f003 0303 	and.w	r3, r3, #3
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d005      	beq.n	8009f1a <HAL_TIM_IRQHandler+0x10e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009f14:	6878      	ldr	r0, [r7, #4]
 8009f16:	4798      	blx	r3
 8009f18:	e009      	b.n	8009f2e <HAL_TIM_IRQHandler+0x122>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009f20:	6878      	ldr	r0, [r7, #4]
 8009f22:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009f2a:	6878      	ldr	r0, [r7, #4]
 8009f2c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	2200      	movs	r2, #0
 8009f32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	691b      	ldr	r3, [r3, #16]
 8009f3a:	f003 0310 	and.w	r3, r3, #16
 8009f3e:	2b10      	cmp	r3, #16
 8009f40:	d128      	bne.n	8009f94 <HAL_TIM_IRQHandler+0x188>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	68db      	ldr	r3, [r3, #12]
 8009f48:	f003 0310 	and.w	r3, r3, #16
 8009f4c:	2b10      	cmp	r3, #16
 8009f4e:	d121      	bne.n	8009f94 <HAL_TIM_IRQHandler+0x188>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	f06f 0210 	mvn.w	r2, #16
 8009f58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	2208      	movs	r2, #8
 8009f5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	69db      	ldr	r3, [r3, #28]
 8009f66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d005      	beq.n	8009f7a <HAL_TIM_IRQHandler+0x16e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009f74:	6878      	ldr	r0, [r7, #4]
 8009f76:	4798      	blx	r3
 8009f78:	e009      	b.n	8009f8e <HAL_TIM_IRQHandler+0x182>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009f80:	6878      	ldr	r0, [r7, #4]
 8009f82:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009f8a:	6878      	ldr	r0, [r7, #4]
 8009f8c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	2200      	movs	r2, #0
 8009f92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	691b      	ldr	r3, [r3, #16]
 8009f9a:	f003 0301 	and.w	r3, r3, #1
 8009f9e:	2b01      	cmp	r3, #1
 8009fa0:	d110      	bne.n	8009fc4 <HAL_TIM_IRQHandler+0x1b8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	68db      	ldr	r3, [r3, #12]
 8009fa8:	f003 0301 	and.w	r3, r3, #1
 8009fac:	2b01      	cmp	r3, #1
 8009fae:	d109      	bne.n	8009fc4 <HAL_TIM_IRQHandler+0x1b8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	f06f 0201 	mvn.w	r2, #1
 8009fb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009fc0:	6878      	ldr	r0, [r7, #4]
 8009fc2:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	691b      	ldr	r3, [r3, #16]
 8009fca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009fce:	2b80      	cmp	r3, #128	; 0x80
 8009fd0:	d110      	bne.n	8009ff4 <HAL_TIM_IRQHandler+0x1e8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	68db      	ldr	r3, [r3, #12]
 8009fd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009fdc:	2b80      	cmp	r3, #128	; 0x80
 8009fde:	d109      	bne.n	8009ff4 <HAL_TIM_IRQHandler+0x1e8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009fe8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009ff0:	6878      	ldr	r0, [r7, #4]
 8009ff2:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	691b      	ldr	r3, [r3, #16]
 8009ffa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ffe:	2b40      	cmp	r3, #64	; 0x40
 800a000:	d110      	bne.n	800a024 <HAL_TIM_IRQHandler+0x218>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	68db      	ldr	r3, [r3, #12]
 800a008:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a00c:	2b40      	cmp	r3, #64	; 0x40
 800a00e:	d109      	bne.n	800a024 <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a018:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a020:	6878      	ldr	r0, [r7, #4]
 800a022:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	691b      	ldr	r3, [r3, #16]
 800a02a:	f003 0320 	and.w	r3, r3, #32
 800a02e:	2b20      	cmp	r3, #32
 800a030:	d110      	bne.n	800a054 <HAL_TIM_IRQHandler+0x248>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	68db      	ldr	r3, [r3, #12]
 800a038:	f003 0320 	and.w	r3, r3, #32
 800a03c:	2b20      	cmp	r3, #32
 800a03e:	d109      	bne.n	800a054 <HAL_TIM_IRQHandler+0x248>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	f06f 0220 	mvn.w	r2, #32
 800a048:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800a050:	6878      	ldr	r0, [r7, #4]
 800a052:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a054:	bf00      	nop
 800a056:	3708      	adds	r7, #8
 800a058:	46bd      	mov	sp, r7
 800a05a:	bd80      	pop	{r7, pc}

0800a05c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800a05c:	b580      	push	{r7, lr}
 800a05e:	b086      	sub	sp, #24
 800a060:	af00      	add	r7, sp, #0
 800a062:	60f8      	str	r0, [r7, #12]
 800a064:	60b9      	str	r1, [r7, #8]
 800a066:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a068:	2300      	movs	r3, #0
 800a06a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a072:	2b01      	cmp	r3, #1
 800a074:	d101      	bne.n	800a07a <HAL_TIM_OC_ConfigChannel+0x1e>
 800a076:	2302      	movs	r3, #2
 800a078:	e048      	b.n	800a10c <HAL_TIM_OC_ConfigChannel+0xb0>
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	2201      	movs	r2, #1
 800a07e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	2b0c      	cmp	r3, #12
 800a086:	d839      	bhi.n	800a0fc <HAL_TIM_OC_ConfigChannel+0xa0>
 800a088:	a201      	add	r2, pc, #4	; (adr r2, 800a090 <HAL_TIM_OC_ConfigChannel+0x34>)
 800a08a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a08e:	bf00      	nop
 800a090:	0800a0c5 	.word	0x0800a0c5
 800a094:	0800a0fd 	.word	0x0800a0fd
 800a098:	0800a0fd 	.word	0x0800a0fd
 800a09c:	0800a0fd 	.word	0x0800a0fd
 800a0a0:	0800a0d3 	.word	0x0800a0d3
 800a0a4:	0800a0fd 	.word	0x0800a0fd
 800a0a8:	0800a0fd 	.word	0x0800a0fd
 800a0ac:	0800a0fd 	.word	0x0800a0fd
 800a0b0:	0800a0e1 	.word	0x0800a0e1
 800a0b4:	0800a0fd 	.word	0x0800a0fd
 800a0b8:	0800a0fd 	.word	0x0800a0fd
 800a0bc:	0800a0fd 	.word	0x0800a0fd
 800a0c0:	0800a0ef 	.word	0x0800a0ef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	68b9      	ldr	r1, [r7, #8]
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	f000 fbd0 	bl	800a870 <TIM_OC1_SetConfig>
      break;
 800a0d0:	e017      	b.n	800a102 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	68b9      	ldr	r1, [r7, #8]
 800a0d8:	4618      	mov	r0, r3
 800a0da:	f000 fc2f 	bl	800a93c <TIM_OC2_SetConfig>
      break;
 800a0de:	e010      	b.n	800a102 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	68b9      	ldr	r1, [r7, #8]
 800a0e6:	4618      	mov	r0, r3
 800a0e8:	f000 fc94 	bl	800aa14 <TIM_OC3_SetConfig>
      break;
 800a0ec:	e009      	b.n	800a102 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	68b9      	ldr	r1, [r7, #8]
 800a0f4:	4618      	mov	r0, r3
 800a0f6:	f000 fcf7 	bl	800aae8 <TIM_OC4_SetConfig>
      break;
 800a0fa:	e002      	b.n	800a102 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 800a0fc:	2301      	movs	r3, #1
 800a0fe:	75fb      	strb	r3, [r7, #23]
      break;
 800a100:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	2200      	movs	r2, #0
 800a106:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a10a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a10c:	4618      	mov	r0, r3
 800a10e:	3718      	adds	r7, #24
 800a110:	46bd      	mov	sp, r7
 800a112:	bd80      	pop	{r7, pc}

0800a114 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a114:	b580      	push	{r7, lr}
 800a116:	b086      	sub	sp, #24
 800a118:	af00      	add	r7, sp, #0
 800a11a:	60f8      	str	r0, [r7, #12]
 800a11c:	60b9      	str	r1, [r7, #8]
 800a11e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a120:	2300      	movs	r3, #0
 800a122:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a12a:	2b01      	cmp	r3, #1
 800a12c:	d101      	bne.n	800a132 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a12e:	2302      	movs	r3, #2
 800a130:	e0ae      	b.n	800a290 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	2201      	movs	r2, #1
 800a136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	2b0c      	cmp	r3, #12
 800a13e:	f200 809f 	bhi.w	800a280 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800a142:	a201      	add	r2, pc, #4	; (adr r2, 800a148 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a148:	0800a17d 	.word	0x0800a17d
 800a14c:	0800a281 	.word	0x0800a281
 800a150:	0800a281 	.word	0x0800a281
 800a154:	0800a281 	.word	0x0800a281
 800a158:	0800a1bd 	.word	0x0800a1bd
 800a15c:	0800a281 	.word	0x0800a281
 800a160:	0800a281 	.word	0x0800a281
 800a164:	0800a281 	.word	0x0800a281
 800a168:	0800a1ff 	.word	0x0800a1ff
 800a16c:	0800a281 	.word	0x0800a281
 800a170:	0800a281 	.word	0x0800a281
 800a174:	0800a281 	.word	0x0800a281
 800a178:	0800a23f 	.word	0x0800a23f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	68b9      	ldr	r1, [r7, #8]
 800a182:	4618      	mov	r0, r3
 800a184:	f000 fb74 	bl	800a870 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	699a      	ldr	r2, [r3, #24]
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	f042 0208 	orr.w	r2, r2, #8
 800a196:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	699a      	ldr	r2, [r3, #24]
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	f022 0204 	bic.w	r2, r2, #4
 800a1a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	6999      	ldr	r1, [r3, #24]
 800a1ae:	68bb      	ldr	r3, [r7, #8]
 800a1b0:	691a      	ldr	r2, [r3, #16]
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	430a      	orrs	r2, r1
 800a1b8:	619a      	str	r2, [r3, #24]
      break;
 800a1ba:	e064      	b.n	800a286 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	68b9      	ldr	r1, [r7, #8]
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	f000 fbba 	bl	800a93c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	699a      	ldr	r2, [r3, #24]
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a1d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	699a      	ldr	r2, [r3, #24]
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a1e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	6999      	ldr	r1, [r3, #24]
 800a1ee:	68bb      	ldr	r3, [r7, #8]
 800a1f0:	691b      	ldr	r3, [r3, #16]
 800a1f2:	021a      	lsls	r2, r3, #8
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	430a      	orrs	r2, r1
 800a1fa:	619a      	str	r2, [r3, #24]
      break;
 800a1fc:	e043      	b.n	800a286 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	68b9      	ldr	r1, [r7, #8]
 800a204:	4618      	mov	r0, r3
 800a206:	f000 fc05 	bl	800aa14 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	69da      	ldr	r2, [r3, #28]
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	f042 0208 	orr.w	r2, r2, #8
 800a218:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	69da      	ldr	r2, [r3, #28]
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	f022 0204 	bic.w	r2, r2, #4
 800a228:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	69d9      	ldr	r1, [r3, #28]
 800a230:	68bb      	ldr	r3, [r7, #8]
 800a232:	691a      	ldr	r2, [r3, #16]
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	430a      	orrs	r2, r1
 800a23a:	61da      	str	r2, [r3, #28]
      break;
 800a23c:	e023      	b.n	800a286 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	68b9      	ldr	r1, [r7, #8]
 800a244:	4618      	mov	r0, r3
 800a246:	f000 fc4f 	bl	800aae8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	69da      	ldr	r2, [r3, #28]
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a258:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	69da      	ldr	r2, [r3, #28]
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a268:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	69d9      	ldr	r1, [r3, #28]
 800a270:	68bb      	ldr	r3, [r7, #8]
 800a272:	691b      	ldr	r3, [r3, #16]
 800a274:	021a      	lsls	r2, r3, #8
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	430a      	orrs	r2, r1
 800a27c:	61da      	str	r2, [r3, #28]
      break;
 800a27e:	e002      	b.n	800a286 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800a280:	2301      	movs	r3, #1
 800a282:	75fb      	strb	r3, [r7, #23]
      break;
 800a284:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	2200      	movs	r2, #0
 800a28a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a28e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a290:	4618      	mov	r0, r3
 800a292:	3718      	adds	r7, #24
 800a294:	46bd      	mov	sp, r7
 800a296:	bd80      	pop	{r7, pc}

0800a298 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a298:	b580      	push	{r7, lr}
 800a29a:	b084      	sub	sp, #16
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
 800a2a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a2a2:	2300      	movs	r3, #0
 800a2a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a2ac:	2b01      	cmp	r3, #1
 800a2ae:	d101      	bne.n	800a2b4 <HAL_TIM_ConfigClockSource+0x1c>
 800a2b0:	2302      	movs	r3, #2
 800a2b2:	e0b4      	b.n	800a41e <HAL_TIM_ConfigClockSource+0x186>
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	2201      	movs	r2, #1
 800a2b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	2202      	movs	r2, #2
 800a2c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	689b      	ldr	r3, [r3, #8]
 800a2ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a2cc:	68bb      	ldr	r3, [r7, #8]
 800a2ce:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a2d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a2d4:	68bb      	ldr	r3, [r7, #8]
 800a2d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a2da:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	68ba      	ldr	r2, [r7, #8]
 800a2e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a2ec:	d03e      	beq.n	800a36c <HAL_TIM_ConfigClockSource+0xd4>
 800a2ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a2f2:	f200 8087 	bhi.w	800a404 <HAL_TIM_ConfigClockSource+0x16c>
 800a2f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a2fa:	f000 8086 	beq.w	800a40a <HAL_TIM_ConfigClockSource+0x172>
 800a2fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a302:	d87f      	bhi.n	800a404 <HAL_TIM_ConfigClockSource+0x16c>
 800a304:	2b70      	cmp	r3, #112	; 0x70
 800a306:	d01a      	beq.n	800a33e <HAL_TIM_ConfigClockSource+0xa6>
 800a308:	2b70      	cmp	r3, #112	; 0x70
 800a30a:	d87b      	bhi.n	800a404 <HAL_TIM_ConfigClockSource+0x16c>
 800a30c:	2b60      	cmp	r3, #96	; 0x60
 800a30e:	d050      	beq.n	800a3b2 <HAL_TIM_ConfigClockSource+0x11a>
 800a310:	2b60      	cmp	r3, #96	; 0x60
 800a312:	d877      	bhi.n	800a404 <HAL_TIM_ConfigClockSource+0x16c>
 800a314:	2b50      	cmp	r3, #80	; 0x50
 800a316:	d03c      	beq.n	800a392 <HAL_TIM_ConfigClockSource+0xfa>
 800a318:	2b50      	cmp	r3, #80	; 0x50
 800a31a:	d873      	bhi.n	800a404 <HAL_TIM_ConfigClockSource+0x16c>
 800a31c:	2b40      	cmp	r3, #64	; 0x40
 800a31e:	d058      	beq.n	800a3d2 <HAL_TIM_ConfigClockSource+0x13a>
 800a320:	2b40      	cmp	r3, #64	; 0x40
 800a322:	d86f      	bhi.n	800a404 <HAL_TIM_ConfigClockSource+0x16c>
 800a324:	2b30      	cmp	r3, #48	; 0x30
 800a326:	d064      	beq.n	800a3f2 <HAL_TIM_ConfigClockSource+0x15a>
 800a328:	2b30      	cmp	r3, #48	; 0x30
 800a32a:	d86b      	bhi.n	800a404 <HAL_TIM_ConfigClockSource+0x16c>
 800a32c:	2b20      	cmp	r3, #32
 800a32e:	d060      	beq.n	800a3f2 <HAL_TIM_ConfigClockSource+0x15a>
 800a330:	2b20      	cmp	r3, #32
 800a332:	d867      	bhi.n	800a404 <HAL_TIM_ConfigClockSource+0x16c>
 800a334:	2b00      	cmp	r3, #0
 800a336:	d05c      	beq.n	800a3f2 <HAL_TIM_ConfigClockSource+0x15a>
 800a338:	2b10      	cmp	r3, #16
 800a33a:	d05a      	beq.n	800a3f2 <HAL_TIM_ConfigClockSource+0x15a>
 800a33c:	e062      	b.n	800a404 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	6818      	ldr	r0, [r3, #0]
 800a342:	683b      	ldr	r3, [r7, #0]
 800a344:	6899      	ldr	r1, [r3, #8]
 800a346:	683b      	ldr	r3, [r7, #0]
 800a348:	685a      	ldr	r2, [r3, #4]
 800a34a:	683b      	ldr	r3, [r7, #0]
 800a34c:	68db      	ldr	r3, [r3, #12]
 800a34e:	f000 fc95 	bl	800ac7c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	689b      	ldr	r3, [r3, #8]
 800a358:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a35a:	68bb      	ldr	r3, [r7, #8]
 800a35c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a360:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	68ba      	ldr	r2, [r7, #8]
 800a368:	609a      	str	r2, [r3, #8]
      break;
 800a36a:	e04f      	b.n	800a40c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	6818      	ldr	r0, [r3, #0]
 800a370:	683b      	ldr	r3, [r7, #0]
 800a372:	6899      	ldr	r1, [r3, #8]
 800a374:	683b      	ldr	r3, [r7, #0]
 800a376:	685a      	ldr	r2, [r3, #4]
 800a378:	683b      	ldr	r3, [r7, #0]
 800a37a:	68db      	ldr	r3, [r3, #12]
 800a37c:	f000 fc7e 	bl	800ac7c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	689a      	ldr	r2, [r3, #8]
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a38e:	609a      	str	r2, [r3, #8]
      break;
 800a390:	e03c      	b.n	800a40c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	6818      	ldr	r0, [r3, #0]
 800a396:	683b      	ldr	r3, [r7, #0]
 800a398:	6859      	ldr	r1, [r3, #4]
 800a39a:	683b      	ldr	r3, [r7, #0]
 800a39c:	68db      	ldr	r3, [r3, #12]
 800a39e:	461a      	mov	r2, r3
 800a3a0:	f000 fbf2 	bl	800ab88 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	2150      	movs	r1, #80	; 0x50
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	f000 fc4b 	bl	800ac46 <TIM_ITRx_SetConfig>
      break;
 800a3b0:	e02c      	b.n	800a40c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	6818      	ldr	r0, [r3, #0]
 800a3b6:	683b      	ldr	r3, [r7, #0]
 800a3b8:	6859      	ldr	r1, [r3, #4]
 800a3ba:	683b      	ldr	r3, [r7, #0]
 800a3bc:	68db      	ldr	r3, [r3, #12]
 800a3be:	461a      	mov	r2, r3
 800a3c0:	f000 fc11 	bl	800abe6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	2160      	movs	r1, #96	; 0x60
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	f000 fc3b 	bl	800ac46 <TIM_ITRx_SetConfig>
      break;
 800a3d0:	e01c      	b.n	800a40c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	6818      	ldr	r0, [r3, #0]
 800a3d6:	683b      	ldr	r3, [r7, #0]
 800a3d8:	6859      	ldr	r1, [r3, #4]
 800a3da:	683b      	ldr	r3, [r7, #0]
 800a3dc:	68db      	ldr	r3, [r3, #12]
 800a3de:	461a      	mov	r2, r3
 800a3e0:	f000 fbd2 	bl	800ab88 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	2140      	movs	r1, #64	; 0x40
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	f000 fc2b 	bl	800ac46 <TIM_ITRx_SetConfig>
      break;
 800a3f0:	e00c      	b.n	800a40c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681a      	ldr	r2, [r3, #0]
 800a3f6:	683b      	ldr	r3, [r7, #0]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	4619      	mov	r1, r3
 800a3fc:	4610      	mov	r0, r2
 800a3fe:	f000 fc22 	bl	800ac46 <TIM_ITRx_SetConfig>
      break;
 800a402:	e003      	b.n	800a40c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a404:	2301      	movs	r3, #1
 800a406:	73fb      	strb	r3, [r7, #15]
      break;
 800a408:	e000      	b.n	800a40c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a40a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	2201      	movs	r2, #1
 800a410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	2200      	movs	r2, #0
 800a418:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a41c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a41e:	4618      	mov	r0, r3
 800a420:	3710      	adds	r7, #16
 800a422:	46bd      	mov	sp, r7
 800a424:	bd80      	pop	{r7, pc}

0800a426 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800a426:	b480      	push	{r7}
 800a428:	b083      	sub	sp, #12
 800a42a:	af00      	add	r7, sp, #0
 800a42c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 800a42e:	bf00      	nop
 800a430:	370c      	adds	r7, #12
 800a432:	46bd      	mov	sp, r7
 800a434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a438:	4770      	bx	lr

0800a43a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a43a:	b480      	push	{r7}
 800a43c:	b083      	sub	sp, #12
 800a43e:	af00      	add	r7, sp, #0
 800a440:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a442:	bf00      	nop
 800a444:	370c      	adds	r7, #12
 800a446:	46bd      	mov	sp, r7
 800a448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44c:	4770      	bx	lr

0800a44e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a44e:	b480      	push	{r7}
 800a450:	b083      	sub	sp, #12
 800a452:	af00      	add	r7, sp, #0
 800a454:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a456:	bf00      	nop
 800a458:	370c      	adds	r7, #12
 800a45a:	46bd      	mov	sp, r7
 800a45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a460:	4770      	bx	lr

0800a462 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800a462:	b480      	push	{r7}
 800a464:	b083      	sub	sp, #12
 800a466:	af00      	add	r7, sp, #0
 800a468:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 800a46a:	bf00      	nop
 800a46c:	370c      	adds	r7, #12
 800a46e:	46bd      	mov	sp, r7
 800a470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a474:	4770      	bx	lr

0800a476 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a476:	b480      	push	{r7}
 800a478:	b083      	sub	sp, #12
 800a47a:	af00      	add	r7, sp, #0
 800a47c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a47e:	bf00      	nop
 800a480:	370c      	adds	r7, #12
 800a482:	46bd      	mov	sp, r7
 800a484:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a488:	4770      	bx	lr

0800a48a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800a48a:	b480      	push	{r7}
 800a48c:	b083      	sub	sp, #12
 800a48e:	af00      	add	r7, sp, #0
 800a490:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800a492:	bf00      	nop
 800a494:	370c      	adds	r7, #12
 800a496:	46bd      	mov	sp, r7
 800a498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a49c:	4770      	bx	lr

0800a49e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a49e:	b480      	push	{r7}
 800a4a0:	b083      	sub	sp, #12
 800a4a2:	af00      	add	r7, sp, #0
 800a4a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a4a6:	bf00      	nop
 800a4a8:	370c      	adds	r7, #12
 800a4aa:	46bd      	mov	sp, r7
 800a4ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b0:	4770      	bx	lr

0800a4b2 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800a4b2:	b480      	push	{r7}
 800a4b4:	b083      	sub	sp, #12
 800a4b6:	af00      	add	r7, sp, #0
 800a4b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 800a4ba:	bf00      	nop
 800a4bc:	370c      	adds	r7, #12
 800a4be:	46bd      	mov	sp, r7
 800a4c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c4:	4770      	bx	lr

0800a4c6 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800a4c6:	b480      	push	{r7}
 800a4c8:	b083      	sub	sp, #12
 800a4ca:	af00      	add	r7, sp, #0
 800a4cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800a4ce:	bf00      	nop
 800a4d0:	370c      	adds	r7, #12
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d8:	4770      	bx	lr
	...

0800a4dc <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 800a4dc:	b480      	push	{r7}
 800a4de:	b087      	sub	sp, #28
 800a4e0:	af00      	add	r7, sp, #0
 800a4e2:	60f8      	str	r0, [r7, #12]
 800a4e4:	460b      	mov	r3, r1
 800a4e6:	607a      	str	r2, [r7, #4]
 800a4e8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d101      	bne.n	800a4f8 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 800a4f4:	2301      	movs	r3, #1
 800a4f6:	e135      	b.n	800a764 <HAL_TIM_RegisterCallback+0x288>
  }
  /* Process locked */
  __HAL_LOCK(htim);
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a4fe:	2b01      	cmp	r3, #1
 800a500:	d101      	bne.n	800a506 <HAL_TIM_RegisterCallback+0x2a>
 800a502:	2302      	movs	r3, #2
 800a504:	e12e      	b.n	800a764 <HAL_TIM_RegisterCallback+0x288>
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	2201      	movs	r2, #1
 800a50a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (htim->State == HAL_TIM_STATE_READY)
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a514:	b2db      	uxtb	r3, r3
 800a516:	2b01      	cmp	r3, #1
 800a518:	f040 80ba 	bne.w	800a690 <HAL_TIM_RegisterCallback+0x1b4>
  {
    switch (CallbackID)
 800a51c:	7afb      	ldrb	r3, [r7, #11]
 800a51e:	2b1a      	cmp	r3, #26
 800a520:	f200 80b3 	bhi.w	800a68a <HAL_TIM_RegisterCallback+0x1ae>
 800a524:	a201      	add	r2, pc, #4	; (adr r2, 800a52c <HAL_TIM_RegisterCallback+0x50>)
 800a526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a52a:	bf00      	nop
 800a52c:	0800a599 	.word	0x0800a599
 800a530:	0800a5a1 	.word	0x0800a5a1
 800a534:	0800a5a9 	.word	0x0800a5a9
 800a538:	0800a5b1 	.word	0x0800a5b1
 800a53c:	0800a5b9 	.word	0x0800a5b9
 800a540:	0800a5c1 	.word	0x0800a5c1
 800a544:	0800a5c9 	.word	0x0800a5c9
 800a548:	0800a5d1 	.word	0x0800a5d1
 800a54c:	0800a5d9 	.word	0x0800a5d9
 800a550:	0800a5e1 	.word	0x0800a5e1
 800a554:	0800a5e9 	.word	0x0800a5e9
 800a558:	0800a5f1 	.word	0x0800a5f1
 800a55c:	0800a5f9 	.word	0x0800a5f9
 800a560:	0800a601 	.word	0x0800a601
 800a564:	0800a609 	.word	0x0800a609
 800a568:	0800a613 	.word	0x0800a613
 800a56c:	0800a61d 	.word	0x0800a61d
 800a570:	0800a627 	.word	0x0800a627
 800a574:	0800a631 	.word	0x0800a631
 800a578:	0800a63b 	.word	0x0800a63b
 800a57c:	0800a645 	.word	0x0800a645
 800a580:	0800a64f 	.word	0x0800a64f
 800a584:	0800a659 	.word	0x0800a659
 800a588:	0800a663 	.word	0x0800a663
 800a58c:	0800a66d 	.word	0x0800a66d
 800a590:	0800a677 	.word	0x0800a677
 800a594:	0800a681 	.word	0x0800a681
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	687a      	ldr	r2, [r7, #4]
 800a59c:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 800a59e:	e0dc      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	687a      	ldr	r2, [r7, #4]
 800a5a4:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 800a5a6:	e0d8      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	687a      	ldr	r2, [r7, #4]
 800a5ac:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 800a5ae:	e0d4      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	687a      	ldr	r2, [r7, #4]
 800a5b4:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 800a5b6:	e0d0      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	687a      	ldr	r2, [r7, #4]
 800a5bc:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 800a5be:	e0cc      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	687a      	ldr	r2, [r7, #4]
 800a5c4:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 800a5c6:	e0c8      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	687a      	ldr	r2, [r7, #4]
 800a5cc:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 800a5ce:	e0c4      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	687a      	ldr	r2, [r7, #4]
 800a5d4:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 800a5d6:	e0c0      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	687a      	ldr	r2, [r7, #4]
 800a5dc:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 800a5de:	e0bc      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	687a      	ldr	r2, [r7, #4]
 800a5e4:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800a5e6:	e0b8      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	687a      	ldr	r2, [r7, #4]
 800a5ec:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 800a5ee:	e0b4      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	687a      	ldr	r2, [r7, #4]
 800a5f4:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 800a5f6:	e0b0      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	687a      	ldr	r2, [r7, #4]
 800a5fc:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 800a5fe:	e0ac      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	687a      	ldr	r2, [r7, #4]
 800a604:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 800a606:	e0a8      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	687a      	ldr	r2, [r7, #4]
 800a60c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        break;
 800a610:	e0a3      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	687a      	ldr	r2, [r7, #4]
 800a616:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        break;
 800a61a:	e09e      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	687a      	ldr	r2, [r7, #4]
 800a620:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        break;
 800a624:	e099      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	687a      	ldr	r2, [r7, #4]
 800a62a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        break;
 800a62e:	e094      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	687a      	ldr	r2, [r7, #4]
 800a634:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        break;
 800a638:	e08f      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	687a      	ldr	r2, [r7, #4]
 800a63e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
        break;
 800a642:	e08a      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	687a      	ldr	r2, [r7, #4]
 800a648:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        break;
 800a64c:	e085      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	687a      	ldr	r2, [r7, #4]
 800a652:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        break;
 800a656:	e080      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	687a      	ldr	r2, [r7, #4]
 800a65c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        break;
 800a660:	e07b      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	687a      	ldr	r2, [r7, #4]
 800a666:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        break;
 800a66a:	e076      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	687a      	ldr	r2, [r7, #4]
 800a670:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
        break;
 800a674:	e071      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	687a      	ldr	r2, [r7, #4]
 800a67a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        break;
 800a67e:	e06c      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	687a      	ldr	r2, [r7, #4]
 800a684:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
        break;
 800a688:	e067      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800a68a:	2301      	movs	r3, #1
 800a68c:	75fb      	strb	r3, [r7, #23]
        break;
 800a68e:	e064      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a696:	b2db      	uxtb	r3, r3
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d15c      	bne.n	800a756 <HAL_TIM_RegisterCallback+0x27a>
  {
    switch (CallbackID)
 800a69c:	7afb      	ldrb	r3, [r7, #11]
 800a69e:	2b0d      	cmp	r3, #13
 800a6a0:	d856      	bhi.n	800a750 <HAL_TIM_RegisterCallback+0x274>
 800a6a2:	a201      	add	r2, pc, #4	; (adr r2, 800a6a8 <HAL_TIM_RegisterCallback+0x1cc>)
 800a6a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6a8:	0800a6e1 	.word	0x0800a6e1
 800a6ac:	0800a6e9 	.word	0x0800a6e9
 800a6b0:	0800a6f1 	.word	0x0800a6f1
 800a6b4:	0800a6f9 	.word	0x0800a6f9
 800a6b8:	0800a701 	.word	0x0800a701
 800a6bc:	0800a709 	.word	0x0800a709
 800a6c0:	0800a711 	.word	0x0800a711
 800a6c4:	0800a719 	.word	0x0800a719
 800a6c8:	0800a721 	.word	0x0800a721
 800a6cc:	0800a729 	.word	0x0800a729
 800a6d0:	0800a731 	.word	0x0800a731
 800a6d4:	0800a739 	.word	0x0800a739
 800a6d8:	0800a741 	.word	0x0800a741
 800a6dc:	0800a749 	.word	0x0800a749
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	687a      	ldr	r2, [r7, #4]
 800a6e4:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 800a6e6:	e038      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	687a      	ldr	r2, [r7, #4]
 800a6ec:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 800a6ee:	e034      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	687a      	ldr	r2, [r7, #4]
 800a6f4:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 800a6f6:	e030      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	687a      	ldr	r2, [r7, #4]
 800a6fc:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 800a6fe:	e02c      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	687a      	ldr	r2, [r7, #4]
 800a704:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 800a706:	e028      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	687a      	ldr	r2, [r7, #4]
 800a70c:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 800a70e:	e024      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	687a      	ldr	r2, [r7, #4]
 800a714:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 800a716:	e020      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	687a      	ldr	r2, [r7, #4]
 800a71c:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 800a71e:	e01c      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	687a      	ldr	r2, [r7, #4]
 800a724:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 800a726:	e018      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	687a      	ldr	r2, [r7, #4]
 800a72c:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800a72e:	e014      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	687a      	ldr	r2, [r7, #4]
 800a734:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 800a736:	e010      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	687a      	ldr	r2, [r7, #4]
 800a73c:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 800a73e:	e00c      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	687a      	ldr	r2, [r7, #4]
 800a744:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 800a746:	e008      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	687a      	ldr	r2, [r7, #4]
 800a74c:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 800a74e:	e004      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800a750:	2301      	movs	r3, #1
 800a752:	75fb      	strb	r3, [r7, #23]
        break;
 800a754:	e001      	b.n	800a75a <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 800a756:	2301      	movs	r3, #1
 800a758:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(htim);
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	2200      	movs	r2, #0
 800a75e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a762:	7dfb      	ldrb	r3, [r7, #23]
}
 800a764:	4618      	mov	r0, r3
 800a766:	371c      	adds	r7, #28
 800a768:	46bd      	mov	sp, r7
 800a76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a76e:	4770      	bx	lr

0800a770 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a770:	b480      	push	{r7}
 800a772:	b085      	sub	sp, #20
 800a774:	af00      	add	r7, sp, #0
 800a776:	6078      	str	r0, [r7, #4]
 800a778:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	4a34      	ldr	r2, [pc, #208]	; (800a854 <TIM_Base_SetConfig+0xe4>)
 800a784:	4293      	cmp	r3, r2
 800a786:	d00f      	beq.n	800a7a8 <TIM_Base_SetConfig+0x38>
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a78e:	d00b      	beq.n	800a7a8 <TIM_Base_SetConfig+0x38>
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	4a31      	ldr	r2, [pc, #196]	; (800a858 <TIM_Base_SetConfig+0xe8>)
 800a794:	4293      	cmp	r3, r2
 800a796:	d007      	beq.n	800a7a8 <TIM_Base_SetConfig+0x38>
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	4a30      	ldr	r2, [pc, #192]	; (800a85c <TIM_Base_SetConfig+0xec>)
 800a79c:	4293      	cmp	r3, r2
 800a79e:	d003      	beq.n	800a7a8 <TIM_Base_SetConfig+0x38>
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	4a2f      	ldr	r2, [pc, #188]	; (800a860 <TIM_Base_SetConfig+0xf0>)
 800a7a4:	4293      	cmp	r3, r2
 800a7a6:	d108      	bne.n	800a7ba <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a7ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a7b0:	683b      	ldr	r3, [r7, #0]
 800a7b2:	685b      	ldr	r3, [r3, #4]
 800a7b4:	68fa      	ldr	r2, [r7, #12]
 800a7b6:	4313      	orrs	r3, r2
 800a7b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	4a25      	ldr	r2, [pc, #148]	; (800a854 <TIM_Base_SetConfig+0xe4>)
 800a7be:	4293      	cmp	r3, r2
 800a7c0:	d01b      	beq.n	800a7fa <TIM_Base_SetConfig+0x8a>
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a7c8:	d017      	beq.n	800a7fa <TIM_Base_SetConfig+0x8a>
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	4a22      	ldr	r2, [pc, #136]	; (800a858 <TIM_Base_SetConfig+0xe8>)
 800a7ce:	4293      	cmp	r3, r2
 800a7d0:	d013      	beq.n	800a7fa <TIM_Base_SetConfig+0x8a>
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	4a21      	ldr	r2, [pc, #132]	; (800a85c <TIM_Base_SetConfig+0xec>)
 800a7d6:	4293      	cmp	r3, r2
 800a7d8:	d00f      	beq.n	800a7fa <TIM_Base_SetConfig+0x8a>
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	4a20      	ldr	r2, [pc, #128]	; (800a860 <TIM_Base_SetConfig+0xf0>)
 800a7de:	4293      	cmp	r3, r2
 800a7e0:	d00b      	beq.n	800a7fa <TIM_Base_SetConfig+0x8a>
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	4a1f      	ldr	r2, [pc, #124]	; (800a864 <TIM_Base_SetConfig+0xf4>)
 800a7e6:	4293      	cmp	r3, r2
 800a7e8:	d007      	beq.n	800a7fa <TIM_Base_SetConfig+0x8a>
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	4a1e      	ldr	r2, [pc, #120]	; (800a868 <TIM_Base_SetConfig+0xf8>)
 800a7ee:	4293      	cmp	r3, r2
 800a7f0:	d003      	beq.n	800a7fa <TIM_Base_SetConfig+0x8a>
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	4a1d      	ldr	r2, [pc, #116]	; (800a86c <TIM_Base_SetConfig+0xfc>)
 800a7f6:	4293      	cmp	r3, r2
 800a7f8:	d108      	bne.n	800a80c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a800:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a802:	683b      	ldr	r3, [r7, #0]
 800a804:	68db      	ldr	r3, [r3, #12]
 800a806:	68fa      	ldr	r2, [r7, #12]
 800a808:	4313      	orrs	r3, r2
 800a80a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a812:	683b      	ldr	r3, [r7, #0]
 800a814:	695b      	ldr	r3, [r3, #20]
 800a816:	4313      	orrs	r3, r2
 800a818:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	68fa      	ldr	r2, [r7, #12]
 800a81e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a820:	683b      	ldr	r3, [r7, #0]
 800a822:	689a      	ldr	r2, [r3, #8]
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a828:	683b      	ldr	r3, [r7, #0]
 800a82a:	681a      	ldr	r2, [r3, #0]
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	4a08      	ldr	r2, [pc, #32]	; (800a854 <TIM_Base_SetConfig+0xe4>)
 800a834:	4293      	cmp	r3, r2
 800a836:	d103      	bne.n	800a840 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a838:	683b      	ldr	r3, [r7, #0]
 800a83a:	691a      	ldr	r2, [r3, #16]
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	2201      	movs	r2, #1
 800a844:	615a      	str	r2, [r3, #20]
}
 800a846:	bf00      	nop
 800a848:	3714      	adds	r7, #20
 800a84a:	46bd      	mov	sp, r7
 800a84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a850:	4770      	bx	lr
 800a852:	bf00      	nop
 800a854:	40010000 	.word	0x40010000
 800a858:	40000400 	.word	0x40000400
 800a85c:	40000800 	.word	0x40000800
 800a860:	40000c00 	.word	0x40000c00
 800a864:	40014000 	.word	0x40014000
 800a868:	40014400 	.word	0x40014400
 800a86c:	40014800 	.word	0x40014800

0800a870 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a870:	b480      	push	{r7}
 800a872:	b087      	sub	sp, #28
 800a874:	af00      	add	r7, sp, #0
 800a876:	6078      	str	r0, [r7, #4]
 800a878:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	6a1b      	ldr	r3, [r3, #32]
 800a87e:	f023 0201 	bic.w	r2, r3, #1
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	6a1b      	ldr	r3, [r3, #32]
 800a88a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	685b      	ldr	r3, [r3, #4]
 800a890:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	699b      	ldr	r3, [r3, #24]
 800a896:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a89e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	f023 0303 	bic.w	r3, r3, #3
 800a8a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a8a8:	683b      	ldr	r3, [r7, #0]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	68fa      	ldr	r2, [r7, #12]
 800a8ae:	4313      	orrs	r3, r2
 800a8b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a8b2:	697b      	ldr	r3, [r7, #20]
 800a8b4:	f023 0302 	bic.w	r3, r3, #2
 800a8b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a8ba:	683b      	ldr	r3, [r7, #0]
 800a8bc:	689b      	ldr	r3, [r3, #8]
 800a8be:	697a      	ldr	r2, [r7, #20]
 800a8c0:	4313      	orrs	r3, r2
 800a8c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	4a1c      	ldr	r2, [pc, #112]	; (800a938 <TIM_OC1_SetConfig+0xc8>)
 800a8c8:	4293      	cmp	r3, r2
 800a8ca:	d10c      	bne.n	800a8e6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a8cc:	697b      	ldr	r3, [r7, #20]
 800a8ce:	f023 0308 	bic.w	r3, r3, #8
 800a8d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a8d4:	683b      	ldr	r3, [r7, #0]
 800a8d6:	68db      	ldr	r3, [r3, #12]
 800a8d8:	697a      	ldr	r2, [r7, #20]
 800a8da:	4313      	orrs	r3, r2
 800a8dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a8de:	697b      	ldr	r3, [r7, #20]
 800a8e0:	f023 0304 	bic.w	r3, r3, #4
 800a8e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	4a13      	ldr	r2, [pc, #76]	; (800a938 <TIM_OC1_SetConfig+0xc8>)
 800a8ea:	4293      	cmp	r3, r2
 800a8ec:	d111      	bne.n	800a912 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a8ee:	693b      	ldr	r3, [r7, #16]
 800a8f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a8f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a8f6:	693b      	ldr	r3, [r7, #16]
 800a8f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a8fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a8fe:	683b      	ldr	r3, [r7, #0]
 800a900:	695b      	ldr	r3, [r3, #20]
 800a902:	693a      	ldr	r2, [r7, #16]
 800a904:	4313      	orrs	r3, r2
 800a906:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a908:	683b      	ldr	r3, [r7, #0]
 800a90a:	699b      	ldr	r3, [r3, #24]
 800a90c:	693a      	ldr	r2, [r7, #16]
 800a90e:	4313      	orrs	r3, r2
 800a910:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	693a      	ldr	r2, [r7, #16]
 800a916:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	68fa      	ldr	r2, [r7, #12]
 800a91c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a91e:	683b      	ldr	r3, [r7, #0]
 800a920:	685a      	ldr	r2, [r3, #4]
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	697a      	ldr	r2, [r7, #20]
 800a92a:	621a      	str	r2, [r3, #32]
}
 800a92c:	bf00      	nop
 800a92e:	371c      	adds	r7, #28
 800a930:	46bd      	mov	sp, r7
 800a932:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a936:	4770      	bx	lr
 800a938:	40010000 	.word	0x40010000

0800a93c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a93c:	b480      	push	{r7}
 800a93e:	b087      	sub	sp, #28
 800a940:	af00      	add	r7, sp, #0
 800a942:	6078      	str	r0, [r7, #4]
 800a944:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	6a1b      	ldr	r3, [r3, #32]
 800a94a:	f023 0210 	bic.w	r2, r3, #16
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	6a1b      	ldr	r3, [r3, #32]
 800a956:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	685b      	ldr	r3, [r3, #4]
 800a95c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	699b      	ldr	r3, [r3, #24]
 800a962:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a96a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a972:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a974:	683b      	ldr	r3, [r7, #0]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	021b      	lsls	r3, r3, #8
 800a97a:	68fa      	ldr	r2, [r7, #12]
 800a97c:	4313      	orrs	r3, r2
 800a97e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a980:	697b      	ldr	r3, [r7, #20]
 800a982:	f023 0320 	bic.w	r3, r3, #32
 800a986:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a988:	683b      	ldr	r3, [r7, #0]
 800a98a:	689b      	ldr	r3, [r3, #8]
 800a98c:	011b      	lsls	r3, r3, #4
 800a98e:	697a      	ldr	r2, [r7, #20]
 800a990:	4313      	orrs	r3, r2
 800a992:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	4a1e      	ldr	r2, [pc, #120]	; (800aa10 <TIM_OC2_SetConfig+0xd4>)
 800a998:	4293      	cmp	r3, r2
 800a99a:	d10d      	bne.n	800a9b8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a99c:	697b      	ldr	r3, [r7, #20]
 800a99e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a9a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a9a4:	683b      	ldr	r3, [r7, #0]
 800a9a6:	68db      	ldr	r3, [r3, #12]
 800a9a8:	011b      	lsls	r3, r3, #4
 800a9aa:	697a      	ldr	r2, [r7, #20]
 800a9ac:	4313      	orrs	r3, r2
 800a9ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a9b0:	697b      	ldr	r3, [r7, #20]
 800a9b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a9b6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	4a15      	ldr	r2, [pc, #84]	; (800aa10 <TIM_OC2_SetConfig+0xd4>)
 800a9bc:	4293      	cmp	r3, r2
 800a9be:	d113      	bne.n	800a9e8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a9c0:	693b      	ldr	r3, [r7, #16]
 800a9c2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a9c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a9c8:	693b      	ldr	r3, [r7, #16]
 800a9ca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a9ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a9d0:	683b      	ldr	r3, [r7, #0]
 800a9d2:	695b      	ldr	r3, [r3, #20]
 800a9d4:	009b      	lsls	r3, r3, #2
 800a9d6:	693a      	ldr	r2, [r7, #16]
 800a9d8:	4313      	orrs	r3, r2
 800a9da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a9dc:	683b      	ldr	r3, [r7, #0]
 800a9de:	699b      	ldr	r3, [r3, #24]
 800a9e0:	009b      	lsls	r3, r3, #2
 800a9e2:	693a      	ldr	r2, [r7, #16]
 800a9e4:	4313      	orrs	r3, r2
 800a9e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	693a      	ldr	r2, [r7, #16]
 800a9ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	68fa      	ldr	r2, [r7, #12]
 800a9f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a9f4:	683b      	ldr	r3, [r7, #0]
 800a9f6:	685a      	ldr	r2, [r3, #4]
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	697a      	ldr	r2, [r7, #20]
 800aa00:	621a      	str	r2, [r3, #32]
}
 800aa02:	bf00      	nop
 800aa04:	371c      	adds	r7, #28
 800aa06:	46bd      	mov	sp, r7
 800aa08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0c:	4770      	bx	lr
 800aa0e:	bf00      	nop
 800aa10:	40010000 	.word	0x40010000

0800aa14 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800aa14:	b480      	push	{r7}
 800aa16:	b087      	sub	sp, #28
 800aa18:	af00      	add	r7, sp, #0
 800aa1a:	6078      	str	r0, [r7, #4]
 800aa1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	6a1b      	ldr	r3, [r3, #32]
 800aa22:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	6a1b      	ldr	r3, [r3, #32]
 800aa2e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	685b      	ldr	r3, [r3, #4]
 800aa34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	69db      	ldr	r3, [r3, #28]
 800aa3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aa42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	f023 0303 	bic.w	r3, r3, #3
 800aa4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800aa4c:	683b      	ldr	r3, [r7, #0]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	68fa      	ldr	r2, [r7, #12]
 800aa52:	4313      	orrs	r3, r2
 800aa54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800aa56:	697b      	ldr	r3, [r7, #20]
 800aa58:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800aa5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800aa5e:	683b      	ldr	r3, [r7, #0]
 800aa60:	689b      	ldr	r3, [r3, #8]
 800aa62:	021b      	lsls	r3, r3, #8
 800aa64:	697a      	ldr	r2, [r7, #20]
 800aa66:	4313      	orrs	r3, r2
 800aa68:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	4a1d      	ldr	r2, [pc, #116]	; (800aae4 <TIM_OC3_SetConfig+0xd0>)
 800aa6e:	4293      	cmp	r3, r2
 800aa70:	d10d      	bne.n	800aa8e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800aa72:	697b      	ldr	r3, [r7, #20]
 800aa74:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800aa78:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800aa7a:	683b      	ldr	r3, [r7, #0]
 800aa7c:	68db      	ldr	r3, [r3, #12]
 800aa7e:	021b      	lsls	r3, r3, #8
 800aa80:	697a      	ldr	r2, [r7, #20]
 800aa82:	4313      	orrs	r3, r2
 800aa84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800aa86:	697b      	ldr	r3, [r7, #20]
 800aa88:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800aa8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	4a14      	ldr	r2, [pc, #80]	; (800aae4 <TIM_OC3_SetConfig+0xd0>)
 800aa92:	4293      	cmp	r3, r2
 800aa94:	d113      	bne.n	800aabe <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800aa96:	693b      	ldr	r3, [r7, #16]
 800aa98:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800aa9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800aa9e:	693b      	ldr	r3, [r7, #16]
 800aaa0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800aaa4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800aaa6:	683b      	ldr	r3, [r7, #0]
 800aaa8:	695b      	ldr	r3, [r3, #20]
 800aaaa:	011b      	lsls	r3, r3, #4
 800aaac:	693a      	ldr	r2, [r7, #16]
 800aaae:	4313      	orrs	r3, r2
 800aab0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800aab2:	683b      	ldr	r3, [r7, #0]
 800aab4:	699b      	ldr	r3, [r3, #24]
 800aab6:	011b      	lsls	r3, r3, #4
 800aab8:	693a      	ldr	r2, [r7, #16]
 800aaba:	4313      	orrs	r3, r2
 800aabc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	693a      	ldr	r2, [r7, #16]
 800aac2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	68fa      	ldr	r2, [r7, #12]
 800aac8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800aaca:	683b      	ldr	r3, [r7, #0]
 800aacc:	685a      	ldr	r2, [r3, #4]
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	697a      	ldr	r2, [r7, #20]
 800aad6:	621a      	str	r2, [r3, #32]
}
 800aad8:	bf00      	nop
 800aada:	371c      	adds	r7, #28
 800aadc:	46bd      	mov	sp, r7
 800aade:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae2:	4770      	bx	lr
 800aae4:	40010000 	.word	0x40010000

0800aae8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800aae8:	b480      	push	{r7}
 800aaea:	b087      	sub	sp, #28
 800aaec:	af00      	add	r7, sp, #0
 800aaee:	6078      	str	r0, [r7, #4]
 800aaf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	6a1b      	ldr	r3, [r3, #32]
 800aaf6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	6a1b      	ldr	r3, [r3, #32]
 800ab02:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	685b      	ldr	r3, [r3, #4]
 800ab08:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	69db      	ldr	r3, [r3, #28]
 800ab0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ab16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ab1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ab20:	683b      	ldr	r3, [r7, #0]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	021b      	lsls	r3, r3, #8
 800ab26:	68fa      	ldr	r2, [r7, #12]
 800ab28:	4313      	orrs	r3, r2
 800ab2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ab2c:	693b      	ldr	r3, [r7, #16]
 800ab2e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ab32:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ab34:	683b      	ldr	r3, [r7, #0]
 800ab36:	689b      	ldr	r3, [r3, #8]
 800ab38:	031b      	lsls	r3, r3, #12
 800ab3a:	693a      	ldr	r2, [r7, #16]
 800ab3c:	4313      	orrs	r3, r2
 800ab3e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	4a10      	ldr	r2, [pc, #64]	; (800ab84 <TIM_OC4_SetConfig+0x9c>)
 800ab44:	4293      	cmp	r3, r2
 800ab46:	d109      	bne.n	800ab5c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ab48:	697b      	ldr	r3, [r7, #20]
 800ab4a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ab4e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ab50:	683b      	ldr	r3, [r7, #0]
 800ab52:	695b      	ldr	r3, [r3, #20]
 800ab54:	019b      	lsls	r3, r3, #6
 800ab56:	697a      	ldr	r2, [r7, #20]
 800ab58:	4313      	orrs	r3, r2
 800ab5a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	697a      	ldr	r2, [r7, #20]
 800ab60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	68fa      	ldr	r2, [r7, #12]
 800ab66:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ab68:	683b      	ldr	r3, [r7, #0]
 800ab6a:	685a      	ldr	r2, [r3, #4]
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	693a      	ldr	r2, [r7, #16]
 800ab74:	621a      	str	r2, [r3, #32]
}
 800ab76:	bf00      	nop
 800ab78:	371c      	adds	r7, #28
 800ab7a:	46bd      	mov	sp, r7
 800ab7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab80:	4770      	bx	lr
 800ab82:	bf00      	nop
 800ab84:	40010000 	.word	0x40010000

0800ab88 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ab88:	b480      	push	{r7}
 800ab8a:	b087      	sub	sp, #28
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	60f8      	str	r0, [r7, #12]
 800ab90:	60b9      	str	r1, [r7, #8]
 800ab92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	6a1b      	ldr	r3, [r3, #32]
 800ab98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	6a1b      	ldr	r3, [r3, #32]
 800ab9e:	f023 0201 	bic.w	r2, r3, #1
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	699b      	ldr	r3, [r3, #24]
 800abaa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800abac:	693b      	ldr	r3, [r7, #16]
 800abae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800abb2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	011b      	lsls	r3, r3, #4
 800abb8:	693a      	ldr	r2, [r7, #16]
 800abba:	4313      	orrs	r3, r2
 800abbc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800abbe:	697b      	ldr	r3, [r7, #20]
 800abc0:	f023 030a 	bic.w	r3, r3, #10
 800abc4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800abc6:	697a      	ldr	r2, [r7, #20]
 800abc8:	68bb      	ldr	r3, [r7, #8]
 800abca:	4313      	orrs	r3, r2
 800abcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	693a      	ldr	r2, [r7, #16]
 800abd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	697a      	ldr	r2, [r7, #20]
 800abd8:	621a      	str	r2, [r3, #32]
}
 800abda:	bf00      	nop
 800abdc:	371c      	adds	r7, #28
 800abde:	46bd      	mov	sp, r7
 800abe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe4:	4770      	bx	lr

0800abe6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800abe6:	b480      	push	{r7}
 800abe8:	b087      	sub	sp, #28
 800abea:	af00      	add	r7, sp, #0
 800abec:	60f8      	str	r0, [r7, #12]
 800abee:	60b9      	str	r1, [r7, #8]
 800abf0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	6a1b      	ldr	r3, [r3, #32]
 800abf6:	f023 0210 	bic.w	r2, r3, #16
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	699b      	ldr	r3, [r3, #24]
 800ac02:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	6a1b      	ldr	r3, [r3, #32]
 800ac08:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ac0a:	697b      	ldr	r3, [r7, #20]
 800ac0c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ac10:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	031b      	lsls	r3, r3, #12
 800ac16:	697a      	ldr	r2, [r7, #20]
 800ac18:	4313      	orrs	r3, r2
 800ac1a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ac1c:	693b      	ldr	r3, [r7, #16]
 800ac1e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800ac22:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ac24:	68bb      	ldr	r3, [r7, #8]
 800ac26:	011b      	lsls	r3, r3, #4
 800ac28:	693a      	ldr	r2, [r7, #16]
 800ac2a:	4313      	orrs	r3, r2
 800ac2c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	697a      	ldr	r2, [r7, #20]
 800ac32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	693a      	ldr	r2, [r7, #16]
 800ac38:	621a      	str	r2, [r3, #32]
}
 800ac3a:	bf00      	nop
 800ac3c:	371c      	adds	r7, #28
 800ac3e:	46bd      	mov	sp, r7
 800ac40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac44:	4770      	bx	lr

0800ac46 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ac46:	b480      	push	{r7}
 800ac48:	b085      	sub	sp, #20
 800ac4a:	af00      	add	r7, sp, #0
 800ac4c:	6078      	str	r0, [r7, #4]
 800ac4e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	689b      	ldr	r3, [r3, #8]
 800ac54:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ac5c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ac5e:	683a      	ldr	r2, [r7, #0]
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	4313      	orrs	r3, r2
 800ac64:	f043 0307 	orr.w	r3, r3, #7
 800ac68:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	68fa      	ldr	r2, [r7, #12]
 800ac6e:	609a      	str	r2, [r3, #8]
}
 800ac70:	bf00      	nop
 800ac72:	3714      	adds	r7, #20
 800ac74:	46bd      	mov	sp, r7
 800ac76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac7a:	4770      	bx	lr

0800ac7c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ac7c:	b480      	push	{r7}
 800ac7e:	b087      	sub	sp, #28
 800ac80:	af00      	add	r7, sp, #0
 800ac82:	60f8      	str	r0, [r7, #12]
 800ac84:	60b9      	str	r1, [r7, #8]
 800ac86:	607a      	str	r2, [r7, #4]
 800ac88:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	689b      	ldr	r3, [r3, #8]
 800ac8e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ac90:	697b      	ldr	r3, [r7, #20]
 800ac92:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ac96:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ac98:	683b      	ldr	r3, [r7, #0]
 800ac9a:	021a      	lsls	r2, r3, #8
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	431a      	orrs	r2, r3
 800aca0:	68bb      	ldr	r3, [r7, #8]
 800aca2:	4313      	orrs	r3, r2
 800aca4:	697a      	ldr	r2, [r7, #20]
 800aca6:	4313      	orrs	r3, r2
 800aca8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	697a      	ldr	r2, [r7, #20]
 800acae:	609a      	str	r2, [r3, #8]
}
 800acb0:	bf00      	nop
 800acb2:	371c      	adds	r7, #28
 800acb4:	46bd      	mov	sp, r7
 800acb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acba:	4770      	bx	lr

0800acbc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800acbc:	b480      	push	{r7}
 800acbe:	b087      	sub	sp, #28
 800acc0:	af00      	add	r7, sp, #0
 800acc2:	60f8      	str	r0, [r7, #12]
 800acc4:	60b9      	str	r1, [r7, #8]
 800acc6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800acc8:	68bb      	ldr	r3, [r7, #8]
 800acca:	f003 031f 	and.w	r3, r3, #31
 800acce:	2201      	movs	r2, #1
 800acd0:	fa02 f303 	lsl.w	r3, r2, r3
 800acd4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	6a1a      	ldr	r2, [r3, #32]
 800acda:	697b      	ldr	r3, [r7, #20]
 800acdc:	43db      	mvns	r3, r3
 800acde:	401a      	ands	r2, r3
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	6a1a      	ldr	r2, [r3, #32]
 800ace8:	68bb      	ldr	r3, [r7, #8]
 800acea:	f003 031f 	and.w	r3, r3, #31
 800acee:	6879      	ldr	r1, [r7, #4]
 800acf0:	fa01 f303 	lsl.w	r3, r1, r3
 800acf4:	431a      	orrs	r2, r3
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	621a      	str	r2, [r3, #32]
}
 800acfa:	bf00      	nop
 800acfc:	371c      	adds	r7, #28
 800acfe:	46bd      	mov	sp, r7
 800ad00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad04:	4770      	bx	lr
	...

0800ad08 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 800ad08:	b480      	push	{r7}
 800ad0a:	b083      	sub	sp, #12
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	4a1c      	ldr	r2, [pc, #112]	; (800ad84 <TIM_ResetCallback+0x7c>)
 800ad14:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	4a1b      	ldr	r2, [pc, #108]	; (800ad88 <TIM_ResetCallback+0x80>)
 800ad1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	4a1a      	ldr	r2, [pc, #104]	; (800ad8c <TIM_ResetCallback+0x84>)
 800ad24:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	4a19      	ldr	r2, [pc, #100]	; (800ad90 <TIM_ResetCallback+0x88>)
 800ad2c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	4a18      	ldr	r2, [pc, #96]	; (800ad94 <TIM_ResetCallback+0x8c>)
 800ad34:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	4a17      	ldr	r2, [pc, #92]	; (800ad98 <TIM_ResetCallback+0x90>)
 800ad3c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	4a16      	ldr	r2, [pc, #88]	; (800ad9c <TIM_ResetCallback+0x94>)
 800ad44:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	4a15      	ldr	r2, [pc, #84]	; (800ada0 <TIM_ResetCallback+0x98>)
 800ad4c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	4a14      	ldr	r2, [pc, #80]	; (800ada4 <TIM_ResetCallback+0x9c>)
 800ad54:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	4a13      	ldr	r2, [pc, #76]	; (800ada8 <TIM_ResetCallback+0xa0>)
 800ad5c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	4a12      	ldr	r2, [pc, #72]	; (800adac <TIM_ResetCallback+0xa4>)
 800ad64:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	4a11      	ldr	r2, [pc, #68]	; (800adb0 <TIM_ResetCallback+0xa8>)
 800ad6c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	4a10      	ldr	r2, [pc, #64]	; (800adb4 <TIM_ResetCallback+0xac>)
 800ad74:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 800ad78:	bf00      	nop
 800ad7a:	370c      	adds	r7, #12
 800ad7c:	46bd      	mov	sp, r7
 800ad7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad82:	4770      	bx	lr
 800ad84:	080020d9 	.word	0x080020d9
 800ad88:	0800a427 	.word	0x0800a427
 800ad8c:	0800a49f 	.word	0x0800a49f
 800ad90:	0800a4b3 	.word	0x0800a4b3
 800ad94:	0800a44f 	.word	0x0800a44f
 800ad98:	0800a463 	.word	0x0800a463
 800ad9c:	0800a43b 	.word	0x0800a43b
 800ada0:	0800a477 	.word	0x0800a477
 800ada4:	0800a48b 	.word	0x0800a48b
 800ada8:	0800a4c7 	.word	0x0800a4c7
 800adac:	0800af39 	.word	0x0800af39
 800adb0:	0800af4d 	.word	0x0800af4d
 800adb4:	0800af61 	.word	0x0800af61

0800adb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800adb8:	b480      	push	{r7}
 800adba:	b085      	sub	sp, #20
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	6078      	str	r0, [r7, #4]
 800adc0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800adc8:	2b01      	cmp	r3, #1
 800adca:	d101      	bne.n	800add0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800adcc:	2302      	movs	r3, #2
 800adce:	e050      	b.n	800ae72 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	2201      	movs	r2, #1
 800add4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	2202      	movs	r2, #2
 800addc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	685b      	ldr	r3, [r3, #4]
 800ade6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	689b      	ldr	r3, [r3, #8]
 800adee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800adf6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800adf8:	683b      	ldr	r3, [r7, #0]
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	68fa      	ldr	r2, [r7, #12]
 800adfe:	4313      	orrs	r3, r2
 800ae00:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	68fa      	ldr	r2, [r7, #12]
 800ae08:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	4a1c      	ldr	r2, [pc, #112]	; (800ae80 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800ae10:	4293      	cmp	r3, r2
 800ae12:	d018      	beq.n	800ae46 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ae1c:	d013      	beq.n	800ae46 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	4a18      	ldr	r2, [pc, #96]	; (800ae84 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800ae24:	4293      	cmp	r3, r2
 800ae26:	d00e      	beq.n	800ae46 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	4a16      	ldr	r2, [pc, #88]	; (800ae88 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800ae2e:	4293      	cmp	r3, r2
 800ae30:	d009      	beq.n	800ae46 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	4a15      	ldr	r2, [pc, #84]	; (800ae8c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800ae38:	4293      	cmp	r3, r2
 800ae3a:	d004      	beq.n	800ae46 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	4a13      	ldr	r2, [pc, #76]	; (800ae90 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800ae42:	4293      	cmp	r3, r2
 800ae44:	d10c      	bne.n	800ae60 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ae46:	68bb      	ldr	r3, [r7, #8]
 800ae48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ae4c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ae4e:	683b      	ldr	r3, [r7, #0]
 800ae50:	685b      	ldr	r3, [r3, #4]
 800ae52:	68ba      	ldr	r2, [r7, #8]
 800ae54:	4313      	orrs	r3, r2
 800ae56:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	68ba      	ldr	r2, [r7, #8]
 800ae5e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	2201      	movs	r2, #1
 800ae64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	2200      	movs	r2, #0
 800ae6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ae70:	2300      	movs	r3, #0
}
 800ae72:	4618      	mov	r0, r3
 800ae74:	3714      	adds	r7, #20
 800ae76:	46bd      	mov	sp, r7
 800ae78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae7c:	4770      	bx	lr
 800ae7e:	bf00      	nop
 800ae80:	40010000 	.word	0x40010000
 800ae84:	40000400 	.word	0x40000400
 800ae88:	40000800 	.word	0x40000800
 800ae8c:	40000c00 	.word	0x40000c00
 800ae90:	40014000 	.word	0x40014000

0800ae94 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ae94:	b480      	push	{r7}
 800ae96:	b085      	sub	sp, #20
 800ae98:	af00      	add	r7, sp, #0
 800ae9a:	6078      	str	r0, [r7, #4]
 800ae9c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800ae9e:	2300      	movs	r3, #0
 800aea0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aea8:	2b01      	cmp	r3, #1
 800aeaa:	d101      	bne.n	800aeb0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800aeac:	2302      	movs	r3, #2
 800aeae:	e03d      	b.n	800af2c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	2201      	movs	r2, #1
 800aeb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800aebe:	683b      	ldr	r3, [r7, #0]
 800aec0:	68db      	ldr	r3, [r3, #12]
 800aec2:	4313      	orrs	r3, r2
 800aec4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800aecc:	683b      	ldr	r3, [r7, #0]
 800aece:	689b      	ldr	r3, [r3, #8]
 800aed0:	4313      	orrs	r3, r2
 800aed2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800aeda:	683b      	ldr	r3, [r7, #0]
 800aedc:	685b      	ldr	r3, [r3, #4]
 800aede:	4313      	orrs	r3, r2
 800aee0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800aee8:	683b      	ldr	r3, [r7, #0]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	4313      	orrs	r3, r2
 800aeee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800aef6:	683b      	ldr	r3, [r7, #0]
 800aef8:	691b      	ldr	r3, [r3, #16]
 800aefa:	4313      	orrs	r3, r2
 800aefc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800af04:	683b      	ldr	r3, [r7, #0]
 800af06:	695b      	ldr	r3, [r3, #20]
 800af08:	4313      	orrs	r3, r2
 800af0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800af12:	683b      	ldr	r3, [r7, #0]
 800af14:	69db      	ldr	r3, [r3, #28]
 800af16:	4313      	orrs	r3, r2
 800af18:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	68fa      	ldr	r2, [r7, #12]
 800af20:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	2200      	movs	r2, #0
 800af26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800af2a:	2300      	movs	r3, #0
}
 800af2c:	4618      	mov	r0, r3
 800af2e:	3714      	adds	r7, #20
 800af30:	46bd      	mov	sp, r7
 800af32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af36:	4770      	bx	lr

0800af38 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800af38:	b480      	push	{r7}
 800af3a:	b083      	sub	sp, #12
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800af40:	bf00      	nop
 800af42:	370c      	adds	r7, #12
 800af44:	46bd      	mov	sp, r7
 800af46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af4a:	4770      	bx	lr

0800af4c <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Hall commutation changed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800af4c:	b480      	push	{r7}
 800af4e:	b083      	sub	sp, #12
 800af50:	af00      	add	r7, sp, #0
 800af52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800af54:	bf00      	nop
 800af56:	370c      	adds	r7, #12
 800af58:	46bd      	mov	sp, r7
 800af5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af5e:	4770      	bx	lr

0800af60 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800af60:	b480      	push	{r7}
 800af62:	b083      	sub	sp, #12
 800af64:	af00      	add	r7, sp, #0
 800af66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800af68:	bf00      	nop
 800af6a:	370c      	adds	r7, #12
 800af6c:	46bd      	mov	sp, r7
 800af6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af72:	4770      	bx	lr

0800af74 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800af74:	b580      	push	{r7, lr}
 800af76:	b082      	sub	sp, #8
 800af78:	af00      	add	r7, sp, #0
 800af7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d101      	bne.n	800af86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800af82:	2301      	movs	r3, #1
 800af84:	e04a      	b.n	800b01c <HAL_UART_Init+0xa8>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800af8c:	b2db      	uxtb	r3, r3
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d111      	bne.n	800afb6 <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	2200      	movs	r2, #0
 800af96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800af9a:	6878      	ldr	r0, [r7, #4]
 800af9c:	f000 fd2c 	bl	800b9f8 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d102      	bne.n	800afae <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	4a1e      	ldr	r2, [pc, #120]	; (800b024 <HAL_UART_Init+0xb0>)
 800afac:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800afb2:	6878      	ldr	r0, [r7, #4]
 800afb4:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	2224      	movs	r2, #36	; 0x24
 800afba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	68da      	ldr	r2, [r3, #12]
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800afcc:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800afce:	6878      	ldr	r0, [r7, #4]
 800afd0:	f000 fff6 	bl	800bfc0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	691a      	ldr	r2, [r3, #16]
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800afe2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	695a      	ldr	r2, [r3, #20]
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800aff2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	68da      	ldr	r2, [r3, #12]
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b002:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	2200      	movs	r2, #0
 800b008:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	2220      	movs	r2, #32
 800b00e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	2220      	movs	r2, #32
 800b016:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800b01a:	2300      	movs	r3, #0
}
 800b01c:	4618      	mov	r0, r3
 800b01e:	3708      	adds	r7, #8
 800b020:	46bd      	mov	sp, r7
 800b022:	bd80      	pop	{r7, pc}
 800b024:	0800494d 	.word	0x0800494d

0800b028 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 800b028:	b480      	push	{r7}
 800b02a:	b087      	sub	sp, #28
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	60f8      	str	r0, [r7, #12]
 800b030:	460b      	mov	r3, r1
 800b032:	607a      	str	r2, [r7, #4]
 800b034:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800b036:	2300      	movs	r3, #0
 800b038:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d107      	bne.n	800b050 <HAL_UART_RegisterCallback+0x28>
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b044:	f043 0220 	orr.w	r2, r3, #32
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	641a      	str	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800b04c:	2301      	movs	r3, #1
 800b04e:	e08c      	b.n	800b16a <HAL_UART_RegisterCallback+0x142>
  }
  /* Process locked */
  __HAL_LOCK(huart);
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b056:	2b01      	cmp	r3, #1
 800b058:	d101      	bne.n	800b05e <HAL_UART_RegisterCallback+0x36>
 800b05a:	2302      	movs	r3, #2
 800b05c:	e085      	b.n	800b16a <HAL_UART_RegisterCallback+0x142>
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	2201      	movs	r2, #1
 800b062:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->gState == HAL_UART_STATE_READY)
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b06c:	b2db      	uxtb	r3, r3
 800b06e:	2b20      	cmp	r3, #32
 800b070:	d151      	bne.n	800b116 <HAL_UART_RegisterCallback+0xee>
  {
    switch (CallbackID)
 800b072:	7afb      	ldrb	r3, [r7, #11]
 800b074:	2b0c      	cmp	r3, #12
 800b076:	d845      	bhi.n	800b104 <HAL_UART_RegisterCallback+0xdc>
 800b078:	a201      	add	r2, pc, #4	; (adr r2, 800b080 <HAL_UART_RegisterCallback+0x58>)
 800b07a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b07e:	bf00      	nop
 800b080:	0800b0b5 	.word	0x0800b0b5
 800b084:	0800b0bd 	.word	0x0800b0bd
 800b088:	0800b0c5 	.word	0x0800b0c5
 800b08c:	0800b0cd 	.word	0x0800b0cd
 800b090:	0800b0d5 	.word	0x0800b0d5
 800b094:	0800b0dd 	.word	0x0800b0dd
 800b098:	0800b0e5 	.word	0x0800b0e5
 800b09c:	0800b0ed 	.word	0x0800b0ed
 800b0a0:	0800b105 	.word	0x0800b105
 800b0a4:	0800b105 	.word	0x0800b105
 800b0a8:	0800b105 	.word	0x0800b105
 800b0ac:	0800b0f5 	.word	0x0800b0f5
 800b0b0:	0800b0fd 	.word	0x0800b0fd
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	687a      	ldr	r2, [r7, #4]
 800b0b8:	645a      	str	r2, [r3, #68]	; 0x44
        break;
 800b0ba:	e051      	b.n	800b160 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	687a      	ldr	r2, [r7, #4]
 800b0c0:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 800b0c2:	e04d      	b.n	800b160 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	687a      	ldr	r2, [r7, #4]
 800b0c8:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 800b0ca:	e049      	b.n	800b160 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	687a      	ldr	r2, [r7, #4]
 800b0d0:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 800b0d2:	e045      	b.n	800b160 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	687a      	ldr	r2, [r7, #4]
 800b0d8:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 800b0da:	e041      	b.n	800b160 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	687a      	ldr	r2, [r7, #4]
 800b0e0:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 800b0e2:	e03d      	b.n	800b160 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	687a      	ldr	r2, [r7, #4]
 800b0e8:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 800b0ea:	e039      	b.n	800b160 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	687a      	ldr	r2, [r7, #4]
 800b0f0:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 800b0f2:	e035      	b.n	800b160 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	687a      	ldr	r2, [r7, #4]
 800b0f8:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800b0fa:	e031      	b.n	800b160 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	687a      	ldr	r2, [r7, #4]
 800b100:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 800b102:	e02d      	b.n	800b160 <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b108:	f043 0220 	orr.w	r2, r3, #32
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 800b110:	2301      	movs	r3, #1
 800b112:	75fb      	strb	r3, [r7, #23]
        break;
 800b114:	e024      	b.n	800b160 <HAL_UART_RegisterCallback+0x138>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b11c:	b2db      	uxtb	r3, r3
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d116      	bne.n	800b150 <HAL_UART_RegisterCallback+0x128>
  {
    switch (CallbackID)
 800b122:	7afb      	ldrb	r3, [r7, #11]
 800b124:	2b0b      	cmp	r3, #11
 800b126:	d002      	beq.n	800b12e <HAL_UART_RegisterCallback+0x106>
 800b128:	2b0c      	cmp	r3, #12
 800b12a:	d004      	beq.n	800b136 <HAL_UART_RegisterCallback+0x10e>
 800b12c:	e007      	b.n	800b13e <HAL_UART_RegisterCallback+0x116>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	687a      	ldr	r2, [r7, #4]
 800b132:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800b134:	e014      	b.n	800b160 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	687a      	ldr	r2, [r7, #4]
 800b13a:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 800b13c:	e010      	b.n	800b160 <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b142:	f043 0220 	orr.w	r2, r3, #32
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 800b14a:	2301      	movs	r3, #1
 800b14c:	75fb      	strb	r3, [r7, #23]
        break;
 800b14e:	e007      	b.n	800b160 <HAL_UART_RegisterCallback+0x138>
    }
  }
  else
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b154:	f043 0220 	orr.w	r2, r3, #32
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Return error status */
    status =  HAL_ERROR;
 800b15c:	2301      	movs	r3, #1
 800b15e:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(huart);
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	2200      	movs	r2, #0
 800b164:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b168:	7dfb      	ldrb	r3, [r7, #23]
}
 800b16a:	4618      	mov	r0, r3
 800b16c:	371c      	adds	r7, #28
 800b16e:	46bd      	mov	sp, r7
 800b170:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b174:	4770      	bx	lr
 800b176:	bf00      	nop

0800b178 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b178:	b580      	push	{r7, lr}
 800b17a:	b084      	sub	sp, #16
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	60f8      	str	r0, [r7, #12]
 800b180:	60b9      	str	r1, [r7, #8]
 800b182:	4613      	mov	r3, r2
 800b184:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b18c:	b2db      	uxtb	r3, r3
 800b18e:	2b20      	cmp	r3, #32
 800b190:	d11d      	bne.n	800b1ce <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800b192:	68bb      	ldr	r3, [r7, #8]
 800b194:	2b00      	cmp	r3, #0
 800b196:	d002      	beq.n	800b19e <HAL_UART_Receive_IT+0x26>
 800b198:	88fb      	ldrh	r3, [r7, #6]
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d101      	bne.n	800b1a2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800b19e:	2301      	movs	r3, #1
 800b1a0:	e016      	b.n	800b1d0 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b1a8:	2b01      	cmp	r3, #1
 800b1aa:	d101      	bne.n	800b1b0 <HAL_UART_Receive_IT+0x38>
 800b1ac:	2302      	movs	r3, #2
 800b1ae:	e00f      	b.n	800b1d0 <HAL_UART_Receive_IT+0x58>
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	2201      	movs	r2, #1
 800b1b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	2200      	movs	r2, #0
 800b1bc:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800b1be:	88fb      	ldrh	r3, [r7, #6]
 800b1c0:	461a      	mov	r2, r3
 800b1c2:	68b9      	ldr	r1, [r7, #8]
 800b1c4:	68f8      	ldr	r0, [r7, #12]
 800b1c6:	f000 fcf7 	bl	800bbb8 <UART_Start_Receive_IT>
 800b1ca:	4603      	mov	r3, r0
 800b1cc:	e000      	b.n	800b1d0 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800b1ce:	2302      	movs	r3, #2
  }
}
 800b1d0:	4618      	mov	r0, r3
 800b1d2:	3710      	adds	r7, #16
 800b1d4:	46bd      	mov	sp, r7
 800b1d6:	bd80      	pop	{r7, pc}

0800b1d8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800b1d8:	b580      	push	{r7, lr}
 800b1da:	b08c      	sub	sp, #48	; 0x30
 800b1dc:	af00      	add	r7, sp, #0
 800b1de:	60f8      	str	r0, [r7, #12]
 800b1e0:	60b9      	str	r1, [r7, #8]
 800b1e2:	4613      	mov	r3, r2
 800b1e4:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b1ec:	b2db      	uxtb	r3, r3
 800b1ee:	2b20      	cmp	r3, #32
 800b1f0:	d165      	bne.n	800b2be <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800b1f2:	68bb      	ldr	r3, [r7, #8]
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d002      	beq.n	800b1fe <HAL_UART_Transmit_DMA+0x26>
 800b1f8:	88fb      	ldrh	r3, [r7, #6]
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d101      	bne.n	800b202 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800b1fe:	2301      	movs	r3, #1
 800b200:	e05e      	b.n	800b2c0 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b208:	2b01      	cmp	r3, #1
 800b20a:	d101      	bne.n	800b210 <HAL_UART_Transmit_DMA+0x38>
 800b20c:	2302      	movs	r3, #2
 800b20e:	e057      	b.n	800b2c0 <HAL_UART_Transmit_DMA+0xe8>
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	2201      	movs	r2, #1
 800b214:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800b218:	68ba      	ldr	r2, [r7, #8]
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	88fa      	ldrh	r2, [r7, #6]
 800b222:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	88fa      	ldrh	r2, [r7, #6]
 800b228:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	2200      	movs	r2, #0
 800b22e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	2221      	movs	r2, #33	; 0x21
 800b234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b23c:	4a22      	ldr	r2, [pc, #136]	; (800b2c8 <HAL_UART_Transmit_DMA+0xf0>)
 800b23e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b244:	4a21      	ldr	r2, [pc, #132]	; (800b2cc <HAL_UART_Transmit_DMA+0xf4>)
 800b246:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b24c:	4a20      	ldr	r2, [pc, #128]	; (800b2d0 <HAL_UART_Transmit_DMA+0xf8>)
 800b24e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b254:	2200      	movs	r2, #0
 800b256:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800b258:	f107 0308 	add.w	r3, r7, #8
 800b25c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800b262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b264:	6819      	ldr	r1, [r3, #0]
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	3304      	adds	r3, #4
 800b26c:	461a      	mov	r2, r3
 800b26e:	88fb      	ldrh	r3, [r7, #6]
 800b270:	f7fa fadc 	bl	800582c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b27c:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	2200      	movs	r2, #0
 800b282:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	3314      	adds	r3, #20
 800b28c:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b28e:	69bb      	ldr	r3, [r7, #24]
 800b290:	e853 3f00 	ldrex	r3, [r3]
 800b294:	617b      	str	r3, [r7, #20]
   return(result);
 800b296:	697b      	ldr	r3, [r7, #20]
 800b298:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b29c:	62bb      	str	r3, [r7, #40]	; 0x28
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	3314      	adds	r3, #20
 800b2a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b2a6:	627a      	str	r2, [r7, #36]	; 0x24
 800b2a8:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2aa:	6a39      	ldr	r1, [r7, #32]
 800b2ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b2ae:	e841 2300 	strex	r3, r2, [r1]
 800b2b2:	61fb      	str	r3, [r7, #28]
   return(result);
 800b2b4:	69fb      	ldr	r3, [r7, #28]
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d1e5      	bne.n	800b286 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800b2ba:	2300      	movs	r3, #0
 800b2bc:	e000      	b.n	800b2c0 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800b2be:	2302      	movs	r3, #2
  }
}
 800b2c0:	4618      	mov	r0, r3
 800b2c2:	3730      	adds	r7, #48	; 0x30
 800b2c4:	46bd      	mov	sp, r7
 800b2c6:	bd80      	pop	{r7, pc}
 800b2c8:	0800ba69 	.word	0x0800ba69
 800b2cc:	0800bb05 	.word	0x0800bb05
 800b2d0:	0800bb23 	.word	0x0800bb23

0800b2d4 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 800b2d4:	b580      	push	{r7, lr}
 800b2d6:	b09a      	sub	sp, #104	; 0x68
 800b2d8:	af00      	add	r7, sp, #0
 800b2da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	330c      	adds	r3, #12
 800b2e2:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b2e6:	e853 3f00 	ldrex	r3, [r3]
 800b2ea:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800b2ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b2ee:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b2f2:	667b      	str	r3, [r7, #100]	; 0x64
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	330c      	adds	r3, #12
 800b2fa:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800b2fc:	657a      	str	r2, [r7, #84]	; 0x54
 800b2fe:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b300:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b302:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b304:	e841 2300 	strex	r3, r2, [r1]
 800b308:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800b30a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d1e5      	bne.n	800b2dc <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	3314      	adds	r3, #20
 800b316:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b318:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b31a:	e853 3f00 	ldrex	r3, [r3]
 800b31e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b322:	f023 0301 	bic.w	r3, r3, #1
 800b326:	663b      	str	r3, [r7, #96]	; 0x60
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	3314      	adds	r3, #20
 800b32e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800b330:	643a      	str	r2, [r7, #64]	; 0x40
 800b332:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b334:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b336:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b338:	e841 2300 	strex	r3, r2, [r1]
 800b33c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b33e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b340:	2b00      	cmp	r3, #0
 800b342:	d1e5      	bne.n	800b310 <HAL_UART_AbortReceive+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b348:	2b01      	cmp	r3, #1
 800b34a:	d119      	bne.n	800b380 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	330c      	adds	r3, #12
 800b352:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b354:	6a3b      	ldr	r3, [r7, #32]
 800b356:	e853 3f00 	ldrex	r3, [r3]
 800b35a:	61fb      	str	r3, [r7, #28]
   return(result);
 800b35c:	69fb      	ldr	r3, [r7, #28]
 800b35e:	f023 0310 	bic.w	r3, r3, #16
 800b362:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	330c      	adds	r3, #12
 800b36a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b36c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b36e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b370:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b372:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b374:	e841 2300 	strex	r3, r2, [r1]
 800b378:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b37a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d1e5      	bne.n	800b34c <HAL_UART_AbortReceive+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	695b      	ldr	r3, [r3, #20]
 800b386:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b38a:	2b40      	cmp	r3, #64	; 0x40
 800b38c:	d136      	bne.n	800b3fc <HAL_UART_AbortReceive+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	3314      	adds	r3, #20
 800b394:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	e853 3f00 	ldrex	r3, [r3]
 800b39c:	60bb      	str	r3, [r7, #8]
   return(result);
 800b39e:	68bb      	ldr	r3, [r7, #8]
 800b3a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b3a4:	65bb      	str	r3, [r7, #88]	; 0x58
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	3314      	adds	r3, #20
 800b3ac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b3ae:	61ba      	str	r2, [r7, #24]
 800b3b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3b2:	6979      	ldr	r1, [r7, #20]
 800b3b4:	69ba      	ldr	r2, [r7, #24]
 800b3b6:	e841 2300 	strex	r3, r2, [r1]
 800b3ba:	613b      	str	r3, [r7, #16]
   return(result);
 800b3bc:	693b      	ldr	r3, [r7, #16]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d1e5      	bne.n	800b38e <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d018      	beq.n	800b3fc <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3ce:	2200      	movs	r2, #0
 800b3d0:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3d6:	4618      	mov	r0, r3
 800b3d8:	f7fa fa80 	bl	80058dc <HAL_DMA_Abort>
 800b3dc:	4603      	mov	r3, r0
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d00c      	beq.n	800b3fc <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3e6:	4618      	mov	r0, r3
 800b3e8:	f7fa fca2 	bl	8005d30 <HAL_DMA_GetError>
 800b3ec:	4603      	mov	r3, r0
 800b3ee:	2b20      	cmp	r3, #32
 800b3f0:	d104      	bne.n	800b3fc <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	2210      	movs	r2, #16
 800b3f6:	641a      	str	r2, [r3, #64]	; 0x40

          return HAL_TIMEOUT;
 800b3f8:	2303      	movs	r3, #3
 800b3fa:	e00a      	b.n	800b412 <HAL_UART_AbortReceive+0x13e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	2200      	movs	r2, #0
 800b400:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	2220      	movs	r2, #32
 800b406:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	2200      	movs	r2, #0
 800b40e:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 800b410:	2300      	movs	r3, #0
}
 800b412:	4618      	mov	r0, r3
 800b414:	3768      	adds	r7, #104	; 0x68
 800b416:	46bd      	mov	sp, r7
 800b418:	bd80      	pop	{r7, pc}
	...

0800b41c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b41c:	b580      	push	{r7, lr}
 800b41e:	b0ba      	sub	sp, #232	; 0xe8
 800b420:	af00      	add	r7, sp, #0
 800b422:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	68db      	ldr	r3, [r3, #12]
 800b434:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	695b      	ldr	r3, [r3, #20]
 800b43e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800b442:	2300      	movs	r3, #0
 800b444:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800b448:	2300      	movs	r3, #0
 800b44a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b44e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b452:	f003 030f 	and.w	r3, r3, #15
 800b456:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800b45a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d10f      	bne.n	800b482 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b462:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b466:	f003 0320 	and.w	r3, r3, #32
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d009      	beq.n	800b482 <HAL_UART_IRQHandler+0x66>
 800b46e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b472:	f003 0320 	and.w	r3, r3, #32
 800b476:	2b00      	cmp	r3, #0
 800b478:	d003      	beq.n	800b482 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800b47a:	6878      	ldr	r0, [r7, #4]
 800b47c:	f000 fce3 	bl	800be46 <UART_Receive_IT>
      return;
 800b480:	e25b      	b.n	800b93a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800b482:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b486:	2b00      	cmp	r3, #0
 800b488:	f000 80e1 	beq.w	800b64e <HAL_UART_IRQHandler+0x232>
 800b48c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b490:	f003 0301 	and.w	r3, r3, #1
 800b494:	2b00      	cmp	r3, #0
 800b496:	d106      	bne.n	800b4a6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b498:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b49c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	f000 80d4 	beq.w	800b64e <HAL_UART_IRQHandler+0x232>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b4a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b4aa:	f003 0301 	and.w	r3, r3, #1
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d00b      	beq.n	800b4ca <HAL_UART_IRQHandler+0xae>
 800b4b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b4b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d005      	beq.n	800b4ca <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4c2:	f043 0201 	orr.w	r2, r3, #1
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b4ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b4ce:	f003 0304 	and.w	r3, r3, #4
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d00b      	beq.n	800b4ee <HAL_UART_IRQHandler+0xd2>
 800b4d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b4da:	f003 0301 	and.w	r3, r3, #1
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d005      	beq.n	800b4ee <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4e6:	f043 0202 	orr.w	r2, r3, #2
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b4ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b4f2:	f003 0302 	and.w	r3, r3, #2
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d00b      	beq.n	800b512 <HAL_UART_IRQHandler+0xf6>
 800b4fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b4fe:	f003 0301 	and.w	r3, r3, #1
 800b502:	2b00      	cmp	r3, #0
 800b504:	d005      	beq.n	800b512 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b50a:	f043 0204 	orr.w	r2, r3, #4
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800b512:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b516:	f003 0308 	and.w	r3, r3, #8
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d011      	beq.n	800b542 <HAL_UART_IRQHandler+0x126>
 800b51e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b522:	f003 0320 	and.w	r3, r3, #32
 800b526:	2b00      	cmp	r3, #0
 800b528:	d105      	bne.n	800b536 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800b52a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b52e:	f003 0301 	and.w	r3, r3, #1
 800b532:	2b00      	cmp	r3, #0
 800b534:	d005      	beq.n	800b542 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b53a:	f043 0208 	orr.w	r2, r3, #8
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b546:	2b00      	cmp	r3, #0
 800b548:	f000 81f2 	beq.w	800b930 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b54c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b550:	f003 0320 	and.w	r3, r3, #32
 800b554:	2b00      	cmp	r3, #0
 800b556:	d008      	beq.n	800b56a <HAL_UART_IRQHandler+0x14e>
 800b558:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b55c:	f003 0320 	and.w	r3, r3, #32
 800b560:	2b00      	cmp	r3, #0
 800b562:	d002      	beq.n	800b56a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800b564:	6878      	ldr	r0, [r7, #4]
 800b566:	f000 fc6e 	bl	800be46 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	695b      	ldr	r3, [r3, #20]
 800b570:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b574:	2b40      	cmp	r3, #64	; 0x40
 800b576:	bf0c      	ite	eq
 800b578:	2301      	moveq	r3, #1
 800b57a:	2300      	movne	r3, #0
 800b57c:	b2db      	uxtb	r3, r3
 800b57e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b586:	f003 0308 	and.w	r3, r3, #8
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d103      	bne.n	800b596 <HAL_UART_IRQHandler+0x17a>
 800b58e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800b592:	2b00      	cmp	r3, #0
 800b594:	d051      	beq.n	800b63a <HAL_UART_IRQHandler+0x21e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b596:	6878      	ldr	r0, [r7, #4]
 800b598:	f000 fb74 	bl	800bc84 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	695b      	ldr	r3, [r3, #20]
 800b5a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b5a6:	2b40      	cmp	r3, #64	; 0x40
 800b5a8:	d142      	bne.n	800b630 <HAL_UART_IRQHandler+0x214>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	3314      	adds	r3, #20
 800b5b0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b5b8:	e853 3f00 	ldrex	r3, [r3]
 800b5bc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800b5c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b5c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b5c8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	3314      	adds	r3, #20
 800b5d2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800b5d6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800b5da:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5de:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800b5e2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800b5e6:	e841 2300 	strex	r3, r2, [r1]
 800b5ea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800b5ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d1d9      	bne.n	800b5aa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d013      	beq.n	800b626 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b602:	4a7f      	ldr	r2, [pc, #508]	; (800b800 <HAL_UART_IRQHandler+0x3e4>)
 800b604:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b60a:	4618      	mov	r0, r3
 800b60c:	f7fa f9d6 	bl	80059bc <HAL_DMA_Abort_IT>
 800b610:	4603      	mov	r3, r0
 800b612:	2b00      	cmp	r3, #0
 800b614:	d019      	beq.n	800b64a <HAL_UART_IRQHandler+0x22e>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b61a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b61c:	687a      	ldr	r2, [r7, #4]
 800b61e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800b620:	4610      	mov	r0, r2
 800b622:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b624:	e011      	b.n	800b64a <HAL_UART_IRQHandler+0x22e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b62a:	6878      	ldr	r0, [r7, #4]
 800b62c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b62e:	e00c      	b.n	800b64a <HAL_UART_IRQHandler+0x22e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b634:	6878      	ldr	r0, [r7, #4]
 800b636:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b638:	e007      	b.n	800b64a <HAL_UART_IRQHandler+0x22e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b63e:	6878      	ldr	r0, [r7, #4]
 800b640:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	2200      	movs	r2, #0
 800b646:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800b648:	e172      	b.n	800b930 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b64a:	bf00      	nop
    return;
 800b64c:	e170      	b.n	800b930 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b652:	2b01      	cmp	r3, #1
 800b654:	f040 814c 	bne.w	800b8f0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800b658:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b65c:	f003 0310 	and.w	r3, r3, #16
 800b660:	2b00      	cmp	r3, #0
 800b662:	f000 8145 	beq.w	800b8f0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800b666:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b66a:	f003 0310 	and.w	r3, r3, #16
 800b66e:	2b00      	cmp	r3, #0
 800b670:	f000 813e 	beq.w	800b8f0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b674:	2300      	movs	r3, #0
 800b676:	60bb      	str	r3, [r7, #8]
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	60bb      	str	r3, [r7, #8]
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	685b      	ldr	r3, [r3, #4]
 800b686:	60bb      	str	r3, [r7, #8]
 800b688:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	695b      	ldr	r3, [r3, #20]
 800b690:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b694:	2b40      	cmp	r3, #64	; 0x40
 800b696:	f040 80b5 	bne.w	800b804 <HAL_UART_IRQHandler+0x3e8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	685b      	ldr	r3, [r3, #4]
 800b6a2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b6a6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	f000 8142 	beq.w	800b934 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b6b4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800b6b8:	429a      	cmp	r2, r3
 800b6ba:	f080 813b 	bcs.w	800b934 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800b6c4:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b6ca:	69db      	ldr	r3, [r3, #28]
 800b6cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b6d0:	f000 8088 	beq.w	800b7e4 <HAL_UART_IRQHandler+0x3c8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	330c      	adds	r3, #12
 800b6da:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6de:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b6e2:	e853 3f00 	ldrex	r3, [r3]
 800b6e6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800b6ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b6ee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b6f2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	330c      	adds	r3, #12
 800b6fc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800b700:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800b704:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b708:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800b70c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800b710:	e841 2300 	strex	r3, r2, [r1]
 800b714:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800b718:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d1d9      	bne.n	800b6d4 <HAL_UART_IRQHandler+0x2b8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	3314      	adds	r3, #20
 800b726:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b728:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b72a:	e853 3f00 	ldrex	r3, [r3]
 800b72e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800b730:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b732:	f023 0301 	bic.w	r3, r3, #1
 800b736:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	3314      	adds	r3, #20
 800b740:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800b744:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800b748:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b74a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800b74c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800b750:	e841 2300 	strex	r3, r2, [r1]
 800b754:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800b756:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d1e1      	bne.n	800b720 <HAL_UART_IRQHandler+0x304>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	3314      	adds	r3, #20
 800b762:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b764:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b766:	e853 3f00 	ldrex	r3, [r3]
 800b76a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800b76c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b76e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b772:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	3314      	adds	r3, #20
 800b77c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800b780:	66fa      	str	r2, [r7, #108]	; 0x6c
 800b782:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b784:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800b786:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800b788:	e841 2300 	strex	r3, r2, [r1]
 800b78c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800b78e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b790:	2b00      	cmp	r3, #0
 800b792:	d1e3      	bne.n	800b75c <HAL_UART_IRQHandler+0x340>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	2220      	movs	r2, #32
 800b798:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	2200      	movs	r2, #0
 800b7a0:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	330c      	adds	r3, #12
 800b7a8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b7ac:	e853 3f00 	ldrex	r3, [r3]
 800b7b0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800b7b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b7b4:	f023 0310 	bic.w	r3, r3, #16
 800b7b8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	330c      	adds	r3, #12
 800b7c2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800b7c6:	65ba      	str	r2, [r7, #88]	; 0x58
 800b7c8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7ca:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b7cc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b7ce:	e841 2300 	strex	r3, r2, [r1]
 800b7d2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800b7d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d1e3      	bne.n	800b7a2 <HAL_UART_IRQHandler+0x386>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b7de:	4618      	mov	r0, r3
 800b7e0:	f7fa f87c 	bl	80058dc <HAL_DMA_Abort>
        }
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b7e8:	687a      	ldr	r2, [r7, #4]
 800b7ea:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 800b7ec:	687a      	ldr	r2, [r7, #4]
 800b7ee:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 800b7f0:	b292      	uxth	r2, r2
 800b7f2:	1a8a      	subs	r2, r1, r2
 800b7f4:	b292      	uxth	r2, r2
 800b7f6:	4611      	mov	r1, r2
 800b7f8:	6878      	ldr	r0, [r7, #4]
 800b7fa:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b7fc:	e09a      	b.n	800b934 <HAL_UART_IRQHandler+0x518>
 800b7fe:	bf00      	nop
 800b800:	0800bd4b 	.word	0x0800bd4b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b80c:	b29b      	uxth	r3, r3
 800b80e:	1ad3      	subs	r3, r2, r3
 800b810:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b818:	b29b      	uxth	r3, r3
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	f000 808c 	beq.w	800b938 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800b820:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800b824:	2b00      	cmp	r3, #0
 800b826:	f000 8087 	beq.w	800b938 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	330c      	adds	r3, #12
 800b830:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b832:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b834:	e853 3f00 	ldrex	r3, [r3]
 800b838:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800b83a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b83c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b840:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	330c      	adds	r3, #12
 800b84a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800b84e:	647a      	str	r2, [r7, #68]	; 0x44
 800b850:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b852:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b854:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b856:	e841 2300 	strex	r3, r2, [r1]
 800b85a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800b85c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d1e3      	bne.n	800b82a <HAL_UART_IRQHandler+0x40e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	3314      	adds	r3, #20
 800b868:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b86a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b86c:	e853 3f00 	ldrex	r3, [r3]
 800b870:	623b      	str	r3, [r7, #32]
   return(result);
 800b872:	6a3b      	ldr	r3, [r7, #32]
 800b874:	f023 0301 	bic.w	r3, r3, #1
 800b878:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	3314      	adds	r3, #20
 800b882:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800b886:	633a      	str	r2, [r7, #48]	; 0x30
 800b888:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b88a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b88c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b88e:	e841 2300 	strex	r3, r2, [r1]
 800b892:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b894:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b896:	2b00      	cmp	r3, #0
 800b898:	d1e3      	bne.n	800b862 <HAL_UART_IRQHandler+0x446>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	2220      	movs	r2, #32
 800b89e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	2200      	movs	r2, #0
 800b8a6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	330c      	adds	r3, #12
 800b8ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8b0:	693b      	ldr	r3, [r7, #16]
 800b8b2:	e853 3f00 	ldrex	r3, [r3]
 800b8b6:	60fb      	str	r3, [r7, #12]
   return(result);
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	f023 0310 	bic.w	r3, r3, #16
 800b8be:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	330c      	adds	r3, #12
 800b8c8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800b8cc:	61fa      	str	r2, [r7, #28]
 800b8ce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8d0:	69b9      	ldr	r1, [r7, #24]
 800b8d2:	69fa      	ldr	r2, [r7, #28]
 800b8d4:	e841 2300 	strex	r3, r2, [r1]
 800b8d8:	617b      	str	r3, [r7, #20]
   return(result);
 800b8da:	697b      	ldr	r3, [r7, #20]
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d1e3      	bne.n	800b8a8 <HAL_UART_IRQHandler+0x48c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b8e4:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 800b8e8:	4611      	mov	r1, r2
 800b8ea:	6878      	ldr	r0, [r7, #4]
 800b8ec:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b8ee:	e023      	b.n	800b938 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b8f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b8f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d009      	beq.n	800b910 <HAL_UART_IRQHandler+0x4f4>
 800b8fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b900:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b904:	2b00      	cmp	r3, #0
 800b906:	d003      	beq.n	800b910 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800b908:	6878      	ldr	r0, [r7, #4]
 800b90a:	f000 fa33 	bl	800bd74 <UART_Transmit_IT>
    return;
 800b90e:	e014      	b.n	800b93a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b910:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b914:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d00e      	beq.n	800b93a <HAL_UART_IRQHandler+0x51e>
 800b91c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b920:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b924:	2b00      	cmp	r3, #0
 800b926:	d008      	beq.n	800b93a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800b928:	6878      	ldr	r0, [r7, #4]
 800b92a:	f000 fa73 	bl	800be14 <UART_EndTransmit_IT>
    return;
 800b92e:	e004      	b.n	800b93a <HAL_UART_IRQHandler+0x51e>
    return;
 800b930:	bf00      	nop
 800b932:	e002      	b.n	800b93a <HAL_UART_IRQHandler+0x51e>
      return;
 800b934:	bf00      	nop
 800b936:	e000      	b.n	800b93a <HAL_UART_IRQHandler+0x51e>
      return;
 800b938:	bf00      	nop
  }
}
 800b93a:	37e8      	adds	r7, #232	; 0xe8
 800b93c:	46bd      	mov	sp, r7
 800b93e:	bd80      	pop	{r7, pc}

0800b940 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b940:	b480      	push	{r7}
 800b942:	b083      	sub	sp, #12
 800b944:	af00      	add	r7, sp, #0
 800b946:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b948:	bf00      	nop
 800b94a:	370c      	adds	r7, #12
 800b94c:	46bd      	mov	sp, r7
 800b94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b952:	4770      	bx	lr

0800b954 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b954:	b480      	push	{r7}
 800b956:	b083      	sub	sp, #12
 800b958:	af00      	add	r7, sp, #0
 800b95a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800b95c:	bf00      	nop
 800b95e:	370c      	adds	r7, #12
 800b960:	46bd      	mov	sp, r7
 800b962:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b966:	4770      	bx	lr

0800b968 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800b968:	b480      	push	{r7}
 800b96a:	b083      	sub	sp, #12
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800b970:	bf00      	nop
 800b972:	370c      	adds	r7, #12
 800b974:	46bd      	mov	sp, r7
 800b976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b97a:	4770      	bx	lr

0800b97c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b97c:	b480      	push	{r7}
 800b97e:	b083      	sub	sp, #12
 800b980:	af00      	add	r7, sp, #0
 800b982:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800b984:	bf00      	nop
 800b986:	370c      	adds	r7, #12
 800b988:	46bd      	mov	sp, r7
 800b98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b98e:	4770      	bx	lr

0800b990 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b990:	b480      	push	{r7}
 800b992:	b083      	sub	sp, #12
 800b994:	af00      	add	r7, sp, #0
 800b996:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b998:	bf00      	nop
 800b99a:	370c      	adds	r7, #12
 800b99c:	46bd      	mov	sp, r7
 800b99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a2:	4770      	bx	lr

0800b9a4 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800b9a4:	b480      	push	{r7}
 800b9a6:	b083      	sub	sp, #12
 800b9a8:	af00      	add	r7, sp, #0
 800b9aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800b9ac:	bf00      	nop
 800b9ae:	370c      	adds	r7, #12
 800b9b0:	46bd      	mov	sp, r7
 800b9b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9b6:	4770      	bx	lr

0800b9b8 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800b9b8:	b480      	push	{r7}
 800b9ba:	b083      	sub	sp, #12
 800b9bc:	af00      	add	r7, sp, #0
 800b9be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800b9c0:	bf00      	nop
 800b9c2:	370c      	adds	r7, #12
 800b9c4:	46bd      	mov	sp, r7
 800b9c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ca:	4770      	bx	lr

0800b9cc <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800b9cc:	b480      	push	{r7}
 800b9ce:	b083      	sub	sp, #12
 800b9d0:	af00      	add	r7, sp, #0
 800b9d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800b9d4:	bf00      	nop
 800b9d6:	370c      	adds	r7, #12
 800b9d8:	46bd      	mov	sp, r7
 800b9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9de:	4770      	bx	lr

0800b9e0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b9e0:	b480      	push	{r7}
 800b9e2:	b083      	sub	sp, #12
 800b9e4:	af00      	add	r7, sp, #0
 800b9e6:	6078      	str	r0, [r7, #4]
 800b9e8:	460b      	mov	r3, r1
 800b9ea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b9ec:	bf00      	nop
 800b9ee:	370c      	adds	r7, #12
 800b9f0:	46bd      	mov	sp, r7
 800b9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9f6:	4770      	bx	lr

0800b9f8 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800b9f8:	b480      	push	{r7}
 800b9fa:	b083      	sub	sp, #12
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	4a10      	ldr	r2, [pc, #64]	; (800ba44 <UART_InitCallbacksToDefault+0x4c>)
 800ba04:	645a      	str	r2, [r3, #68]	; 0x44
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	4a0f      	ldr	r2, [pc, #60]	; (800ba48 <UART_InitCallbacksToDefault+0x50>)
 800ba0a:	649a      	str	r2, [r3, #72]	; 0x48
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	4a0f      	ldr	r2, [pc, #60]	; (800ba4c <UART_InitCallbacksToDefault+0x54>)
 800ba10:	64da      	str	r2, [r3, #76]	; 0x4c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	4a0e      	ldr	r2, [pc, #56]	; (800ba50 <UART_InitCallbacksToDefault+0x58>)
 800ba16:	651a      	str	r2, [r3, #80]	; 0x50
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	4a0e      	ldr	r2, [pc, #56]	; (800ba54 <UART_InitCallbacksToDefault+0x5c>)
 800ba1c:	655a      	str	r2, [r3, #84]	; 0x54
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	4a0d      	ldr	r2, [pc, #52]	; (800ba58 <UART_InitCallbacksToDefault+0x60>)
 800ba22:	659a      	str	r2, [r3, #88]	; 0x58
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	4a0d      	ldr	r2, [pc, #52]	; (800ba5c <UART_InitCallbacksToDefault+0x64>)
 800ba28:	65da      	str	r2, [r3, #92]	; 0x5c
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	4a0c      	ldr	r2, [pc, #48]	; (800ba60 <UART_InitCallbacksToDefault+0x68>)
 800ba2e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	4a0c      	ldr	r2, [pc, #48]	; (800ba64 <UART_InitCallbacksToDefault+0x6c>)
 800ba34:	669a      	str	r2, [r3, #104]	; 0x68

}
 800ba36:	bf00      	nop
 800ba38:	370c      	adds	r7, #12
 800ba3a:	46bd      	mov	sp, r7
 800ba3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba40:	4770      	bx	lr
 800ba42:	bf00      	nop
 800ba44:	0800b955 	.word	0x0800b955
 800ba48:	0800b941 	.word	0x0800b941
 800ba4c:	0800b97d 	.word	0x0800b97d
 800ba50:	0800b969 	.word	0x0800b969
 800ba54:	0800b991 	.word	0x0800b991
 800ba58:	0800b9a5 	.word	0x0800b9a5
 800ba5c:	0800b9b9 	.word	0x0800b9b9
 800ba60:	0800b9cd 	.word	0x0800b9cd
 800ba64:	0800b9e1 	.word	0x0800b9e1

0800ba68 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ba68:	b580      	push	{r7, lr}
 800ba6a:	b090      	sub	sp, #64	; 0x40
 800ba6c:	af00      	add	r7, sp, #0
 800ba6e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba74:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d137      	bne.n	800baf4 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800ba84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba86:	2200      	movs	r2, #0
 800ba88:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ba8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	3314      	adds	r3, #20
 800ba90:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba94:	e853 3f00 	ldrex	r3, [r3]
 800ba98:	623b      	str	r3, [r7, #32]
   return(result);
 800ba9a:	6a3b      	ldr	r3, [r7, #32]
 800ba9c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800baa0:	63bb      	str	r3, [r7, #56]	; 0x38
 800baa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	3314      	adds	r3, #20
 800baa8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800baaa:	633a      	str	r2, [r7, #48]	; 0x30
 800baac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800baae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800bab0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bab2:	e841 2300 	strex	r3, r2, [r1]
 800bab6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800bab8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800baba:	2b00      	cmp	r3, #0
 800babc:	d1e5      	bne.n	800ba8a <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800babe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	330c      	adds	r3, #12
 800bac4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bac6:	693b      	ldr	r3, [r7, #16]
 800bac8:	e853 3f00 	ldrex	r3, [r3]
 800bacc:	60fb      	str	r3, [r7, #12]
   return(result);
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bad4:	637b      	str	r3, [r7, #52]	; 0x34
 800bad6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	330c      	adds	r3, #12
 800badc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bade:	61fa      	str	r2, [r7, #28]
 800bae0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bae2:	69b9      	ldr	r1, [r7, #24]
 800bae4:	69fa      	ldr	r2, [r7, #28]
 800bae6:	e841 2300 	strex	r3, r2, [r1]
 800baea:	617b      	str	r3, [r7, #20]
   return(result);
 800baec:	697b      	ldr	r3, [r7, #20]
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d1e5      	bne.n	800babe <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800baf2:	e003      	b.n	800bafc <UART_DMATransmitCplt+0x94>
    huart->TxCpltCallback(huart);
 800baf4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800baf6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800baf8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800bafa:	4798      	blx	r3
}
 800bafc:	bf00      	nop
 800bafe:	3740      	adds	r7, #64	; 0x40
 800bb00:	46bd      	mov	sp, r7
 800bb02:	bd80      	pop	{r7, pc}

0800bb04 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800bb04:	b580      	push	{r7, lr}
 800bb06:	b084      	sub	sp, #16
 800bb08:	af00      	add	r7, sp, #0
 800bb0a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb10:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bb16:	68f8      	ldr	r0, [r7, #12]
 800bb18:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bb1a:	bf00      	nop
 800bb1c:	3710      	adds	r7, #16
 800bb1e:	46bd      	mov	sp, r7
 800bb20:	bd80      	pop	{r7, pc}

0800bb22 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800bb22:	b580      	push	{r7, lr}
 800bb24:	b084      	sub	sp, #16
 800bb26:	af00      	add	r7, sp, #0
 800bb28:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800bb2a:	2300      	movs	r3, #0
 800bb2c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb32:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800bb34:	68bb      	ldr	r3, [r7, #8]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	695b      	ldr	r3, [r3, #20]
 800bb3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bb3e:	2b80      	cmp	r3, #128	; 0x80
 800bb40:	bf0c      	ite	eq
 800bb42:	2301      	moveq	r3, #1
 800bb44:	2300      	movne	r3, #0
 800bb46:	b2db      	uxtb	r3, r3
 800bb48:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800bb4a:	68bb      	ldr	r3, [r7, #8]
 800bb4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bb50:	b2db      	uxtb	r3, r3
 800bb52:	2b21      	cmp	r3, #33	; 0x21
 800bb54:	d108      	bne.n	800bb68 <UART_DMAError+0x46>
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d005      	beq.n	800bb68 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800bb5c:	68bb      	ldr	r3, [r7, #8]
 800bb5e:	2200      	movs	r2, #0
 800bb60:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800bb62:	68b8      	ldr	r0, [r7, #8]
 800bb64:	f000 f866 	bl	800bc34 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800bb68:	68bb      	ldr	r3, [r7, #8]
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	695b      	ldr	r3, [r3, #20]
 800bb6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb72:	2b40      	cmp	r3, #64	; 0x40
 800bb74:	bf0c      	ite	eq
 800bb76:	2301      	moveq	r3, #1
 800bb78:	2300      	movne	r3, #0
 800bb7a:	b2db      	uxtb	r3, r3
 800bb7c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800bb7e:	68bb      	ldr	r3, [r7, #8]
 800bb80:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800bb84:	b2db      	uxtb	r3, r3
 800bb86:	2b22      	cmp	r3, #34	; 0x22
 800bb88:	d108      	bne.n	800bb9c <UART_DMAError+0x7a>
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d005      	beq.n	800bb9c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800bb90:	68bb      	ldr	r3, [r7, #8]
 800bb92:	2200      	movs	r2, #0
 800bb94:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800bb96:	68b8      	ldr	r0, [r7, #8]
 800bb98:	f000 f874 	bl	800bc84 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800bb9c:	68bb      	ldr	r3, [r7, #8]
 800bb9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bba0:	f043 0210 	orr.w	r2, r3, #16
 800bba4:	68bb      	ldr	r3, [r7, #8]
 800bba6:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800bba8:	68bb      	ldr	r3, [r7, #8]
 800bbaa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bbac:	68b8      	ldr	r0, [r7, #8]
 800bbae:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bbb0:	bf00      	nop
 800bbb2:	3710      	adds	r7, #16
 800bbb4:	46bd      	mov	sp, r7
 800bbb6:	bd80      	pop	{r7, pc}

0800bbb8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bbb8:	b480      	push	{r7}
 800bbba:	b085      	sub	sp, #20
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	60f8      	str	r0, [r7, #12]
 800bbc0:	60b9      	str	r1, [r7, #8]
 800bbc2:	4613      	mov	r3, r2
 800bbc4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	68ba      	ldr	r2, [r7, #8]
 800bbca:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	88fa      	ldrh	r2, [r7, #6]
 800bbd0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	88fa      	ldrh	r2, [r7, #6]
 800bbd6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bbd8:	68fb      	ldr	r3, [r7, #12]
 800bbda:	2200      	movs	r2, #0
 800bbdc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	2222      	movs	r2, #34	; 0x22
 800bbe2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	2200      	movs	r2, #0
 800bbea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	691b      	ldr	r3, [r3, #16]
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d007      	beq.n	800bc06 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	68da      	ldr	r2, [r3, #12]
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bc04:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	695a      	ldr	r2, [r3, #20]
 800bc0c:	68fb      	ldr	r3, [r7, #12]
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	f042 0201 	orr.w	r2, r2, #1
 800bc14:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800bc16:	68fb      	ldr	r3, [r7, #12]
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	68da      	ldr	r2, [r3, #12]
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	f042 0220 	orr.w	r2, r2, #32
 800bc24:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800bc26:	2300      	movs	r3, #0
}
 800bc28:	4618      	mov	r0, r3
 800bc2a:	3714      	adds	r7, #20
 800bc2c:	46bd      	mov	sp, r7
 800bc2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc32:	4770      	bx	lr

0800bc34 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800bc34:	b480      	push	{r7}
 800bc36:	b089      	sub	sp, #36	; 0x24
 800bc38:	af00      	add	r7, sp, #0
 800bc3a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	330c      	adds	r3, #12
 800bc42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	e853 3f00 	ldrex	r3, [r3]
 800bc4a:	60bb      	str	r3, [r7, #8]
   return(result);
 800bc4c:	68bb      	ldr	r3, [r7, #8]
 800bc4e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800bc52:	61fb      	str	r3, [r7, #28]
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	330c      	adds	r3, #12
 800bc5a:	69fa      	ldr	r2, [r7, #28]
 800bc5c:	61ba      	str	r2, [r7, #24]
 800bc5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc60:	6979      	ldr	r1, [r7, #20]
 800bc62:	69ba      	ldr	r2, [r7, #24]
 800bc64:	e841 2300 	strex	r3, r2, [r1]
 800bc68:	613b      	str	r3, [r7, #16]
   return(result);
 800bc6a:	693b      	ldr	r3, [r7, #16]
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	d1e5      	bne.n	800bc3c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	2220      	movs	r2, #32
 800bc74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800bc78:	bf00      	nop
 800bc7a:	3724      	adds	r7, #36	; 0x24
 800bc7c:	46bd      	mov	sp, r7
 800bc7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc82:	4770      	bx	lr

0800bc84 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bc84:	b480      	push	{r7}
 800bc86:	b095      	sub	sp, #84	; 0x54
 800bc88:	af00      	add	r7, sp, #0
 800bc8a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	330c      	adds	r3, #12
 800bc92:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc96:	e853 3f00 	ldrex	r3, [r3]
 800bc9a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800bc9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc9e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800bca2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	330c      	adds	r3, #12
 800bcaa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800bcac:	643a      	str	r2, [r7, #64]	; 0x40
 800bcae:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcb0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800bcb2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800bcb4:	e841 2300 	strex	r3, r2, [r1]
 800bcb8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800bcba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d1e5      	bne.n	800bc8c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	3314      	adds	r3, #20
 800bcc6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcc8:	6a3b      	ldr	r3, [r7, #32]
 800bcca:	e853 3f00 	ldrex	r3, [r3]
 800bcce:	61fb      	str	r3, [r7, #28]
   return(result);
 800bcd0:	69fb      	ldr	r3, [r7, #28]
 800bcd2:	f023 0301 	bic.w	r3, r3, #1
 800bcd6:	64bb      	str	r3, [r7, #72]	; 0x48
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	3314      	adds	r3, #20
 800bcde:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bce0:	62fa      	str	r2, [r7, #44]	; 0x2c
 800bce2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bce4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800bce6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bce8:	e841 2300 	strex	r3, r2, [r1]
 800bcec:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800bcee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d1e5      	bne.n	800bcc0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bcf8:	2b01      	cmp	r3, #1
 800bcfa:	d119      	bne.n	800bd30 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	330c      	adds	r3, #12
 800bd02:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	e853 3f00 	ldrex	r3, [r3]
 800bd0a:	60bb      	str	r3, [r7, #8]
   return(result);
 800bd0c:	68bb      	ldr	r3, [r7, #8]
 800bd0e:	f023 0310 	bic.w	r3, r3, #16
 800bd12:	647b      	str	r3, [r7, #68]	; 0x44
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	330c      	adds	r3, #12
 800bd1a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bd1c:	61ba      	str	r2, [r7, #24]
 800bd1e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd20:	6979      	ldr	r1, [r7, #20]
 800bd22:	69ba      	ldr	r2, [r7, #24]
 800bd24:	e841 2300 	strex	r3, r2, [r1]
 800bd28:	613b      	str	r3, [r7, #16]
   return(result);
 800bd2a:	693b      	ldr	r3, [r7, #16]
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d1e5      	bne.n	800bcfc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	2220      	movs	r2, #32
 800bd34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	2200      	movs	r2, #0
 800bd3c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800bd3e:	bf00      	nop
 800bd40:	3754      	adds	r7, #84	; 0x54
 800bd42:	46bd      	mov	sp, r7
 800bd44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd48:	4770      	bx	lr

0800bd4a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800bd4a:	b580      	push	{r7, lr}
 800bd4c:	b084      	sub	sp, #16
 800bd4e:	af00      	add	r7, sp, #0
 800bd50:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd56:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	2200      	movs	r2, #0
 800bd5c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	2200      	movs	r2, #0
 800bd62:	84da      	strh	r2, [r3, #38]	; 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd68:	68f8      	ldr	r0, [r7, #12]
 800bd6a:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bd6c:	bf00      	nop
 800bd6e:	3710      	adds	r7, #16
 800bd70:	46bd      	mov	sp, r7
 800bd72:	bd80      	pop	{r7, pc}

0800bd74 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800bd74:	b480      	push	{r7}
 800bd76:	b085      	sub	sp, #20
 800bd78:	af00      	add	r7, sp, #0
 800bd7a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bd82:	b2db      	uxtb	r3, r3
 800bd84:	2b21      	cmp	r3, #33	; 0x21
 800bd86:	d13e      	bne.n	800be06 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	689b      	ldr	r3, [r3, #8]
 800bd8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bd90:	d114      	bne.n	800bdbc <UART_Transmit_IT+0x48>
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	691b      	ldr	r3, [r3, #16]
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d110      	bne.n	800bdbc <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	6a1b      	ldr	r3, [r3, #32]
 800bd9e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	881b      	ldrh	r3, [r3, #0]
 800bda4:	461a      	mov	r2, r3
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bdae:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	6a1b      	ldr	r3, [r3, #32]
 800bdb4:	1c9a      	adds	r2, r3, #2
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	621a      	str	r2, [r3, #32]
 800bdba:	e008      	b.n	800bdce <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	6a1b      	ldr	r3, [r3, #32]
 800bdc0:	1c59      	adds	r1, r3, #1
 800bdc2:	687a      	ldr	r2, [r7, #4]
 800bdc4:	6211      	str	r1, [r2, #32]
 800bdc6:	781a      	ldrb	r2, [r3, #0]
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800bdd2:	b29b      	uxth	r3, r3
 800bdd4:	3b01      	subs	r3, #1
 800bdd6:	b29b      	uxth	r3, r3
 800bdd8:	687a      	ldr	r2, [r7, #4]
 800bdda:	4619      	mov	r1, r3
 800bddc:	84d1      	strh	r1, [r2, #38]	; 0x26
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d10f      	bne.n	800be02 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	68da      	ldr	r2, [r3, #12]
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bdf0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	68da      	ldr	r2, [r3, #12]
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800be00:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800be02:	2300      	movs	r3, #0
 800be04:	e000      	b.n	800be08 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800be06:	2302      	movs	r3, #2
  }
}
 800be08:	4618      	mov	r0, r3
 800be0a:	3714      	adds	r7, #20
 800be0c:	46bd      	mov	sp, r7
 800be0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be12:	4770      	bx	lr

0800be14 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800be14:	b580      	push	{r7, lr}
 800be16:	b082      	sub	sp, #8
 800be18:	af00      	add	r7, sp, #0
 800be1a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	68da      	ldr	r2, [r3, #12]
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800be2a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	2220      	movs	r2, #32
 800be30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800be38:	6878      	ldr	r0, [r7, #4]
 800be3a:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800be3c:	2300      	movs	r3, #0
}
 800be3e:	4618      	mov	r0, r3
 800be40:	3708      	adds	r7, #8
 800be42:	46bd      	mov	sp, r7
 800be44:	bd80      	pop	{r7, pc}

0800be46 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800be46:	b580      	push	{r7, lr}
 800be48:	b08c      	sub	sp, #48	; 0x30
 800be4a:	af00      	add	r7, sp, #0
 800be4c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800be54:	b2db      	uxtb	r3, r3
 800be56:	2b22      	cmp	r3, #34	; 0x22
 800be58:	f040 80ad 	bne.w	800bfb6 <UART_Receive_IT+0x170>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	689b      	ldr	r3, [r3, #8]
 800be60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800be64:	d117      	bne.n	800be96 <UART_Receive_IT+0x50>
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	691b      	ldr	r3, [r3, #16]
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d113      	bne.n	800be96 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800be6e:	2300      	movs	r3, #0
 800be70:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be76:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	685b      	ldr	r3, [r3, #4]
 800be7e:	b29b      	uxth	r3, r3
 800be80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800be84:	b29a      	uxth	r2, r3
 800be86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be88:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be8e:	1c9a      	adds	r2, r3, #2
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	629a      	str	r2, [r3, #40]	; 0x28
 800be94:	e026      	b.n	800bee4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be9a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800be9c:	2300      	movs	r3, #0
 800be9e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	689b      	ldr	r3, [r3, #8]
 800bea4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bea8:	d007      	beq.n	800beba <UART_Receive_IT+0x74>
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	689b      	ldr	r3, [r3, #8]
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d10a      	bne.n	800bec8 <UART_Receive_IT+0x82>
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	691b      	ldr	r3, [r3, #16]
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d106      	bne.n	800bec8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	685b      	ldr	r3, [r3, #4]
 800bec0:	b2da      	uxtb	r2, r3
 800bec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bec4:	701a      	strb	r2, [r3, #0]
 800bec6:	e008      	b.n	800beda <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	685b      	ldr	r3, [r3, #4]
 800bece:	b2db      	uxtb	r3, r3
 800bed0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bed4:	b2da      	uxtb	r2, r3
 800bed6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bed8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bede:	1c5a      	adds	r2, r3, #1
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800bee8:	b29b      	uxth	r3, r3
 800beea:	3b01      	subs	r3, #1
 800beec:	b29b      	uxth	r3, r3
 800beee:	687a      	ldr	r2, [r7, #4]
 800bef0:	4619      	mov	r1, r3
 800bef2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d15c      	bne.n	800bfb2 <UART_Receive_IT+0x16c>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	68da      	ldr	r2, [r3, #12]
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	f022 0220 	bic.w	r2, r2, #32
 800bf06:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	68da      	ldr	r2, [r3, #12]
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800bf16:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	695a      	ldr	r2, [r3, #20]
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	f022 0201 	bic.w	r2, r2, #1
 800bf26:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	2220      	movs	r2, #32
 800bf2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf34:	2b01      	cmp	r3, #1
 800bf36:	d136      	bne.n	800bfa6 <UART_Receive_IT+0x160>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	2200      	movs	r2, #0
 800bf3c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	330c      	adds	r3, #12
 800bf44:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf46:	697b      	ldr	r3, [r7, #20]
 800bf48:	e853 3f00 	ldrex	r3, [r3]
 800bf4c:	613b      	str	r3, [r7, #16]
   return(result);
 800bf4e:	693b      	ldr	r3, [r7, #16]
 800bf50:	f023 0310 	bic.w	r3, r3, #16
 800bf54:	627b      	str	r3, [r7, #36]	; 0x24
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	330c      	adds	r3, #12
 800bf5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bf5e:	623a      	str	r2, [r7, #32]
 800bf60:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf62:	69f9      	ldr	r1, [r7, #28]
 800bf64:	6a3a      	ldr	r2, [r7, #32]
 800bf66:	e841 2300 	strex	r3, r2, [r1]
 800bf6a:	61bb      	str	r3, [r7, #24]
   return(result);
 800bf6c:	69bb      	ldr	r3, [r7, #24]
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d1e5      	bne.n	800bf3e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	f003 0310 	and.w	r3, r3, #16
 800bf7c:	2b10      	cmp	r3, #16
 800bf7e:	d10a      	bne.n	800bf96 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800bf80:	2300      	movs	r3, #0
 800bf82:	60fb      	str	r3, [r7, #12]
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	60fb      	str	r3, [r7, #12]
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	685b      	ldr	r3, [r3, #4]
 800bf92:	60fb      	str	r3, [r7, #12]
 800bf94:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bf9a:	687a      	ldr	r2, [r7, #4]
 800bf9c:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 800bf9e:	4611      	mov	r1, r2
 800bfa0:	6878      	ldr	r0, [r7, #4]
 800bfa2:	4798      	blx	r3
 800bfa4:	e003      	b.n	800bfae <UART_Receive_IT+0x168>
      else
      {
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bfaa:	6878      	ldr	r0, [r7, #4]
 800bfac:	4798      	blx	r3
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800bfae:	2300      	movs	r3, #0
 800bfb0:	e002      	b.n	800bfb8 <UART_Receive_IT+0x172>
    }
    return HAL_OK;
 800bfb2:	2300      	movs	r3, #0
 800bfb4:	e000      	b.n	800bfb8 <UART_Receive_IT+0x172>
  }
  else
  {
    return HAL_BUSY;
 800bfb6:	2302      	movs	r3, #2
  }
}
 800bfb8:	4618      	mov	r0, r3
 800bfba:	3730      	adds	r7, #48	; 0x30
 800bfbc:	46bd      	mov	sp, r7
 800bfbe:	bd80      	pop	{r7, pc}

0800bfc0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bfc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bfc4:	b0c0      	sub	sp, #256	; 0x100
 800bfc6:	af00      	add	r7, sp, #0
 800bfc8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bfcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	691b      	ldr	r3, [r3, #16]
 800bfd4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800bfd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bfdc:	68d9      	ldr	r1, [r3, #12]
 800bfde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bfe2:	681a      	ldr	r2, [r3, #0]
 800bfe4:	ea40 0301 	orr.w	r3, r0, r1
 800bfe8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800bfea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bfee:	689a      	ldr	r2, [r3, #8]
 800bff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bff4:	691b      	ldr	r3, [r3, #16]
 800bff6:	431a      	orrs	r2, r3
 800bff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bffc:	695b      	ldr	r3, [r3, #20]
 800bffe:	431a      	orrs	r2, r3
 800c000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c004:	69db      	ldr	r3, [r3, #28]
 800c006:	4313      	orrs	r3, r2
 800c008:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800c00c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	68db      	ldr	r3, [r3, #12]
 800c014:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800c018:	f021 010c 	bic.w	r1, r1, #12
 800c01c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c020:	681a      	ldr	r2, [r3, #0]
 800c022:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800c026:	430b      	orrs	r3, r1
 800c028:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800c02a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	695b      	ldr	r3, [r3, #20]
 800c032:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800c036:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c03a:	6999      	ldr	r1, [r3, #24]
 800c03c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c040:	681a      	ldr	r2, [r3, #0]
 800c042:	ea40 0301 	orr.w	r3, r0, r1
 800c046:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800c048:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c04c:	681a      	ldr	r2, [r3, #0]
 800c04e:	4b8f      	ldr	r3, [pc, #572]	; (800c28c <UART_SetConfig+0x2cc>)
 800c050:	429a      	cmp	r2, r3
 800c052:	d005      	beq.n	800c060 <UART_SetConfig+0xa0>
 800c054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c058:	681a      	ldr	r2, [r3, #0]
 800c05a:	4b8d      	ldr	r3, [pc, #564]	; (800c290 <UART_SetConfig+0x2d0>)
 800c05c:	429a      	cmp	r2, r3
 800c05e:	d104      	bne.n	800c06a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800c060:	f7fd fa26 	bl	80094b0 <HAL_RCC_GetPCLK2Freq>
 800c064:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800c068:	e003      	b.n	800c072 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800c06a:	f7fd fa0d 	bl	8009488 <HAL_RCC_GetPCLK1Freq>
 800c06e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c072:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c076:	69db      	ldr	r3, [r3, #28]
 800c078:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c07c:	f040 810c 	bne.w	800c298 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800c080:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c084:	2200      	movs	r2, #0
 800c086:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800c08a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800c08e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800c092:	4622      	mov	r2, r4
 800c094:	462b      	mov	r3, r5
 800c096:	1891      	adds	r1, r2, r2
 800c098:	65b9      	str	r1, [r7, #88]	; 0x58
 800c09a:	415b      	adcs	r3, r3
 800c09c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c09e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800c0a2:	4621      	mov	r1, r4
 800c0a4:	eb12 0801 	adds.w	r8, r2, r1
 800c0a8:	4629      	mov	r1, r5
 800c0aa:	eb43 0901 	adc.w	r9, r3, r1
 800c0ae:	f04f 0200 	mov.w	r2, #0
 800c0b2:	f04f 0300 	mov.w	r3, #0
 800c0b6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c0ba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c0be:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c0c2:	4690      	mov	r8, r2
 800c0c4:	4699      	mov	r9, r3
 800c0c6:	4623      	mov	r3, r4
 800c0c8:	eb18 0303 	adds.w	r3, r8, r3
 800c0cc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800c0d0:	462b      	mov	r3, r5
 800c0d2:	eb49 0303 	adc.w	r3, r9, r3
 800c0d6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800c0da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c0de:	685b      	ldr	r3, [r3, #4]
 800c0e0:	2200      	movs	r2, #0
 800c0e2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800c0e6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800c0ea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800c0ee:	460b      	mov	r3, r1
 800c0f0:	18db      	adds	r3, r3, r3
 800c0f2:	653b      	str	r3, [r7, #80]	; 0x50
 800c0f4:	4613      	mov	r3, r2
 800c0f6:	eb42 0303 	adc.w	r3, r2, r3
 800c0fa:	657b      	str	r3, [r7, #84]	; 0x54
 800c0fc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800c100:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800c104:	f7f4 fd4c 	bl	8000ba0 <__aeabi_uldivmod>
 800c108:	4602      	mov	r2, r0
 800c10a:	460b      	mov	r3, r1
 800c10c:	4b61      	ldr	r3, [pc, #388]	; (800c294 <UART_SetConfig+0x2d4>)
 800c10e:	fba3 2302 	umull	r2, r3, r3, r2
 800c112:	095b      	lsrs	r3, r3, #5
 800c114:	011c      	lsls	r4, r3, #4
 800c116:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c11a:	2200      	movs	r2, #0
 800c11c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800c120:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800c124:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800c128:	4642      	mov	r2, r8
 800c12a:	464b      	mov	r3, r9
 800c12c:	1891      	adds	r1, r2, r2
 800c12e:	64b9      	str	r1, [r7, #72]	; 0x48
 800c130:	415b      	adcs	r3, r3
 800c132:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c134:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800c138:	4641      	mov	r1, r8
 800c13a:	eb12 0a01 	adds.w	sl, r2, r1
 800c13e:	4649      	mov	r1, r9
 800c140:	eb43 0b01 	adc.w	fp, r3, r1
 800c144:	f04f 0200 	mov.w	r2, #0
 800c148:	f04f 0300 	mov.w	r3, #0
 800c14c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800c150:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800c154:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c158:	4692      	mov	sl, r2
 800c15a:	469b      	mov	fp, r3
 800c15c:	4643      	mov	r3, r8
 800c15e:	eb1a 0303 	adds.w	r3, sl, r3
 800c162:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800c166:	464b      	mov	r3, r9
 800c168:	eb4b 0303 	adc.w	r3, fp, r3
 800c16c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800c170:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c174:	685b      	ldr	r3, [r3, #4]
 800c176:	2200      	movs	r2, #0
 800c178:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800c17c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800c180:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800c184:	460b      	mov	r3, r1
 800c186:	18db      	adds	r3, r3, r3
 800c188:	643b      	str	r3, [r7, #64]	; 0x40
 800c18a:	4613      	mov	r3, r2
 800c18c:	eb42 0303 	adc.w	r3, r2, r3
 800c190:	647b      	str	r3, [r7, #68]	; 0x44
 800c192:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800c196:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800c19a:	f7f4 fd01 	bl	8000ba0 <__aeabi_uldivmod>
 800c19e:	4602      	mov	r2, r0
 800c1a0:	460b      	mov	r3, r1
 800c1a2:	4611      	mov	r1, r2
 800c1a4:	4b3b      	ldr	r3, [pc, #236]	; (800c294 <UART_SetConfig+0x2d4>)
 800c1a6:	fba3 2301 	umull	r2, r3, r3, r1
 800c1aa:	095b      	lsrs	r3, r3, #5
 800c1ac:	2264      	movs	r2, #100	; 0x64
 800c1ae:	fb02 f303 	mul.w	r3, r2, r3
 800c1b2:	1acb      	subs	r3, r1, r3
 800c1b4:	00db      	lsls	r3, r3, #3
 800c1b6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800c1ba:	4b36      	ldr	r3, [pc, #216]	; (800c294 <UART_SetConfig+0x2d4>)
 800c1bc:	fba3 2302 	umull	r2, r3, r3, r2
 800c1c0:	095b      	lsrs	r3, r3, #5
 800c1c2:	005b      	lsls	r3, r3, #1
 800c1c4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800c1c8:	441c      	add	r4, r3
 800c1ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c1ce:	2200      	movs	r2, #0
 800c1d0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800c1d4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800c1d8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800c1dc:	4642      	mov	r2, r8
 800c1de:	464b      	mov	r3, r9
 800c1e0:	1891      	adds	r1, r2, r2
 800c1e2:	63b9      	str	r1, [r7, #56]	; 0x38
 800c1e4:	415b      	adcs	r3, r3
 800c1e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c1e8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800c1ec:	4641      	mov	r1, r8
 800c1ee:	1851      	adds	r1, r2, r1
 800c1f0:	6339      	str	r1, [r7, #48]	; 0x30
 800c1f2:	4649      	mov	r1, r9
 800c1f4:	414b      	adcs	r3, r1
 800c1f6:	637b      	str	r3, [r7, #52]	; 0x34
 800c1f8:	f04f 0200 	mov.w	r2, #0
 800c1fc:	f04f 0300 	mov.w	r3, #0
 800c200:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800c204:	4659      	mov	r1, fp
 800c206:	00cb      	lsls	r3, r1, #3
 800c208:	4651      	mov	r1, sl
 800c20a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c20e:	4651      	mov	r1, sl
 800c210:	00ca      	lsls	r2, r1, #3
 800c212:	4610      	mov	r0, r2
 800c214:	4619      	mov	r1, r3
 800c216:	4603      	mov	r3, r0
 800c218:	4642      	mov	r2, r8
 800c21a:	189b      	adds	r3, r3, r2
 800c21c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c220:	464b      	mov	r3, r9
 800c222:	460a      	mov	r2, r1
 800c224:	eb42 0303 	adc.w	r3, r2, r3
 800c228:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800c22c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c230:	685b      	ldr	r3, [r3, #4]
 800c232:	2200      	movs	r2, #0
 800c234:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800c238:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800c23c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800c240:	460b      	mov	r3, r1
 800c242:	18db      	adds	r3, r3, r3
 800c244:	62bb      	str	r3, [r7, #40]	; 0x28
 800c246:	4613      	mov	r3, r2
 800c248:	eb42 0303 	adc.w	r3, r2, r3
 800c24c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c24e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800c252:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800c256:	f7f4 fca3 	bl	8000ba0 <__aeabi_uldivmod>
 800c25a:	4602      	mov	r2, r0
 800c25c:	460b      	mov	r3, r1
 800c25e:	4b0d      	ldr	r3, [pc, #52]	; (800c294 <UART_SetConfig+0x2d4>)
 800c260:	fba3 1302 	umull	r1, r3, r3, r2
 800c264:	095b      	lsrs	r3, r3, #5
 800c266:	2164      	movs	r1, #100	; 0x64
 800c268:	fb01 f303 	mul.w	r3, r1, r3
 800c26c:	1ad3      	subs	r3, r2, r3
 800c26e:	00db      	lsls	r3, r3, #3
 800c270:	3332      	adds	r3, #50	; 0x32
 800c272:	4a08      	ldr	r2, [pc, #32]	; (800c294 <UART_SetConfig+0x2d4>)
 800c274:	fba2 2303 	umull	r2, r3, r2, r3
 800c278:	095b      	lsrs	r3, r3, #5
 800c27a:	f003 0207 	and.w	r2, r3, #7
 800c27e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	4422      	add	r2, r4
 800c286:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800c288:	e105      	b.n	800c496 <UART_SetConfig+0x4d6>
 800c28a:	bf00      	nop
 800c28c:	40011000 	.word	0x40011000
 800c290:	40011400 	.word	0x40011400
 800c294:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c298:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c29c:	2200      	movs	r2, #0
 800c29e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800c2a2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800c2a6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800c2aa:	4642      	mov	r2, r8
 800c2ac:	464b      	mov	r3, r9
 800c2ae:	1891      	adds	r1, r2, r2
 800c2b0:	6239      	str	r1, [r7, #32]
 800c2b2:	415b      	adcs	r3, r3
 800c2b4:	627b      	str	r3, [r7, #36]	; 0x24
 800c2b6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c2ba:	4641      	mov	r1, r8
 800c2bc:	1854      	adds	r4, r2, r1
 800c2be:	4649      	mov	r1, r9
 800c2c0:	eb43 0501 	adc.w	r5, r3, r1
 800c2c4:	f04f 0200 	mov.w	r2, #0
 800c2c8:	f04f 0300 	mov.w	r3, #0
 800c2cc:	00eb      	lsls	r3, r5, #3
 800c2ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c2d2:	00e2      	lsls	r2, r4, #3
 800c2d4:	4614      	mov	r4, r2
 800c2d6:	461d      	mov	r5, r3
 800c2d8:	4643      	mov	r3, r8
 800c2da:	18e3      	adds	r3, r4, r3
 800c2dc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800c2e0:	464b      	mov	r3, r9
 800c2e2:	eb45 0303 	adc.w	r3, r5, r3
 800c2e6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800c2ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c2ee:	685b      	ldr	r3, [r3, #4]
 800c2f0:	2200      	movs	r2, #0
 800c2f2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800c2f6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800c2fa:	f04f 0200 	mov.w	r2, #0
 800c2fe:	f04f 0300 	mov.w	r3, #0
 800c302:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800c306:	4629      	mov	r1, r5
 800c308:	008b      	lsls	r3, r1, #2
 800c30a:	4621      	mov	r1, r4
 800c30c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c310:	4621      	mov	r1, r4
 800c312:	008a      	lsls	r2, r1, #2
 800c314:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800c318:	f7f4 fc42 	bl	8000ba0 <__aeabi_uldivmod>
 800c31c:	4602      	mov	r2, r0
 800c31e:	460b      	mov	r3, r1
 800c320:	4b60      	ldr	r3, [pc, #384]	; (800c4a4 <UART_SetConfig+0x4e4>)
 800c322:	fba3 2302 	umull	r2, r3, r3, r2
 800c326:	095b      	lsrs	r3, r3, #5
 800c328:	011c      	lsls	r4, r3, #4
 800c32a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c32e:	2200      	movs	r2, #0
 800c330:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800c334:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800c338:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800c33c:	4642      	mov	r2, r8
 800c33e:	464b      	mov	r3, r9
 800c340:	1891      	adds	r1, r2, r2
 800c342:	61b9      	str	r1, [r7, #24]
 800c344:	415b      	adcs	r3, r3
 800c346:	61fb      	str	r3, [r7, #28]
 800c348:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c34c:	4641      	mov	r1, r8
 800c34e:	1851      	adds	r1, r2, r1
 800c350:	6139      	str	r1, [r7, #16]
 800c352:	4649      	mov	r1, r9
 800c354:	414b      	adcs	r3, r1
 800c356:	617b      	str	r3, [r7, #20]
 800c358:	f04f 0200 	mov.w	r2, #0
 800c35c:	f04f 0300 	mov.w	r3, #0
 800c360:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800c364:	4659      	mov	r1, fp
 800c366:	00cb      	lsls	r3, r1, #3
 800c368:	4651      	mov	r1, sl
 800c36a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c36e:	4651      	mov	r1, sl
 800c370:	00ca      	lsls	r2, r1, #3
 800c372:	4610      	mov	r0, r2
 800c374:	4619      	mov	r1, r3
 800c376:	4603      	mov	r3, r0
 800c378:	4642      	mov	r2, r8
 800c37a:	189b      	adds	r3, r3, r2
 800c37c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800c380:	464b      	mov	r3, r9
 800c382:	460a      	mov	r2, r1
 800c384:	eb42 0303 	adc.w	r3, r2, r3
 800c388:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800c38c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c390:	685b      	ldr	r3, [r3, #4]
 800c392:	2200      	movs	r2, #0
 800c394:	67bb      	str	r3, [r7, #120]	; 0x78
 800c396:	67fa      	str	r2, [r7, #124]	; 0x7c
 800c398:	f04f 0200 	mov.w	r2, #0
 800c39c:	f04f 0300 	mov.w	r3, #0
 800c3a0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800c3a4:	4649      	mov	r1, r9
 800c3a6:	008b      	lsls	r3, r1, #2
 800c3a8:	4641      	mov	r1, r8
 800c3aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c3ae:	4641      	mov	r1, r8
 800c3b0:	008a      	lsls	r2, r1, #2
 800c3b2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800c3b6:	f7f4 fbf3 	bl	8000ba0 <__aeabi_uldivmod>
 800c3ba:	4602      	mov	r2, r0
 800c3bc:	460b      	mov	r3, r1
 800c3be:	4b39      	ldr	r3, [pc, #228]	; (800c4a4 <UART_SetConfig+0x4e4>)
 800c3c0:	fba3 1302 	umull	r1, r3, r3, r2
 800c3c4:	095b      	lsrs	r3, r3, #5
 800c3c6:	2164      	movs	r1, #100	; 0x64
 800c3c8:	fb01 f303 	mul.w	r3, r1, r3
 800c3cc:	1ad3      	subs	r3, r2, r3
 800c3ce:	011b      	lsls	r3, r3, #4
 800c3d0:	3332      	adds	r3, #50	; 0x32
 800c3d2:	4a34      	ldr	r2, [pc, #208]	; (800c4a4 <UART_SetConfig+0x4e4>)
 800c3d4:	fba2 2303 	umull	r2, r3, r2, r3
 800c3d8:	095b      	lsrs	r3, r3, #5
 800c3da:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c3de:	441c      	add	r4, r3
 800c3e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c3e4:	2200      	movs	r2, #0
 800c3e6:	673b      	str	r3, [r7, #112]	; 0x70
 800c3e8:	677a      	str	r2, [r7, #116]	; 0x74
 800c3ea:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800c3ee:	4642      	mov	r2, r8
 800c3f0:	464b      	mov	r3, r9
 800c3f2:	1891      	adds	r1, r2, r2
 800c3f4:	60b9      	str	r1, [r7, #8]
 800c3f6:	415b      	adcs	r3, r3
 800c3f8:	60fb      	str	r3, [r7, #12]
 800c3fa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c3fe:	4641      	mov	r1, r8
 800c400:	1851      	adds	r1, r2, r1
 800c402:	6039      	str	r1, [r7, #0]
 800c404:	4649      	mov	r1, r9
 800c406:	414b      	adcs	r3, r1
 800c408:	607b      	str	r3, [r7, #4]
 800c40a:	f04f 0200 	mov.w	r2, #0
 800c40e:	f04f 0300 	mov.w	r3, #0
 800c412:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800c416:	4659      	mov	r1, fp
 800c418:	00cb      	lsls	r3, r1, #3
 800c41a:	4651      	mov	r1, sl
 800c41c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c420:	4651      	mov	r1, sl
 800c422:	00ca      	lsls	r2, r1, #3
 800c424:	4610      	mov	r0, r2
 800c426:	4619      	mov	r1, r3
 800c428:	4603      	mov	r3, r0
 800c42a:	4642      	mov	r2, r8
 800c42c:	189b      	adds	r3, r3, r2
 800c42e:	66bb      	str	r3, [r7, #104]	; 0x68
 800c430:	464b      	mov	r3, r9
 800c432:	460a      	mov	r2, r1
 800c434:	eb42 0303 	adc.w	r3, r2, r3
 800c438:	66fb      	str	r3, [r7, #108]	; 0x6c
 800c43a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c43e:	685b      	ldr	r3, [r3, #4]
 800c440:	2200      	movs	r2, #0
 800c442:	663b      	str	r3, [r7, #96]	; 0x60
 800c444:	667a      	str	r2, [r7, #100]	; 0x64
 800c446:	f04f 0200 	mov.w	r2, #0
 800c44a:	f04f 0300 	mov.w	r3, #0
 800c44e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800c452:	4649      	mov	r1, r9
 800c454:	008b      	lsls	r3, r1, #2
 800c456:	4641      	mov	r1, r8
 800c458:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c45c:	4641      	mov	r1, r8
 800c45e:	008a      	lsls	r2, r1, #2
 800c460:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800c464:	f7f4 fb9c 	bl	8000ba0 <__aeabi_uldivmod>
 800c468:	4602      	mov	r2, r0
 800c46a:	460b      	mov	r3, r1
 800c46c:	4b0d      	ldr	r3, [pc, #52]	; (800c4a4 <UART_SetConfig+0x4e4>)
 800c46e:	fba3 1302 	umull	r1, r3, r3, r2
 800c472:	095b      	lsrs	r3, r3, #5
 800c474:	2164      	movs	r1, #100	; 0x64
 800c476:	fb01 f303 	mul.w	r3, r1, r3
 800c47a:	1ad3      	subs	r3, r2, r3
 800c47c:	011b      	lsls	r3, r3, #4
 800c47e:	3332      	adds	r3, #50	; 0x32
 800c480:	4a08      	ldr	r2, [pc, #32]	; (800c4a4 <UART_SetConfig+0x4e4>)
 800c482:	fba2 2303 	umull	r2, r3, r2, r3
 800c486:	095b      	lsrs	r3, r3, #5
 800c488:	f003 020f 	and.w	r2, r3, #15
 800c48c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	4422      	add	r2, r4
 800c494:	609a      	str	r2, [r3, #8]
}
 800c496:	bf00      	nop
 800c498:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800c49c:	46bd      	mov	sp, r7
 800c49e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c4a2:	bf00      	nop
 800c4a4:	51eb851f 	.word	0x51eb851f

0800c4a8 <__errno>:
 800c4a8:	4b01      	ldr	r3, [pc, #4]	; (800c4b0 <__errno+0x8>)
 800c4aa:	6818      	ldr	r0, [r3, #0]
 800c4ac:	4770      	bx	lr
 800c4ae:	bf00      	nop
 800c4b0:	20000298 	.word	0x20000298

0800c4b4 <__libc_init_array>:
 800c4b4:	b570      	push	{r4, r5, r6, lr}
 800c4b6:	4d0d      	ldr	r5, [pc, #52]	; (800c4ec <__libc_init_array+0x38>)
 800c4b8:	4c0d      	ldr	r4, [pc, #52]	; (800c4f0 <__libc_init_array+0x3c>)
 800c4ba:	1b64      	subs	r4, r4, r5
 800c4bc:	10a4      	asrs	r4, r4, #2
 800c4be:	2600      	movs	r6, #0
 800c4c0:	42a6      	cmp	r6, r4
 800c4c2:	d109      	bne.n	800c4d8 <__libc_init_array+0x24>
 800c4c4:	4d0b      	ldr	r5, [pc, #44]	; (800c4f4 <__libc_init_array+0x40>)
 800c4c6:	4c0c      	ldr	r4, [pc, #48]	; (800c4f8 <__libc_init_array+0x44>)
 800c4c8:	f001 ff88 	bl	800e3dc <_init>
 800c4cc:	1b64      	subs	r4, r4, r5
 800c4ce:	10a4      	asrs	r4, r4, #2
 800c4d0:	2600      	movs	r6, #0
 800c4d2:	42a6      	cmp	r6, r4
 800c4d4:	d105      	bne.n	800c4e2 <__libc_init_array+0x2e>
 800c4d6:	bd70      	pop	{r4, r5, r6, pc}
 800c4d8:	f855 3b04 	ldr.w	r3, [r5], #4
 800c4dc:	4798      	blx	r3
 800c4de:	3601      	adds	r6, #1
 800c4e0:	e7ee      	b.n	800c4c0 <__libc_init_array+0xc>
 800c4e2:	f855 3b04 	ldr.w	r3, [r5], #4
 800c4e6:	4798      	blx	r3
 800c4e8:	3601      	adds	r6, #1
 800c4ea:	e7f2      	b.n	800c4d2 <__libc_init_array+0x1e>
 800c4ec:	0800e840 	.word	0x0800e840
 800c4f0:	0800e840 	.word	0x0800e840
 800c4f4:	0800e840 	.word	0x0800e840
 800c4f8:	0800e844 	.word	0x0800e844

0800c4fc <memcpy>:
 800c4fc:	440a      	add	r2, r1
 800c4fe:	4291      	cmp	r1, r2
 800c500:	f100 33ff 	add.w	r3, r0, #4294967295
 800c504:	d100      	bne.n	800c508 <memcpy+0xc>
 800c506:	4770      	bx	lr
 800c508:	b510      	push	{r4, lr}
 800c50a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c50e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c512:	4291      	cmp	r1, r2
 800c514:	d1f9      	bne.n	800c50a <memcpy+0xe>
 800c516:	bd10      	pop	{r4, pc}

0800c518 <memset>:
 800c518:	4402      	add	r2, r0
 800c51a:	4603      	mov	r3, r0
 800c51c:	4293      	cmp	r3, r2
 800c51e:	d100      	bne.n	800c522 <memset+0xa>
 800c520:	4770      	bx	lr
 800c522:	f803 1b01 	strb.w	r1, [r3], #1
 800c526:	e7f9      	b.n	800c51c <memset+0x4>

0800c528 <cosf>:
 800c528:	ee10 3a10 	vmov	r3, s0
 800c52c:	b507      	push	{r0, r1, r2, lr}
 800c52e:	4a1e      	ldr	r2, [pc, #120]	; (800c5a8 <cosf+0x80>)
 800c530:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c534:	4293      	cmp	r3, r2
 800c536:	dc06      	bgt.n	800c546 <cosf+0x1e>
 800c538:	eddf 0a1c 	vldr	s1, [pc, #112]	; 800c5ac <cosf+0x84>
 800c53c:	b003      	add	sp, #12
 800c53e:	f85d eb04 	ldr.w	lr, [sp], #4
 800c542:	f001 ba9d 	b.w	800da80 <__kernel_cosf>
 800c546:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800c54a:	db04      	blt.n	800c556 <cosf+0x2e>
 800c54c:	ee30 0a40 	vsub.f32	s0, s0, s0
 800c550:	b003      	add	sp, #12
 800c552:	f85d fb04 	ldr.w	pc, [sp], #4
 800c556:	4668      	mov	r0, sp
 800c558:	f001 f956 	bl	800d808 <__ieee754_rem_pio2f>
 800c55c:	f000 0003 	and.w	r0, r0, #3
 800c560:	2801      	cmp	r0, #1
 800c562:	d009      	beq.n	800c578 <cosf+0x50>
 800c564:	2802      	cmp	r0, #2
 800c566:	d010      	beq.n	800c58a <cosf+0x62>
 800c568:	b9b0      	cbnz	r0, 800c598 <cosf+0x70>
 800c56a:	eddd 0a01 	vldr	s1, [sp, #4]
 800c56e:	ed9d 0a00 	vldr	s0, [sp]
 800c572:	f001 fa85 	bl	800da80 <__kernel_cosf>
 800c576:	e7eb      	b.n	800c550 <cosf+0x28>
 800c578:	eddd 0a01 	vldr	s1, [sp, #4]
 800c57c:	ed9d 0a00 	vldr	s0, [sp]
 800c580:	f001 fd54 	bl	800e02c <__kernel_sinf>
 800c584:	eeb1 0a40 	vneg.f32	s0, s0
 800c588:	e7e2      	b.n	800c550 <cosf+0x28>
 800c58a:	eddd 0a01 	vldr	s1, [sp, #4]
 800c58e:	ed9d 0a00 	vldr	s0, [sp]
 800c592:	f001 fa75 	bl	800da80 <__kernel_cosf>
 800c596:	e7f5      	b.n	800c584 <cosf+0x5c>
 800c598:	eddd 0a01 	vldr	s1, [sp, #4]
 800c59c:	ed9d 0a00 	vldr	s0, [sp]
 800c5a0:	2001      	movs	r0, #1
 800c5a2:	f001 fd43 	bl	800e02c <__kernel_sinf>
 800c5a6:	e7d3      	b.n	800c550 <cosf+0x28>
 800c5a8:	3f490fd8 	.word	0x3f490fd8
 800c5ac:	00000000 	.word	0x00000000

0800c5b0 <sinf>:
 800c5b0:	ee10 3a10 	vmov	r3, s0
 800c5b4:	b507      	push	{r0, r1, r2, lr}
 800c5b6:	4a1f      	ldr	r2, [pc, #124]	; (800c634 <sinf+0x84>)
 800c5b8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c5bc:	4293      	cmp	r3, r2
 800c5be:	dc07      	bgt.n	800c5d0 <sinf+0x20>
 800c5c0:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800c638 <sinf+0x88>
 800c5c4:	2000      	movs	r0, #0
 800c5c6:	b003      	add	sp, #12
 800c5c8:	f85d eb04 	ldr.w	lr, [sp], #4
 800c5cc:	f001 bd2e 	b.w	800e02c <__kernel_sinf>
 800c5d0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800c5d4:	db04      	blt.n	800c5e0 <sinf+0x30>
 800c5d6:	ee30 0a40 	vsub.f32	s0, s0, s0
 800c5da:	b003      	add	sp, #12
 800c5dc:	f85d fb04 	ldr.w	pc, [sp], #4
 800c5e0:	4668      	mov	r0, sp
 800c5e2:	f001 f911 	bl	800d808 <__ieee754_rem_pio2f>
 800c5e6:	f000 0003 	and.w	r0, r0, #3
 800c5ea:	2801      	cmp	r0, #1
 800c5ec:	d00a      	beq.n	800c604 <sinf+0x54>
 800c5ee:	2802      	cmp	r0, #2
 800c5f0:	d00f      	beq.n	800c612 <sinf+0x62>
 800c5f2:	b9c0      	cbnz	r0, 800c626 <sinf+0x76>
 800c5f4:	eddd 0a01 	vldr	s1, [sp, #4]
 800c5f8:	ed9d 0a00 	vldr	s0, [sp]
 800c5fc:	2001      	movs	r0, #1
 800c5fe:	f001 fd15 	bl	800e02c <__kernel_sinf>
 800c602:	e7ea      	b.n	800c5da <sinf+0x2a>
 800c604:	eddd 0a01 	vldr	s1, [sp, #4]
 800c608:	ed9d 0a00 	vldr	s0, [sp]
 800c60c:	f001 fa38 	bl	800da80 <__kernel_cosf>
 800c610:	e7e3      	b.n	800c5da <sinf+0x2a>
 800c612:	eddd 0a01 	vldr	s1, [sp, #4]
 800c616:	ed9d 0a00 	vldr	s0, [sp]
 800c61a:	2001      	movs	r0, #1
 800c61c:	f001 fd06 	bl	800e02c <__kernel_sinf>
 800c620:	eeb1 0a40 	vneg.f32	s0, s0
 800c624:	e7d9      	b.n	800c5da <sinf+0x2a>
 800c626:	eddd 0a01 	vldr	s1, [sp, #4]
 800c62a:	ed9d 0a00 	vldr	s0, [sp]
 800c62e:	f001 fa27 	bl	800da80 <__kernel_cosf>
 800c632:	e7f5      	b.n	800c620 <sinf+0x70>
 800c634:	3f490fd8 	.word	0x3f490fd8
 800c638:	00000000 	.word	0x00000000

0800c63c <acos>:
 800c63c:	b538      	push	{r3, r4, r5, lr}
 800c63e:	ed2d 8b02 	vpush	{d8}
 800c642:	ec55 4b10 	vmov	r4, r5, d0
 800c646:	f000 f89f 	bl	800c788 <__ieee754_acos>
 800c64a:	4622      	mov	r2, r4
 800c64c:	462b      	mov	r3, r5
 800c64e:	4620      	mov	r0, r4
 800c650:	4629      	mov	r1, r5
 800c652:	eeb0 8a40 	vmov.f32	s16, s0
 800c656:	eef0 8a60 	vmov.f32	s17, s1
 800c65a:	f7f4 fa13 	bl	8000a84 <__aeabi_dcmpun>
 800c65e:	b9a8      	cbnz	r0, 800c68c <acos+0x50>
 800c660:	ec45 4b10 	vmov	d0, r4, r5
 800c664:	f001 fd5a 	bl	800e11c <fabs>
 800c668:	4b0c      	ldr	r3, [pc, #48]	; (800c69c <acos+0x60>)
 800c66a:	ec51 0b10 	vmov	r0, r1, d0
 800c66e:	2200      	movs	r2, #0
 800c670:	f7f4 f9fe 	bl	8000a70 <__aeabi_dcmpgt>
 800c674:	b150      	cbz	r0, 800c68c <acos+0x50>
 800c676:	f7ff ff17 	bl	800c4a8 <__errno>
 800c67a:	ecbd 8b02 	vpop	{d8}
 800c67e:	2321      	movs	r3, #33	; 0x21
 800c680:	6003      	str	r3, [r0, #0]
 800c682:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c686:	4806      	ldr	r0, [pc, #24]	; (800c6a0 <acos+0x64>)
 800c688:	f001 bd5e 	b.w	800e148 <nan>
 800c68c:	eeb0 0a48 	vmov.f32	s0, s16
 800c690:	eef0 0a68 	vmov.f32	s1, s17
 800c694:	ecbd 8b02 	vpop	{d8}
 800c698:	bd38      	pop	{r3, r4, r5, pc}
 800c69a:	bf00      	nop
 800c69c:	3ff00000 	.word	0x3ff00000
 800c6a0:	0800e430 	.word	0x0800e430

0800c6a4 <pow>:
 800c6a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6a6:	ed2d 8b02 	vpush	{d8}
 800c6aa:	eeb0 8a40 	vmov.f32	s16, s0
 800c6ae:	eef0 8a60 	vmov.f32	s17, s1
 800c6b2:	ec55 4b11 	vmov	r4, r5, d1
 800c6b6:	f000 fac7 	bl	800cc48 <__ieee754_pow>
 800c6ba:	4622      	mov	r2, r4
 800c6bc:	462b      	mov	r3, r5
 800c6be:	4620      	mov	r0, r4
 800c6c0:	4629      	mov	r1, r5
 800c6c2:	ec57 6b10 	vmov	r6, r7, d0
 800c6c6:	f7f4 f9dd 	bl	8000a84 <__aeabi_dcmpun>
 800c6ca:	2800      	cmp	r0, #0
 800c6cc:	d13b      	bne.n	800c746 <pow+0xa2>
 800c6ce:	ec51 0b18 	vmov	r0, r1, d8
 800c6d2:	2200      	movs	r2, #0
 800c6d4:	2300      	movs	r3, #0
 800c6d6:	f7f4 f9a3 	bl	8000a20 <__aeabi_dcmpeq>
 800c6da:	b1b8      	cbz	r0, 800c70c <pow+0x68>
 800c6dc:	2200      	movs	r2, #0
 800c6de:	2300      	movs	r3, #0
 800c6e0:	4620      	mov	r0, r4
 800c6e2:	4629      	mov	r1, r5
 800c6e4:	f7f4 f99c 	bl	8000a20 <__aeabi_dcmpeq>
 800c6e8:	2800      	cmp	r0, #0
 800c6ea:	d146      	bne.n	800c77a <pow+0xd6>
 800c6ec:	ec45 4b10 	vmov	d0, r4, r5
 800c6f0:	f001 fd1d 	bl	800e12e <finite>
 800c6f4:	b338      	cbz	r0, 800c746 <pow+0xa2>
 800c6f6:	2200      	movs	r2, #0
 800c6f8:	2300      	movs	r3, #0
 800c6fa:	4620      	mov	r0, r4
 800c6fc:	4629      	mov	r1, r5
 800c6fe:	f7f4 f999 	bl	8000a34 <__aeabi_dcmplt>
 800c702:	b300      	cbz	r0, 800c746 <pow+0xa2>
 800c704:	f7ff fed0 	bl	800c4a8 <__errno>
 800c708:	2322      	movs	r3, #34	; 0x22
 800c70a:	e01b      	b.n	800c744 <pow+0xa0>
 800c70c:	ec47 6b10 	vmov	d0, r6, r7
 800c710:	f001 fd0d 	bl	800e12e <finite>
 800c714:	b9e0      	cbnz	r0, 800c750 <pow+0xac>
 800c716:	eeb0 0a48 	vmov.f32	s0, s16
 800c71a:	eef0 0a68 	vmov.f32	s1, s17
 800c71e:	f001 fd06 	bl	800e12e <finite>
 800c722:	b1a8      	cbz	r0, 800c750 <pow+0xac>
 800c724:	ec45 4b10 	vmov	d0, r4, r5
 800c728:	f001 fd01 	bl	800e12e <finite>
 800c72c:	b180      	cbz	r0, 800c750 <pow+0xac>
 800c72e:	4632      	mov	r2, r6
 800c730:	463b      	mov	r3, r7
 800c732:	4630      	mov	r0, r6
 800c734:	4639      	mov	r1, r7
 800c736:	f7f4 f9a5 	bl	8000a84 <__aeabi_dcmpun>
 800c73a:	2800      	cmp	r0, #0
 800c73c:	d0e2      	beq.n	800c704 <pow+0x60>
 800c73e:	f7ff feb3 	bl	800c4a8 <__errno>
 800c742:	2321      	movs	r3, #33	; 0x21
 800c744:	6003      	str	r3, [r0, #0]
 800c746:	ecbd 8b02 	vpop	{d8}
 800c74a:	ec47 6b10 	vmov	d0, r6, r7
 800c74e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c750:	2200      	movs	r2, #0
 800c752:	2300      	movs	r3, #0
 800c754:	4630      	mov	r0, r6
 800c756:	4639      	mov	r1, r7
 800c758:	f7f4 f962 	bl	8000a20 <__aeabi_dcmpeq>
 800c75c:	2800      	cmp	r0, #0
 800c75e:	d0f2      	beq.n	800c746 <pow+0xa2>
 800c760:	eeb0 0a48 	vmov.f32	s0, s16
 800c764:	eef0 0a68 	vmov.f32	s1, s17
 800c768:	f001 fce1 	bl	800e12e <finite>
 800c76c:	2800      	cmp	r0, #0
 800c76e:	d0ea      	beq.n	800c746 <pow+0xa2>
 800c770:	ec45 4b10 	vmov	d0, r4, r5
 800c774:	f001 fcdb 	bl	800e12e <finite>
 800c778:	e7c3      	b.n	800c702 <pow+0x5e>
 800c77a:	4f01      	ldr	r7, [pc, #4]	; (800c780 <pow+0xdc>)
 800c77c:	2600      	movs	r6, #0
 800c77e:	e7e2      	b.n	800c746 <pow+0xa2>
 800c780:	3ff00000 	.word	0x3ff00000
 800c784:	00000000 	.word	0x00000000

0800c788 <__ieee754_acos>:
 800c788:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c78c:	ec55 4b10 	vmov	r4, r5, d0
 800c790:	49b7      	ldr	r1, [pc, #732]	; (800ca70 <__ieee754_acos+0x2e8>)
 800c792:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c796:	428b      	cmp	r3, r1
 800c798:	dd1b      	ble.n	800c7d2 <__ieee754_acos+0x4a>
 800c79a:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800c79e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800c7a2:	4323      	orrs	r3, r4
 800c7a4:	d106      	bne.n	800c7b4 <__ieee754_acos+0x2c>
 800c7a6:	2d00      	cmp	r5, #0
 800c7a8:	f300 8211 	bgt.w	800cbce <__ieee754_acos+0x446>
 800c7ac:	ed9f 0b96 	vldr	d0, [pc, #600]	; 800ca08 <__ieee754_acos+0x280>
 800c7b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7b4:	ee10 2a10 	vmov	r2, s0
 800c7b8:	462b      	mov	r3, r5
 800c7ba:	ee10 0a10 	vmov	r0, s0
 800c7be:	4629      	mov	r1, r5
 800c7c0:	f7f3 fd0e 	bl	80001e0 <__aeabi_dsub>
 800c7c4:	4602      	mov	r2, r0
 800c7c6:	460b      	mov	r3, r1
 800c7c8:	f7f3 ffec 	bl	80007a4 <__aeabi_ddiv>
 800c7cc:	ec41 0b10 	vmov	d0, r0, r1
 800c7d0:	e7ee      	b.n	800c7b0 <__ieee754_acos+0x28>
 800c7d2:	49a8      	ldr	r1, [pc, #672]	; (800ca74 <__ieee754_acos+0x2ec>)
 800c7d4:	428b      	cmp	r3, r1
 800c7d6:	f300 8087 	bgt.w	800c8e8 <__ieee754_acos+0x160>
 800c7da:	4aa7      	ldr	r2, [pc, #668]	; (800ca78 <__ieee754_acos+0x2f0>)
 800c7dc:	4293      	cmp	r3, r2
 800c7de:	f340 81f9 	ble.w	800cbd4 <__ieee754_acos+0x44c>
 800c7e2:	ee10 2a10 	vmov	r2, s0
 800c7e6:	ee10 0a10 	vmov	r0, s0
 800c7ea:	462b      	mov	r3, r5
 800c7ec:	4629      	mov	r1, r5
 800c7ee:	f7f3 feaf 	bl	8000550 <__aeabi_dmul>
 800c7f2:	a387      	add	r3, pc, #540	; (adr r3, 800ca10 <__ieee754_acos+0x288>)
 800c7f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7f8:	4606      	mov	r6, r0
 800c7fa:	460f      	mov	r7, r1
 800c7fc:	f7f3 fea8 	bl	8000550 <__aeabi_dmul>
 800c800:	a385      	add	r3, pc, #532	; (adr r3, 800ca18 <__ieee754_acos+0x290>)
 800c802:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c806:	f7f3 fced 	bl	80001e4 <__adddf3>
 800c80a:	4632      	mov	r2, r6
 800c80c:	463b      	mov	r3, r7
 800c80e:	f7f3 fe9f 	bl	8000550 <__aeabi_dmul>
 800c812:	a383      	add	r3, pc, #524	; (adr r3, 800ca20 <__ieee754_acos+0x298>)
 800c814:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c818:	f7f3 fce2 	bl	80001e0 <__aeabi_dsub>
 800c81c:	4632      	mov	r2, r6
 800c81e:	463b      	mov	r3, r7
 800c820:	f7f3 fe96 	bl	8000550 <__aeabi_dmul>
 800c824:	a380      	add	r3, pc, #512	; (adr r3, 800ca28 <__ieee754_acos+0x2a0>)
 800c826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c82a:	f7f3 fcdb 	bl	80001e4 <__adddf3>
 800c82e:	4632      	mov	r2, r6
 800c830:	463b      	mov	r3, r7
 800c832:	f7f3 fe8d 	bl	8000550 <__aeabi_dmul>
 800c836:	a37e      	add	r3, pc, #504	; (adr r3, 800ca30 <__ieee754_acos+0x2a8>)
 800c838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c83c:	f7f3 fcd0 	bl	80001e0 <__aeabi_dsub>
 800c840:	4632      	mov	r2, r6
 800c842:	463b      	mov	r3, r7
 800c844:	f7f3 fe84 	bl	8000550 <__aeabi_dmul>
 800c848:	a37b      	add	r3, pc, #492	; (adr r3, 800ca38 <__ieee754_acos+0x2b0>)
 800c84a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c84e:	f7f3 fcc9 	bl	80001e4 <__adddf3>
 800c852:	4632      	mov	r2, r6
 800c854:	463b      	mov	r3, r7
 800c856:	f7f3 fe7b 	bl	8000550 <__aeabi_dmul>
 800c85a:	a379      	add	r3, pc, #484	; (adr r3, 800ca40 <__ieee754_acos+0x2b8>)
 800c85c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c860:	4680      	mov	r8, r0
 800c862:	4689      	mov	r9, r1
 800c864:	4630      	mov	r0, r6
 800c866:	4639      	mov	r1, r7
 800c868:	f7f3 fe72 	bl	8000550 <__aeabi_dmul>
 800c86c:	a376      	add	r3, pc, #472	; (adr r3, 800ca48 <__ieee754_acos+0x2c0>)
 800c86e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c872:	f7f3 fcb5 	bl	80001e0 <__aeabi_dsub>
 800c876:	4632      	mov	r2, r6
 800c878:	463b      	mov	r3, r7
 800c87a:	f7f3 fe69 	bl	8000550 <__aeabi_dmul>
 800c87e:	a374      	add	r3, pc, #464	; (adr r3, 800ca50 <__ieee754_acos+0x2c8>)
 800c880:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c884:	f7f3 fcae 	bl	80001e4 <__adddf3>
 800c888:	4632      	mov	r2, r6
 800c88a:	463b      	mov	r3, r7
 800c88c:	f7f3 fe60 	bl	8000550 <__aeabi_dmul>
 800c890:	a371      	add	r3, pc, #452	; (adr r3, 800ca58 <__ieee754_acos+0x2d0>)
 800c892:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c896:	f7f3 fca3 	bl	80001e0 <__aeabi_dsub>
 800c89a:	4632      	mov	r2, r6
 800c89c:	463b      	mov	r3, r7
 800c89e:	f7f3 fe57 	bl	8000550 <__aeabi_dmul>
 800c8a2:	4b76      	ldr	r3, [pc, #472]	; (800ca7c <__ieee754_acos+0x2f4>)
 800c8a4:	2200      	movs	r2, #0
 800c8a6:	f7f3 fc9d 	bl	80001e4 <__adddf3>
 800c8aa:	4602      	mov	r2, r0
 800c8ac:	460b      	mov	r3, r1
 800c8ae:	4640      	mov	r0, r8
 800c8b0:	4649      	mov	r1, r9
 800c8b2:	f7f3 ff77 	bl	80007a4 <__aeabi_ddiv>
 800c8b6:	4622      	mov	r2, r4
 800c8b8:	462b      	mov	r3, r5
 800c8ba:	f7f3 fe49 	bl	8000550 <__aeabi_dmul>
 800c8be:	4602      	mov	r2, r0
 800c8c0:	460b      	mov	r3, r1
 800c8c2:	a167      	add	r1, pc, #412	; (adr r1, 800ca60 <__ieee754_acos+0x2d8>)
 800c8c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c8c8:	f7f3 fc8a 	bl	80001e0 <__aeabi_dsub>
 800c8cc:	4602      	mov	r2, r0
 800c8ce:	460b      	mov	r3, r1
 800c8d0:	4620      	mov	r0, r4
 800c8d2:	4629      	mov	r1, r5
 800c8d4:	f7f3 fc84 	bl	80001e0 <__aeabi_dsub>
 800c8d8:	4602      	mov	r2, r0
 800c8da:	460b      	mov	r3, r1
 800c8dc:	a162      	add	r1, pc, #392	; (adr r1, 800ca68 <__ieee754_acos+0x2e0>)
 800c8de:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c8e2:	f7f3 fc7d 	bl	80001e0 <__aeabi_dsub>
 800c8e6:	e771      	b.n	800c7cc <__ieee754_acos+0x44>
 800c8e8:	2d00      	cmp	r5, #0
 800c8ea:	f280 80cb 	bge.w	800ca84 <__ieee754_acos+0x2fc>
 800c8ee:	ee10 0a10 	vmov	r0, s0
 800c8f2:	4b62      	ldr	r3, [pc, #392]	; (800ca7c <__ieee754_acos+0x2f4>)
 800c8f4:	2200      	movs	r2, #0
 800c8f6:	4629      	mov	r1, r5
 800c8f8:	f7f3 fc74 	bl	80001e4 <__adddf3>
 800c8fc:	4b60      	ldr	r3, [pc, #384]	; (800ca80 <__ieee754_acos+0x2f8>)
 800c8fe:	2200      	movs	r2, #0
 800c900:	f7f3 fe26 	bl	8000550 <__aeabi_dmul>
 800c904:	a342      	add	r3, pc, #264	; (adr r3, 800ca10 <__ieee754_acos+0x288>)
 800c906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c90a:	4604      	mov	r4, r0
 800c90c:	460d      	mov	r5, r1
 800c90e:	f7f3 fe1f 	bl	8000550 <__aeabi_dmul>
 800c912:	a341      	add	r3, pc, #260	; (adr r3, 800ca18 <__ieee754_acos+0x290>)
 800c914:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c918:	f7f3 fc64 	bl	80001e4 <__adddf3>
 800c91c:	4622      	mov	r2, r4
 800c91e:	462b      	mov	r3, r5
 800c920:	f7f3 fe16 	bl	8000550 <__aeabi_dmul>
 800c924:	a33e      	add	r3, pc, #248	; (adr r3, 800ca20 <__ieee754_acos+0x298>)
 800c926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c92a:	f7f3 fc59 	bl	80001e0 <__aeabi_dsub>
 800c92e:	4622      	mov	r2, r4
 800c930:	462b      	mov	r3, r5
 800c932:	f7f3 fe0d 	bl	8000550 <__aeabi_dmul>
 800c936:	a33c      	add	r3, pc, #240	; (adr r3, 800ca28 <__ieee754_acos+0x2a0>)
 800c938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c93c:	f7f3 fc52 	bl	80001e4 <__adddf3>
 800c940:	4622      	mov	r2, r4
 800c942:	462b      	mov	r3, r5
 800c944:	f7f3 fe04 	bl	8000550 <__aeabi_dmul>
 800c948:	a339      	add	r3, pc, #228	; (adr r3, 800ca30 <__ieee754_acos+0x2a8>)
 800c94a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c94e:	f7f3 fc47 	bl	80001e0 <__aeabi_dsub>
 800c952:	4622      	mov	r2, r4
 800c954:	462b      	mov	r3, r5
 800c956:	f7f3 fdfb 	bl	8000550 <__aeabi_dmul>
 800c95a:	a337      	add	r3, pc, #220	; (adr r3, 800ca38 <__ieee754_acos+0x2b0>)
 800c95c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c960:	f7f3 fc40 	bl	80001e4 <__adddf3>
 800c964:	4622      	mov	r2, r4
 800c966:	462b      	mov	r3, r5
 800c968:	f7f3 fdf2 	bl	8000550 <__aeabi_dmul>
 800c96c:	ec45 4b10 	vmov	d0, r4, r5
 800c970:	4680      	mov	r8, r0
 800c972:	4689      	mov	r9, r1
 800c974:	f000 fe96 	bl	800d6a4 <__ieee754_sqrt>
 800c978:	a331      	add	r3, pc, #196	; (adr r3, 800ca40 <__ieee754_acos+0x2b8>)
 800c97a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c97e:	4620      	mov	r0, r4
 800c980:	4629      	mov	r1, r5
 800c982:	ec57 6b10 	vmov	r6, r7, d0
 800c986:	f7f3 fde3 	bl	8000550 <__aeabi_dmul>
 800c98a:	a32f      	add	r3, pc, #188	; (adr r3, 800ca48 <__ieee754_acos+0x2c0>)
 800c98c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c990:	f7f3 fc26 	bl	80001e0 <__aeabi_dsub>
 800c994:	4622      	mov	r2, r4
 800c996:	462b      	mov	r3, r5
 800c998:	f7f3 fdda 	bl	8000550 <__aeabi_dmul>
 800c99c:	a32c      	add	r3, pc, #176	; (adr r3, 800ca50 <__ieee754_acos+0x2c8>)
 800c99e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9a2:	f7f3 fc1f 	bl	80001e4 <__adddf3>
 800c9a6:	4622      	mov	r2, r4
 800c9a8:	462b      	mov	r3, r5
 800c9aa:	f7f3 fdd1 	bl	8000550 <__aeabi_dmul>
 800c9ae:	a32a      	add	r3, pc, #168	; (adr r3, 800ca58 <__ieee754_acos+0x2d0>)
 800c9b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9b4:	f7f3 fc14 	bl	80001e0 <__aeabi_dsub>
 800c9b8:	4622      	mov	r2, r4
 800c9ba:	462b      	mov	r3, r5
 800c9bc:	f7f3 fdc8 	bl	8000550 <__aeabi_dmul>
 800c9c0:	4b2e      	ldr	r3, [pc, #184]	; (800ca7c <__ieee754_acos+0x2f4>)
 800c9c2:	2200      	movs	r2, #0
 800c9c4:	f7f3 fc0e 	bl	80001e4 <__adddf3>
 800c9c8:	4602      	mov	r2, r0
 800c9ca:	460b      	mov	r3, r1
 800c9cc:	4640      	mov	r0, r8
 800c9ce:	4649      	mov	r1, r9
 800c9d0:	f7f3 fee8 	bl	80007a4 <__aeabi_ddiv>
 800c9d4:	4632      	mov	r2, r6
 800c9d6:	463b      	mov	r3, r7
 800c9d8:	f7f3 fdba 	bl	8000550 <__aeabi_dmul>
 800c9dc:	a320      	add	r3, pc, #128	; (adr r3, 800ca60 <__ieee754_acos+0x2d8>)
 800c9de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9e2:	f7f3 fbfd 	bl	80001e0 <__aeabi_dsub>
 800c9e6:	4632      	mov	r2, r6
 800c9e8:	463b      	mov	r3, r7
 800c9ea:	f7f3 fbfb 	bl	80001e4 <__adddf3>
 800c9ee:	4602      	mov	r2, r0
 800c9f0:	460b      	mov	r3, r1
 800c9f2:	f7f3 fbf7 	bl	80001e4 <__adddf3>
 800c9f6:	4602      	mov	r2, r0
 800c9f8:	460b      	mov	r3, r1
 800c9fa:	a103      	add	r1, pc, #12	; (adr r1, 800ca08 <__ieee754_acos+0x280>)
 800c9fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca00:	e76f      	b.n	800c8e2 <__ieee754_acos+0x15a>
 800ca02:	bf00      	nop
 800ca04:	f3af 8000 	nop.w
 800ca08:	54442d18 	.word	0x54442d18
 800ca0c:	400921fb 	.word	0x400921fb
 800ca10:	0dfdf709 	.word	0x0dfdf709
 800ca14:	3f023de1 	.word	0x3f023de1
 800ca18:	7501b288 	.word	0x7501b288
 800ca1c:	3f49efe0 	.word	0x3f49efe0
 800ca20:	b5688f3b 	.word	0xb5688f3b
 800ca24:	3fa48228 	.word	0x3fa48228
 800ca28:	0e884455 	.word	0x0e884455
 800ca2c:	3fc9c155 	.word	0x3fc9c155
 800ca30:	03eb6f7d 	.word	0x03eb6f7d
 800ca34:	3fd4d612 	.word	0x3fd4d612
 800ca38:	55555555 	.word	0x55555555
 800ca3c:	3fc55555 	.word	0x3fc55555
 800ca40:	b12e9282 	.word	0xb12e9282
 800ca44:	3fb3b8c5 	.word	0x3fb3b8c5
 800ca48:	1b8d0159 	.word	0x1b8d0159
 800ca4c:	3fe6066c 	.word	0x3fe6066c
 800ca50:	9c598ac8 	.word	0x9c598ac8
 800ca54:	40002ae5 	.word	0x40002ae5
 800ca58:	1c8a2d4b 	.word	0x1c8a2d4b
 800ca5c:	40033a27 	.word	0x40033a27
 800ca60:	33145c07 	.word	0x33145c07
 800ca64:	3c91a626 	.word	0x3c91a626
 800ca68:	54442d18 	.word	0x54442d18
 800ca6c:	3ff921fb 	.word	0x3ff921fb
 800ca70:	3fefffff 	.word	0x3fefffff
 800ca74:	3fdfffff 	.word	0x3fdfffff
 800ca78:	3c600000 	.word	0x3c600000
 800ca7c:	3ff00000 	.word	0x3ff00000
 800ca80:	3fe00000 	.word	0x3fe00000
 800ca84:	ee10 2a10 	vmov	r2, s0
 800ca88:	462b      	mov	r3, r5
 800ca8a:	496d      	ldr	r1, [pc, #436]	; (800cc40 <__ieee754_acos+0x4b8>)
 800ca8c:	2000      	movs	r0, #0
 800ca8e:	f7f3 fba7 	bl	80001e0 <__aeabi_dsub>
 800ca92:	4b6c      	ldr	r3, [pc, #432]	; (800cc44 <__ieee754_acos+0x4bc>)
 800ca94:	2200      	movs	r2, #0
 800ca96:	f7f3 fd5b 	bl	8000550 <__aeabi_dmul>
 800ca9a:	4604      	mov	r4, r0
 800ca9c:	460d      	mov	r5, r1
 800ca9e:	ec45 4b10 	vmov	d0, r4, r5
 800caa2:	f000 fdff 	bl	800d6a4 <__ieee754_sqrt>
 800caa6:	a34e      	add	r3, pc, #312	; (adr r3, 800cbe0 <__ieee754_acos+0x458>)
 800caa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caac:	4620      	mov	r0, r4
 800caae:	4629      	mov	r1, r5
 800cab0:	ec59 8b10 	vmov	r8, r9, d0
 800cab4:	f7f3 fd4c 	bl	8000550 <__aeabi_dmul>
 800cab8:	a34b      	add	r3, pc, #300	; (adr r3, 800cbe8 <__ieee754_acos+0x460>)
 800caba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cabe:	f7f3 fb91 	bl	80001e4 <__adddf3>
 800cac2:	4622      	mov	r2, r4
 800cac4:	462b      	mov	r3, r5
 800cac6:	f7f3 fd43 	bl	8000550 <__aeabi_dmul>
 800caca:	a349      	add	r3, pc, #292	; (adr r3, 800cbf0 <__ieee754_acos+0x468>)
 800cacc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cad0:	f7f3 fb86 	bl	80001e0 <__aeabi_dsub>
 800cad4:	4622      	mov	r2, r4
 800cad6:	462b      	mov	r3, r5
 800cad8:	f7f3 fd3a 	bl	8000550 <__aeabi_dmul>
 800cadc:	a346      	add	r3, pc, #280	; (adr r3, 800cbf8 <__ieee754_acos+0x470>)
 800cade:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cae2:	f7f3 fb7f 	bl	80001e4 <__adddf3>
 800cae6:	4622      	mov	r2, r4
 800cae8:	462b      	mov	r3, r5
 800caea:	f7f3 fd31 	bl	8000550 <__aeabi_dmul>
 800caee:	a344      	add	r3, pc, #272	; (adr r3, 800cc00 <__ieee754_acos+0x478>)
 800caf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caf4:	f7f3 fb74 	bl	80001e0 <__aeabi_dsub>
 800caf8:	4622      	mov	r2, r4
 800cafa:	462b      	mov	r3, r5
 800cafc:	f7f3 fd28 	bl	8000550 <__aeabi_dmul>
 800cb00:	a341      	add	r3, pc, #260	; (adr r3, 800cc08 <__ieee754_acos+0x480>)
 800cb02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb06:	f7f3 fb6d 	bl	80001e4 <__adddf3>
 800cb0a:	4622      	mov	r2, r4
 800cb0c:	462b      	mov	r3, r5
 800cb0e:	f7f3 fd1f 	bl	8000550 <__aeabi_dmul>
 800cb12:	a33f      	add	r3, pc, #252	; (adr r3, 800cc10 <__ieee754_acos+0x488>)
 800cb14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb18:	4682      	mov	sl, r0
 800cb1a:	468b      	mov	fp, r1
 800cb1c:	4620      	mov	r0, r4
 800cb1e:	4629      	mov	r1, r5
 800cb20:	f7f3 fd16 	bl	8000550 <__aeabi_dmul>
 800cb24:	a33c      	add	r3, pc, #240	; (adr r3, 800cc18 <__ieee754_acos+0x490>)
 800cb26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb2a:	f7f3 fb59 	bl	80001e0 <__aeabi_dsub>
 800cb2e:	4622      	mov	r2, r4
 800cb30:	462b      	mov	r3, r5
 800cb32:	f7f3 fd0d 	bl	8000550 <__aeabi_dmul>
 800cb36:	a33a      	add	r3, pc, #232	; (adr r3, 800cc20 <__ieee754_acos+0x498>)
 800cb38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb3c:	f7f3 fb52 	bl	80001e4 <__adddf3>
 800cb40:	4622      	mov	r2, r4
 800cb42:	462b      	mov	r3, r5
 800cb44:	f7f3 fd04 	bl	8000550 <__aeabi_dmul>
 800cb48:	a337      	add	r3, pc, #220	; (adr r3, 800cc28 <__ieee754_acos+0x4a0>)
 800cb4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb4e:	f7f3 fb47 	bl	80001e0 <__aeabi_dsub>
 800cb52:	4622      	mov	r2, r4
 800cb54:	462b      	mov	r3, r5
 800cb56:	f7f3 fcfb 	bl	8000550 <__aeabi_dmul>
 800cb5a:	4b39      	ldr	r3, [pc, #228]	; (800cc40 <__ieee754_acos+0x4b8>)
 800cb5c:	2200      	movs	r2, #0
 800cb5e:	f7f3 fb41 	bl	80001e4 <__adddf3>
 800cb62:	4602      	mov	r2, r0
 800cb64:	460b      	mov	r3, r1
 800cb66:	4650      	mov	r0, sl
 800cb68:	4659      	mov	r1, fp
 800cb6a:	f7f3 fe1b 	bl	80007a4 <__aeabi_ddiv>
 800cb6e:	4642      	mov	r2, r8
 800cb70:	464b      	mov	r3, r9
 800cb72:	f7f3 fced 	bl	8000550 <__aeabi_dmul>
 800cb76:	2600      	movs	r6, #0
 800cb78:	4682      	mov	sl, r0
 800cb7a:	468b      	mov	fp, r1
 800cb7c:	4632      	mov	r2, r6
 800cb7e:	464b      	mov	r3, r9
 800cb80:	4630      	mov	r0, r6
 800cb82:	4649      	mov	r1, r9
 800cb84:	f7f3 fce4 	bl	8000550 <__aeabi_dmul>
 800cb88:	4602      	mov	r2, r0
 800cb8a:	460b      	mov	r3, r1
 800cb8c:	4620      	mov	r0, r4
 800cb8e:	4629      	mov	r1, r5
 800cb90:	f7f3 fb26 	bl	80001e0 <__aeabi_dsub>
 800cb94:	4632      	mov	r2, r6
 800cb96:	4604      	mov	r4, r0
 800cb98:	460d      	mov	r5, r1
 800cb9a:	464b      	mov	r3, r9
 800cb9c:	4640      	mov	r0, r8
 800cb9e:	4649      	mov	r1, r9
 800cba0:	f7f3 fb20 	bl	80001e4 <__adddf3>
 800cba4:	4602      	mov	r2, r0
 800cba6:	460b      	mov	r3, r1
 800cba8:	4620      	mov	r0, r4
 800cbaa:	4629      	mov	r1, r5
 800cbac:	f7f3 fdfa 	bl	80007a4 <__aeabi_ddiv>
 800cbb0:	4602      	mov	r2, r0
 800cbb2:	460b      	mov	r3, r1
 800cbb4:	4650      	mov	r0, sl
 800cbb6:	4659      	mov	r1, fp
 800cbb8:	f7f3 fb14 	bl	80001e4 <__adddf3>
 800cbbc:	4632      	mov	r2, r6
 800cbbe:	464b      	mov	r3, r9
 800cbc0:	f7f3 fb10 	bl	80001e4 <__adddf3>
 800cbc4:	4602      	mov	r2, r0
 800cbc6:	460b      	mov	r3, r1
 800cbc8:	f7f3 fb0c 	bl	80001e4 <__adddf3>
 800cbcc:	e5fe      	b.n	800c7cc <__ieee754_acos+0x44>
 800cbce:	ed9f 0b18 	vldr	d0, [pc, #96]	; 800cc30 <__ieee754_acos+0x4a8>
 800cbd2:	e5ed      	b.n	800c7b0 <__ieee754_acos+0x28>
 800cbd4:	ed9f 0b18 	vldr	d0, [pc, #96]	; 800cc38 <__ieee754_acos+0x4b0>
 800cbd8:	e5ea      	b.n	800c7b0 <__ieee754_acos+0x28>
 800cbda:	bf00      	nop
 800cbdc:	f3af 8000 	nop.w
 800cbe0:	0dfdf709 	.word	0x0dfdf709
 800cbe4:	3f023de1 	.word	0x3f023de1
 800cbe8:	7501b288 	.word	0x7501b288
 800cbec:	3f49efe0 	.word	0x3f49efe0
 800cbf0:	b5688f3b 	.word	0xb5688f3b
 800cbf4:	3fa48228 	.word	0x3fa48228
 800cbf8:	0e884455 	.word	0x0e884455
 800cbfc:	3fc9c155 	.word	0x3fc9c155
 800cc00:	03eb6f7d 	.word	0x03eb6f7d
 800cc04:	3fd4d612 	.word	0x3fd4d612
 800cc08:	55555555 	.word	0x55555555
 800cc0c:	3fc55555 	.word	0x3fc55555
 800cc10:	b12e9282 	.word	0xb12e9282
 800cc14:	3fb3b8c5 	.word	0x3fb3b8c5
 800cc18:	1b8d0159 	.word	0x1b8d0159
 800cc1c:	3fe6066c 	.word	0x3fe6066c
 800cc20:	9c598ac8 	.word	0x9c598ac8
 800cc24:	40002ae5 	.word	0x40002ae5
 800cc28:	1c8a2d4b 	.word	0x1c8a2d4b
 800cc2c:	40033a27 	.word	0x40033a27
	...
 800cc38:	54442d18 	.word	0x54442d18
 800cc3c:	3ff921fb 	.word	0x3ff921fb
 800cc40:	3ff00000 	.word	0x3ff00000
 800cc44:	3fe00000 	.word	0x3fe00000

0800cc48 <__ieee754_pow>:
 800cc48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc4c:	ed2d 8b06 	vpush	{d8-d10}
 800cc50:	b089      	sub	sp, #36	; 0x24
 800cc52:	ed8d 1b00 	vstr	d1, [sp]
 800cc56:	e9dd 2900 	ldrd	r2, r9, [sp]
 800cc5a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800cc5e:	ea58 0102 	orrs.w	r1, r8, r2
 800cc62:	ec57 6b10 	vmov	r6, r7, d0
 800cc66:	d115      	bne.n	800cc94 <__ieee754_pow+0x4c>
 800cc68:	19b3      	adds	r3, r6, r6
 800cc6a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800cc6e:	4152      	adcs	r2, r2
 800cc70:	4299      	cmp	r1, r3
 800cc72:	4b89      	ldr	r3, [pc, #548]	; (800ce98 <__ieee754_pow+0x250>)
 800cc74:	4193      	sbcs	r3, r2
 800cc76:	f080 84d2 	bcs.w	800d61e <__ieee754_pow+0x9d6>
 800cc7a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cc7e:	4630      	mov	r0, r6
 800cc80:	4639      	mov	r1, r7
 800cc82:	f7f3 faaf 	bl	80001e4 <__adddf3>
 800cc86:	ec41 0b10 	vmov	d0, r0, r1
 800cc8a:	b009      	add	sp, #36	; 0x24
 800cc8c:	ecbd 8b06 	vpop	{d8-d10}
 800cc90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc94:	4b81      	ldr	r3, [pc, #516]	; (800ce9c <__ieee754_pow+0x254>)
 800cc96:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800cc9a:	429c      	cmp	r4, r3
 800cc9c:	ee10 aa10 	vmov	sl, s0
 800cca0:	463d      	mov	r5, r7
 800cca2:	dc06      	bgt.n	800ccb2 <__ieee754_pow+0x6a>
 800cca4:	d101      	bne.n	800ccaa <__ieee754_pow+0x62>
 800cca6:	2e00      	cmp	r6, #0
 800cca8:	d1e7      	bne.n	800cc7a <__ieee754_pow+0x32>
 800ccaa:	4598      	cmp	r8, r3
 800ccac:	dc01      	bgt.n	800ccb2 <__ieee754_pow+0x6a>
 800ccae:	d10f      	bne.n	800ccd0 <__ieee754_pow+0x88>
 800ccb0:	b172      	cbz	r2, 800ccd0 <__ieee754_pow+0x88>
 800ccb2:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800ccb6:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800ccba:	ea55 050a 	orrs.w	r5, r5, sl
 800ccbe:	d1dc      	bne.n	800cc7a <__ieee754_pow+0x32>
 800ccc0:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ccc4:	18db      	adds	r3, r3, r3
 800ccc6:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800ccca:	4152      	adcs	r2, r2
 800cccc:	429d      	cmp	r5, r3
 800ccce:	e7d0      	b.n	800cc72 <__ieee754_pow+0x2a>
 800ccd0:	2d00      	cmp	r5, #0
 800ccd2:	da3b      	bge.n	800cd4c <__ieee754_pow+0x104>
 800ccd4:	4b72      	ldr	r3, [pc, #456]	; (800cea0 <__ieee754_pow+0x258>)
 800ccd6:	4598      	cmp	r8, r3
 800ccd8:	dc51      	bgt.n	800cd7e <__ieee754_pow+0x136>
 800ccda:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800ccde:	4598      	cmp	r8, r3
 800cce0:	f340 84ac 	ble.w	800d63c <__ieee754_pow+0x9f4>
 800cce4:	ea4f 5328 	mov.w	r3, r8, asr #20
 800cce8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800ccec:	2b14      	cmp	r3, #20
 800ccee:	dd0f      	ble.n	800cd10 <__ieee754_pow+0xc8>
 800ccf0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800ccf4:	fa22 f103 	lsr.w	r1, r2, r3
 800ccf8:	fa01 f303 	lsl.w	r3, r1, r3
 800ccfc:	4293      	cmp	r3, r2
 800ccfe:	f040 849d 	bne.w	800d63c <__ieee754_pow+0x9f4>
 800cd02:	f001 0101 	and.w	r1, r1, #1
 800cd06:	f1c1 0302 	rsb	r3, r1, #2
 800cd0a:	9304      	str	r3, [sp, #16]
 800cd0c:	b182      	cbz	r2, 800cd30 <__ieee754_pow+0xe8>
 800cd0e:	e05f      	b.n	800cdd0 <__ieee754_pow+0x188>
 800cd10:	2a00      	cmp	r2, #0
 800cd12:	d15b      	bne.n	800cdcc <__ieee754_pow+0x184>
 800cd14:	f1c3 0314 	rsb	r3, r3, #20
 800cd18:	fa48 f103 	asr.w	r1, r8, r3
 800cd1c:	fa01 f303 	lsl.w	r3, r1, r3
 800cd20:	4543      	cmp	r3, r8
 800cd22:	f040 8488 	bne.w	800d636 <__ieee754_pow+0x9ee>
 800cd26:	f001 0101 	and.w	r1, r1, #1
 800cd2a:	f1c1 0302 	rsb	r3, r1, #2
 800cd2e:	9304      	str	r3, [sp, #16]
 800cd30:	4b5c      	ldr	r3, [pc, #368]	; (800cea4 <__ieee754_pow+0x25c>)
 800cd32:	4598      	cmp	r8, r3
 800cd34:	d132      	bne.n	800cd9c <__ieee754_pow+0x154>
 800cd36:	f1b9 0f00 	cmp.w	r9, #0
 800cd3a:	f280 8478 	bge.w	800d62e <__ieee754_pow+0x9e6>
 800cd3e:	4959      	ldr	r1, [pc, #356]	; (800cea4 <__ieee754_pow+0x25c>)
 800cd40:	4632      	mov	r2, r6
 800cd42:	463b      	mov	r3, r7
 800cd44:	2000      	movs	r0, #0
 800cd46:	f7f3 fd2d 	bl	80007a4 <__aeabi_ddiv>
 800cd4a:	e79c      	b.n	800cc86 <__ieee754_pow+0x3e>
 800cd4c:	2300      	movs	r3, #0
 800cd4e:	9304      	str	r3, [sp, #16]
 800cd50:	2a00      	cmp	r2, #0
 800cd52:	d13d      	bne.n	800cdd0 <__ieee754_pow+0x188>
 800cd54:	4b51      	ldr	r3, [pc, #324]	; (800ce9c <__ieee754_pow+0x254>)
 800cd56:	4598      	cmp	r8, r3
 800cd58:	d1ea      	bne.n	800cd30 <__ieee754_pow+0xe8>
 800cd5a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800cd5e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800cd62:	ea53 030a 	orrs.w	r3, r3, sl
 800cd66:	f000 845a 	beq.w	800d61e <__ieee754_pow+0x9d6>
 800cd6a:	4b4f      	ldr	r3, [pc, #316]	; (800cea8 <__ieee754_pow+0x260>)
 800cd6c:	429c      	cmp	r4, r3
 800cd6e:	dd08      	ble.n	800cd82 <__ieee754_pow+0x13a>
 800cd70:	f1b9 0f00 	cmp.w	r9, #0
 800cd74:	f2c0 8457 	blt.w	800d626 <__ieee754_pow+0x9de>
 800cd78:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cd7c:	e783      	b.n	800cc86 <__ieee754_pow+0x3e>
 800cd7e:	2302      	movs	r3, #2
 800cd80:	e7e5      	b.n	800cd4e <__ieee754_pow+0x106>
 800cd82:	f1b9 0f00 	cmp.w	r9, #0
 800cd86:	f04f 0000 	mov.w	r0, #0
 800cd8a:	f04f 0100 	mov.w	r1, #0
 800cd8e:	f6bf af7a 	bge.w	800cc86 <__ieee754_pow+0x3e>
 800cd92:	e9dd 0300 	ldrd	r0, r3, [sp]
 800cd96:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800cd9a:	e774      	b.n	800cc86 <__ieee754_pow+0x3e>
 800cd9c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800cda0:	d106      	bne.n	800cdb0 <__ieee754_pow+0x168>
 800cda2:	4632      	mov	r2, r6
 800cda4:	463b      	mov	r3, r7
 800cda6:	4630      	mov	r0, r6
 800cda8:	4639      	mov	r1, r7
 800cdaa:	f7f3 fbd1 	bl	8000550 <__aeabi_dmul>
 800cdae:	e76a      	b.n	800cc86 <__ieee754_pow+0x3e>
 800cdb0:	4b3e      	ldr	r3, [pc, #248]	; (800ceac <__ieee754_pow+0x264>)
 800cdb2:	4599      	cmp	r9, r3
 800cdb4:	d10c      	bne.n	800cdd0 <__ieee754_pow+0x188>
 800cdb6:	2d00      	cmp	r5, #0
 800cdb8:	db0a      	blt.n	800cdd0 <__ieee754_pow+0x188>
 800cdba:	ec47 6b10 	vmov	d0, r6, r7
 800cdbe:	b009      	add	sp, #36	; 0x24
 800cdc0:	ecbd 8b06 	vpop	{d8-d10}
 800cdc4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdc8:	f000 bc6c 	b.w	800d6a4 <__ieee754_sqrt>
 800cdcc:	2300      	movs	r3, #0
 800cdce:	9304      	str	r3, [sp, #16]
 800cdd0:	ec47 6b10 	vmov	d0, r6, r7
 800cdd4:	f001 f9a2 	bl	800e11c <fabs>
 800cdd8:	ec51 0b10 	vmov	r0, r1, d0
 800cddc:	f1ba 0f00 	cmp.w	sl, #0
 800cde0:	d129      	bne.n	800ce36 <__ieee754_pow+0x1ee>
 800cde2:	b124      	cbz	r4, 800cdee <__ieee754_pow+0x1a6>
 800cde4:	4b2f      	ldr	r3, [pc, #188]	; (800cea4 <__ieee754_pow+0x25c>)
 800cde6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800cdea:	429a      	cmp	r2, r3
 800cdec:	d123      	bne.n	800ce36 <__ieee754_pow+0x1ee>
 800cdee:	f1b9 0f00 	cmp.w	r9, #0
 800cdf2:	da05      	bge.n	800ce00 <__ieee754_pow+0x1b8>
 800cdf4:	4602      	mov	r2, r0
 800cdf6:	460b      	mov	r3, r1
 800cdf8:	2000      	movs	r0, #0
 800cdfa:	492a      	ldr	r1, [pc, #168]	; (800cea4 <__ieee754_pow+0x25c>)
 800cdfc:	f7f3 fcd2 	bl	80007a4 <__aeabi_ddiv>
 800ce00:	2d00      	cmp	r5, #0
 800ce02:	f6bf af40 	bge.w	800cc86 <__ieee754_pow+0x3e>
 800ce06:	9b04      	ldr	r3, [sp, #16]
 800ce08:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800ce0c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800ce10:	4323      	orrs	r3, r4
 800ce12:	d108      	bne.n	800ce26 <__ieee754_pow+0x1de>
 800ce14:	4602      	mov	r2, r0
 800ce16:	460b      	mov	r3, r1
 800ce18:	4610      	mov	r0, r2
 800ce1a:	4619      	mov	r1, r3
 800ce1c:	f7f3 f9e0 	bl	80001e0 <__aeabi_dsub>
 800ce20:	4602      	mov	r2, r0
 800ce22:	460b      	mov	r3, r1
 800ce24:	e78f      	b.n	800cd46 <__ieee754_pow+0xfe>
 800ce26:	9b04      	ldr	r3, [sp, #16]
 800ce28:	2b01      	cmp	r3, #1
 800ce2a:	f47f af2c 	bne.w	800cc86 <__ieee754_pow+0x3e>
 800ce2e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ce32:	4619      	mov	r1, r3
 800ce34:	e727      	b.n	800cc86 <__ieee754_pow+0x3e>
 800ce36:	0feb      	lsrs	r3, r5, #31
 800ce38:	3b01      	subs	r3, #1
 800ce3a:	9306      	str	r3, [sp, #24]
 800ce3c:	9a06      	ldr	r2, [sp, #24]
 800ce3e:	9b04      	ldr	r3, [sp, #16]
 800ce40:	4313      	orrs	r3, r2
 800ce42:	d102      	bne.n	800ce4a <__ieee754_pow+0x202>
 800ce44:	4632      	mov	r2, r6
 800ce46:	463b      	mov	r3, r7
 800ce48:	e7e6      	b.n	800ce18 <__ieee754_pow+0x1d0>
 800ce4a:	4b19      	ldr	r3, [pc, #100]	; (800ceb0 <__ieee754_pow+0x268>)
 800ce4c:	4598      	cmp	r8, r3
 800ce4e:	f340 80fb 	ble.w	800d048 <__ieee754_pow+0x400>
 800ce52:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800ce56:	4598      	cmp	r8, r3
 800ce58:	4b13      	ldr	r3, [pc, #76]	; (800cea8 <__ieee754_pow+0x260>)
 800ce5a:	dd0c      	ble.n	800ce76 <__ieee754_pow+0x22e>
 800ce5c:	429c      	cmp	r4, r3
 800ce5e:	dc0f      	bgt.n	800ce80 <__ieee754_pow+0x238>
 800ce60:	f1b9 0f00 	cmp.w	r9, #0
 800ce64:	da0f      	bge.n	800ce86 <__ieee754_pow+0x23e>
 800ce66:	2000      	movs	r0, #0
 800ce68:	b009      	add	sp, #36	; 0x24
 800ce6a:	ecbd 8b06 	vpop	{d8-d10}
 800ce6e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce72:	f001 b94a 	b.w	800e10a <__math_oflow>
 800ce76:	429c      	cmp	r4, r3
 800ce78:	dbf2      	blt.n	800ce60 <__ieee754_pow+0x218>
 800ce7a:	4b0a      	ldr	r3, [pc, #40]	; (800cea4 <__ieee754_pow+0x25c>)
 800ce7c:	429c      	cmp	r4, r3
 800ce7e:	dd19      	ble.n	800ceb4 <__ieee754_pow+0x26c>
 800ce80:	f1b9 0f00 	cmp.w	r9, #0
 800ce84:	dcef      	bgt.n	800ce66 <__ieee754_pow+0x21e>
 800ce86:	2000      	movs	r0, #0
 800ce88:	b009      	add	sp, #36	; 0x24
 800ce8a:	ecbd 8b06 	vpop	{d8-d10}
 800ce8e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce92:	f001 b931 	b.w	800e0f8 <__math_uflow>
 800ce96:	bf00      	nop
 800ce98:	fff00000 	.word	0xfff00000
 800ce9c:	7ff00000 	.word	0x7ff00000
 800cea0:	433fffff 	.word	0x433fffff
 800cea4:	3ff00000 	.word	0x3ff00000
 800cea8:	3fefffff 	.word	0x3fefffff
 800ceac:	3fe00000 	.word	0x3fe00000
 800ceb0:	41e00000 	.word	0x41e00000
 800ceb4:	4b60      	ldr	r3, [pc, #384]	; (800d038 <__ieee754_pow+0x3f0>)
 800ceb6:	2200      	movs	r2, #0
 800ceb8:	f7f3 f992 	bl	80001e0 <__aeabi_dsub>
 800cebc:	a354      	add	r3, pc, #336	; (adr r3, 800d010 <__ieee754_pow+0x3c8>)
 800cebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cec2:	4604      	mov	r4, r0
 800cec4:	460d      	mov	r5, r1
 800cec6:	f7f3 fb43 	bl	8000550 <__aeabi_dmul>
 800ceca:	a353      	add	r3, pc, #332	; (adr r3, 800d018 <__ieee754_pow+0x3d0>)
 800cecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ced0:	4606      	mov	r6, r0
 800ced2:	460f      	mov	r7, r1
 800ced4:	4620      	mov	r0, r4
 800ced6:	4629      	mov	r1, r5
 800ced8:	f7f3 fb3a 	bl	8000550 <__aeabi_dmul>
 800cedc:	4b57      	ldr	r3, [pc, #348]	; (800d03c <__ieee754_pow+0x3f4>)
 800cede:	4682      	mov	sl, r0
 800cee0:	468b      	mov	fp, r1
 800cee2:	2200      	movs	r2, #0
 800cee4:	4620      	mov	r0, r4
 800cee6:	4629      	mov	r1, r5
 800cee8:	f7f3 fb32 	bl	8000550 <__aeabi_dmul>
 800ceec:	4602      	mov	r2, r0
 800ceee:	460b      	mov	r3, r1
 800cef0:	a14b      	add	r1, pc, #300	; (adr r1, 800d020 <__ieee754_pow+0x3d8>)
 800cef2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cef6:	f7f3 f973 	bl	80001e0 <__aeabi_dsub>
 800cefa:	4622      	mov	r2, r4
 800cefc:	462b      	mov	r3, r5
 800cefe:	f7f3 fb27 	bl	8000550 <__aeabi_dmul>
 800cf02:	4602      	mov	r2, r0
 800cf04:	460b      	mov	r3, r1
 800cf06:	2000      	movs	r0, #0
 800cf08:	494d      	ldr	r1, [pc, #308]	; (800d040 <__ieee754_pow+0x3f8>)
 800cf0a:	f7f3 f969 	bl	80001e0 <__aeabi_dsub>
 800cf0e:	4622      	mov	r2, r4
 800cf10:	4680      	mov	r8, r0
 800cf12:	4689      	mov	r9, r1
 800cf14:	462b      	mov	r3, r5
 800cf16:	4620      	mov	r0, r4
 800cf18:	4629      	mov	r1, r5
 800cf1a:	f7f3 fb19 	bl	8000550 <__aeabi_dmul>
 800cf1e:	4602      	mov	r2, r0
 800cf20:	460b      	mov	r3, r1
 800cf22:	4640      	mov	r0, r8
 800cf24:	4649      	mov	r1, r9
 800cf26:	f7f3 fb13 	bl	8000550 <__aeabi_dmul>
 800cf2a:	a33f      	add	r3, pc, #252	; (adr r3, 800d028 <__ieee754_pow+0x3e0>)
 800cf2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf30:	f7f3 fb0e 	bl	8000550 <__aeabi_dmul>
 800cf34:	4602      	mov	r2, r0
 800cf36:	460b      	mov	r3, r1
 800cf38:	4650      	mov	r0, sl
 800cf3a:	4659      	mov	r1, fp
 800cf3c:	f7f3 f950 	bl	80001e0 <__aeabi_dsub>
 800cf40:	4602      	mov	r2, r0
 800cf42:	460b      	mov	r3, r1
 800cf44:	4680      	mov	r8, r0
 800cf46:	4689      	mov	r9, r1
 800cf48:	4630      	mov	r0, r6
 800cf4a:	4639      	mov	r1, r7
 800cf4c:	f7f3 f94a 	bl	80001e4 <__adddf3>
 800cf50:	2000      	movs	r0, #0
 800cf52:	4632      	mov	r2, r6
 800cf54:	463b      	mov	r3, r7
 800cf56:	4604      	mov	r4, r0
 800cf58:	460d      	mov	r5, r1
 800cf5a:	f7f3 f941 	bl	80001e0 <__aeabi_dsub>
 800cf5e:	4602      	mov	r2, r0
 800cf60:	460b      	mov	r3, r1
 800cf62:	4640      	mov	r0, r8
 800cf64:	4649      	mov	r1, r9
 800cf66:	f7f3 f93b 	bl	80001e0 <__aeabi_dsub>
 800cf6a:	9b04      	ldr	r3, [sp, #16]
 800cf6c:	9a06      	ldr	r2, [sp, #24]
 800cf6e:	3b01      	subs	r3, #1
 800cf70:	4313      	orrs	r3, r2
 800cf72:	4682      	mov	sl, r0
 800cf74:	468b      	mov	fp, r1
 800cf76:	f040 81e7 	bne.w	800d348 <__ieee754_pow+0x700>
 800cf7a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800d030 <__ieee754_pow+0x3e8>
 800cf7e:	eeb0 8a47 	vmov.f32	s16, s14
 800cf82:	eef0 8a67 	vmov.f32	s17, s15
 800cf86:	e9dd 6700 	ldrd	r6, r7, [sp]
 800cf8a:	2600      	movs	r6, #0
 800cf8c:	4632      	mov	r2, r6
 800cf8e:	463b      	mov	r3, r7
 800cf90:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cf94:	f7f3 f924 	bl	80001e0 <__aeabi_dsub>
 800cf98:	4622      	mov	r2, r4
 800cf9a:	462b      	mov	r3, r5
 800cf9c:	f7f3 fad8 	bl	8000550 <__aeabi_dmul>
 800cfa0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cfa4:	4680      	mov	r8, r0
 800cfa6:	4689      	mov	r9, r1
 800cfa8:	4650      	mov	r0, sl
 800cfaa:	4659      	mov	r1, fp
 800cfac:	f7f3 fad0 	bl	8000550 <__aeabi_dmul>
 800cfb0:	4602      	mov	r2, r0
 800cfb2:	460b      	mov	r3, r1
 800cfb4:	4640      	mov	r0, r8
 800cfb6:	4649      	mov	r1, r9
 800cfb8:	f7f3 f914 	bl	80001e4 <__adddf3>
 800cfbc:	4632      	mov	r2, r6
 800cfbe:	463b      	mov	r3, r7
 800cfc0:	4680      	mov	r8, r0
 800cfc2:	4689      	mov	r9, r1
 800cfc4:	4620      	mov	r0, r4
 800cfc6:	4629      	mov	r1, r5
 800cfc8:	f7f3 fac2 	bl	8000550 <__aeabi_dmul>
 800cfcc:	460b      	mov	r3, r1
 800cfce:	4604      	mov	r4, r0
 800cfd0:	460d      	mov	r5, r1
 800cfd2:	4602      	mov	r2, r0
 800cfd4:	4649      	mov	r1, r9
 800cfd6:	4640      	mov	r0, r8
 800cfd8:	f7f3 f904 	bl	80001e4 <__adddf3>
 800cfdc:	4b19      	ldr	r3, [pc, #100]	; (800d044 <__ieee754_pow+0x3fc>)
 800cfde:	4299      	cmp	r1, r3
 800cfe0:	ec45 4b19 	vmov	d9, r4, r5
 800cfe4:	4606      	mov	r6, r0
 800cfe6:	460f      	mov	r7, r1
 800cfe8:	468b      	mov	fp, r1
 800cfea:	f340 82f1 	ble.w	800d5d0 <__ieee754_pow+0x988>
 800cfee:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800cff2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800cff6:	4303      	orrs	r3, r0
 800cff8:	f000 81e4 	beq.w	800d3c4 <__ieee754_pow+0x77c>
 800cffc:	ec51 0b18 	vmov	r0, r1, d8
 800d000:	2200      	movs	r2, #0
 800d002:	2300      	movs	r3, #0
 800d004:	f7f3 fd16 	bl	8000a34 <__aeabi_dcmplt>
 800d008:	3800      	subs	r0, #0
 800d00a:	bf18      	it	ne
 800d00c:	2001      	movne	r0, #1
 800d00e:	e72b      	b.n	800ce68 <__ieee754_pow+0x220>
 800d010:	60000000 	.word	0x60000000
 800d014:	3ff71547 	.word	0x3ff71547
 800d018:	f85ddf44 	.word	0xf85ddf44
 800d01c:	3e54ae0b 	.word	0x3e54ae0b
 800d020:	55555555 	.word	0x55555555
 800d024:	3fd55555 	.word	0x3fd55555
 800d028:	652b82fe 	.word	0x652b82fe
 800d02c:	3ff71547 	.word	0x3ff71547
 800d030:	00000000 	.word	0x00000000
 800d034:	bff00000 	.word	0xbff00000
 800d038:	3ff00000 	.word	0x3ff00000
 800d03c:	3fd00000 	.word	0x3fd00000
 800d040:	3fe00000 	.word	0x3fe00000
 800d044:	408fffff 	.word	0x408fffff
 800d048:	4bd5      	ldr	r3, [pc, #852]	; (800d3a0 <__ieee754_pow+0x758>)
 800d04a:	402b      	ands	r3, r5
 800d04c:	2200      	movs	r2, #0
 800d04e:	b92b      	cbnz	r3, 800d05c <__ieee754_pow+0x414>
 800d050:	4bd4      	ldr	r3, [pc, #848]	; (800d3a4 <__ieee754_pow+0x75c>)
 800d052:	f7f3 fa7d 	bl	8000550 <__aeabi_dmul>
 800d056:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800d05a:	460c      	mov	r4, r1
 800d05c:	1523      	asrs	r3, r4, #20
 800d05e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800d062:	4413      	add	r3, r2
 800d064:	9305      	str	r3, [sp, #20]
 800d066:	4bd0      	ldr	r3, [pc, #832]	; (800d3a8 <__ieee754_pow+0x760>)
 800d068:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800d06c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800d070:	429c      	cmp	r4, r3
 800d072:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800d076:	dd08      	ble.n	800d08a <__ieee754_pow+0x442>
 800d078:	4bcc      	ldr	r3, [pc, #816]	; (800d3ac <__ieee754_pow+0x764>)
 800d07a:	429c      	cmp	r4, r3
 800d07c:	f340 8162 	ble.w	800d344 <__ieee754_pow+0x6fc>
 800d080:	9b05      	ldr	r3, [sp, #20]
 800d082:	3301      	adds	r3, #1
 800d084:	9305      	str	r3, [sp, #20]
 800d086:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800d08a:	2400      	movs	r4, #0
 800d08c:	00e3      	lsls	r3, r4, #3
 800d08e:	9307      	str	r3, [sp, #28]
 800d090:	4bc7      	ldr	r3, [pc, #796]	; (800d3b0 <__ieee754_pow+0x768>)
 800d092:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d096:	ed93 7b00 	vldr	d7, [r3]
 800d09a:	4629      	mov	r1, r5
 800d09c:	ec53 2b17 	vmov	r2, r3, d7
 800d0a0:	eeb0 9a47 	vmov.f32	s18, s14
 800d0a4:	eef0 9a67 	vmov.f32	s19, s15
 800d0a8:	4682      	mov	sl, r0
 800d0aa:	f7f3 f899 	bl	80001e0 <__aeabi_dsub>
 800d0ae:	4652      	mov	r2, sl
 800d0b0:	4606      	mov	r6, r0
 800d0b2:	460f      	mov	r7, r1
 800d0b4:	462b      	mov	r3, r5
 800d0b6:	ec51 0b19 	vmov	r0, r1, d9
 800d0ba:	f7f3 f893 	bl	80001e4 <__adddf3>
 800d0be:	4602      	mov	r2, r0
 800d0c0:	460b      	mov	r3, r1
 800d0c2:	2000      	movs	r0, #0
 800d0c4:	49bb      	ldr	r1, [pc, #748]	; (800d3b4 <__ieee754_pow+0x76c>)
 800d0c6:	f7f3 fb6d 	bl	80007a4 <__aeabi_ddiv>
 800d0ca:	ec41 0b1a 	vmov	d10, r0, r1
 800d0ce:	4602      	mov	r2, r0
 800d0d0:	460b      	mov	r3, r1
 800d0d2:	4630      	mov	r0, r6
 800d0d4:	4639      	mov	r1, r7
 800d0d6:	f7f3 fa3b 	bl	8000550 <__aeabi_dmul>
 800d0da:	2300      	movs	r3, #0
 800d0dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d0e0:	9302      	str	r3, [sp, #8]
 800d0e2:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800d0e6:	46ab      	mov	fp, r5
 800d0e8:	106d      	asrs	r5, r5, #1
 800d0ea:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800d0ee:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800d0f2:	ec41 0b18 	vmov	d8, r0, r1
 800d0f6:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800d0fa:	2200      	movs	r2, #0
 800d0fc:	4640      	mov	r0, r8
 800d0fe:	4649      	mov	r1, r9
 800d100:	4614      	mov	r4, r2
 800d102:	461d      	mov	r5, r3
 800d104:	f7f3 fa24 	bl	8000550 <__aeabi_dmul>
 800d108:	4602      	mov	r2, r0
 800d10a:	460b      	mov	r3, r1
 800d10c:	4630      	mov	r0, r6
 800d10e:	4639      	mov	r1, r7
 800d110:	f7f3 f866 	bl	80001e0 <__aeabi_dsub>
 800d114:	ec53 2b19 	vmov	r2, r3, d9
 800d118:	4606      	mov	r6, r0
 800d11a:	460f      	mov	r7, r1
 800d11c:	4620      	mov	r0, r4
 800d11e:	4629      	mov	r1, r5
 800d120:	f7f3 f85e 	bl	80001e0 <__aeabi_dsub>
 800d124:	4602      	mov	r2, r0
 800d126:	460b      	mov	r3, r1
 800d128:	4650      	mov	r0, sl
 800d12a:	4659      	mov	r1, fp
 800d12c:	f7f3 f858 	bl	80001e0 <__aeabi_dsub>
 800d130:	4642      	mov	r2, r8
 800d132:	464b      	mov	r3, r9
 800d134:	f7f3 fa0c 	bl	8000550 <__aeabi_dmul>
 800d138:	4602      	mov	r2, r0
 800d13a:	460b      	mov	r3, r1
 800d13c:	4630      	mov	r0, r6
 800d13e:	4639      	mov	r1, r7
 800d140:	f7f3 f84e 	bl	80001e0 <__aeabi_dsub>
 800d144:	ec53 2b1a 	vmov	r2, r3, d10
 800d148:	f7f3 fa02 	bl	8000550 <__aeabi_dmul>
 800d14c:	ec53 2b18 	vmov	r2, r3, d8
 800d150:	ec41 0b19 	vmov	d9, r0, r1
 800d154:	ec51 0b18 	vmov	r0, r1, d8
 800d158:	f7f3 f9fa 	bl	8000550 <__aeabi_dmul>
 800d15c:	a37c      	add	r3, pc, #496	; (adr r3, 800d350 <__ieee754_pow+0x708>)
 800d15e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d162:	4604      	mov	r4, r0
 800d164:	460d      	mov	r5, r1
 800d166:	f7f3 f9f3 	bl	8000550 <__aeabi_dmul>
 800d16a:	a37b      	add	r3, pc, #492	; (adr r3, 800d358 <__ieee754_pow+0x710>)
 800d16c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d170:	f7f3 f838 	bl	80001e4 <__adddf3>
 800d174:	4622      	mov	r2, r4
 800d176:	462b      	mov	r3, r5
 800d178:	f7f3 f9ea 	bl	8000550 <__aeabi_dmul>
 800d17c:	a378      	add	r3, pc, #480	; (adr r3, 800d360 <__ieee754_pow+0x718>)
 800d17e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d182:	f7f3 f82f 	bl	80001e4 <__adddf3>
 800d186:	4622      	mov	r2, r4
 800d188:	462b      	mov	r3, r5
 800d18a:	f7f3 f9e1 	bl	8000550 <__aeabi_dmul>
 800d18e:	a376      	add	r3, pc, #472	; (adr r3, 800d368 <__ieee754_pow+0x720>)
 800d190:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d194:	f7f3 f826 	bl	80001e4 <__adddf3>
 800d198:	4622      	mov	r2, r4
 800d19a:	462b      	mov	r3, r5
 800d19c:	f7f3 f9d8 	bl	8000550 <__aeabi_dmul>
 800d1a0:	a373      	add	r3, pc, #460	; (adr r3, 800d370 <__ieee754_pow+0x728>)
 800d1a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1a6:	f7f3 f81d 	bl	80001e4 <__adddf3>
 800d1aa:	4622      	mov	r2, r4
 800d1ac:	462b      	mov	r3, r5
 800d1ae:	f7f3 f9cf 	bl	8000550 <__aeabi_dmul>
 800d1b2:	a371      	add	r3, pc, #452	; (adr r3, 800d378 <__ieee754_pow+0x730>)
 800d1b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1b8:	f7f3 f814 	bl	80001e4 <__adddf3>
 800d1bc:	4622      	mov	r2, r4
 800d1be:	4606      	mov	r6, r0
 800d1c0:	460f      	mov	r7, r1
 800d1c2:	462b      	mov	r3, r5
 800d1c4:	4620      	mov	r0, r4
 800d1c6:	4629      	mov	r1, r5
 800d1c8:	f7f3 f9c2 	bl	8000550 <__aeabi_dmul>
 800d1cc:	4602      	mov	r2, r0
 800d1ce:	460b      	mov	r3, r1
 800d1d0:	4630      	mov	r0, r6
 800d1d2:	4639      	mov	r1, r7
 800d1d4:	f7f3 f9bc 	bl	8000550 <__aeabi_dmul>
 800d1d8:	4642      	mov	r2, r8
 800d1da:	4604      	mov	r4, r0
 800d1dc:	460d      	mov	r5, r1
 800d1de:	464b      	mov	r3, r9
 800d1e0:	ec51 0b18 	vmov	r0, r1, d8
 800d1e4:	f7f2 fffe 	bl	80001e4 <__adddf3>
 800d1e8:	ec53 2b19 	vmov	r2, r3, d9
 800d1ec:	f7f3 f9b0 	bl	8000550 <__aeabi_dmul>
 800d1f0:	4622      	mov	r2, r4
 800d1f2:	462b      	mov	r3, r5
 800d1f4:	f7f2 fff6 	bl	80001e4 <__adddf3>
 800d1f8:	4642      	mov	r2, r8
 800d1fa:	4682      	mov	sl, r0
 800d1fc:	468b      	mov	fp, r1
 800d1fe:	464b      	mov	r3, r9
 800d200:	4640      	mov	r0, r8
 800d202:	4649      	mov	r1, r9
 800d204:	f7f3 f9a4 	bl	8000550 <__aeabi_dmul>
 800d208:	4b6b      	ldr	r3, [pc, #428]	; (800d3b8 <__ieee754_pow+0x770>)
 800d20a:	2200      	movs	r2, #0
 800d20c:	4606      	mov	r6, r0
 800d20e:	460f      	mov	r7, r1
 800d210:	f7f2 ffe8 	bl	80001e4 <__adddf3>
 800d214:	4652      	mov	r2, sl
 800d216:	465b      	mov	r3, fp
 800d218:	f7f2 ffe4 	bl	80001e4 <__adddf3>
 800d21c:	2000      	movs	r0, #0
 800d21e:	4604      	mov	r4, r0
 800d220:	460d      	mov	r5, r1
 800d222:	4602      	mov	r2, r0
 800d224:	460b      	mov	r3, r1
 800d226:	4640      	mov	r0, r8
 800d228:	4649      	mov	r1, r9
 800d22a:	f7f3 f991 	bl	8000550 <__aeabi_dmul>
 800d22e:	4b62      	ldr	r3, [pc, #392]	; (800d3b8 <__ieee754_pow+0x770>)
 800d230:	4680      	mov	r8, r0
 800d232:	4689      	mov	r9, r1
 800d234:	2200      	movs	r2, #0
 800d236:	4620      	mov	r0, r4
 800d238:	4629      	mov	r1, r5
 800d23a:	f7f2 ffd1 	bl	80001e0 <__aeabi_dsub>
 800d23e:	4632      	mov	r2, r6
 800d240:	463b      	mov	r3, r7
 800d242:	f7f2 ffcd 	bl	80001e0 <__aeabi_dsub>
 800d246:	4602      	mov	r2, r0
 800d248:	460b      	mov	r3, r1
 800d24a:	4650      	mov	r0, sl
 800d24c:	4659      	mov	r1, fp
 800d24e:	f7f2 ffc7 	bl	80001e0 <__aeabi_dsub>
 800d252:	ec53 2b18 	vmov	r2, r3, d8
 800d256:	f7f3 f97b 	bl	8000550 <__aeabi_dmul>
 800d25a:	4622      	mov	r2, r4
 800d25c:	4606      	mov	r6, r0
 800d25e:	460f      	mov	r7, r1
 800d260:	462b      	mov	r3, r5
 800d262:	ec51 0b19 	vmov	r0, r1, d9
 800d266:	f7f3 f973 	bl	8000550 <__aeabi_dmul>
 800d26a:	4602      	mov	r2, r0
 800d26c:	460b      	mov	r3, r1
 800d26e:	4630      	mov	r0, r6
 800d270:	4639      	mov	r1, r7
 800d272:	f7f2 ffb7 	bl	80001e4 <__adddf3>
 800d276:	4606      	mov	r6, r0
 800d278:	460f      	mov	r7, r1
 800d27a:	4602      	mov	r2, r0
 800d27c:	460b      	mov	r3, r1
 800d27e:	4640      	mov	r0, r8
 800d280:	4649      	mov	r1, r9
 800d282:	f7f2 ffaf 	bl	80001e4 <__adddf3>
 800d286:	a33e      	add	r3, pc, #248	; (adr r3, 800d380 <__ieee754_pow+0x738>)
 800d288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d28c:	2000      	movs	r0, #0
 800d28e:	4604      	mov	r4, r0
 800d290:	460d      	mov	r5, r1
 800d292:	f7f3 f95d 	bl	8000550 <__aeabi_dmul>
 800d296:	4642      	mov	r2, r8
 800d298:	ec41 0b18 	vmov	d8, r0, r1
 800d29c:	464b      	mov	r3, r9
 800d29e:	4620      	mov	r0, r4
 800d2a0:	4629      	mov	r1, r5
 800d2a2:	f7f2 ff9d 	bl	80001e0 <__aeabi_dsub>
 800d2a6:	4602      	mov	r2, r0
 800d2a8:	460b      	mov	r3, r1
 800d2aa:	4630      	mov	r0, r6
 800d2ac:	4639      	mov	r1, r7
 800d2ae:	f7f2 ff97 	bl	80001e0 <__aeabi_dsub>
 800d2b2:	a335      	add	r3, pc, #212	; (adr r3, 800d388 <__ieee754_pow+0x740>)
 800d2b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2b8:	f7f3 f94a 	bl	8000550 <__aeabi_dmul>
 800d2bc:	a334      	add	r3, pc, #208	; (adr r3, 800d390 <__ieee754_pow+0x748>)
 800d2be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2c2:	4606      	mov	r6, r0
 800d2c4:	460f      	mov	r7, r1
 800d2c6:	4620      	mov	r0, r4
 800d2c8:	4629      	mov	r1, r5
 800d2ca:	f7f3 f941 	bl	8000550 <__aeabi_dmul>
 800d2ce:	4602      	mov	r2, r0
 800d2d0:	460b      	mov	r3, r1
 800d2d2:	4630      	mov	r0, r6
 800d2d4:	4639      	mov	r1, r7
 800d2d6:	f7f2 ff85 	bl	80001e4 <__adddf3>
 800d2da:	9a07      	ldr	r2, [sp, #28]
 800d2dc:	4b37      	ldr	r3, [pc, #220]	; (800d3bc <__ieee754_pow+0x774>)
 800d2de:	4413      	add	r3, r2
 800d2e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2e4:	f7f2 ff7e 	bl	80001e4 <__adddf3>
 800d2e8:	4682      	mov	sl, r0
 800d2ea:	9805      	ldr	r0, [sp, #20]
 800d2ec:	468b      	mov	fp, r1
 800d2ee:	f7f3 f8c5 	bl	800047c <__aeabi_i2d>
 800d2f2:	9a07      	ldr	r2, [sp, #28]
 800d2f4:	4b32      	ldr	r3, [pc, #200]	; (800d3c0 <__ieee754_pow+0x778>)
 800d2f6:	4413      	add	r3, r2
 800d2f8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d2fc:	4606      	mov	r6, r0
 800d2fe:	460f      	mov	r7, r1
 800d300:	4652      	mov	r2, sl
 800d302:	465b      	mov	r3, fp
 800d304:	ec51 0b18 	vmov	r0, r1, d8
 800d308:	f7f2 ff6c 	bl	80001e4 <__adddf3>
 800d30c:	4642      	mov	r2, r8
 800d30e:	464b      	mov	r3, r9
 800d310:	f7f2 ff68 	bl	80001e4 <__adddf3>
 800d314:	4632      	mov	r2, r6
 800d316:	463b      	mov	r3, r7
 800d318:	f7f2 ff64 	bl	80001e4 <__adddf3>
 800d31c:	2000      	movs	r0, #0
 800d31e:	4632      	mov	r2, r6
 800d320:	463b      	mov	r3, r7
 800d322:	4604      	mov	r4, r0
 800d324:	460d      	mov	r5, r1
 800d326:	f7f2 ff5b 	bl	80001e0 <__aeabi_dsub>
 800d32a:	4642      	mov	r2, r8
 800d32c:	464b      	mov	r3, r9
 800d32e:	f7f2 ff57 	bl	80001e0 <__aeabi_dsub>
 800d332:	ec53 2b18 	vmov	r2, r3, d8
 800d336:	f7f2 ff53 	bl	80001e0 <__aeabi_dsub>
 800d33a:	4602      	mov	r2, r0
 800d33c:	460b      	mov	r3, r1
 800d33e:	4650      	mov	r0, sl
 800d340:	4659      	mov	r1, fp
 800d342:	e610      	b.n	800cf66 <__ieee754_pow+0x31e>
 800d344:	2401      	movs	r4, #1
 800d346:	e6a1      	b.n	800d08c <__ieee754_pow+0x444>
 800d348:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800d398 <__ieee754_pow+0x750>
 800d34c:	e617      	b.n	800cf7e <__ieee754_pow+0x336>
 800d34e:	bf00      	nop
 800d350:	4a454eef 	.word	0x4a454eef
 800d354:	3fca7e28 	.word	0x3fca7e28
 800d358:	93c9db65 	.word	0x93c9db65
 800d35c:	3fcd864a 	.word	0x3fcd864a
 800d360:	a91d4101 	.word	0xa91d4101
 800d364:	3fd17460 	.word	0x3fd17460
 800d368:	518f264d 	.word	0x518f264d
 800d36c:	3fd55555 	.word	0x3fd55555
 800d370:	db6fabff 	.word	0xdb6fabff
 800d374:	3fdb6db6 	.word	0x3fdb6db6
 800d378:	33333303 	.word	0x33333303
 800d37c:	3fe33333 	.word	0x3fe33333
 800d380:	e0000000 	.word	0xe0000000
 800d384:	3feec709 	.word	0x3feec709
 800d388:	dc3a03fd 	.word	0xdc3a03fd
 800d38c:	3feec709 	.word	0x3feec709
 800d390:	145b01f5 	.word	0x145b01f5
 800d394:	be3e2fe0 	.word	0xbe3e2fe0
 800d398:	00000000 	.word	0x00000000
 800d39c:	3ff00000 	.word	0x3ff00000
 800d3a0:	7ff00000 	.word	0x7ff00000
 800d3a4:	43400000 	.word	0x43400000
 800d3a8:	0003988e 	.word	0x0003988e
 800d3ac:	000bb679 	.word	0x000bb679
 800d3b0:	0800e438 	.word	0x0800e438
 800d3b4:	3ff00000 	.word	0x3ff00000
 800d3b8:	40080000 	.word	0x40080000
 800d3bc:	0800e458 	.word	0x0800e458
 800d3c0:	0800e448 	.word	0x0800e448
 800d3c4:	a3b5      	add	r3, pc, #724	; (adr r3, 800d69c <__ieee754_pow+0xa54>)
 800d3c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3ca:	4640      	mov	r0, r8
 800d3cc:	4649      	mov	r1, r9
 800d3ce:	f7f2 ff09 	bl	80001e4 <__adddf3>
 800d3d2:	4622      	mov	r2, r4
 800d3d4:	ec41 0b1a 	vmov	d10, r0, r1
 800d3d8:	462b      	mov	r3, r5
 800d3da:	4630      	mov	r0, r6
 800d3dc:	4639      	mov	r1, r7
 800d3de:	f7f2 feff 	bl	80001e0 <__aeabi_dsub>
 800d3e2:	4602      	mov	r2, r0
 800d3e4:	460b      	mov	r3, r1
 800d3e6:	ec51 0b1a 	vmov	r0, r1, d10
 800d3ea:	f7f3 fb41 	bl	8000a70 <__aeabi_dcmpgt>
 800d3ee:	2800      	cmp	r0, #0
 800d3f0:	f47f ae04 	bne.w	800cffc <__ieee754_pow+0x3b4>
 800d3f4:	4aa4      	ldr	r2, [pc, #656]	; (800d688 <__ieee754_pow+0xa40>)
 800d3f6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d3fa:	4293      	cmp	r3, r2
 800d3fc:	f340 8108 	ble.w	800d610 <__ieee754_pow+0x9c8>
 800d400:	151b      	asrs	r3, r3, #20
 800d402:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800d406:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800d40a:	fa4a f303 	asr.w	r3, sl, r3
 800d40e:	445b      	add	r3, fp
 800d410:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800d414:	4e9d      	ldr	r6, [pc, #628]	; (800d68c <__ieee754_pow+0xa44>)
 800d416:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800d41a:	4116      	asrs	r6, r2
 800d41c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800d420:	2000      	movs	r0, #0
 800d422:	ea23 0106 	bic.w	r1, r3, r6
 800d426:	f1c2 0214 	rsb	r2, r2, #20
 800d42a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800d42e:	fa4a fa02 	asr.w	sl, sl, r2
 800d432:	f1bb 0f00 	cmp.w	fp, #0
 800d436:	4602      	mov	r2, r0
 800d438:	460b      	mov	r3, r1
 800d43a:	4620      	mov	r0, r4
 800d43c:	4629      	mov	r1, r5
 800d43e:	bfb8      	it	lt
 800d440:	f1ca 0a00 	rsblt	sl, sl, #0
 800d444:	f7f2 fecc 	bl	80001e0 <__aeabi_dsub>
 800d448:	ec41 0b19 	vmov	d9, r0, r1
 800d44c:	4642      	mov	r2, r8
 800d44e:	464b      	mov	r3, r9
 800d450:	ec51 0b19 	vmov	r0, r1, d9
 800d454:	f7f2 fec6 	bl	80001e4 <__adddf3>
 800d458:	a37b      	add	r3, pc, #492	; (adr r3, 800d648 <__ieee754_pow+0xa00>)
 800d45a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d45e:	2000      	movs	r0, #0
 800d460:	4604      	mov	r4, r0
 800d462:	460d      	mov	r5, r1
 800d464:	f7f3 f874 	bl	8000550 <__aeabi_dmul>
 800d468:	ec53 2b19 	vmov	r2, r3, d9
 800d46c:	4606      	mov	r6, r0
 800d46e:	460f      	mov	r7, r1
 800d470:	4620      	mov	r0, r4
 800d472:	4629      	mov	r1, r5
 800d474:	f7f2 feb4 	bl	80001e0 <__aeabi_dsub>
 800d478:	4602      	mov	r2, r0
 800d47a:	460b      	mov	r3, r1
 800d47c:	4640      	mov	r0, r8
 800d47e:	4649      	mov	r1, r9
 800d480:	f7f2 feae 	bl	80001e0 <__aeabi_dsub>
 800d484:	a372      	add	r3, pc, #456	; (adr r3, 800d650 <__ieee754_pow+0xa08>)
 800d486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d48a:	f7f3 f861 	bl	8000550 <__aeabi_dmul>
 800d48e:	a372      	add	r3, pc, #456	; (adr r3, 800d658 <__ieee754_pow+0xa10>)
 800d490:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d494:	4680      	mov	r8, r0
 800d496:	4689      	mov	r9, r1
 800d498:	4620      	mov	r0, r4
 800d49a:	4629      	mov	r1, r5
 800d49c:	f7f3 f858 	bl	8000550 <__aeabi_dmul>
 800d4a0:	4602      	mov	r2, r0
 800d4a2:	460b      	mov	r3, r1
 800d4a4:	4640      	mov	r0, r8
 800d4a6:	4649      	mov	r1, r9
 800d4a8:	f7f2 fe9c 	bl	80001e4 <__adddf3>
 800d4ac:	4604      	mov	r4, r0
 800d4ae:	460d      	mov	r5, r1
 800d4b0:	4602      	mov	r2, r0
 800d4b2:	460b      	mov	r3, r1
 800d4b4:	4630      	mov	r0, r6
 800d4b6:	4639      	mov	r1, r7
 800d4b8:	f7f2 fe94 	bl	80001e4 <__adddf3>
 800d4bc:	4632      	mov	r2, r6
 800d4be:	463b      	mov	r3, r7
 800d4c0:	4680      	mov	r8, r0
 800d4c2:	4689      	mov	r9, r1
 800d4c4:	f7f2 fe8c 	bl	80001e0 <__aeabi_dsub>
 800d4c8:	4602      	mov	r2, r0
 800d4ca:	460b      	mov	r3, r1
 800d4cc:	4620      	mov	r0, r4
 800d4ce:	4629      	mov	r1, r5
 800d4d0:	f7f2 fe86 	bl	80001e0 <__aeabi_dsub>
 800d4d4:	4642      	mov	r2, r8
 800d4d6:	4606      	mov	r6, r0
 800d4d8:	460f      	mov	r7, r1
 800d4da:	464b      	mov	r3, r9
 800d4dc:	4640      	mov	r0, r8
 800d4de:	4649      	mov	r1, r9
 800d4e0:	f7f3 f836 	bl	8000550 <__aeabi_dmul>
 800d4e4:	a35e      	add	r3, pc, #376	; (adr r3, 800d660 <__ieee754_pow+0xa18>)
 800d4e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4ea:	4604      	mov	r4, r0
 800d4ec:	460d      	mov	r5, r1
 800d4ee:	f7f3 f82f 	bl	8000550 <__aeabi_dmul>
 800d4f2:	a35d      	add	r3, pc, #372	; (adr r3, 800d668 <__ieee754_pow+0xa20>)
 800d4f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4f8:	f7f2 fe72 	bl	80001e0 <__aeabi_dsub>
 800d4fc:	4622      	mov	r2, r4
 800d4fe:	462b      	mov	r3, r5
 800d500:	f7f3 f826 	bl	8000550 <__aeabi_dmul>
 800d504:	a35a      	add	r3, pc, #360	; (adr r3, 800d670 <__ieee754_pow+0xa28>)
 800d506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d50a:	f7f2 fe6b 	bl	80001e4 <__adddf3>
 800d50e:	4622      	mov	r2, r4
 800d510:	462b      	mov	r3, r5
 800d512:	f7f3 f81d 	bl	8000550 <__aeabi_dmul>
 800d516:	a358      	add	r3, pc, #352	; (adr r3, 800d678 <__ieee754_pow+0xa30>)
 800d518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d51c:	f7f2 fe60 	bl	80001e0 <__aeabi_dsub>
 800d520:	4622      	mov	r2, r4
 800d522:	462b      	mov	r3, r5
 800d524:	f7f3 f814 	bl	8000550 <__aeabi_dmul>
 800d528:	a355      	add	r3, pc, #340	; (adr r3, 800d680 <__ieee754_pow+0xa38>)
 800d52a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d52e:	f7f2 fe59 	bl	80001e4 <__adddf3>
 800d532:	4622      	mov	r2, r4
 800d534:	462b      	mov	r3, r5
 800d536:	f7f3 f80b 	bl	8000550 <__aeabi_dmul>
 800d53a:	4602      	mov	r2, r0
 800d53c:	460b      	mov	r3, r1
 800d53e:	4640      	mov	r0, r8
 800d540:	4649      	mov	r1, r9
 800d542:	f7f2 fe4d 	bl	80001e0 <__aeabi_dsub>
 800d546:	4604      	mov	r4, r0
 800d548:	460d      	mov	r5, r1
 800d54a:	4602      	mov	r2, r0
 800d54c:	460b      	mov	r3, r1
 800d54e:	4640      	mov	r0, r8
 800d550:	4649      	mov	r1, r9
 800d552:	f7f2 fffd 	bl	8000550 <__aeabi_dmul>
 800d556:	2200      	movs	r2, #0
 800d558:	ec41 0b19 	vmov	d9, r0, r1
 800d55c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d560:	4620      	mov	r0, r4
 800d562:	4629      	mov	r1, r5
 800d564:	f7f2 fe3c 	bl	80001e0 <__aeabi_dsub>
 800d568:	4602      	mov	r2, r0
 800d56a:	460b      	mov	r3, r1
 800d56c:	ec51 0b19 	vmov	r0, r1, d9
 800d570:	f7f3 f918 	bl	80007a4 <__aeabi_ddiv>
 800d574:	4632      	mov	r2, r6
 800d576:	4604      	mov	r4, r0
 800d578:	460d      	mov	r5, r1
 800d57a:	463b      	mov	r3, r7
 800d57c:	4640      	mov	r0, r8
 800d57e:	4649      	mov	r1, r9
 800d580:	f7f2 ffe6 	bl	8000550 <__aeabi_dmul>
 800d584:	4632      	mov	r2, r6
 800d586:	463b      	mov	r3, r7
 800d588:	f7f2 fe2c 	bl	80001e4 <__adddf3>
 800d58c:	4602      	mov	r2, r0
 800d58e:	460b      	mov	r3, r1
 800d590:	4620      	mov	r0, r4
 800d592:	4629      	mov	r1, r5
 800d594:	f7f2 fe24 	bl	80001e0 <__aeabi_dsub>
 800d598:	4642      	mov	r2, r8
 800d59a:	464b      	mov	r3, r9
 800d59c:	f7f2 fe20 	bl	80001e0 <__aeabi_dsub>
 800d5a0:	460b      	mov	r3, r1
 800d5a2:	4602      	mov	r2, r0
 800d5a4:	493a      	ldr	r1, [pc, #232]	; (800d690 <__ieee754_pow+0xa48>)
 800d5a6:	2000      	movs	r0, #0
 800d5a8:	f7f2 fe1a 	bl	80001e0 <__aeabi_dsub>
 800d5ac:	ec41 0b10 	vmov	d0, r0, r1
 800d5b0:	ee10 3a90 	vmov	r3, s1
 800d5b4:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800d5b8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d5bc:	da2b      	bge.n	800d616 <__ieee754_pow+0x9ce>
 800d5be:	4650      	mov	r0, sl
 800d5c0:	f000 fdca 	bl	800e158 <scalbn>
 800d5c4:	ec51 0b10 	vmov	r0, r1, d0
 800d5c8:	ec53 2b18 	vmov	r2, r3, d8
 800d5cc:	f7ff bbed 	b.w	800cdaa <__ieee754_pow+0x162>
 800d5d0:	4b30      	ldr	r3, [pc, #192]	; (800d694 <__ieee754_pow+0xa4c>)
 800d5d2:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800d5d6:	429e      	cmp	r6, r3
 800d5d8:	f77f af0c 	ble.w	800d3f4 <__ieee754_pow+0x7ac>
 800d5dc:	4b2e      	ldr	r3, [pc, #184]	; (800d698 <__ieee754_pow+0xa50>)
 800d5de:	440b      	add	r3, r1
 800d5e0:	4303      	orrs	r3, r0
 800d5e2:	d009      	beq.n	800d5f8 <__ieee754_pow+0x9b0>
 800d5e4:	ec51 0b18 	vmov	r0, r1, d8
 800d5e8:	2200      	movs	r2, #0
 800d5ea:	2300      	movs	r3, #0
 800d5ec:	f7f3 fa22 	bl	8000a34 <__aeabi_dcmplt>
 800d5f0:	3800      	subs	r0, #0
 800d5f2:	bf18      	it	ne
 800d5f4:	2001      	movne	r0, #1
 800d5f6:	e447      	b.n	800ce88 <__ieee754_pow+0x240>
 800d5f8:	4622      	mov	r2, r4
 800d5fa:	462b      	mov	r3, r5
 800d5fc:	f7f2 fdf0 	bl	80001e0 <__aeabi_dsub>
 800d600:	4642      	mov	r2, r8
 800d602:	464b      	mov	r3, r9
 800d604:	f7f3 fa2a 	bl	8000a5c <__aeabi_dcmpge>
 800d608:	2800      	cmp	r0, #0
 800d60a:	f43f aef3 	beq.w	800d3f4 <__ieee754_pow+0x7ac>
 800d60e:	e7e9      	b.n	800d5e4 <__ieee754_pow+0x99c>
 800d610:	f04f 0a00 	mov.w	sl, #0
 800d614:	e71a      	b.n	800d44c <__ieee754_pow+0x804>
 800d616:	ec51 0b10 	vmov	r0, r1, d0
 800d61a:	4619      	mov	r1, r3
 800d61c:	e7d4      	b.n	800d5c8 <__ieee754_pow+0x980>
 800d61e:	491c      	ldr	r1, [pc, #112]	; (800d690 <__ieee754_pow+0xa48>)
 800d620:	2000      	movs	r0, #0
 800d622:	f7ff bb30 	b.w	800cc86 <__ieee754_pow+0x3e>
 800d626:	2000      	movs	r0, #0
 800d628:	2100      	movs	r1, #0
 800d62a:	f7ff bb2c 	b.w	800cc86 <__ieee754_pow+0x3e>
 800d62e:	4630      	mov	r0, r6
 800d630:	4639      	mov	r1, r7
 800d632:	f7ff bb28 	b.w	800cc86 <__ieee754_pow+0x3e>
 800d636:	9204      	str	r2, [sp, #16]
 800d638:	f7ff bb7a 	b.w	800cd30 <__ieee754_pow+0xe8>
 800d63c:	2300      	movs	r3, #0
 800d63e:	f7ff bb64 	b.w	800cd0a <__ieee754_pow+0xc2>
 800d642:	bf00      	nop
 800d644:	f3af 8000 	nop.w
 800d648:	00000000 	.word	0x00000000
 800d64c:	3fe62e43 	.word	0x3fe62e43
 800d650:	fefa39ef 	.word	0xfefa39ef
 800d654:	3fe62e42 	.word	0x3fe62e42
 800d658:	0ca86c39 	.word	0x0ca86c39
 800d65c:	be205c61 	.word	0xbe205c61
 800d660:	72bea4d0 	.word	0x72bea4d0
 800d664:	3e663769 	.word	0x3e663769
 800d668:	c5d26bf1 	.word	0xc5d26bf1
 800d66c:	3ebbbd41 	.word	0x3ebbbd41
 800d670:	af25de2c 	.word	0xaf25de2c
 800d674:	3f11566a 	.word	0x3f11566a
 800d678:	16bebd93 	.word	0x16bebd93
 800d67c:	3f66c16c 	.word	0x3f66c16c
 800d680:	5555553e 	.word	0x5555553e
 800d684:	3fc55555 	.word	0x3fc55555
 800d688:	3fe00000 	.word	0x3fe00000
 800d68c:	000fffff 	.word	0x000fffff
 800d690:	3ff00000 	.word	0x3ff00000
 800d694:	4090cbff 	.word	0x4090cbff
 800d698:	3f6f3400 	.word	0x3f6f3400
 800d69c:	652b82fe 	.word	0x652b82fe
 800d6a0:	3c971547 	.word	0x3c971547

0800d6a4 <__ieee754_sqrt>:
 800d6a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d6a8:	ec55 4b10 	vmov	r4, r5, d0
 800d6ac:	4e55      	ldr	r6, [pc, #340]	; (800d804 <__ieee754_sqrt+0x160>)
 800d6ae:	43ae      	bics	r6, r5
 800d6b0:	ee10 0a10 	vmov	r0, s0
 800d6b4:	ee10 3a10 	vmov	r3, s0
 800d6b8:	462a      	mov	r2, r5
 800d6ba:	4629      	mov	r1, r5
 800d6bc:	d110      	bne.n	800d6e0 <__ieee754_sqrt+0x3c>
 800d6be:	ee10 2a10 	vmov	r2, s0
 800d6c2:	462b      	mov	r3, r5
 800d6c4:	f7f2 ff44 	bl	8000550 <__aeabi_dmul>
 800d6c8:	4602      	mov	r2, r0
 800d6ca:	460b      	mov	r3, r1
 800d6cc:	4620      	mov	r0, r4
 800d6ce:	4629      	mov	r1, r5
 800d6d0:	f7f2 fd88 	bl	80001e4 <__adddf3>
 800d6d4:	4604      	mov	r4, r0
 800d6d6:	460d      	mov	r5, r1
 800d6d8:	ec45 4b10 	vmov	d0, r4, r5
 800d6dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d6e0:	2d00      	cmp	r5, #0
 800d6e2:	dc10      	bgt.n	800d706 <__ieee754_sqrt+0x62>
 800d6e4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800d6e8:	4330      	orrs	r0, r6
 800d6ea:	d0f5      	beq.n	800d6d8 <__ieee754_sqrt+0x34>
 800d6ec:	b15d      	cbz	r5, 800d706 <__ieee754_sqrt+0x62>
 800d6ee:	ee10 2a10 	vmov	r2, s0
 800d6f2:	462b      	mov	r3, r5
 800d6f4:	ee10 0a10 	vmov	r0, s0
 800d6f8:	f7f2 fd72 	bl	80001e0 <__aeabi_dsub>
 800d6fc:	4602      	mov	r2, r0
 800d6fe:	460b      	mov	r3, r1
 800d700:	f7f3 f850 	bl	80007a4 <__aeabi_ddiv>
 800d704:	e7e6      	b.n	800d6d4 <__ieee754_sqrt+0x30>
 800d706:	1512      	asrs	r2, r2, #20
 800d708:	d074      	beq.n	800d7f4 <__ieee754_sqrt+0x150>
 800d70a:	07d4      	lsls	r4, r2, #31
 800d70c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800d710:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800d714:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800d718:	bf5e      	ittt	pl
 800d71a:	0fda      	lsrpl	r2, r3, #31
 800d71c:	005b      	lslpl	r3, r3, #1
 800d71e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800d722:	2400      	movs	r4, #0
 800d724:	0fda      	lsrs	r2, r3, #31
 800d726:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800d72a:	107f      	asrs	r7, r7, #1
 800d72c:	005b      	lsls	r3, r3, #1
 800d72e:	2516      	movs	r5, #22
 800d730:	4620      	mov	r0, r4
 800d732:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800d736:	1886      	adds	r6, r0, r2
 800d738:	428e      	cmp	r6, r1
 800d73a:	bfde      	ittt	le
 800d73c:	1b89      	suble	r1, r1, r6
 800d73e:	18b0      	addle	r0, r6, r2
 800d740:	18a4      	addle	r4, r4, r2
 800d742:	0049      	lsls	r1, r1, #1
 800d744:	3d01      	subs	r5, #1
 800d746:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800d74a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800d74e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800d752:	d1f0      	bne.n	800d736 <__ieee754_sqrt+0x92>
 800d754:	462a      	mov	r2, r5
 800d756:	f04f 0e20 	mov.w	lr, #32
 800d75a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800d75e:	4281      	cmp	r1, r0
 800d760:	eb06 0c05 	add.w	ip, r6, r5
 800d764:	dc02      	bgt.n	800d76c <__ieee754_sqrt+0xc8>
 800d766:	d113      	bne.n	800d790 <__ieee754_sqrt+0xec>
 800d768:	459c      	cmp	ip, r3
 800d76a:	d811      	bhi.n	800d790 <__ieee754_sqrt+0xec>
 800d76c:	f1bc 0f00 	cmp.w	ip, #0
 800d770:	eb0c 0506 	add.w	r5, ip, r6
 800d774:	da43      	bge.n	800d7fe <__ieee754_sqrt+0x15a>
 800d776:	2d00      	cmp	r5, #0
 800d778:	db41      	blt.n	800d7fe <__ieee754_sqrt+0x15a>
 800d77a:	f100 0801 	add.w	r8, r0, #1
 800d77e:	1a09      	subs	r1, r1, r0
 800d780:	459c      	cmp	ip, r3
 800d782:	bf88      	it	hi
 800d784:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800d788:	eba3 030c 	sub.w	r3, r3, ip
 800d78c:	4432      	add	r2, r6
 800d78e:	4640      	mov	r0, r8
 800d790:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800d794:	f1be 0e01 	subs.w	lr, lr, #1
 800d798:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800d79c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800d7a0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800d7a4:	d1db      	bne.n	800d75e <__ieee754_sqrt+0xba>
 800d7a6:	430b      	orrs	r3, r1
 800d7a8:	d006      	beq.n	800d7b8 <__ieee754_sqrt+0x114>
 800d7aa:	1c50      	adds	r0, r2, #1
 800d7ac:	bf13      	iteet	ne
 800d7ae:	3201      	addne	r2, #1
 800d7b0:	3401      	addeq	r4, #1
 800d7b2:	4672      	moveq	r2, lr
 800d7b4:	f022 0201 	bicne.w	r2, r2, #1
 800d7b8:	1063      	asrs	r3, r4, #1
 800d7ba:	0852      	lsrs	r2, r2, #1
 800d7bc:	07e1      	lsls	r1, r4, #31
 800d7be:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800d7c2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800d7c6:	bf48      	it	mi
 800d7c8:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800d7cc:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800d7d0:	4614      	mov	r4, r2
 800d7d2:	e781      	b.n	800d6d8 <__ieee754_sqrt+0x34>
 800d7d4:	0ad9      	lsrs	r1, r3, #11
 800d7d6:	3815      	subs	r0, #21
 800d7d8:	055b      	lsls	r3, r3, #21
 800d7da:	2900      	cmp	r1, #0
 800d7dc:	d0fa      	beq.n	800d7d4 <__ieee754_sqrt+0x130>
 800d7de:	02cd      	lsls	r5, r1, #11
 800d7e0:	d50a      	bpl.n	800d7f8 <__ieee754_sqrt+0x154>
 800d7e2:	f1c2 0420 	rsb	r4, r2, #32
 800d7e6:	fa23 f404 	lsr.w	r4, r3, r4
 800d7ea:	1e55      	subs	r5, r2, #1
 800d7ec:	4093      	lsls	r3, r2
 800d7ee:	4321      	orrs	r1, r4
 800d7f0:	1b42      	subs	r2, r0, r5
 800d7f2:	e78a      	b.n	800d70a <__ieee754_sqrt+0x66>
 800d7f4:	4610      	mov	r0, r2
 800d7f6:	e7f0      	b.n	800d7da <__ieee754_sqrt+0x136>
 800d7f8:	0049      	lsls	r1, r1, #1
 800d7fa:	3201      	adds	r2, #1
 800d7fc:	e7ef      	b.n	800d7de <__ieee754_sqrt+0x13a>
 800d7fe:	4680      	mov	r8, r0
 800d800:	e7bd      	b.n	800d77e <__ieee754_sqrt+0xda>
 800d802:	bf00      	nop
 800d804:	7ff00000 	.word	0x7ff00000

0800d808 <__ieee754_rem_pio2f>:
 800d808:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d80a:	ee10 6a10 	vmov	r6, s0
 800d80e:	4b8e      	ldr	r3, [pc, #568]	; (800da48 <__ieee754_rem_pio2f+0x240>)
 800d810:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800d814:	429d      	cmp	r5, r3
 800d816:	b087      	sub	sp, #28
 800d818:	eef0 7a40 	vmov.f32	s15, s0
 800d81c:	4604      	mov	r4, r0
 800d81e:	dc05      	bgt.n	800d82c <__ieee754_rem_pio2f+0x24>
 800d820:	2300      	movs	r3, #0
 800d822:	ed80 0a00 	vstr	s0, [r0]
 800d826:	6043      	str	r3, [r0, #4]
 800d828:	2000      	movs	r0, #0
 800d82a:	e01a      	b.n	800d862 <__ieee754_rem_pio2f+0x5a>
 800d82c:	4b87      	ldr	r3, [pc, #540]	; (800da4c <__ieee754_rem_pio2f+0x244>)
 800d82e:	429d      	cmp	r5, r3
 800d830:	dc46      	bgt.n	800d8c0 <__ieee754_rem_pio2f+0xb8>
 800d832:	2e00      	cmp	r6, #0
 800d834:	ed9f 0a86 	vldr	s0, [pc, #536]	; 800da50 <__ieee754_rem_pio2f+0x248>
 800d838:	4b86      	ldr	r3, [pc, #536]	; (800da54 <__ieee754_rem_pio2f+0x24c>)
 800d83a:	f025 050f 	bic.w	r5, r5, #15
 800d83e:	dd1f      	ble.n	800d880 <__ieee754_rem_pio2f+0x78>
 800d840:	429d      	cmp	r5, r3
 800d842:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800d846:	d00e      	beq.n	800d866 <__ieee754_rem_pio2f+0x5e>
 800d848:	ed9f 7a83 	vldr	s14, [pc, #524]	; 800da58 <__ieee754_rem_pio2f+0x250>
 800d84c:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800d850:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800d854:	ed80 0a00 	vstr	s0, [r0]
 800d858:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d85c:	2001      	movs	r0, #1
 800d85e:	edc4 7a01 	vstr	s15, [r4, #4]
 800d862:	b007      	add	sp, #28
 800d864:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d866:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 800da5c <__ieee754_rem_pio2f+0x254>
 800d86a:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800da60 <__ieee754_rem_pio2f+0x258>
 800d86e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800d872:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800d876:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d87a:	edc0 6a00 	vstr	s13, [r0]
 800d87e:	e7eb      	b.n	800d858 <__ieee754_rem_pio2f+0x50>
 800d880:	429d      	cmp	r5, r3
 800d882:	ee77 7a80 	vadd.f32	s15, s15, s0
 800d886:	d00e      	beq.n	800d8a6 <__ieee754_rem_pio2f+0x9e>
 800d888:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800da58 <__ieee754_rem_pio2f+0x250>
 800d88c:	ee37 0a87 	vadd.f32	s0, s15, s14
 800d890:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800d894:	ed80 0a00 	vstr	s0, [r0]
 800d898:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d89c:	f04f 30ff 	mov.w	r0, #4294967295
 800d8a0:	edc4 7a01 	vstr	s15, [r4, #4]
 800d8a4:	e7dd      	b.n	800d862 <__ieee754_rem_pio2f+0x5a>
 800d8a6:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 800da5c <__ieee754_rem_pio2f+0x254>
 800d8aa:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800da60 <__ieee754_rem_pio2f+0x258>
 800d8ae:	ee77 7a80 	vadd.f32	s15, s15, s0
 800d8b2:	ee77 6a87 	vadd.f32	s13, s15, s14
 800d8b6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d8ba:	edc0 6a00 	vstr	s13, [r0]
 800d8be:	e7eb      	b.n	800d898 <__ieee754_rem_pio2f+0x90>
 800d8c0:	4b68      	ldr	r3, [pc, #416]	; (800da64 <__ieee754_rem_pio2f+0x25c>)
 800d8c2:	429d      	cmp	r5, r3
 800d8c4:	dc72      	bgt.n	800d9ac <__ieee754_rem_pio2f+0x1a4>
 800d8c6:	f000 fccd 	bl	800e264 <fabsf>
 800d8ca:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800da68 <__ieee754_rem_pio2f+0x260>
 800d8ce:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800d8d2:	eee0 7a07 	vfma.f32	s15, s0, s14
 800d8d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d8da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d8de:	ee17 0a90 	vmov	r0, s15
 800d8e2:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800da50 <__ieee754_rem_pio2f+0x248>
 800d8e6:	eea7 0a67 	vfms.f32	s0, s14, s15
 800d8ea:	281f      	cmp	r0, #31
 800d8ec:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800da58 <__ieee754_rem_pio2f+0x250>
 800d8f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d8f4:	eeb1 6a47 	vneg.f32	s12, s14
 800d8f8:	ee70 6a67 	vsub.f32	s13, s0, s15
 800d8fc:	ee16 2a90 	vmov	r2, s13
 800d900:	dc1c      	bgt.n	800d93c <__ieee754_rem_pio2f+0x134>
 800d902:	495a      	ldr	r1, [pc, #360]	; (800da6c <__ieee754_rem_pio2f+0x264>)
 800d904:	1e47      	subs	r7, r0, #1
 800d906:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800d90a:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800d90e:	428b      	cmp	r3, r1
 800d910:	d014      	beq.n	800d93c <__ieee754_rem_pio2f+0x134>
 800d912:	6022      	str	r2, [r4, #0]
 800d914:	ed94 7a00 	vldr	s14, [r4]
 800d918:	ee30 0a47 	vsub.f32	s0, s0, s14
 800d91c:	2e00      	cmp	r6, #0
 800d91e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d922:	ed84 0a01 	vstr	s0, [r4, #4]
 800d926:	da9c      	bge.n	800d862 <__ieee754_rem_pio2f+0x5a>
 800d928:	eeb1 7a47 	vneg.f32	s14, s14
 800d92c:	eeb1 0a40 	vneg.f32	s0, s0
 800d930:	ed84 7a00 	vstr	s14, [r4]
 800d934:	ed84 0a01 	vstr	s0, [r4, #4]
 800d938:	4240      	negs	r0, r0
 800d93a:	e792      	b.n	800d862 <__ieee754_rem_pio2f+0x5a>
 800d93c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800d940:	15eb      	asrs	r3, r5, #23
 800d942:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 800d946:	2d08      	cmp	r5, #8
 800d948:	dde3      	ble.n	800d912 <__ieee754_rem_pio2f+0x10a>
 800d94a:	eddf 7a44 	vldr	s15, [pc, #272]	; 800da5c <__ieee754_rem_pio2f+0x254>
 800d94e:	eddf 5a44 	vldr	s11, [pc, #272]	; 800da60 <__ieee754_rem_pio2f+0x258>
 800d952:	eef0 6a40 	vmov.f32	s13, s0
 800d956:	eee6 6a27 	vfma.f32	s13, s12, s15
 800d95a:	ee30 0a66 	vsub.f32	s0, s0, s13
 800d95e:	eea6 0a27 	vfma.f32	s0, s12, s15
 800d962:	eef0 7a40 	vmov.f32	s15, s0
 800d966:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800d96a:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800d96e:	ee15 2a90 	vmov	r2, s11
 800d972:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800d976:	1a5b      	subs	r3, r3, r1
 800d978:	2b19      	cmp	r3, #25
 800d97a:	dc04      	bgt.n	800d986 <__ieee754_rem_pio2f+0x17e>
 800d97c:	edc4 5a00 	vstr	s11, [r4]
 800d980:	eeb0 0a66 	vmov.f32	s0, s13
 800d984:	e7c6      	b.n	800d914 <__ieee754_rem_pio2f+0x10c>
 800d986:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800da70 <__ieee754_rem_pio2f+0x268>
 800d98a:	eeb0 0a66 	vmov.f32	s0, s13
 800d98e:	eea6 0a25 	vfma.f32	s0, s12, s11
 800d992:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800d996:	eddf 6a37 	vldr	s13, [pc, #220]	; 800da74 <__ieee754_rem_pio2f+0x26c>
 800d99a:	eee6 7a25 	vfma.f32	s15, s12, s11
 800d99e:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800d9a2:	ee30 7a67 	vsub.f32	s14, s0, s15
 800d9a6:	ed84 7a00 	vstr	s14, [r4]
 800d9aa:	e7b3      	b.n	800d914 <__ieee754_rem_pio2f+0x10c>
 800d9ac:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800d9b0:	db06      	blt.n	800d9c0 <__ieee754_rem_pio2f+0x1b8>
 800d9b2:	ee70 7a40 	vsub.f32	s15, s0, s0
 800d9b6:	edc0 7a01 	vstr	s15, [r0, #4]
 800d9ba:	edc0 7a00 	vstr	s15, [r0]
 800d9be:	e733      	b.n	800d828 <__ieee754_rem_pio2f+0x20>
 800d9c0:	15ea      	asrs	r2, r5, #23
 800d9c2:	3a86      	subs	r2, #134	; 0x86
 800d9c4:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800d9c8:	ee07 3a90 	vmov	s15, r3
 800d9cc:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800d9d0:	eddf 6a29 	vldr	s13, [pc, #164]	; 800da78 <__ieee754_rem_pio2f+0x270>
 800d9d4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d9d8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d9dc:	ed8d 7a03 	vstr	s14, [sp, #12]
 800d9e0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d9e4:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800d9e8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d9ec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d9f0:	ed8d 7a04 	vstr	s14, [sp, #16]
 800d9f4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d9f8:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d9fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da00:	edcd 7a05 	vstr	s15, [sp, #20]
 800da04:	d11e      	bne.n	800da44 <__ieee754_rem_pio2f+0x23c>
 800da06:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800da0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da0e:	bf14      	ite	ne
 800da10:	2302      	movne	r3, #2
 800da12:	2301      	moveq	r3, #1
 800da14:	4919      	ldr	r1, [pc, #100]	; (800da7c <__ieee754_rem_pio2f+0x274>)
 800da16:	9101      	str	r1, [sp, #4]
 800da18:	2102      	movs	r1, #2
 800da1a:	9100      	str	r1, [sp, #0]
 800da1c:	a803      	add	r0, sp, #12
 800da1e:	4621      	mov	r1, r4
 800da20:	f000 f88e 	bl	800db40 <__kernel_rem_pio2f>
 800da24:	2e00      	cmp	r6, #0
 800da26:	f6bf af1c 	bge.w	800d862 <__ieee754_rem_pio2f+0x5a>
 800da2a:	edd4 7a00 	vldr	s15, [r4]
 800da2e:	eef1 7a67 	vneg.f32	s15, s15
 800da32:	edc4 7a00 	vstr	s15, [r4]
 800da36:	edd4 7a01 	vldr	s15, [r4, #4]
 800da3a:	eef1 7a67 	vneg.f32	s15, s15
 800da3e:	edc4 7a01 	vstr	s15, [r4, #4]
 800da42:	e779      	b.n	800d938 <__ieee754_rem_pio2f+0x130>
 800da44:	2303      	movs	r3, #3
 800da46:	e7e5      	b.n	800da14 <__ieee754_rem_pio2f+0x20c>
 800da48:	3f490fd8 	.word	0x3f490fd8
 800da4c:	4016cbe3 	.word	0x4016cbe3
 800da50:	3fc90f80 	.word	0x3fc90f80
 800da54:	3fc90fd0 	.word	0x3fc90fd0
 800da58:	37354443 	.word	0x37354443
 800da5c:	37354400 	.word	0x37354400
 800da60:	2e85a308 	.word	0x2e85a308
 800da64:	43490f80 	.word	0x43490f80
 800da68:	3f22f984 	.word	0x3f22f984
 800da6c:	0800e468 	.word	0x0800e468
 800da70:	2e85a300 	.word	0x2e85a300
 800da74:	248d3132 	.word	0x248d3132
 800da78:	43800000 	.word	0x43800000
 800da7c:	0800e4e8 	.word	0x0800e4e8

0800da80 <__kernel_cosf>:
 800da80:	ee10 3a10 	vmov	r3, s0
 800da84:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800da88:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800da8c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800da90:	da05      	bge.n	800da9e <__kernel_cosf+0x1e>
 800da92:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800da96:	ee17 2a90 	vmov	r2, s15
 800da9a:	2a00      	cmp	r2, #0
 800da9c:	d03d      	beq.n	800db1a <__kernel_cosf+0x9a>
 800da9e:	ee60 5a00 	vmul.f32	s11, s0, s0
 800daa2:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800db20 <__kernel_cosf+0xa0>
 800daa6:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800db24 <__kernel_cosf+0xa4>
 800daaa:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800db28 <__kernel_cosf+0xa8>
 800daae:	4a1f      	ldr	r2, [pc, #124]	; (800db2c <__kernel_cosf+0xac>)
 800dab0:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800dab4:	4293      	cmp	r3, r2
 800dab6:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800db30 <__kernel_cosf+0xb0>
 800daba:	eee7 7a25 	vfma.f32	s15, s14, s11
 800dabe:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800db34 <__kernel_cosf+0xb4>
 800dac2:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800dac6:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800db38 <__kernel_cosf+0xb8>
 800daca:	eee7 7a25 	vfma.f32	s15, s14, s11
 800dace:	eeb0 7a66 	vmov.f32	s14, s13
 800dad2:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800dad6:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800dada:	ee65 7aa6 	vmul.f32	s15, s11, s13
 800dade:	ee67 6a25 	vmul.f32	s13, s14, s11
 800dae2:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 800dae6:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800daea:	dc04      	bgt.n	800daf6 <__kernel_cosf+0x76>
 800daec:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800daf0:	ee36 0a47 	vsub.f32	s0, s12, s14
 800daf4:	4770      	bx	lr
 800daf6:	4a11      	ldr	r2, [pc, #68]	; (800db3c <__kernel_cosf+0xbc>)
 800daf8:	4293      	cmp	r3, r2
 800dafa:	bfda      	itte	le
 800dafc:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800db00:	ee06 3a90 	vmovle	s13, r3
 800db04:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 800db08:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800db0c:	ee36 0a66 	vsub.f32	s0, s12, s13
 800db10:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800db14:	ee30 0a67 	vsub.f32	s0, s0, s15
 800db18:	4770      	bx	lr
 800db1a:	eeb0 0a46 	vmov.f32	s0, s12
 800db1e:	4770      	bx	lr
 800db20:	ad47d74e 	.word	0xad47d74e
 800db24:	310f74f6 	.word	0x310f74f6
 800db28:	3d2aaaab 	.word	0x3d2aaaab
 800db2c:	3e999999 	.word	0x3e999999
 800db30:	b493f27c 	.word	0xb493f27c
 800db34:	37d00d01 	.word	0x37d00d01
 800db38:	bab60b61 	.word	0xbab60b61
 800db3c:	3f480000 	.word	0x3f480000

0800db40 <__kernel_rem_pio2f>:
 800db40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db44:	ed2d 8b04 	vpush	{d8-d9}
 800db48:	b0d9      	sub	sp, #356	; 0x164
 800db4a:	4688      	mov	r8, r1
 800db4c:	9002      	str	r0, [sp, #8]
 800db4e:	49bb      	ldr	r1, [pc, #748]	; (800de3c <__kernel_rem_pio2f+0x2fc>)
 800db50:	9866      	ldr	r0, [sp, #408]	; 0x198
 800db52:	9301      	str	r3, [sp, #4]
 800db54:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 800db58:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 800db5c:	1e59      	subs	r1, r3, #1
 800db5e:	1d13      	adds	r3, r2, #4
 800db60:	db27      	blt.n	800dbb2 <__kernel_rem_pio2f+0x72>
 800db62:	f1b2 0b03 	subs.w	fp, r2, #3
 800db66:	bf48      	it	mi
 800db68:	f102 0b04 	addmi.w	fp, r2, #4
 800db6c:	ea4f 00eb 	mov.w	r0, fp, asr #3
 800db70:	1c45      	adds	r5, r0, #1
 800db72:	00ec      	lsls	r4, r5, #3
 800db74:	1a47      	subs	r7, r0, r1
 800db76:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 800de4c <__kernel_rem_pio2f+0x30c>
 800db7a:	9403      	str	r4, [sp, #12]
 800db7c:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 800db80:	eb0a 0c01 	add.w	ip, sl, r1
 800db84:	ae1c      	add	r6, sp, #112	; 0x70
 800db86:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 800db8a:	2400      	movs	r4, #0
 800db8c:	4564      	cmp	r4, ip
 800db8e:	dd12      	ble.n	800dbb6 <__kernel_rem_pio2f+0x76>
 800db90:	9b01      	ldr	r3, [sp, #4]
 800db92:	ac1c      	add	r4, sp, #112	; 0x70
 800db94:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800db98:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 800db9c:	f04f 0c00 	mov.w	ip, #0
 800dba0:	45d4      	cmp	ip, sl
 800dba2:	dc27      	bgt.n	800dbf4 <__kernel_rem_pio2f+0xb4>
 800dba4:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800dba8:	eddf 7aa8 	vldr	s15, [pc, #672]	; 800de4c <__kernel_rem_pio2f+0x30c>
 800dbac:	4627      	mov	r7, r4
 800dbae:	2600      	movs	r6, #0
 800dbb0:	e016      	b.n	800dbe0 <__kernel_rem_pio2f+0xa0>
 800dbb2:	2000      	movs	r0, #0
 800dbb4:	e7dc      	b.n	800db70 <__kernel_rem_pio2f+0x30>
 800dbb6:	42e7      	cmn	r7, r4
 800dbb8:	bf5d      	ittte	pl
 800dbba:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 800dbbe:	ee07 3a90 	vmovpl	s15, r3
 800dbc2:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800dbc6:	eef0 7a47 	vmovmi.f32	s15, s14
 800dbca:	ece6 7a01 	vstmia	r6!, {s15}
 800dbce:	3401      	adds	r4, #1
 800dbd0:	e7dc      	b.n	800db8c <__kernel_rem_pio2f+0x4c>
 800dbd2:	ecf9 6a01 	vldmia	r9!, {s13}
 800dbd6:	ed97 7a00 	vldr	s14, [r7]
 800dbda:	eee6 7a87 	vfma.f32	s15, s13, s14
 800dbde:	3601      	adds	r6, #1
 800dbe0:	428e      	cmp	r6, r1
 800dbe2:	f1a7 0704 	sub.w	r7, r7, #4
 800dbe6:	ddf4      	ble.n	800dbd2 <__kernel_rem_pio2f+0x92>
 800dbe8:	eceb 7a01 	vstmia	fp!, {s15}
 800dbec:	f10c 0c01 	add.w	ip, ip, #1
 800dbf0:	3404      	adds	r4, #4
 800dbf2:	e7d5      	b.n	800dba0 <__kernel_rem_pio2f+0x60>
 800dbf4:	ab08      	add	r3, sp, #32
 800dbf6:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800dbfa:	eddf 8a93 	vldr	s17, [pc, #588]	; 800de48 <__kernel_rem_pio2f+0x308>
 800dbfe:	ed9f 9a91 	vldr	s18, [pc, #580]	; 800de44 <__kernel_rem_pio2f+0x304>
 800dc02:	9304      	str	r3, [sp, #16]
 800dc04:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 800dc08:	4656      	mov	r6, sl
 800dc0a:	00b3      	lsls	r3, r6, #2
 800dc0c:	9305      	str	r3, [sp, #20]
 800dc0e:	ab58      	add	r3, sp, #352	; 0x160
 800dc10:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800dc14:	ac08      	add	r4, sp, #32
 800dc16:	ab44      	add	r3, sp, #272	; 0x110
 800dc18:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 800dc1c:	46a4      	mov	ip, r4
 800dc1e:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800dc22:	4637      	mov	r7, r6
 800dc24:	2f00      	cmp	r7, #0
 800dc26:	f1a0 0004 	sub.w	r0, r0, #4
 800dc2a:	dc4f      	bgt.n	800dccc <__kernel_rem_pio2f+0x18c>
 800dc2c:	4628      	mov	r0, r5
 800dc2e:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800dc32:	f000 fb61 	bl	800e2f8 <scalbnf>
 800dc36:	eeb0 8a40 	vmov.f32	s16, s0
 800dc3a:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800dc3e:	ee28 0a00 	vmul.f32	s0, s16, s0
 800dc42:	f000 fb17 	bl	800e274 <floorf>
 800dc46:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800dc4a:	eea0 8a67 	vfms.f32	s16, s0, s15
 800dc4e:	2d00      	cmp	r5, #0
 800dc50:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800dc54:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800dc58:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 800dc5c:	ee17 9a90 	vmov	r9, s15
 800dc60:	ee38 8a40 	vsub.f32	s16, s16, s0
 800dc64:	dd44      	ble.n	800dcf0 <__kernel_rem_pio2f+0x1b0>
 800dc66:	f106 3cff 	add.w	ip, r6, #4294967295
 800dc6a:	ab08      	add	r3, sp, #32
 800dc6c:	f1c5 0e08 	rsb	lr, r5, #8
 800dc70:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 800dc74:	fa47 f00e 	asr.w	r0, r7, lr
 800dc78:	4481      	add	r9, r0
 800dc7a:	fa00 f00e 	lsl.w	r0, r0, lr
 800dc7e:	1a3f      	subs	r7, r7, r0
 800dc80:	f1c5 0007 	rsb	r0, r5, #7
 800dc84:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 800dc88:	4107      	asrs	r7, r0
 800dc8a:	2f00      	cmp	r7, #0
 800dc8c:	dd3f      	ble.n	800dd0e <__kernel_rem_pio2f+0x1ce>
 800dc8e:	f04f 0e00 	mov.w	lr, #0
 800dc92:	f109 0901 	add.w	r9, r9, #1
 800dc96:	4673      	mov	r3, lr
 800dc98:	4576      	cmp	r6, lr
 800dc9a:	dc6b      	bgt.n	800dd74 <__kernel_rem_pio2f+0x234>
 800dc9c:	2d00      	cmp	r5, #0
 800dc9e:	dd04      	ble.n	800dcaa <__kernel_rem_pio2f+0x16a>
 800dca0:	2d01      	cmp	r5, #1
 800dca2:	d078      	beq.n	800dd96 <__kernel_rem_pio2f+0x256>
 800dca4:	2d02      	cmp	r5, #2
 800dca6:	f000 8081 	beq.w	800ddac <__kernel_rem_pio2f+0x26c>
 800dcaa:	2f02      	cmp	r7, #2
 800dcac:	d12f      	bne.n	800dd0e <__kernel_rem_pio2f+0x1ce>
 800dcae:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800dcb2:	ee30 8a48 	vsub.f32	s16, s0, s16
 800dcb6:	b353      	cbz	r3, 800dd0e <__kernel_rem_pio2f+0x1ce>
 800dcb8:	4628      	mov	r0, r5
 800dcba:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800dcbe:	f000 fb1b 	bl	800e2f8 <scalbnf>
 800dcc2:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800dcc6:	ee38 8a40 	vsub.f32	s16, s16, s0
 800dcca:	e020      	b.n	800dd0e <__kernel_rem_pio2f+0x1ce>
 800dccc:	ee60 7a28 	vmul.f32	s15, s0, s17
 800dcd0:	3f01      	subs	r7, #1
 800dcd2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800dcd6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dcda:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800dcde:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800dce2:	ecac 0a01 	vstmia	ip!, {s0}
 800dce6:	ed90 0a00 	vldr	s0, [r0]
 800dcea:	ee37 0a80 	vadd.f32	s0, s15, s0
 800dcee:	e799      	b.n	800dc24 <__kernel_rem_pio2f+0xe4>
 800dcf0:	d105      	bne.n	800dcfe <__kernel_rem_pio2f+0x1be>
 800dcf2:	1e70      	subs	r0, r6, #1
 800dcf4:	ab08      	add	r3, sp, #32
 800dcf6:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 800dcfa:	11ff      	asrs	r7, r7, #7
 800dcfc:	e7c5      	b.n	800dc8a <__kernel_rem_pio2f+0x14a>
 800dcfe:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800dd02:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800dd06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd0a:	da31      	bge.n	800dd70 <__kernel_rem_pio2f+0x230>
 800dd0c:	2700      	movs	r7, #0
 800dd0e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800dd12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd16:	f040 809b 	bne.w	800de50 <__kernel_rem_pio2f+0x310>
 800dd1a:	1e74      	subs	r4, r6, #1
 800dd1c:	46a4      	mov	ip, r4
 800dd1e:	2000      	movs	r0, #0
 800dd20:	45d4      	cmp	ip, sl
 800dd22:	da4a      	bge.n	800ddba <__kernel_rem_pio2f+0x27a>
 800dd24:	2800      	cmp	r0, #0
 800dd26:	d07a      	beq.n	800de1e <__kernel_rem_pio2f+0x2de>
 800dd28:	ab08      	add	r3, sp, #32
 800dd2a:	3d08      	subs	r5, #8
 800dd2c:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	f000 8081 	beq.w	800de38 <__kernel_rem_pio2f+0x2f8>
 800dd36:	4628      	mov	r0, r5
 800dd38:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800dd3c:	00a5      	lsls	r5, r4, #2
 800dd3e:	f000 fadb 	bl	800e2f8 <scalbnf>
 800dd42:	aa44      	add	r2, sp, #272	; 0x110
 800dd44:	1d2b      	adds	r3, r5, #4
 800dd46:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800de48 <__kernel_rem_pio2f+0x308>
 800dd4a:	18d1      	adds	r1, r2, r3
 800dd4c:	4622      	mov	r2, r4
 800dd4e:	2a00      	cmp	r2, #0
 800dd50:	f280 80ae 	bge.w	800deb0 <__kernel_rem_pio2f+0x370>
 800dd54:	4622      	mov	r2, r4
 800dd56:	2a00      	cmp	r2, #0
 800dd58:	f2c0 80cc 	blt.w	800def4 <__kernel_rem_pio2f+0x3b4>
 800dd5c:	a944      	add	r1, sp, #272	; 0x110
 800dd5e:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 800dd62:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 800de40 <__kernel_rem_pio2f+0x300>
 800dd66:	eddf 7a39 	vldr	s15, [pc, #228]	; 800de4c <__kernel_rem_pio2f+0x30c>
 800dd6a:	2000      	movs	r0, #0
 800dd6c:	1aa1      	subs	r1, r4, r2
 800dd6e:	e0b6      	b.n	800dede <__kernel_rem_pio2f+0x39e>
 800dd70:	2702      	movs	r7, #2
 800dd72:	e78c      	b.n	800dc8e <__kernel_rem_pio2f+0x14e>
 800dd74:	6820      	ldr	r0, [r4, #0]
 800dd76:	b94b      	cbnz	r3, 800dd8c <__kernel_rem_pio2f+0x24c>
 800dd78:	b118      	cbz	r0, 800dd82 <__kernel_rem_pio2f+0x242>
 800dd7a:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800dd7e:	6020      	str	r0, [r4, #0]
 800dd80:	2001      	movs	r0, #1
 800dd82:	f10e 0e01 	add.w	lr, lr, #1
 800dd86:	3404      	adds	r4, #4
 800dd88:	4603      	mov	r3, r0
 800dd8a:	e785      	b.n	800dc98 <__kernel_rem_pio2f+0x158>
 800dd8c:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 800dd90:	6020      	str	r0, [r4, #0]
 800dd92:	4618      	mov	r0, r3
 800dd94:	e7f5      	b.n	800dd82 <__kernel_rem_pio2f+0x242>
 800dd96:	1e74      	subs	r4, r6, #1
 800dd98:	a808      	add	r0, sp, #32
 800dd9a:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800dd9e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800dda2:	f10d 0c20 	add.w	ip, sp, #32
 800dda6:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 800ddaa:	e77e      	b.n	800dcaa <__kernel_rem_pio2f+0x16a>
 800ddac:	1e74      	subs	r4, r6, #1
 800ddae:	a808      	add	r0, sp, #32
 800ddb0:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800ddb4:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800ddb8:	e7f3      	b.n	800dda2 <__kernel_rem_pio2f+0x262>
 800ddba:	ab08      	add	r3, sp, #32
 800ddbc:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800ddc0:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ddc4:	4318      	orrs	r0, r3
 800ddc6:	e7ab      	b.n	800dd20 <__kernel_rem_pio2f+0x1e0>
 800ddc8:	f10c 0c01 	add.w	ip, ip, #1
 800ddcc:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 800ddd0:	2c00      	cmp	r4, #0
 800ddd2:	d0f9      	beq.n	800ddc8 <__kernel_rem_pio2f+0x288>
 800ddd4:	9b05      	ldr	r3, [sp, #20]
 800ddd6:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800ddda:	eb0d 0003 	add.w	r0, sp, r3
 800ddde:	9b01      	ldr	r3, [sp, #4]
 800dde0:	18f4      	adds	r4, r6, r3
 800dde2:	ab1c      	add	r3, sp, #112	; 0x70
 800dde4:	1c77      	adds	r7, r6, #1
 800dde6:	384c      	subs	r0, #76	; 0x4c
 800dde8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ddec:	4466      	add	r6, ip
 800ddee:	42be      	cmp	r6, r7
 800ddf0:	f6ff af0b 	blt.w	800dc0a <__kernel_rem_pio2f+0xca>
 800ddf4:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 800ddf8:	f8dd e008 	ldr.w	lr, [sp, #8]
 800ddfc:	ee07 3a90 	vmov	s15, r3
 800de00:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800de04:	f04f 0c00 	mov.w	ip, #0
 800de08:	ece4 7a01 	vstmia	r4!, {s15}
 800de0c:	eddf 7a0f 	vldr	s15, [pc, #60]	; 800de4c <__kernel_rem_pio2f+0x30c>
 800de10:	46a1      	mov	r9, r4
 800de12:	458c      	cmp	ip, r1
 800de14:	dd07      	ble.n	800de26 <__kernel_rem_pio2f+0x2e6>
 800de16:	ece0 7a01 	vstmia	r0!, {s15}
 800de1a:	3701      	adds	r7, #1
 800de1c:	e7e7      	b.n	800ddee <__kernel_rem_pio2f+0x2ae>
 800de1e:	9804      	ldr	r0, [sp, #16]
 800de20:	f04f 0c01 	mov.w	ip, #1
 800de24:	e7d2      	b.n	800ddcc <__kernel_rem_pio2f+0x28c>
 800de26:	ecfe 6a01 	vldmia	lr!, {s13}
 800de2a:	ed39 7a01 	vldmdb	r9!, {s14}
 800de2e:	f10c 0c01 	add.w	ip, ip, #1
 800de32:	eee6 7a87 	vfma.f32	s15, s13, s14
 800de36:	e7ec      	b.n	800de12 <__kernel_rem_pio2f+0x2d2>
 800de38:	3c01      	subs	r4, #1
 800de3a:	e775      	b.n	800dd28 <__kernel_rem_pio2f+0x1e8>
 800de3c:	0800e82c 	.word	0x0800e82c
 800de40:	0800e800 	.word	0x0800e800
 800de44:	43800000 	.word	0x43800000
 800de48:	3b800000 	.word	0x3b800000
 800de4c:	00000000 	.word	0x00000000
 800de50:	9b03      	ldr	r3, [sp, #12]
 800de52:	eeb0 0a48 	vmov.f32	s0, s16
 800de56:	1a98      	subs	r0, r3, r2
 800de58:	f000 fa4e 	bl	800e2f8 <scalbnf>
 800de5c:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800de44 <__kernel_rem_pio2f+0x304>
 800de60:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800de64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de68:	db19      	blt.n	800de9e <__kernel_rem_pio2f+0x35e>
 800de6a:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800de48 <__kernel_rem_pio2f+0x308>
 800de6e:	ee60 7a27 	vmul.f32	s15, s0, s15
 800de72:	aa08      	add	r2, sp, #32
 800de74:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800de78:	1c74      	adds	r4, r6, #1
 800de7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800de7e:	3508      	adds	r5, #8
 800de80:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800de84:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800de88:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800de8c:	ee10 3a10 	vmov	r3, s0
 800de90:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800de94:	ee17 3a90 	vmov	r3, s15
 800de98:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800de9c:	e74b      	b.n	800dd36 <__kernel_rem_pio2f+0x1f6>
 800de9e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800dea2:	aa08      	add	r2, sp, #32
 800dea4:	ee10 3a10 	vmov	r3, s0
 800dea8:	4634      	mov	r4, r6
 800deaa:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800deae:	e742      	b.n	800dd36 <__kernel_rem_pio2f+0x1f6>
 800deb0:	a808      	add	r0, sp, #32
 800deb2:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800deb6:	9001      	str	r0, [sp, #4]
 800deb8:	ee07 0a90 	vmov	s15, r0
 800debc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dec0:	3a01      	subs	r2, #1
 800dec2:	ee67 7a80 	vmul.f32	s15, s15, s0
 800dec6:	ee20 0a07 	vmul.f32	s0, s0, s14
 800deca:	ed61 7a01 	vstmdb	r1!, {s15}
 800dece:	e73e      	b.n	800dd4e <__kernel_rem_pio2f+0x20e>
 800ded0:	ecfc 6a01 	vldmia	ip!, {s13}
 800ded4:	ecb6 7a01 	vldmia	r6!, {s14}
 800ded8:	eee6 7a87 	vfma.f32	s15, s13, s14
 800dedc:	3001      	adds	r0, #1
 800dede:	4550      	cmp	r0, sl
 800dee0:	dc01      	bgt.n	800dee6 <__kernel_rem_pio2f+0x3a6>
 800dee2:	4288      	cmp	r0, r1
 800dee4:	ddf4      	ble.n	800ded0 <__kernel_rem_pio2f+0x390>
 800dee6:	a858      	add	r0, sp, #352	; 0x160
 800dee8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800deec:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 800def0:	3a01      	subs	r2, #1
 800def2:	e730      	b.n	800dd56 <__kernel_rem_pio2f+0x216>
 800def4:	9a66      	ldr	r2, [sp, #408]	; 0x198
 800def6:	2a02      	cmp	r2, #2
 800def8:	dc09      	bgt.n	800df0e <__kernel_rem_pio2f+0x3ce>
 800defa:	2a00      	cmp	r2, #0
 800defc:	dc2a      	bgt.n	800df54 <__kernel_rem_pio2f+0x414>
 800defe:	d043      	beq.n	800df88 <__kernel_rem_pio2f+0x448>
 800df00:	f009 0007 	and.w	r0, r9, #7
 800df04:	b059      	add	sp, #356	; 0x164
 800df06:	ecbd 8b04 	vpop	{d8-d9}
 800df0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df0e:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800df10:	2b03      	cmp	r3, #3
 800df12:	d1f5      	bne.n	800df00 <__kernel_rem_pio2f+0x3c0>
 800df14:	ab30      	add	r3, sp, #192	; 0xc0
 800df16:	442b      	add	r3, r5
 800df18:	461a      	mov	r2, r3
 800df1a:	4619      	mov	r1, r3
 800df1c:	4620      	mov	r0, r4
 800df1e:	2800      	cmp	r0, #0
 800df20:	f1a1 0104 	sub.w	r1, r1, #4
 800df24:	dc51      	bgt.n	800dfca <__kernel_rem_pio2f+0x48a>
 800df26:	4621      	mov	r1, r4
 800df28:	2901      	cmp	r1, #1
 800df2a:	f1a2 0204 	sub.w	r2, r2, #4
 800df2e:	dc5c      	bgt.n	800dfea <__kernel_rem_pio2f+0x4aa>
 800df30:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 800de4c <__kernel_rem_pio2f+0x30c>
 800df34:	3304      	adds	r3, #4
 800df36:	2c01      	cmp	r4, #1
 800df38:	dc67      	bgt.n	800e00a <__kernel_rem_pio2f+0x4ca>
 800df3a:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 800df3e:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 800df42:	2f00      	cmp	r7, #0
 800df44:	d167      	bne.n	800e016 <__kernel_rem_pio2f+0x4d6>
 800df46:	edc8 6a00 	vstr	s13, [r8]
 800df4a:	ed88 7a01 	vstr	s14, [r8, #4]
 800df4e:	edc8 7a02 	vstr	s15, [r8, #8]
 800df52:	e7d5      	b.n	800df00 <__kernel_rem_pio2f+0x3c0>
 800df54:	aa30      	add	r2, sp, #192	; 0xc0
 800df56:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 800de4c <__kernel_rem_pio2f+0x30c>
 800df5a:	4413      	add	r3, r2
 800df5c:	4622      	mov	r2, r4
 800df5e:	2a00      	cmp	r2, #0
 800df60:	da24      	bge.n	800dfac <__kernel_rem_pio2f+0x46c>
 800df62:	b34f      	cbz	r7, 800dfb8 <__kernel_rem_pio2f+0x478>
 800df64:	eef1 7a47 	vneg.f32	s15, s14
 800df68:	edc8 7a00 	vstr	s15, [r8]
 800df6c:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 800df70:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800df74:	aa31      	add	r2, sp, #196	; 0xc4
 800df76:	2301      	movs	r3, #1
 800df78:	429c      	cmp	r4, r3
 800df7a:	da20      	bge.n	800dfbe <__kernel_rem_pio2f+0x47e>
 800df7c:	b10f      	cbz	r7, 800df82 <__kernel_rem_pio2f+0x442>
 800df7e:	eef1 7a67 	vneg.f32	s15, s15
 800df82:	edc8 7a01 	vstr	s15, [r8, #4]
 800df86:	e7bb      	b.n	800df00 <__kernel_rem_pio2f+0x3c0>
 800df88:	aa30      	add	r2, sp, #192	; 0xc0
 800df8a:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 800de4c <__kernel_rem_pio2f+0x30c>
 800df8e:	4413      	add	r3, r2
 800df90:	2c00      	cmp	r4, #0
 800df92:	da05      	bge.n	800dfa0 <__kernel_rem_pio2f+0x460>
 800df94:	b10f      	cbz	r7, 800df9a <__kernel_rem_pio2f+0x45a>
 800df96:	eef1 7a67 	vneg.f32	s15, s15
 800df9a:	edc8 7a00 	vstr	s15, [r8]
 800df9e:	e7af      	b.n	800df00 <__kernel_rem_pio2f+0x3c0>
 800dfa0:	ed33 7a01 	vldmdb	r3!, {s14}
 800dfa4:	3c01      	subs	r4, #1
 800dfa6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dfaa:	e7f1      	b.n	800df90 <__kernel_rem_pio2f+0x450>
 800dfac:	ed73 7a01 	vldmdb	r3!, {s15}
 800dfb0:	3a01      	subs	r2, #1
 800dfb2:	ee37 7a27 	vadd.f32	s14, s14, s15
 800dfb6:	e7d2      	b.n	800df5e <__kernel_rem_pio2f+0x41e>
 800dfb8:	eef0 7a47 	vmov.f32	s15, s14
 800dfbc:	e7d4      	b.n	800df68 <__kernel_rem_pio2f+0x428>
 800dfbe:	ecb2 7a01 	vldmia	r2!, {s14}
 800dfc2:	3301      	adds	r3, #1
 800dfc4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dfc8:	e7d6      	b.n	800df78 <__kernel_rem_pio2f+0x438>
 800dfca:	edd1 7a00 	vldr	s15, [r1]
 800dfce:	edd1 6a01 	vldr	s13, [r1, #4]
 800dfd2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800dfd6:	3801      	subs	r0, #1
 800dfd8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dfdc:	ed81 7a00 	vstr	s14, [r1]
 800dfe0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dfe4:	edc1 7a01 	vstr	s15, [r1, #4]
 800dfe8:	e799      	b.n	800df1e <__kernel_rem_pio2f+0x3de>
 800dfea:	edd2 7a00 	vldr	s15, [r2]
 800dfee:	edd2 6a01 	vldr	s13, [r2, #4]
 800dff2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800dff6:	3901      	subs	r1, #1
 800dff8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dffc:	ed82 7a00 	vstr	s14, [r2]
 800e000:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e004:	edc2 7a01 	vstr	s15, [r2, #4]
 800e008:	e78e      	b.n	800df28 <__kernel_rem_pio2f+0x3e8>
 800e00a:	ed33 7a01 	vldmdb	r3!, {s14}
 800e00e:	3c01      	subs	r4, #1
 800e010:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e014:	e78f      	b.n	800df36 <__kernel_rem_pio2f+0x3f6>
 800e016:	eef1 6a66 	vneg.f32	s13, s13
 800e01a:	eeb1 7a47 	vneg.f32	s14, s14
 800e01e:	edc8 6a00 	vstr	s13, [r8]
 800e022:	ed88 7a01 	vstr	s14, [r8, #4]
 800e026:	eef1 7a67 	vneg.f32	s15, s15
 800e02a:	e790      	b.n	800df4e <__kernel_rem_pio2f+0x40e>

0800e02c <__kernel_sinf>:
 800e02c:	ee10 3a10 	vmov	r3, s0
 800e030:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e034:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800e038:	da04      	bge.n	800e044 <__kernel_sinf+0x18>
 800e03a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800e03e:	ee17 3a90 	vmov	r3, s15
 800e042:	b35b      	cbz	r3, 800e09c <__kernel_sinf+0x70>
 800e044:	ee20 7a00 	vmul.f32	s14, s0, s0
 800e048:	eddf 7a15 	vldr	s15, [pc, #84]	; 800e0a0 <__kernel_sinf+0x74>
 800e04c:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800e0a4 <__kernel_sinf+0x78>
 800e050:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e054:	eddf 7a14 	vldr	s15, [pc, #80]	; 800e0a8 <__kernel_sinf+0x7c>
 800e058:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e05c:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800e0ac <__kernel_sinf+0x80>
 800e060:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e064:	eddf 7a12 	vldr	s15, [pc, #72]	; 800e0b0 <__kernel_sinf+0x84>
 800e068:	ee60 6a07 	vmul.f32	s13, s0, s14
 800e06c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e070:	b930      	cbnz	r0, 800e080 <__kernel_sinf+0x54>
 800e072:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800e0b4 <__kernel_sinf+0x88>
 800e076:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e07a:	eea6 0a26 	vfma.f32	s0, s12, s13
 800e07e:	4770      	bx	lr
 800e080:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800e084:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800e088:	eee0 7a86 	vfma.f32	s15, s1, s12
 800e08c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800e090:	eddf 7a09 	vldr	s15, [pc, #36]	; 800e0b8 <__kernel_sinf+0x8c>
 800e094:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800e098:	ee30 0a60 	vsub.f32	s0, s0, s1
 800e09c:	4770      	bx	lr
 800e09e:	bf00      	nop
 800e0a0:	2f2ec9d3 	.word	0x2f2ec9d3
 800e0a4:	b2d72f34 	.word	0xb2d72f34
 800e0a8:	3638ef1b 	.word	0x3638ef1b
 800e0ac:	b9500d01 	.word	0xb9500d01
 800e0b0:	3c088889 	.word	0x3c088889
 800e0b4:	be2aaaab 	.word	0xbe2aaaab
 800e0b8:	3e2aaaab 	.word	0x3e2aaaab

0800e0bc <with_errno>:
 800e0bc:	b570      	push	{r4, r5, r6, lr}
 800e0be:	4604      	mov	r4, r0
 800e0c0:	460d      	mov	r5, r1
 800e0c2:	4616      	mov	r6, r2
 800e0c4:	f7fe f9f0 	bl	800c4a8 <__errno>
 800e0c8:	4629      	mov	r1, r5
 800e0ca:	6006      	str	r6, [r0, #0]
 800e0cc:	4620      	mov	r0, r4
 800e0ce:	bd70      	pop	{r4, r5, r6, pc}

0800e0d0 <xflow>:
 800e0d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e0d2:	4614      	mov	r4, r2
 800e0d4:	461d      	mov	r5, r3
 800e0d6:	b108      	cbz	r0, 800e0dc <xflow+0xc>
 800e0d8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e0dc:	e9cd 2300 	strd	r2, r3, [sp]
 800e0e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e0e4:	4620      	mov	r0, r4
 800e0e6:	4629      	mov	r1, r5
 800e0e8:	f7f2 fa32 	bl	8000550 <__aeabi_dmul>
 800e0ec:	2222      	movs	r2, #34	; 0x22
 800e0ee:	b003      	add	sp, #12
 800e0f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e0f4:	f7ff bfe2 	b.w	800e0bc <with_errno>

0800e0f8 <__math_uflow>:
 800e0f8:	b508      	push	{r3, lr}
 800e0fa:	2200      	movs	r2, #0
 800e0fc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e100:	f7ff ffe6 	bl	800e0d0 <xflow>
 800e104:	ec41 0b10 	vmov	d0, r0, r1
 800e108:	bd08      	pop	{r3, pc}

0800e10a <__math_oflow>:
 800e10a:	b508      	push	{r3, lr}
 800e10c:	2200      	movs	r2, #0
 800e10e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800e112:	f7ff ffdd 	bl	800e0d0 <xflow>
 800e116:	ec41 0b10 	vmov	d0, r0, r1
 800e11a:	bd08      	pop	{r3, pc}

0800e11c <fabs>:
 800e11c:	ec51 0b10 	vmov	r0, r1, d0
 800e120:	ee10 2a10 	vmov	r2, s0
 800e124:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e128:	ec43 2b10 	vmov	d0, r2, r3
 800e12c:	4770      	bx	lr

0800e12e <finite>:
 800e12e:	b082      	sub	sp, #8
 800e130:	ed8d 0b00 	vstr	d0, [sp]
 800e134:	9801      	ldr	r0, [sp, #4]
 800e136:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800e13a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800e13e:	0fc0      	lsrs	r0, r0, #31
 800e140:	b002      	add	sp, #8
 800e142:	4770      	bx	lr
 800e144:	0000      	movs	r0, r0
	...

0800e148 <nan>:
 800e148:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800e150 <nan+0x8>
 800e14c:	4770      	bx	lr
 800e14e:	bf00      	nop
 800e150:	00000000 	.word	0x00000000
 800e154:	7ff80000 	.word	0x7ff80000

0800e158 <scalbn>:
 800e158:	b570      	push	{r4, r5, r6, lr}
 800e15a:	ec55 4b10 	vmov	r4, r5, d0
 800e15e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800e162:	4606      	mov	r6, r0
 800e164:	462b      	mov	r3, r5
 800e166:	b99a      	cbnz	r2, 800e190 <scalbn+0x38>
 800e168:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800e16c:	4323      	orrs	r3, r4
 800e16e:	d036      	beq.n	800e1de <scalbn+0x86>
 800e170:	4b39      	ldr	r3, [pc, #228]	; (800e258 <scalbn+0x100>)
 800e172:	4629      	mov	r1, r5
 800e174:	ee10 0a10 	vmov	r0, s0
 800e178:	2200      	movs	r2, #0
 800e17a:	f7f2 f9e9 	bl	8000550 <__aeabi_dmul>
 800e17e:	4b37      	ldr	r3, [pc, #220]	; (800e25c <scalbn+0x104>)
 800e180:	429e      	cmp	r6, r3
 800e182:	4604      	mov	r4, r0
 800e184:	460d      	mov	r5, r1
 800e186:	da10      	bge.n	800e1aa <scalbn+0x52>
 800e188:	a32b      	add	r3, pc, #172	; (adr r3, 800e238 <scalbn+0xe0>)
 800e18a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e18e:	e03a      	b.n	800e206 <scalbn+0xae>
 800e190:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800e194:	428a      	cmp	r2, r1
 800e196:	d10c      	bne.n	800e1b2 <scalbn+0x5a>
 800e198:	ee10 2a10 	vmov	r2, s0
 800e19c:	4620      	mov	r0, r4
 800e19e:	4629      	mov	r1, r5
 800e1a0:	f7f2 f820 	bl	80001e4 <__adddf3>
 800e1a4:	4604      	mov	r4, r0
 800e1a6:	460d      	mov	r5, r1
 800e1a8:	e019      	b.n	800e1de <scalbn+0x86>
 800e1aa:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800e1ae:	460b      	mov	r3, r1
 800e1b0:	3a36      	subs	r2, #54	; 0x36
 800e1b2:	4432      	add	r2, r6
 800e1b4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800e1b8:	428a      	cmp	r2, r1
 800e1ba:	dd08      	ble.n	800e1ce <scalbn+0x76>
 800e1bc:	2d00      	cmp	r5, #0
 800e1be:	a120      	add	r1, pc, #128	; (adr r1, 800e240 <scalbn+0xe8>)
 800e1c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e1c4:	da1c      	bge.n	800e200 <scalbn+0xa8>
 800e1c6:	a120      	add	r1, pc, #128	; (adr r1, 800e248 <scalbn+0xf0>)
 800e1c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e1cc:	e018      	b.n	800e200 <scalbn+0xa8>
 800e1ce:	2a00      	cmp	r2, #0
 800e1d0:	dd08      	ble.n	800e1e4 <scalbn+0x8c>
 800e1d2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e1d6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e1da:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e1de:	ec45 4b10 	vmov	d0, r4, r5
 800e1e2:	bd70      	pop	{r4, r5, r6, pc}
 800e1e4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800e1e8:	da19      	bge.n	800e21e <scalbn+0xc6>
 800e1ea:	f24c 3350 	movw	r3, #50000	; 0xc350
 800e1ee:	429e      	cmp	r6, r3
 800e1f0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800e1f4:	dd0a      	ble.n	800e20c <scalbn+0xb4>
 800e1f6:	a112      	add	r1, pc, #72	; (adr r1, 800e240 <scalbn+0xe8>)
 800e1f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	d1e2      	bne.n	800e1c6 <scalbn+0x6e>
 800e200:	a30f      	add	r3, pc, #60	; (adr r3, 800e240 <scalbn+0xe8>)
 800e202:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e206:	f7f2 f9a3 	bl	8000550 <__aeabi_dmul>
 800e20a:	e7cb      	b.n	800e1a4 <scalbn+0x4c>
 800e20c:	a10a      	add	r1, pc, #40	; (adr r1, 800e238 <scalbn+0xe0>)
 800e20e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e212:	2b00      	cmp	r3, #0
 800e214:	d0b8      	beq.n	800e188 <scalbn+0x30>
 800e216:	a10e      	add	r1, pc, #56	; (adr r1, 800e250 <scalbn+0xf8>)
 800e218:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e21c:	e7b4      	b.n	800e188 <scalbn+0x30>
 800e21e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e222:	3236      	adds	r2, #54	; 0x36
 800e224:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e228:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800e22c:	4620      	mov	r0, r4
 800e22e:	4b0c      	ldr	r3, [pc, #48]	; (800e260 <scalbn+0x108>)
 800e230:	2200      	movs	r2, #0
 800e232:	e7e8      	b.n	800e206 <scalbn+0xae>
 800e234:	f3af 8000 	nop.w
 800e238:	c2f8f359 	.word	0xc2f8f359
 800e23c:	01a56e1f 	.word	0x01a56e1f
 800e240:	8800759c 	.word	0x8800759c
 800e244:	7e37e43c 	.word	0x7e37e43c
 800e248:	8800759c 	.word	0x8800759c
 800e24c:	fe37e43c 	.word	0xfe37e43c
 800e250:	c2f8f359 	.word	0xc2f8f359
 800e254:	81a56e1f 	.word	0x81a56e1f
 800e258:	43500000 	.word	0x43500000
 800e25c:	ffff3cb0 	.word	0xffff3cb0
 800e260:	3c900000 	.word	0x3c900000

0800e264 <fabsf>:
 800e264:	ee10 3a10 	vmov	r3, s0
 800e268:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e26c:	ee00 3a10 	vmov	s0, r3
 800e270:	4770      	bx	lr
	...

0800e274 <floorf>:
 800e274:	ee10 3a10 	vmov	r3, s0
 800e278:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800e27c:	3a7f      	subs	r2, #127	; 0x7f
 800e27e:	2a16      	cmp	r2, #22
 800e280:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800e284:	dc2a      	bgt.n	800e2dc <floorf+0x68>
 800e286:	2a00      	cmp	r2, #0
 800e288:	da11      	bge.n	800e2ae <floorf+0x3a>
 800e28a:	eddf 7a18 	vldr	s15, [pc, #96]	; 800e2ec <floorf+0x78>
 800e28e:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e292:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e296:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e29a:	dd05      	ble.n	800e2a8 <floorf+0x34>
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	da23      	bge.n	800e2e8 <floorf+0x74>
 800e2a0:	4a13      	ldr	r2, [pc, #76]	; (800e2f0 <floorf+0x7c>)
 800e2a2:	2900      	cmp	r1, #0
 800e2a4:	bf18      	it	ne
 800e2a6:	4613      	movne	r3, r2
 800e2a8:	ee00 3a10 	vmov	s0, r3
 800e2ac:	4770      	bx	lr
 800e2ae:	4911      	ldr	r1, [pc, #68]	; (800e2f4 <floorf+0x80>)
 800e2b0:	4111      	asrs	r1, r2
 800e2b2:	420b      	tst	r3, r1
 800e2b4:	d0fa      	beq.n	800e2ac <floorf+0x38>
 800e2b6:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800e2ec <floorf+0x78>
 800e2ba:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e2be:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e2c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2c6:	ddef      	ble.n	800e2a8 <floorf+0x34>
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	bfbe      	ittt	lt
 800e2cc:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800e2d0:	fa40 f202 	asrlt.w	r2, r0, r2
 800e2d4:	189b      	addlt	r3, r3, r2
 800e2d6:	ea23 0301 	bic.w	r3, r3, r1
 800e2da:	e7e5      	b.n	800e2a8 <floorf+0x34>
 800e2dc:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800e2e0:	d3e4      	bcc.n	800e2ac <floorf+0x38>
 800e2e2:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e2e6:	4770      	bx	lr
 800e2e8:	2300      	movs	r3, #0
 800e2ea:	e7dd      	b.n	800e2a8 <floorf+0x34>
 800e2ec:	7149f2ca 	.word	0x7149f2ca
 800e2f0:	bf800000 	.word	0xbf800000
 800e2f4:	007fffff 	.word	0x007fffff

0800e2f8 <scalbnf>:
 800e2f8:	ee10 3a10 	vmov	r3, s0
 800e2fc:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800e300:	d025      	beq.n	800e34e <scalbnf+0x56>
 800e302:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800e306:	d302      	bcc.n	800e30e <scalbnf+0x16>
 800e308:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e30c:	4770      	bx	lr
 800e30e:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800e312:	d122      	bne.n	800e35a <scalbnf+0x62>
 800e314:	4b2a      	ldr	r3, [pc, #168]	; (800e3c0 <scalbnf+0xc8>)
 800e316:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800e3c4 <scalbnf+0xcc>
 800e31a:	4298      	cmp	r0, r3
 800e31c:	ee20 0a27 	vmul.f32	s0, s0, s15
 800e320:	db16      	blt.n	800e350 <scalbnf+0x58>
 800e322:	ee10 3a10 	vmov	r3, s0
 800e326:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800e32a:	3a19      	subs	r2, #25
 800e32c:	4402      	add	r2, r0
 800e32e:	2afe      	cmp	r2, #254	; 0xfe
 800e330:	dd15      	ble.n	800e35e <scalbnf+0x66>
 800e332:	ee10 3a10 	vmov	r3, s0
 800e336:	eddf 7a24 	vldr	s15, [pc, #144]	; 800e3c8 <scalbnf+0xd0>
 800e33a:	eddf 6a24 	vldr	s13, [pc, #144]	; 800e3cc <scalbnf+0xd4>
 800e33e:	2b00      	cmp	r3, #0
 800e340:	eeb0 7a67 	vmov.f32	s14, s15
 800e344:	bfb8      	it	lt
 800e346:	eef0 7a66 	vmovlt.f32	s15, s13
 800e34a:	ee27 0a27 	vmul.f32	s0, s14, s15
 800e34e:	4770      	bx	lr
 800e350:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800e3d0 <scalbnf+0xd8>
 800e354:	ee20 0a27 	vmul.f32	s0, s0, s15
 800e358:	4770      	bx	lr
 800e35a:	0dd2      	lsrs	r2, r2, #23
 800e35c:	e7e6      	b.n	800e32c <scalbnf+0x34>
 800e35e:	2a00      	cmp	r2, #0
 800e360:	dd06      	ble.n	800e370 <scalbnf+0x78>
 800e362:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e366:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800e36a:	ee00 3a10 	vmov	s0, r3
 800e36e:	4770      	bx	lr
 800e370:	f112 0f16 	cmn.w	r2, #22
 800e374:	da1a      	bge.n	800e3ac <scalbnf+0xb4>
 800e376:	f24c 3350 	movw	r3, #50000	; 0xc350
 800e37a:	4298      	cmp	r0, r3
 800e37c:	ee10 3a10 	vmov	r3, s0
 800e380:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e384:	dd0a      	ble.n	800e39c <scalbnf+0xa4>
 800e386:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800e3c8 <scalbnf+0xd0>
 800e38a:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800e3cc <scalbnf+0xd4>
 800e38e:	eef0 7a40 	vmov.f32	s15, s0
 800e392:	2b00      	cmp	r3, #0
 800e394:	bf18      	it	ne
 800e396:	eeb0 0a47 	vmovne.f32	s0, s14
 800e39a:	e7db      	b.n	800e354 <scalbnf+0x5c>
 800e39c:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800e3d0 <scalbnf+0xd8>
 800e3a0:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800e3d4 <scalbnf+0xdc>
 800e3a4:	eef0 7a40 	vmov.f32	s15, s0
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	e7f3      	b.n	800e394 <scalbnf+0x9c>
 800e3ac:	3219      	adds	r2, #25
 800e3ae:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e3b2:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800e3b6:	eddf 7a08 	vldr	s15, [pc, #32]	; 800e3d8 <scalbnf+0xe0>
 800e3ba:	ee07 3a10 	vmov	s14, r3
 800e3be:	e7c4      	b.n	800e34a <scalbnf+0x52>
 800e3c0:	ffff3cb0 	.word	0xffff3cb0
 800e3c4:	4c000000 	.word	0x4c000000
 800e3c8:	7149f2ca 	.word	0x7149f2ca
 800e3cc:	f149f2ca 	.word	0xf149f2ca
 800e3d0:	0da24260 	.word	0x0da24260
 800e3d4:	8da24260 	.word	0x8da24260
 800e3d8:	33000000 	.word	0x33000000

0800e3dc <_init>:
 800e3dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3de:	bf00      	nop
 800e3e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e3e2:	bc08      	pop	{r3}
 800e3e4:	469e      	mov	lr, r3
 800e3e6:	4770      	bx	lr

0800e3e8 <_fini>:
 800e3e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3ea:	bf00      	nop
 800e3ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e3ee:	bc08      	pop	{r3}
 800e3f0:	469e      	mov	lr, r3
 800e3f2:	4770      	bx	lr
