<stg><name>write_out</name>


<trans_list>

<trans id="64" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %merge_out, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 64, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r

]]></Node>
<StgValue><ssdm name="out_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:4 %store_ln11 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
entry:5 %br_ln11 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:0 %first_iter_0 = phi i1 0, void %new.latch.for.inc.split, i1 1, void %entry

]]></Node>
<StgValue><ssdm name="first_iter_0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:1 %i_1 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:3 %icmp_ln11 = icmp_eq  i7 %i_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:4 %add_ln11 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln11 = br i1 %icmp_ln11, void %new.body.for.inc, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
new.body.for.inc:1 %br_ln11 = br i1 %first_iter_0, void %for.inc.split, void %for.first.iter.for.inc

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc.split:0 %store_ln11 = store i7 %add_ln11, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc.split:1 %br_ln11 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
new.body.for.inc:0 %gmem0_addr = getelementptr i8 %gmem0, i64 %out_read

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.first.iter.for.inc:0 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i64 %gmem0_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc:1 %br_ln11 = br void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:2 %merge_out_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %merge_out

]]></Node>
<StgValue><ssdm name="merge_out_read"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:4 %icmp_ln11_1 = icmp_eq  i7 %add_ln11, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln11_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split:5 %br_ln11 = br i1 %icmp_ln11_1, void %new.latch.for.inc.split, void %last.iter.for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:0 %speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln11"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc.split:3 %write_ln12 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %gmem0_addr, i8 %merge_out_read, i1 1

]]></Node>
<StgValue><ssdm name="write_ln12"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="35" st_id="4" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
last.iter.for.inc.split:0 %empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="36" st_id="5" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
last.iter.for.inc.split:0 %empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="37" st_id="6" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
last.iter.for.inc.split:0 %empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="38" st_id="7" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
last.iter.for.inc.split:0 %empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="41" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
for.end:0 %ret_ln14 = ret

]]></Node>
<StgValue><ssdm name="ret_ln14"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="39" st_id="8" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
last.iter.for.inc.split:0 %empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="40" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc.split:1 %br_ln11 = br void %new.latch.for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="65" name="merge_out" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="merge_out"/></StgValue>
</port>
<port id="66" name="gmem0" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/></StgValue>
</port>
<port id="67" name="out_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="69" from="StgValue_68" to="i" fromId="68" toId="11">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="70" toId="12">
</dataflow>
<dataflow id="72" from="merge_out" to="specinterface_ln0" fromId="65" toId="12">
</dataflow>
<dataflow id="74" from="empty_10" to="specinterface_ln0" fromId="73" toId="12">
</dataflow>
<dataflow id="76" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="77" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="79" from="empty_0" to="specinterface_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="80" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="81" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="82" from="empty_0" to="specinterface_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="83" from="empty_0" to="specinterface_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="84" from="empty_0" to="specinterface_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="85" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="86" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="87" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="88" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="89" from="empty_0" to="specinterface_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="90" from="empty_0" to="specinterface_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="92" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="12">
</dataflow>
<dataflow id="93" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="70" toId="13">
</dataflow>
<dataflow id="95" from="gmem0" to="specinterface_ln0" fromId="66" toId="13">
</dataflow>
<dataflow id="97" from="empty" to="specinterface_ln0" fromId="96" toId="13">
</dataflow>
<dataflow id="98" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="13">
</dataflow>
<dataflow id="99" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="13">
</dataflow>
<dataflow id="100" from="empty_0" to="specinterface_ln0" fromId="78" toId="13">
</dataflow>
<dataflow id="101" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="13">
</dataflow>
<dataflow id="102" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="13">
</dataflow>
<dataflow id="104" from="empty_3" to="specinterface_ln0" fromId="103" toId="13">
</dataflow>
<dataflow id="106" from="empty_2" to="specinterface_ln0" fromId="105" toId="13">
</dataflow>
<dataflow id="107" from="empty_0" to="specinterface_ln0" fromId="78" toId="13">
</dataflow>
<dataflow id="109" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="13">
</dataflow>
<dataflow id="110" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="13">
</dataflow>
<dataflow id="111" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="13">
</dataflow>
<dataflow id="113" from="StgValue_112" to="specinterface_ln0" fromId="112" toId="13">
</dataflow>
<dataflow id="114" from="empty_0" to="specinterface_ln0" fromId="78" toId="13">
</dataflow>
<dataflow id="115" from="empty_0" to="specinterface_ln0" fromId="78" toId="13">
</dataflow>
<dataflow id="116" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="13">
</dataflow>
<dataflow id="117" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="13">
</dataflow>
<dataflow id="119" from="_ssdm_op_Read.ap_auto.i64" to="out_read" fromId="118" toId="14">
</dataflow>
<dataflow id="120" from="out_r" to="out_read" fromId="67" toId="14">
</dataflow>
<dataflow id="122" from="StgValue_121" to="store_ln11" fromId="121" toId="15">
</dataflow>
<dataflow id="123" from="i" to="store_ln11" fromId="11" toId="15">
</dataflow>
<dataflow id="125" from="StgValue_124" to="first_iter_0" fromId="124" toId="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="126" from="br_ln11" to="first_iter_0" fromId="25" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="128" from="StgValue_127" to="first_iter_0" fromId="127" toId="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="129" from="br_ln11" to="first_iter_0" fromId="16" toId="17">
</dataflow>
<dataflow id="130" from="i" to="i_1" fromId="11" toId="18">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="131" toId="19">
</dataflow>
<dataflow id="133" from="StgValue_91" to="specpipeline_ln0" fromId="91" toId="19">
</dataflow>
<dataflow id="134" from="StgValue_75" to="specpipeline_ln0" fromId="75" toId="19">
</dataflow>
<dataflow id="135" from="StgValue_68" to="specpipeline_ln0" fromId="68" toId="19">
</dataflow>
<dataflow id="136" from="StgValue_75" to="specpipeline_ln0" fromId="75" toId="19">
</dataflow>
<dataflow id="138" from="p_str" to="specpipeline_ln0" fromId="137" toId="19">
</dataflow>
<dataflow id="139" from="i_1" to="icmp_ln11" fromId="18" toId="20">
</dataflow>
<dataflow id="141" from="StgValue_140" to="icmp_ln11" fromId="140" toId="20">
</dataflow>
<dataflow id="142" from="i_1" to="add_ln11" fromId="18" toId="21">
</dataflow>
<dataflow id="144" from="StgValue_143" to="add_ln11" fromId="143" toId="21">
</dataflow>
<dataflow id="145" from="icmp_ln11" to="br_ln11" fromId="20" toId="22">
</dataflow>
<dataflow id="146" from="first_iter_0" to="br_ln11" fromId="17" toId="23">
</dataflow>
<dataflow id="147" from="add_ln11" to="store_ln11" fromId="21" toId="24">
</dataflow>
<dataflow id="148" from="i" to="store_ln11" fromId="11" toId="24">
</dataflow>
<dataflow id="149" from="gmem0" to="gmem0_addr" fromId="66" toId="26">
</dataflow>
<dataflow id="150" from="out_read" to="gmem0_addr" fromId="14" toId="26">
</dataflow>
<dataflow id="152" from="_ssdm_op_WriteReq.m_axi.p1i8" to="empty" fromId="151" toId="27">
</dataflow>
<dataflow id="153" from="gmem0_addr" to="empty" fromId="26" toId="27">
</dataflow>
<dataflow id="154" from="StgValue_112" to="empty" fromId="112" toId="27">
</dataflow>
<dataflow id="156" from="_ssdm_op_Read.ap_fifo.volatile.i8P0A" to="merge_out_read" fromId="155" toId="29">
</dataflow>
<dataflow id="157" from="merge_out" to="merge_out_read" fromId="65" toId="29">
</dataflow>
<dataflow id="158" from="add_ln11" to="icmp_ln11_1" fromId="21" toId="30">
</dataflow>
<dataflow id="159" from="StgValue_140" to="icmp_ln11_1" fromId="140" toId="30">
</dataflow>
<dataflow id="160" from="icmp_ln11_1" to="br_ln11" fromId="30" toId="31">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln11" fromId="161" toId="32">
</dataflow>
<dataflow id="164" from="StgValue_163" to="speclooptripcount_ln11" fromId="163" toId="32">
</dataflow>
<dataflow id="165" from="StgValue_163" to="speclooptripcount_ln11" fromId="163" toId="32">
</dataflow>
<dataflow id="166" from="StgValue_163" to="speclooptripcount_ln11" fromId="163" toId="32">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecLoopName" to="specloopname_ln11" fromId="167" toId="33">
</dataflow>
<dataflow id="170" from="empty_14" to="specloopname_ln11" fromId="169" toId="33">
</dataflow>
<dataflow id="172" from="_ssdm_op_Write.m_axi.p1i8" to="write_ln12" fromId="171" toId="34">
</dataflow>
<dataflow id="173" from="gmem0_addr" to="write_ln12" fromId="26" toId="34">
</dataflow>
<dataflow id="174" from="merge_out_read" to="write_ln12" fromId="29" toId="34">
</dataflow>
<dataflow id="175" from="StgValue_127" to="write_ln12" fromId="127" toId="34">
</dataflow>
<dataflow id="177" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_19" fromId="176" toId="35">
</dataflow>
<dataflow id="178" from="gmem0_addr" to="empty_19" fromId="26" toId="35">
</dataflow>
<dataflow id="179" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_19" fromId="176" toId="36">
</dataflow>
<dataflow id="180" from="gmem0_addr" to="empty_19" fromId="26" toId="36">
</dataflow>
<dataflow id="181" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_19" fromId="176" toId="37">
</dataflow>
<dataflow id="182" from="gmem0_addr" to="empty_19" fromId="26" toId="37">
</dataflow>
<dataflow id="183" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_19" fromId="176" toId="38">
</dataflow>
<dataflow id="184" from="gmem0_addr" to="empty_19" fromId="26" toId="38">
</dataflow>
<dataflow id="185" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_19" fromId="176" toId="39">
</dataflow>
<dataflow id="186" from="gmem0_addr" to="empty_19" fromId="26" toId="39">
</dataflow>
<dataflow id="187" from="icmp_ln11" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="188" from="first_iter_0" to="StgValue_3" fromId="17" toId="3">
</dataflow>
<dataflow id="189" from="icmp_ln11_1" to="StgValue_5" fromId="30" toId="5">
</dataflow>
<dataflow id="190" from="icmp_ln11_1" to="StgValue_6" fromId="30" toId="6">
</dataflow>
<dataflow id="191" from="icmp_ln11_1" to="StgValue_7" fromId="30" toId="7">
</dataflow>
<dataflow id="192" from="icmp_ln11_1" to="StgValue_8" fromId="30" toId="8">
</dataflow>
<dataflow id="193" from="icmp_ln11_1" to="StgValue_9" fromId="30" toId="9">
</dataflow>
<dataflow id="194" from="icmp_ln11" to="StgValue_8" fromId="20" toId="8">
</dataflow>
<dataflow id="195" from="icmp_ln11" to="StgValue_3" fromId="20" toId="3">
</dataflow>
<dataflow id="196" from="icmp_ln11" to="StgValue_4" fromId="20" toId="4">
</dataflow>
<dataflow id="197" from="icmp_ln11" to="StgValue_5" fromId="20" toId="5">
</dataflow>
<dataflow id="198" from="icmp_ln11" to="StgValue_6" fromId="20" toId="6">
</dataflow>
<dataflow id="199" from="icmp_ln11" to="StgValue_7" fromId="20" toId="7">
</dataflow>
<dataflow id="200" from="icmp_ln11" to="StgValue_9" fromId="20" toId="9">
</dataflow>
</dataflows>


</stg>
