
---------- Begin Simulation Statistics ----------
final_tick                               125763421500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 123916                       # Simulator instruction rate (inst/s)
host_mem_usage                                 651872                       # Number of bytes of host memory used
host_op_rate                                   123921                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   807.00                       # Real time elapsed on the host
host_tick_rate                              155841077                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.125763                       # Number of seconds simulated
sim_ticks                                125763421500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003810                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.515268                       # CPI: cycles per instruction
system.cpu.discardedOps                         21269                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       146258056                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.397572                       # IPC: instructions per cycle
system.cpu.numCycles                        251526843                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37724344     37.72%     37.72% # Class of committed instruction
system.cpu.op_class_0::IntMult                     33      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               16      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::MemRead               49084969     49.08%     86.81% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13194446     13.19%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003810                       # Class of committed instruction
system.cpu.tickCycles                       105268787                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       732075                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1480787                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           74                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       748117                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          252                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1496995                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            253                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  610239                       # Number of BP lookups
system.cpu.branchPred.condPredicted            608160                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               884                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               606385                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  604973                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.767145                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     590                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             293                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                151                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              142                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          111                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     59562636                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         59562636                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     59562665                       # number of overall hits
system.cpu.dcache.overall_hits::total        59562665                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1496536                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1496536                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1496547                       # number of overall misses
system.cpu.dcache.overall_misses::total       1496547                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 141428758000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 141428758000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 141428758000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 141428758000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     61059172                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     61059172                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     61059212                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     61059212                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024510                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024510                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024510                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024510                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 94504.080089                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94504.080089                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 94503.385460                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 94503.385460                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       747710                       # number of writebacks
system.cpu.dcache.writebacks::total            747710                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       748200                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       748200                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       748200                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       748200                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       748336                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       748336                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       748342                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       748342                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  71688604000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  71688604000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  71689118500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  71689118500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012256                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012256                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012256                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012256                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 95797.347715                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 95797.347715                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 95797.267159                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 95797.267159                       # average overall mshr miss latency
system.cpu.dcache.replacements                 747832                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     47888077                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        47888077                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          150                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           150                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     10799000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10799000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     47888227                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     47888227                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71993.333333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71993.333333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          133                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          133                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9654000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9654000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72586.466165                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72586.466165                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11674559                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11674559                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1496386                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1496386                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 141417959000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 141417959000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13170945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13170945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.113613                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.113613                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 94506.336600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94506.336600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       748183                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       748183                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       748203                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       748203                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  71678950000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  71678950000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.056807                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.056807                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 95801.473664                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95801.473664                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           40                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           40                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.275000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.275000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       514500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       514500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.150000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.150000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        85750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        85750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           12                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       156500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       156500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        78250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        78250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       154500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       154500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        77250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        77250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 125763421500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.722178                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            60311035                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            748344                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             80.592662                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.722178                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999457                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999457                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          449                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         122866824                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        122866824                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 125763421500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 125763421500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 125763421500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            37326342                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           49342935                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13239987                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      4880064                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4880064                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4880064                       # number of overall hits
system.cpu.icache.overall_hits::total         4880064                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          535                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            535                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          535                       # number of overall misses
system.cpu.icache.overall_misses::total           535                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     36361000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36361000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     36361000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36361000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4880599                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4880599                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4880599                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4880599                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000110                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000110                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000110                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000110                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67964.485981                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67964.485981                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67964.485981                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67964.485981                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          284                       # number of writebacks
system.cpu.icache.writebacks::total               284                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          535                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          535                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          535                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          535                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     35826000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35826000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     35826000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35826000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000110                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000110                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000110                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000110                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 66964.485981                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66964.485981                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 66964.485981                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66964.485981                       # average overall mshr miss latency
system.cpu.icache.replacements                    284                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4880064                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4880064                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          535                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           535                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     36361000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36361000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4880599                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4880599                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000110                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000110                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67964.485981                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67964.485981                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          535                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          535                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     35826000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35826000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000110                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000110                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 66964.485981                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66964.485981                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 125763421500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           250.965172                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4880599                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               535                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9122.614953                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   250.965172                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.980333                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.980333                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          251                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          251                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9761733                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9761733                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 125763421500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 125763421500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 125763421500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 125763421500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100003810                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  128                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   26                       # number of demand (read+write) hits
system.l2.demand_hits::total                      154                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 128                       # number of overall hits
system.l2.overall_hits::.cpu.data                  26                       # number of overall hits
system.l2.overall_hits::total                     154                       # number of overall hits
system.l2.demand_misses::.cpu.inst                407                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             748318                       # number of demand (read+write) misses
system.l2.demand_misses::total                 748725                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               407                       # number of overall misses
system.l2.overall_misses::.cpu.data            748318                       # number of overall misses
system.l2.overall_misses::total                748725                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33484500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  70566456500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      70599941000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33484500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  70566456500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     70599941000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              535                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           748344                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               748879                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             535                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          748344                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              748879                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.760748                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999965                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999794                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.760748                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999965                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999794                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82271.498771                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94300.092340                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94293.553708                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82271.498771                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94300.092340                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94293.553708                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              731834                       # number of writebacks
system.l2.writebacks::total                    731834                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  13                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 13                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           406                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        748306                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            748712                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          406                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       748306                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           748712                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29338000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  63082506000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  63111844000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29338000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  63082506000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  63111844000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.758879                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999777                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.758879                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999777                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72261.083744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84300.414536                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84293.886034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72261.083744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84300.414536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84293.886034                       # average overall mshr miss latency
system.l2.replacements                         732328                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       747710                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           747710                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       747710                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       747710                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          245                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              245                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          245                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          245                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data          748203                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              748203                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  70556645000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   70556645000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        748203                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            748203                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94301.472996                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94301.472996                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       748203                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         748203                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  63074615000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  63074615000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84301.472996                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84301.472996                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            128                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                128                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          407                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              407                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33484500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33484500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          535                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            535                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.760748                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.760748                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82271.498771                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82271.498771                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          406                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          406                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29338000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29338000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.758879                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.758879                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72261.083744                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72261.083744                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            26                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                26                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9811500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9811500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          141                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           141                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.815603                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.815603                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85317.391304                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85317.391304                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          103                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          103                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7891000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7891000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.730496                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.730496                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76611.650485                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76611.650485                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 125763421500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16221.041031                       # Cycle average of tags in use
system.l2.tags.total_refs                     1496908                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    748712                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999311                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         7.748184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16213.292847                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000473                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990054                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          537                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5346                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10441                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12724080                       # Number of tag accesses
system.l2.tags.data_accesses                 12724080                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 125763421500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1463668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1496612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000053198500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        81377                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        81377                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2939464                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1386360                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      748712                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     731834                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1497424                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1463668                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1497424                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1463668                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  748631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  748632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  78432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  79758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  81379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  81379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  81472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  81472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  81377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  81377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  81472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  82237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  82237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  81472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  81377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  81377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  81377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  81377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  81377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  81377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        81377                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.401022                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.985785                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    116.779025                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        81376    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         81377                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        81377                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.986028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.984227                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.250764                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              855      1.05%      1.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              189      0.23%      1.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            79857     98.13%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              285      0.35%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               96      0.12%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               95      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         81377                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95835136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93674752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    762.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    744.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  125763382000                       # Total gap between requests
system.mem_ctrls.avgGap                      84943.92                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        51968                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95783168                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     93673536                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 413220.309849792044                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 761613884.685858368874                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 744839277.452387094498                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          812                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1496612                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1463668                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     23317500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  60823461000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2896368177500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28716.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     40640.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1978842.32                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        51968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95783168                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95835136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        51968                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        51968                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     93674752                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     93674752                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          406                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       748306                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         748712                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       731834                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        731834                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       413220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    761613885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        762027105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       413220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       413220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    744848946                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       744848946                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    744848946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       413220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    761613885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1506876051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1497424                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1463649                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        93660                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        93536                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        93500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        93578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        93618                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        93572                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        93502                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        93588                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        93606                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        93654                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        93580                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        93582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        93660                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        93598                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        93572                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        93618                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        91520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        91447                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        91400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        91446                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        91414                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        91408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        91396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        91458                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        91520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        91520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        91520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        91520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        91520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        91520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        91520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        91520                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             32770078500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            7487120000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        60846778500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21884.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           40634.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1331020                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1300414                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.89                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.85                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       329637                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   574.900123                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   380.531853                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   421.819781                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5435      1.65%      1.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       134057     40.67%     42.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10495      3.18%     45.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         8473      2.57%     48.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8733      2.65%     50.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         7755      2.35%     53.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         7252      2.20%     55.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         9273      2.81%     58.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       138164     41.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       329637                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              95835136                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           93673536                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              762.027105                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              744.839277                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   11.77                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 125763421500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1176479220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       625305945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     5344675560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3818372580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9927050640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  29569756050                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  23392307040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   73853947035                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   587.245052                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  59442189000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4199260000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  62121972500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1177143240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       625666470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     5346931800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3821875200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9927050640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  29591568240                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  23373938880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   73864174470                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   587.326375                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  59391531250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4199260000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  62172630250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 125763421500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                509                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       731834                       # Transaction distribution
system.membus.trans_dist::CleanEvict              241                       # Transaction distribution
system.membus.trans_dist::ReadExReq            748203                       # Transaction distribution
system.membus.trans_dist::ReadExResp           748203                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           509                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      2229499                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2229499                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    189509888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               189509888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            748712                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  748712    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              748712                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 125763421500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          7555347000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6964626500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               676                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1479544                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          284                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             616                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           748203                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          748203                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           535                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          141                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1354                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2244520                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2245874                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       104832                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    191494912                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              191599744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          732328                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93674752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1481207                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000222                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014947                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1480879     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    327      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1481207                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 125763421500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2244485500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1337999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1870865988                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
