{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724117482544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724117482558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 19 19:31:22 2024 " "Processing started: Mon Aug 19 19:31:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724117482558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117482558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU3 -c CPU3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU3 -c CPU3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117482558 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724117485064 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724117485064 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "reloj.qsys " "Elaborating Platform Designer system entity \"reloj.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117495238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:31:39 Progress: Loading CPU3/reloj.qsys " "2024.08.19.19:31:39 Progress: Loading CPU3/reloj.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117499526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:31:40 Progress: Reading input file " "2024.08.19.19:31:40 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117500154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:31:40 Progress: Adding clk_0 \[clock_source 18.1\] " "2024.08.19.19:31:40 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117500255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:31:40 Progress: Parameterizing module clk_0 " "2024.08.19.19:31:40 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117500985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:31:40 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2024.08.19.19:31:40 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117500986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:31:41 Progress: Parameterizing module jtag_uart_0 " "2024.08.19.19:31:41 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117501095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:31:41 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 16.1\] " "2024.08.19.19:31:41 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117501097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:31:41 Progress: Parameterizing module nios2_qsys_0 " "2024.08.19.19:31:41 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117501267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:31:41 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2024.08.19.19:31:41 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117501272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:31:41 Progress: Parameterizing module onchip_memory2_0 " "2024.08.19.19:31:41 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117501308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:31:41 Progress: Adding pio_0 \[altera_avalon_pio 18.1\] " "2024.08.19.19:31:41 Progress: Adding pio_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117501309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:31:41 Progress: Parameterizing module pio_0 " "2024.08.19.19:31:41 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117501330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:31:41 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2024.08.19.19:31:41 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117501332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:31:41 Progress: Parameterizing module timer_0 " "2024.08.19.19:31:41 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117501406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:31:41 Progress: Building connections " "2024.08.19.19:31:41 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117501407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:31:41 Progress: Parameterizing connections " "2024.08.19.19:31:41 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117501439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:31:41 Progress: Validating " "2024.08.19.19:31:41 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117501441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:31:42 Progress: Done reading input file " "2024.08.19.19:31:42 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117502230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reloj.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Reloj.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117502738 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Reloj.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects " "Reloj.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117502739 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Reloj.pio_0: pio_0.external_connection must be exported, or connected to a matching conduit. " "Reloj.pio_0: pio_0.external_connection must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117502741 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Reloj.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver " "Reloj.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117502741 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Reloj.timer_0: Interrupt sender timer_0.irq is not connected to an interrupt receiver " "Reloj.timer_0: Interrupt sender timer_0.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117502741 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Reloj.pio_0: pio_0.s1 must be connected to an Avalon-MM master " "Reloj.pio_0: pio_0.s1 must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117502741 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Reloj.timer_0: timer_0.s1 must be connected to an Avalon-MM master " "Reloj.timer_0: timer_0.s1 must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117502742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reloj: Generating reloj \"reloj\" for QUARTUS_SYNTH " "Reloj: Generating reloj \"reloj\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117503767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'reloj_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'reloj_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117506821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=reloj_jtag_uart_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_1774741214764183571.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_1774741214764183571.dir/0002_jtag_uart_0_gen//reloj_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=reloj_jtag_uart_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_1774741214764183571.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_1774741214764183571.dir/0002_jtag_uart_0_gen//reloj_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117506821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'reloj_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'reloj_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117507228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"reloj\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"reloj\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117507248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'reloj_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'reloj_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117507279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=reloj_nios2_qsys_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_1774741214764183571.dir/0003_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/18.1/quartus/bin64 --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_1774741214764183571.dir/0003_nios2_qsys_0_gen//reloj_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \] " "Nios2_qsys_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=reloj_nios2_qsys_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_1774741214764183571.dir/0003_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/18.1/quartus/bin64 --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_1774741214764183571.dir/0003_nios2_qsys_0_gen//reloj_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117507279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:31:47 (*) Starting Nios II generation " "Nios2_qsys_0: # 2024.08.19 19:31:47 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117513865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:31:47 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2024.08.19 19:31:47 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117513866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:31:48 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64 " "Nios2_qsys_0: # 2024.08.19 19:31:48 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117513866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:31:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2024.08.19 19:31:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117513866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:31:48 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2024.08.19 19:31:48 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117513866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:31:48 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2024.08.19 19:31:48 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117513866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:31:48 (*)   Checking for encrypted license (non-evaluation). " "Nios2_qsys_0: # 2024.08.19 19:31:48 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117513866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:31:49 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64 " "Nios2_qsys_0: # 2024.08.19 19:31:49 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117513866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:31:49 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2024.08.19 19:31:49 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117513866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:31:49 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2024.08.19 19:31:49 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117513866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:31:49 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Nios2_qsys_0: # 2024.08.19 19:31:49 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117513867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:31:49 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2024.08.19 19:31:49 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117513867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:31:49 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2024.08.19 19:31:49 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117513867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:31:49 (*)     Testbench " "Nios2_qsys_0: # 2024.08.19 19:31:49 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117513867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:31:49 (*)     Instruction decoding " "Nios2_qsys_0: # 2024.08.19 19:31:49 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117513867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:31:49 (*)       Instruction fields " "Nios2_qsys_0: # 2024.08.19 19:31:49 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117513867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:31:49 (*)       Instruction decodes " "Nios2_qsys_0: # 2024.08.19 19:31:49 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117513867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:31:49 (*)       Signals for RTL simulation waveforms " "Nios2_qsys_0: # 2024.08.19 19:31:49 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117513867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:31:50 (*)       Instruction controls " "Nios2_qsys_0: # 2024.08.19 19:31:50 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117513868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:31:50 (*)     Pipeline frontend " "Nios2_qsys_0: # 2024.08.19 19:31:50 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117513868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:31:50 (*)     Pipeline backend " "Nios2_qsys_0: # 2024.08.19 19:31:50 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117513868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:31:51 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2024.08.19 19:31:51 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117513868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:31:53 (*)   Creating encrypted RTL " "Nios2_qsys_0: # 2024.08.19 19:31:53 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117513868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:31:53 (*) Done Nios II generation " "Nios2_qsys_0: # 2024.08.19 19:31:53 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117513868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'reloj_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'reloj_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117513868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"reloj\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"reloj\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117513894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'reloj_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'reloj_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117513947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=reloj_onchip_memory2_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_1774741214764183571.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_1774741214764183571.dir/0004_onchip_memory2_0_gen//reloj_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=reloj_onchip_memory2_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_1774741214764183571.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_1774741214764183571.dir/0004_onchip_memory2_0_gen//reloj_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117513947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'reloj_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'reloj_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117514259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"reloj\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"reloj\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117514271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'reloj_pio_0' " "Pio_0: Starting RTL generation for module 'reloj_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117514285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=reloj_pio_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_1774741214764183571.dir/0005_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_1774741214764183571.dir/0005_pio_0_gen//reloj_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=reloj_pio_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_1774741214764183571.dir/0005_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_1774741214764183571.dir/0005_pio_0_gen//reloj_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117514285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'reloj_pio_0' " "Pio_0: Done RTL generation for module 'reloj_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117514556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"reloj\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"reloj\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117514562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'reloj_timer_0' " "Timer_0: Starting RTL generation for module 'reloj_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117514573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=reloj_timer_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_1774741214764183571.dir/0006_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_1774741214764183571.dir/0006_timer_0_gen//reloj_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=reloj_timer_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_1774741214764183571.dir/0006_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_1774741214764183571.dir/0006_timer_0_gen//reloj_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117514573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'reloj_timer_0' " "Timer_0: Done RTL generation for module 'reloj_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117514890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"reloj\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"reloj\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117514897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117516944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117517235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117517546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"reloj\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"reloj\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117518760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"reloj\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"reloj\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117518775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"reloj\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"reloj\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117518790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\" " "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117518807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117518816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\" " "Nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117518822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117518829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117518842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117518860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117518877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117518894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117518912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_0_data_master_limiter\" " "Nios2_qsys_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117518920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117518930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117518940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117518950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117518962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117518982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117518987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117518991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117519001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117519017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117519024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117519035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117519041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117519543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117519554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reloj: Done \"reloj\" with 29 modules, 50 files " "Reloj: Done \"reloj\" with 29 modules, 50 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117519558 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "reloj.qsys " "Finished elaborating Platform Designer system entity \"reloj.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117520396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/reloj.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/reloj.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj " "Found entity 1: reloj" {  } { { "reloj/synthesis/reloj.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/reloj.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117521817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117521817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "reloj/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117521827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117521827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "reloj/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117521838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117521838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_irq_mapper " "Found entity 1: reloj_irq_mapper" {  } { { "reloj/synthesis/submodules/reloj_irq_mapper.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117521848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117521848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0 " "Found entity 1: reloj_mm_interconnect_0" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117521861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117521861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_avalon_st_adapter " "Found entity 1: reloj_mm_interconnect_0_avalon_st_adapter" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117521872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117521872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117521882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117521882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_rsp_mux_001 " "Found entity 1: reloj_mm_interconnect_0_rsp_mux_001" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117521892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117521892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "reloj/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117521904 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "reloj/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117521904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117521904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_rsp_mux " "Found entity 1: reloj_mm_interconnect_0_rsp_mux" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117521915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117521915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_rsp_demux_001 " "Found entity 1: reloj_mm_interconnect_0_rsp_demux_001" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117521924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117521924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_rsp_demux " "Found entity 1: reloj_mm_interconnect_0_rsp_demux" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117521935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117521935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_cmd_mux_001 " "Found entity 1: reloj_mm_interconnect_0_cmd_mux_001" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117521945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117521945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_cmd_mux " "Found entity 1: reloj_mm_interconnect_0_cmd_mux" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117521954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117521954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_cmd_demux_001 " "Found entity 1: reloj_mm_interconnect_0_cmd_demux_001" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117521964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117521964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_cmd_demux " "Found entity 1: reloj_mm_interconnect_0_cmd_demux" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117521976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117521976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "reloj/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117521987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117521987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "reloj/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117521999 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "reloj/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117521999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117521999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "reloj/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117522011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "reloj/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117522021 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel reloj_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at reloj_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724117522029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel reloj_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at reloj_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724117522030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_router_003_default_decode " "Found entity 1: reloj_mm_interconnect_0_router_003_default_decode" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522035 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_mm_interconnect_0_router_003 " "Found entity 2: reloj_mm_interconnect_0_router_003" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117522035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel reloj_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at reloj_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724117522042 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel reloj_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at reloj_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724117522042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_router_002_default_decode " "Found entity 1: reloj_mm_interconnect_0_router_002_default_decode" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522048 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_mm_interconnect_0_router_002 " "Found entity 2: reloj_mm_interconnect_0_router_002" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117522048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel reloj_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at reloj_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724117522054 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel reloj_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at reloj_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724117522055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_router_001_default_decode " "Found entity 1: reloj_mm_interconnect_0_router_001_default_decode" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522060 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_mm_interconnect_0_router_001 " "Found entity 2: reloj_mm_interconnect_0_router_001" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117522060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel reloj_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at reloj_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724117522067 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel reloj_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at reloj_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724117522068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_router_default_decode " "Found entity 1: reloj_mm_interconnect_0_router_default_decode" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522073 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_mm_interconnect_0_router " "Found entity 2: reloj_mm_interconnect_0_router" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117522073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "reloj/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117522085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "reloj/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117522096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "reloj/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117522108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "reloj/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117522119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "reloj/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117522131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_timer_0 " "Found entity 1: reloj_timer_0" {  } { { "reloj/synthesis/submodules/reloj_timer_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117522143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_pio_0 " "Found entity 1: reloj_pio_0" {  } { { "reloj/synthesis/submodules/reloj_pio_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117522157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_onchip_memory2_0 " "Found entity 1: reloj_onchip_memory2_0" {  } { { "reloj/synthesis/submodules/reloj_onchip_memory2_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117522170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_nios2_qsys_0.v 27 27 " "Found 27 design units, including 27 entities, in source file reloj/synthesis/submodules/reloj_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_nios2_qsys_0_ic_data_module " "Found entity 1: reloj_nios2_qsys_0_ic_data_module" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522786 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_nios2_qsys_0_ic_tag_module " "Found entity 2: reloj_nios2_qsys_0_ic_tag_module" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522786 ""} { "Info" "ISGN_ENTITY_NAME" "3 reloj_nios2_qsys_0_bht_module " "Found entity 3: reloj_nios2_qsys_0_bht_module" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522786 ""} { "Info" "ISGN_ENTITY_NAME" "4 reloj_nios2_qsys_0_register_bank_a_module " "Found entity 4: reloj_nios2_qsys_0_register_bank_a_module" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522786 ""} { "Info" "ISGN_ENTITY_NAME" "5 reloj_nios2_qsys_0_register_bank_b_module " "Found entity 5: reloj_nios2_qsys_0_register_bank_b_module" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522786 ""} { "Info" "ISGN_ENTITY_NAME" "6 reloj_nios2_qsys_0_dc_tag_module " "Found entity 6: reloj_nios2_qsys_0_dc_tag_module" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522786 ""} { "Info" "ISGN_ENTITY_NAME" "7 reloj_nios2_qsys_0_dc_data_module " "Found entity 7: reloj_nios2_qsys_0_dc_data_module" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522786 ""} { "Info" "ISGN_ENTITY_NAME" "8 reloj_nios2_qsys_0_dc_victim_module " "Found entity 8: reloj_nios2_qsys_0_dc_victim_module" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 490 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522786 ""} { "Info" "ISGN_ENTITY_NAME" "9 reloj_nios2_qsys_0_nios2_oci_debug " "Found entity 9: reloj_nios2_qsys_0_nios2_oci_debug" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522786 ""} { "Info" "ISGN_ENTITY_NAME" "10 reloj_nios2_qsys_0_ociram_sp_ram_module " "Found entity 10: reloj_nios2_qsys_0_ociram_sp_ram_module" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522786 ""} { "Info" "ISGN_ENTITY_NAME" "11 reloj_nios2_qsys_0_nios2_ocimem " "Found entity 11: reloj_nios2_qsys_0_nios2_ocimem" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 764 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522786 ""} { "Info" "ISGN_ENTITY_NAME" "12 reloj_nios2_qsys_0_nios2_avalon_reg " "Found entity 12: reloj_nios2_qsys_0_nios2_avalon_reg" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 948 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522786 ""} { "Info" "ISGN_ENTITY_NAME" "13 reloj_nios2_qsys_0_nios2_oci_break " "Found entity 13: reloj_nios2_qsys_0_nios2_oci_break" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 1041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522786 ""} { "Info" "ISGN_ENTITY_NAME" "14 reloj_nios2_qsys_0_nios2_oci_xbrk " "Found entity 14: reloj_nios2_qsys_0_nios2_oci_xbrk" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 1336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522786 ""} { "Info" "ISGN_ENTITY_NAME" "15 reloj_nios2_qsys_0_nios2_oci_dbrk " "Found entity 15: reloj_nios2_qsys_0_nios2_oci_dbrk" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 1597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522786 ""} { "Info" "ISGN_ENTITY_NAME" "16 reloj_nios2_qsys_0_nios2_oci_itrace " "Found entity 16: reloj_nios2_qsys_0_nios2_oci_itrace" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 1786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522786 ""} { "Info" "ISGN_ENTITY_NAME" "17 reloj_nios2_qsys_0_nios2_oci_td_mode " "Found entity 17: reloj_nios2_qsys_0_nios2_oci_td_mode" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 2170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522786 ""} { "Info" "ISGN_ENTITY_NAME" "18 reloj_nios2_qsys_0_nios2_oci_dtrace " "Found entity 18: reloj_nios2_qsys_0_nios2_oci_dtrace" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 2238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522786 ""} { "Info" "ISGN_ENTITY_NAME" "19 reloj_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 19: reloj_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 2333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522786 ""} { "Info" "ISGN_ENTITY_NAME" "20 reloj_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 20: reloj_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 2405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522786 ""} { "Info" "ISGN_ENTITY_NAME" "21 reloj_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 21: reloj_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 2448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522786 ""} { "Info" "ISGN_ENTITY_NAME" "22 reloj_nios2_qsys_0_nios2_oci_fifo " "Found entity 22: reloj_nios2_qsys_0_nios2_oci_fifo" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 2495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522786 ""} { "Info" "ISGN_ENTITY_NAME" "23 reloj_nios2_qsys_0_nios2_oci_pib " "Found entity 23: reloj_nios2_qsys_0_nios2_oci_pib" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 2997 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522786 ""} { "Info" "ISGN_ENTITY_NAME" "24 reloj_nios2_qsys_0_nios2_oci_im " "Found entity 24: reloj_nios2_qsys_0_nios2_oci_im" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 3066 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522786 ""} { "Info" "ISGN_ENTITY_NAME" "25 reloj_nios2_qsys_0_nios2_performance_monitors " "Found entity 25: reloj_nios2_qsys_0_nios2_performance_monitors" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 3183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522786 ""} { "Info" "ISGN_ENTITY_NAME" "26 reloj_nios2_qsys_0_nios2_oci " "Found entity 26: reloj_nios2_qsys_0_nios2_oci" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 3200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522786 ""} { "Info" "ISGN_ENTITY_NAME" "27 reloj_nios2_qsys_0 " "Found entity 27: reloj_nios2_qsys_0" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 3776 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117522786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: reloj_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117522800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: reloj_nios2_qsys_0_jtag_debug_module_tck" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117522816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: reloj_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117522830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_nios2_qsys_0_mult_cell " "Found entity 1: reloj_nios2_qsys_0_mult_cell" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0_mult_cell.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117522844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_nios2_qsys_0_oci_test_bench " "Found entity 1: reloj_nios2_qsys_0_oci_test_bench" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117522859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_nios2_qsys_0_test_bench " "Found entity 1: reloj_nios2_qsys_0_test_bench" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117522874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file reloj/synthesis/submodules/reloj_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_jtag_uart_0_sim_scfifo_w " "Found entity 1: reloj_jtag_uart_0_sim_scfifo_w" {  } { { "reloj/synthesis/submodules/reloj_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522903 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_jtag_uart_0_scfifo_w " "Found entity 2: reloj_jtag_uart_0_scfifo_w" {  } { { "reloj/synthesis/submodules/reloj_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522903 ""} { "Info" "ISGN_ENTITY_NAME" "3 reloj_jtag_uart_0_sim_scfifo_r " "Found entity 3: reloj_jtag_uart_0_sim_scfifo_r" {  } { { "reloj/synthesis/submodules/reloj_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522903 ""} { "Info" "ISGN_ENTITY_NAME" "4 reloj_jtag_uart_0_scfifo_r " "Found entity 4: reloj_jtag_uart_0_scfifo_r" {  } { { "reloj/synthesis/submodules/reloj_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522903 ""} { "Info" "ISGN_ENTITY_NAME" "5 reloj_jtag_uart_0 " "Found entity 5: reloj_jtag_uart_0" {  } { { "reloj/synthesis/submodules/reloj_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117522903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu1_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu1_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_inst " "Found entity 1: CPU1_inst" {  } { { "NIOS/CPU1_inst.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/CPU1_inst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117522927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/cpu1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/cpu1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1 " "Found entity 1: CPU1" {  } { { "NIOS/synthesis/CPU1.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/CPU1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117522941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NIOS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117522957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NIOS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117522973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_irq_mapper " "Found entity 1: CPU1_irq_mapper" {  } { { "NIOS/synthesis/submodules/CPU1_irq_mapper.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117522986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117522986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0 " "Found entity 1: CPU1_mm_interconnect_0" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: CPU1_mm_interconnect_0_avalon_st_adapter" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_rsp_mux_001 " "Found entity 1: CPU1_mm_interconnect_0_rsp_mux_001" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523067 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_rsp_mux " "Found entity 1: CPU1_mm_interconnect_0_rsp_mux" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_rsp_demux_003 " "Found entity 1: CPU1_mm_interconnect_0_rsp_demux_003" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_rsp_demux " "Found entity 1: CPU1_mm_interconnect_0_rsp_demux" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_cmd_mux_003 " "Found entity 1: CPU1_mm_interconnect_0_cmd_mux_003" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_cmd_mux " "Found entity 1: CPU1_mm_interconnect_0_cmd_mux" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_cmd_demux_001 " "Found entity 1: CPU1_mm_interconnect_0_cmd_demux_001" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_cmd_demux " "Found entity 1: CPU1_mm_interconnect_0_cmd_demux" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523164 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU1_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724117523172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU1_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724117523173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_router_005_default_decode " "Found entity 1: CPU1_mm_interconnect_0_router_005_default_decode" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523184 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU1_mm_interconnect_0_router_005 " "Found entity 2: CPU1_mm_interconnect_0_router_005" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU1_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724117523191 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU1_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724117523191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_router_002_default_decode " "Found entity 1: CPU1_mm_interconnect_0_router_002_default_decode" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523203 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU1_mm_interconnect_0_router_002 " "Found entity 2: CPU1_mm_interconnect_0_router_002" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523203 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU1_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724117523210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU1_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724117523211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_router_001_default_decode " "Found entity 1: CPU1_mm_interconnect_0_router_001_default_decode" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523222 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU1_mm_interconnect_0_router_001 " "Found entity 2: CPU1_mm_interconnect_0_router_001" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523222 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724117523230 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724117523231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_router_default_decode " "Found entity 1: CPU1_mm_interconnect_0_router_default_decode" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523242 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU1_mm_interconnect_0_router " "Found entity 2: CPU1_mm_interconnect_0_router" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NIOS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NIOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NIOS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NIOS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NIOS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_memory " "Found entity 1: CPU1_memory" {  } { { "NIOS/synthesis/submodules/CPU1_memory.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_leds " "Found entity 1: CPU1_leds" {  } { { "NIOS/synthesis/submodules/CPU1_leds.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios/synthesis/submodules/cpu1_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_jtag_uart_0_sim_scfifo_w " "Found entity 1: CPU1_jtag_uart_0_sim_scfifo_w" {  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523418 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU1_jtag_uart_0_scfifo_w " "Found entity 2: CPU1_jtag_uart_0_scfifo_w" {  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523418 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU1_jtag_uart_0_sim_scfifo_r " "Found entity 3: CPU1_jtag_uart_0_sim_scfifo_r" {  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523418 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPU1_jtag_uart_0_scfifo_r " "Found entity 4: CPU1_jtag_uart_0_scfifo_r" {  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523418 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPU1_jtag_uart_0 " "Found entity 5: CPU1_jtag_uart_0" {  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_cpu " "Found entity 1: CPU1_cpu" {  } { { "NIOS/synthesis/submodules/CPU1_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios/synthesis/submodules/cpu1_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_cpu_cpu_register_bank_a_module " "Found entity 1: CPU1_cpu_cpu_register_bank_a_module" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523571 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU1_cpu_cpu_register_bank_b_module " "Found entity 2: CPU1_cpu_cpu_register_bank_b_module" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523571 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU1_cpu_cpu_nios2_oci_debug " "Found entity 3: CPU1_cpu_cpu_nios2_oci_debug" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523571 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPU1_cpu_cpu_nios2_oci_break " "Found entity 4: CPU1_cpu_cpu_nios2_oci_break" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523571 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPU1_cpu_cpu_nios2_oci_xbrk " "Found entity 5: CPU1_cpu_cpu_nios2_oci_xbrk" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523571 ""} { "Info" "ISGN_ENTITY_NAME" "6 CPU1_cpu_cpu_nios2_oci_dbrk " "Found entity 6: CPU1_cpu_cpu_nios2_oci_dbrk" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523571 ""} { "Info" "ISGN_ENTITY_NAME" "7 CPU1_cpu_cpu_nios2_oci_itrace " "Found entity 7: CPU1_cpu_cpu_nios2_oci_itrace" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523571 ""} { "Info" "ISGN_ENTITY_NAME" "8 CPU1_cpu_cpu_nios2_oci_td_mode " "Found entity 8: CPU1_cpu_cpu_nios2_oci_td_mode" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523571 ""} { "Info" "ISGN_ENTITY_NAME" "9 CPU1_cpu_cpu_nios2_oci_dtrace " "Found entity 9: CPU1_cpu_cpu_nios2_oci_dtrace" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523571 ""} { "Info" "ISGN_ENTITY_NAME" "10 CPU1_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: CPU1_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523571 ""} { "Info" "ISGN_ENTITY_NAME" "11 CPU1_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: CPU1_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523571 ""} { "Info" "ISGN_ENTITY_NAME" "12 CPU1_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: CPU1_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523571 ""} { "Info" "ISGN_ENTITY_NAME" "13 CPU1_cpu_cpu_nios2_oci_fifo " "Found entity 13: CPU1_cpu_cpu_nios2_oci_fifo" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523571 ""} { "Info" "ISGN_ENTITY_NAME" "14 CPU1_cpu_cpu_nios2_oci_pib " "Found entity 14: CPU1_cpu_cpu_nios2_oci_pib" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523571 ""} { "Info" "ISGN_ENTITY_NAME" "15 CPU1_cpu_cpu_nios2_oci_im " "Found entity 15: CPU1_cpu_cpu_nios2_oci_im" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523571 ""} { "Info" "ISGN_ENTITY_NAME" "16 CPU1_cpu_cpu_nios2_performance_monitors " "Found entity 16: CPU1_cpu_cpu_nios2_performance_monitors" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523571 ""} { "Info" "ISGN_ENTITY_NAME" "17 CPU1_cpu_cpu_nios2_avalon_reg " "Found entity 17: CPU1_cpu_cpu_nios2_avalon_reg" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523571 ""} { "Info" "ISGN_ENTITY_NAME" "18 CPU1_cpu_cpu_ociram_sp_ram_module " "Found entity 18: CPU1_cpu_cpu_ociram_sp_ram_module" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523571 ""} { "Info" "ISGN_ENTITY_NAME" "19 CPU1_cpu_cpu_nios2_ocimem " "Found entity 19: CPU1_cpu_cpu_nios2_ocimem" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523571 ""} { "Info" "ISGN_ENTITY_NAME" "20 CPU1_cpu_cpu_nios2_oci " "Found entity 20: CPU1_cpu_cpu_nios2_oci" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523571 ""} { "Info" "ISGN_ENTITY_NAME" "21 CPU1_cpu_cpu " "Found entity 21: CPU1_cpu_cpu" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_cpu_cpu_debug_slave_sysclk " "Found entity 1: CPU1_cpu_cpu_debug_slave_sysclk" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_cpu_cpu_debug_slave_tck " "Found entity 1: CPU1_cpu_cpu_debug_slave_tck" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_cpu_cpu_debug_slave_wrapper " "Found entity 1: CPU1_cpu_cpu_debug_slave_wrapper" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_cpu_cpu_test_bench " "Found entity 1: CPU1_cpu_cpu_test_bench" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu_test_bench.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117523643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523643 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/reloj.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/reloj.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/reloj.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/reloj.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/reloj.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/reloj.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523649 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_avalon_sc_fifo.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523655 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_avalon_st_pipeline_base.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523660 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_arbitrator.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523665 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_burst_uncompressor.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523673 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_master_agent.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523678 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_master_translator.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523684 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_reorder_memory.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523689 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_slave_agent.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523694 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_slave_translator.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523702 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_traffic_limiter.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523707 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_reset_controller.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523711 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_reset_synchronizer.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523717 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_irq_mapper.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_irq_mapper.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523722 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_jtag_uart_0.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_jtag_uart_0.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_jtag_uart_0.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_jtag_uart_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523727 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523734 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523740 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523745 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_demux.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523752 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523758 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_mux.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523764 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523771 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_router.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523776 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_router_001.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523784 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_router_002.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523790 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_router_003.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523797 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_demux.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523804 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523811 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_mux.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523821 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523827 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_nios2_qsys_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_nios2_qsys_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523884 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523889 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523895 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523900 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_mult_cell.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_mult_cell.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_mult_cell.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_mult_cell.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_nios2_qsys_0_mult_cell.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_nios2_qsys_0_mult_cell.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523906 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_oci_test_bench.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_oci_test_bench.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_oci_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_oci_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_nios2_qsys_0_oci_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_nios2_qsys_0_oci_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523913 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_test_bench.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_test_bench.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_nios2_qsys_0_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_nios2_qsys_0_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523918 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_onchip_memory2_0.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_onchip_memory2_0.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_onchip_memory2_0.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_onchip_memory2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_onchip_memory2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_onchip_memory2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523925 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_pio_0.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_pio_0.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_pio_0.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_pio_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_pio_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_pio_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523931 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_timer_0.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_timer_0.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_timer_0.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_timer_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724117523938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_timer_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_timer_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117523939 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "reloj_nios2_qsys_0.v(2138) " "Verilog HDL or VHDL warning at reloj_nios2_qsys_0.v(2138): conditional expression evaluates to a constant" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 2138 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1724117523960 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "reloj_nios2_qsys_0.v(2140) " "Verilog HDL or VHDL warning at reloj_nios2_qsys_0.v(2140): conditional expression evaluates to a constant" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 2140 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1724117523960 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "reloj_nios2_qsys_0.v(2298) " "Verilog HDL or VHDL warning at reloj_nios2_qsys_0.v(2298): conditional expression evaluates to a constant" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 2298 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1724117523961 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "reloj_nios2_qsys_0.v(3128) " "Verilog HDL or VHDL warning at reloj_nios2_qsys_0.v(3128): conditional expression evaluates to a constant" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 3128 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1724117523964 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU1_inst " "Elaborating entity \"CPU1_inst\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724117524789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1 CPU1:u0 " "Elaborating entity \"CPU1\" for hierarchy \"CPU1:u0\"" {  } { { "NIOS/CPU1_inst.v" "u0" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/CPU1_inst.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117524819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu CPU1:u0\|CPU1_cpu:cpu " "Elaborating entity \"CPU1_cpu\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\"" {  } { { "NIOS/synthesis/CPU1.v" "cpu" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/CPU1.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117524868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu " "Elaborating entity \"CPU1_cpu_cpu\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu.v" "cpu" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117524909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_test_bench CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_test_bench:the_CPU1_cpu_cpu_test_bench " "Elaborating entity \"CPU1_cpu_cpu_test_bench\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_test_bench:the_CPU1_cpu_cpu_test_bench\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_test_bench" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117525028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_register_bank_a_module CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_register_bank_a_module:CPU1_cpu_cpu_register_bank_a " "Elaborating entity \"CPU1_cpu_cpu_register_bank_a_module\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_register_bank_a_module:CPU1_cpu_cpu_register_bank_a\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "CPU1_cpu_cpu_register_bank_a" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117525082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_register_bank_a_module:CPU1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_register_bank_a_module:CPU1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117525307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_register_bank_a_module:CPU1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_register_bank_a_module:CPU1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117525334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_register_bank_a_module:CPU1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_register_bank_a_module:CPU1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117525334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117525334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117525334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117525334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117525334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117525334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117525334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117525334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117525334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117525334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117525334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117525334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117525334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117525334 ""}  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724117525334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117525453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117525453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_register_bank_a_module:CPU1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_register_bank_a_module:CPU1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117525472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_register_bank_b_module CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_register_bank_b_module:CPU1_cpu_cpu_register_bank_b " "Elaborating entity \"CPU1_cpu_cpu_register_bank_b_module\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_register_bank_b_module:CPU1_cpu_cpu_register_bank_b\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "CPU1_cpu_cpu_register_bank_b" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117525557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_oci CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci " "Elaborating entity \"CPU1_cpu_cpu_nios2_oci\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_nios2_oci" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117525685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_oci_debug CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_debug:the_CPU1_cpu_cpu_nios2_oci_debug " "Elaborating entity \"CPU1_cpu_cpu_nios2_oci_debug\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_debug:the_CPU1_cpu_cpu_nios2_oci_debug\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_nios2_oci_debug" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117525737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_debug:the_CPU1_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_debug:the_CPU1_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117525881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_debug:the_CPU1_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_debug:the_CPU1_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117525894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_debug:the_CPU1_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_debug:the_CPU1_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117525896 ""}  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724117525896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_oci_break CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_break:the_CPU1_cpu_cpu_nios2_oci_break " "Elaborating entity \"CPU1_cpu_cpu_nios2_oci_break\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_break:the_CPU1_cpu_cpu_nios2_oci_break\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_nios2_oci_break" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117525927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_oci_xbrk CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_xbrk:the_CPU1_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"CPU1_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_xbrk:the_CPU1_cpu_cpu_nios2_oci_xbrk\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117526001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_oci_dbrk CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_dbrk:the_CPU1_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"CPU1_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_dbrk:the_CPU1_cpu_cpu_nios2_oci_dbrk\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117526048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_oci_itrace CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_itrace:the_CPU1_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"CPU1_cpu_cpu_nios2_oci_itrace\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_itrace:the_CPU1_cpu_cpu_nios2_oci_itrace\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117526091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_oci_dtrace CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_dtrace:the_CPU1_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"CPU1_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_dtrace:the_CPU1_cpu_cpu_nios2_oci_dtrace\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117526135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_oci_td_mode CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_dtrace:the_CPU1_cpu_cpu_nios2_oci_dtrace\|CPU1_cpu_cpu_nios2_oci_td_mode:CPU1_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"CPU1_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_dtrace:the_CPU1_cpu_cpu_nios2_oci_dtrace\|CPU1_cpu_cpu_nios2_oci_td_mode:CPU1_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "CPU1_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117526211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_oci_fifo CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_fifo:the_CPU1_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"CPU1_cpu_cpu_nios2_oci_fifo\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_fifo:the_CPU1_cpu_cpu_nios2_oci_fifo\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117526258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_oci_compute_input_tm_cnt CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_fifo:the_CPU1_cpu_cpu_nios2_oci_fifo\|CPU1_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_CPU1_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"CPU1_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_fifo:the_CPU1_cpu_cpu_nios2_oci_fifo\|CPU1_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_CPU1_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117526314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_oci_fifo_wrptr_inc CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_fifo:the_CPU1_cpu_cpu_nios2_oci_fifo\|CPU1_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_CPU1_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"CPU1_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_fifo:the_CPU1_cpu_cpu_nios2_oci_fifo\|CPU1_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_CPU1_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117526358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_oci_fifo_cnt_inc CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_fifo:the_CPU1_cpu_cpu_nios2_oci_fifo\|CPU1_cpu_cpu_nios2_oci_fifo_cnt_inc:the_CPU1_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"CPU1_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_fifo:the_CPU1_cpu_cpu_nios2_oci_fifo\|CPU1_cpu_cpu_nios2_oci_fifo_cnt_inc:the_CPU1_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117526402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_oci_pib CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_pib:the_CPU1_cpu_cpu_nios2_oci_pib " "Elaborating entity \"CPU1_cpu_cpu_nios2_oci_pib\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_pib:the_CPU1_cpu_cpu_nios2_oci_pib\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_nios2_oci_pib" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117526454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_oci_im CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_im:the_CPU1_cpu_cpu_nios2_oci_im " "Elaborating entity \"CPU1_cpu_cpu_nios2_oci_im\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_im:the_CPU1_cpu_cpu_nios2_oci_im\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_nios2_oci_im" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117526494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_avalon_reg CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_avalon_reg:the_CPU1_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"CPU1_cpu_cpu_nios2_avalon_reg\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_avalon_reg:the_CPU1_cpu_cpu_nios2_avalon_reg\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117526540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_ocimem CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_ocimem:the_CPU1_cpu_cpu_nios2_ocimem " "Elaborating entity \"CPU1_cpu_cpu_nios2_ocimem\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_ocimem:the_CPU1_cpu_cpu_nios2_ocimem\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_nios2_ocimem" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117526585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_ociram_sp_ram_module CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_ocimem:the_CPU1_cpu_cpu_nios2_ocimem\|CPU1_cpu_cpu_ociram_sp_ram_module:CPU1_cpu_cpu_ociram_sp_ram " "Elaborating entity \"CPU1_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_ocimem:the_CPU1_cpu_cpu_nios2_ocimem\|CPU1_cpu_cpu_ociram_sp_ram_module:CPU1_cpu_cpu_ociram_sp_ram\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "CPU1_cpu_cpu_ociram_sp_ram" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117526634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_ocimem:the_CPU1_cpu_cpu_nios2_ocimem\|CPU1_cpu_cpu_ociram_sp_ram_module:CPU1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_ocimem:the_CPU1_cpu_cpu_nios2_ocimem\|CPU1_cpu_cpu_ociram_sp_ram_module:CPU1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117526696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_ocimem:the_CPU1_cpu_cpu_nios2_ocimem\|CPU1_cpu_cpu_ociram_sp_ram_module:CPU1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_ocimem:the_CPU1_cpu_cpu_nios2_ocimem\|CPU1_cpu_cpu_ociram_sp_ram_module:CPU1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117526718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_ocimem:the_CPU1_cpu_cpu_nios2_ocimem\|CPU1_cpu_cpu_ociram_sp_ram_module:CPU1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_ocimem:the_CPU1_cpu_cpu_nios2_ocimem\|CPU1_cpu_cpu_ociram_sp_ram_module:CPU1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117526718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117526718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117526718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117526718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117526718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117526718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117526718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117526718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117526718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117526718 ""}  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724117526718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117526834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117526834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_ocimem:the_CPU1_cpu_cpu_nios2_ocimem\|CPU1_cpu_cpu_ociram_sp_ram_module:CPU1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_ocimem:the_CPU1_cpu_cpu_nios2_ocimem\|CPU1_cpu_cpu_ociram_sp_ram_module:CPU1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117526852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_debug_slave_wrapper CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"CPU1_cpu_cpu_debug_slave_wrapper\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117526955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_debug_slave_tck CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|CPU1_cpu_cpu_debug_slave_tck:the_CPU1_cpu_cpu_debug_slave_tck " "Elaborating entity \"CPU1_cpu_cpu_debug_slave_tck\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|CPU1_cpu_cpu_debug_slave_tck:the_CPU1_cpu_cpu_debug_slave_tck\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v" "the_CPU1_cpu_cpu_debug_slave_tck" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117526993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_debug_slave_sysclk CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|CPU1_cpu_cpu_debug_slave_sysclk:the_CPU1_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"CPU1_cpu_cpu_debug_slave_sysclk\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|CPU1_cpu_cpu_debug_slave_sysclk:the_CPU1_cpu_cpu_debug_slave_sysclk\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v" "the_CPU1_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117527120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v" "CPU1_cpu_cpu_debug_slave_phy" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117527344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117527361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117527361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117527361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117527361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117527361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117527361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117527361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117527361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117527361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117527361 ""}  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724117527361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117527387 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117527408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117528340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117528563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_jtag_uart_0 CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"CPU1_jtag_uart_0\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\"" {  } { { "NIOS/synthesis/CPU1.v" "jtag_uart_0" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/CPU1.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117528688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_jtag_uart_0_scfifo_w CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w " "Elaborating entity \"CPU1_jtag_uart_0_scfifo_w\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\"" {  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "the_CPU1_jtag_uart_0_scfifo_w" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117528733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "wfifo" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117529110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117529126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117529126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117529126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117529126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117529126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117529126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117529126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117529126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117529126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117529126 ""}  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724117529126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117529229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117529229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117529248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117529325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117529325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117529347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117529427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117529427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117529460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117529575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117529575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117529619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117529732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117529732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117529765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117529877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117529877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117529913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_jtag_uart_0_scfifo_r CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_r:the_CPU1_jtag_uart_0_scfifo_r " "Elaborating entity \"CPU1_jtag_uart_0_scfifo_r\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_r:the_CPU1_jtag_uart_0_scfifo_r\"" {  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "the_CPU1_jtag_uart_0_scfifo_r" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117530033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "CPU1_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117530730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117530767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117530767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117530767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117530767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117530767 ""}  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724117530767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117530829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117530878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_leds CPU1:u0\|CPU1_leds:leds " "Elaborating entity \"CPU1_leds\" for hierarchy \"CPU1:u0\|CPU1_leds:leds\"" {  } { { "NIOS/synthesis/CPU1.v" "leds" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/CPU1.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117530949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_memory CPU1:u0\|CPU1_memory:memory " "Elaborating entity \"CPU1_memory\" for hierarchy \"CPU1:u0\|CPU1_memory:memory\"" {  } { { "NIOS/synthesis/CPU1.v" "memory" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/CPU1.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117530993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU1:u0\|CPU1_memory:memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU1:u0\|CPU1_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "NIOS/synthesis/submodules/CPU1_memory.v" "the_altsyncram" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117531082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU1:u0\|CPU1_memory:memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "NIOS/synthesis/submodules/CPU1_memory.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117531109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU1:u0\|CPU1_memory:memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU1:u0\|CPU1_memory:memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117531109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CPU1_memory.hex " "Parameter \"init_file\" = \"CPU1_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117531109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117531109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117531109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117531109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117531109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117531109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117531109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117531109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117531109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117531109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117531109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724117531109 ""}  } { { "NIOS/synthesis/submodules/CPU1_memory.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724117531109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e2m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e2m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e2m1 " "Found entity 1: altsyncram_e2m1" {  } { { "db/altsyncram_e2m1.tdf" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/altsyncram_e2m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117531242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117531242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e2m1 CPU1:u0\|CPU1_memory:memory\|altsyncram:the_altsyncram\|altsyncram_e2m1:auto_generated " "Elaborating entity \"altsyncram_e2m1\" for hierarchy \"CPU1:u0\|CPU1_memory:memory\|altsyncram:the_altsyncram\|altsyncram_e2m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117531262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0 CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"CPU1_mm_interconnect_0\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\"" {  } { { "NIOS/synthesis/CPU1.v" "mm_interconnect_0" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/CPU1.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117531925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117532070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117532126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117532179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117532236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "memory_s1_translator" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117532294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "leds_s1_translator" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117532344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117532433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117532485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117532535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117532660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 1035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117532722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_router CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router:router " "Elaborating entity \"CPU1_mm_interconnect_0_router\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router:router\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "router" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 1426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117532999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_router_default_decode CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router:router\|CPU1_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"CPU1_mm_interconnect_0_router_default_decode\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router:router\|CPU1_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117533041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_router_001 CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"CPU1_mm_interconnect_0_router_001\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_001:router_001\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "router_001" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 1442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117533088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_router_001_default_decode CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_001:router_001\|CPU1_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"CPU1_mm_interconnect_0_router_001_default_decode\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_001:router_001\|CPU1_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117533132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_router_002 CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"CPU1_mm_interconnect_0_router_002\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_002:router_002\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "router_002" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 1458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117533178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_router_002_default_decode CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_002:router_002\|CPU1_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"CPU1_mm_interconnect_0_router_002_default_decode\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_002:router_002\|CPU1_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117533214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_router_005 CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"CPU1_mm_interconnect_0_router_005\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_005:router_005\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "router_005" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 1506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117533342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_router_005_default_decode CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_005:router_005\|CPU1_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"CPU1_mm_interconnect_0_router_005_default_decode\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_005:router_005\|CPU1_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117533385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_cmd_demux CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"CPU1_mm_interconnect_0_cmd_demux\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 1541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117533433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_cmd_demux_001 CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"CPU1_mm_interconnect_0_cmd_demux_001\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 1570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117533483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_cmd_mux CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"CPU1_mm_interconnect_0_cmd_mux\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117533530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117533573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117533610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_cmd_mux_003 CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"CPU1_mm_interconnect_0_cmd_mux_003\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 1656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117533792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_rsp_demux CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"CPU1_mm_interconnect_0_rsp_demux\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117533838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_rsp_demux_003 CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"CPU1_mm_interconnect_0_rsp_demux_003\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117533914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_rsp_mux CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"CPU1_mm_interconnect_0_rsp_mux\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 1777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117533954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117534000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117534037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_rsp_mux_001 CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"CPU1_mm_interconnect_0_rsp_mux_001\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 1806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117534093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117534141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117534175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_avalon_st_adapter CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"CPU1_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 1835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117534287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117534320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_irq_mapper CPU1:u0\|CPU1_irq_mapper:irq_mapper " "Elaborating entity \"CPU1_irq_mapper\" for hierarchy \"CPU1:u0\|CPU1_irq_mapper:irq_mapper\"" {  } { { "NIOS/synthesis/CPU1.v" "irq_mapper" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/CPU1.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117534488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller CPU1:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"CPU1:u0\|altera_reset_controller:rst_controller\"" {  } { { "NIOS/synthesis/CPU1.v" "rst_controller" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/CPU1.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117534528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer CPU1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"CPU1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NIOS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117534568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer CPU1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"CPU1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NIOS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117534612 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1724117535446 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.08.19.19:32:19 Progress: Loading sldfdbfbfa7/alt_sld_fab_wrapper_hw.tcl " "2024.08.19.19:32:19 Progress: Loading sldfdbfbfa7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117539738 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117542237 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117542402 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117545730 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117545893 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117546049 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117546212 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117546227 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117546232 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1724117546924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldfdbfbfa7/alt_sld_fab.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/sldfdbfbfa7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117547280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117547280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117547407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117547407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117547439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117547439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117547541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117547541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117547648 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117547648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117547648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724117547755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117547755 ""}
{ "Warning" "WSGN_USE_OPENCORE" "" "Intel FPGA IP Evaluation Mode (Simulation-Only) feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Some cores in this design do not support the Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" does not support the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12192 "\"%1!s!\" does not support the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1724117551316 ""}  } {  } 0 12191 "Some cores in this design do not support the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1724117551316 ""}  } {  } 0 12189 "Intel FPGA IP Evaluation Mode (Simulation-Only) feature is turned on for all cores in the design" 0 0 "Analysis & Synthesis" 0 -1 1724117551316 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1724117551356 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117552360 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1724117553118 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117553381 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_traffic_limiter 34 " "Ignored 34 assignments for entity \"altera_merlin_traffic_limiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724117553592 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj 21 " "Ignored 21 assignments for entity \"reloj\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724117553592 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_irq_mapper 13 " "Ignored 13 assignments for entity \"reloj_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724117553592 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_jtag_uart_0 24 " "Ignored 24 assignments for entity \"reloj_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724117553592 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"reloj_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724117553592 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"reloj_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724117553592 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724117553592 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"reloj_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724117553592 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"reloj_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724117553592 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"reloj_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724117553592 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"reloj_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724117553592 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"reloj_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724117553592 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"reloj_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724117553592 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"reloj_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724117553592 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"reloj_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724117553592 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"reloj_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724117553592 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"reloj_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724117553592 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"reloj_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724117553592 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"reloj_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724117553592 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_nios2_qsys_0 117 " "Ignored 117 assignments for entity \"reloj_nios2_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724117553592 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"reloj_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724117553592 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_pio_0 22 " "Ignored 22 assignments for entity \"reloj_pio_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724117553593 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_timer_0 26 " "Ignored 26 assignments for entity \"reloj_timer_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724117553593 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/output_files/CPU3.map.smsg " "Generated suppressed messages file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/output_files/CPU3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117554125 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724117557819 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724117557819 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1637 " "Implemented 1637 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724117558344 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724117558344 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1484 " "Implemented 1484 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724117558344 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1724117558344 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724117558344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5050 " "Peak virtual memory: 5050 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724117558414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 19 19:32:38 2024 " "Processing ended: Mon Aug 19 19:32:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724117558414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724117558414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724117558414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724117558414 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1724117560769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724117560787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 19 19:32:39 2024 " "Processing started: Mon Aug 19 19:32:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724117560787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1724117560787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU3 -c CPU3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU3 -c CPU3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1724117560787 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1724117561073 ""}
{ "Info" "0" "" "Project  = CPU3" {  } {  } 0 0 "Project  = CPU3" 0 0 "Fitter" 0 0 1724117561074 ""}
{ "Info" "0" "" "Revision = CPU3" {  } {  } 0 0 "Revision = CPU3" 0 0 "Fitter" 0 0 1724117561074 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1724117561314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1724117561315 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU3 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"CPU3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1724117561338 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1724117561400 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1724117561400 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1724117561782 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1724117561862 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1724117562518 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1724117562559 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1724117571729 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 940 global CLKCTRL_G6 " "clk~inputCLKENA0 with 940 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1724117571816 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1724117571816 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724117571817 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1724117571852 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1724117571855 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1724117571859 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1724117571864 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1724117571865 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1724117571867 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1724117573239 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1724117573239 ""}
{ "Info" "ISTA_SDC_FOUND" "reloj/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'reloj/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1724117573254 ""}
{ "Info" "ISTA_SDC_FOUND" "reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc " "Reading SDC File: 'reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1724117573259 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "reloj_nios2_qsys_0.sdc 46 *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_nios2_oci_break:the_reloj_nios2_qsys_0_nios2_oci_break\|break_readreg* keeper " "Ignored filter at reloj_nios2_qsys_0.sdc(46): *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_nios2_oci_break:the_reloj_nios2_qsys_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1724117573261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "reloj_nios2_qsys_0.sdc 46 *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_jtag_debug_module_wrapper:the_reloj_nios2_qsys_0_jtag_debug_module_wrapper\|reloj_nios2_qsys_0_jtag_debug_module_tck:the_reloj_nios2_qsys_0_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at reloj_nios2_qsys_0.sdc(46): *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_jtag_debug_module_wrapper:the_reloj_nios2_qsys_0_jtag_debug_module_wrapper\|reloj_nios2_qsys_0_jtag_debug_module_tck:the_reloj_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1724117573262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr*\] " "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr*\]" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117573262 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1724117573262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1724117573262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "reloj_nios2_qsys_0.sdc 47 *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_nios2_oci_debug:the_reloj_nios2_qsys_0_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at reloj_nios2_qsys_0.sdc(47): *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_nios2_oci_debug:the_reloj_nios2_qsys_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1724117573264 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "reloj_nios2_qsys_0.sdc 47 *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_jtag_debug_module_wrapper:the_reloj_nios2_qsys_0_jtag_debug_module_wrapper\|reloj_nios2_qsys_0_jtag_debug_module_tck:the_reloj_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at reloj_nios2_qsys_0.sdc(47): *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_jtag_debug_module_wrapper:the_reloj_nios2_qsys_0_jtag_debug_module_wrapper\|reloj_nios2_qsys_0_jtag_debug_module_tck:the_reloj_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1724117573264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr\[33\]\]" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117573264 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1724117573264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1724117573264 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "reloj_nios2_qsys_0.sdc 48 *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_nios2_oci_debug:the_reloj_nios2_qsys_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at reloj_nios2_qsys_0.sdc(48): *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_nios2_oci_debug:the_reloj_nios2_qsys_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1724117573265 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "reloj_nios2_qsys_0.sdc 48 *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_jtag_debug_module_wrapper:the_reloj_nios2_qsys_0_jtag_debug_module_wrapper\|reloj_nios2_qsys_0_jtag_debug_module_tck:the_reloj_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at reloj_nios2_qsys_0.sdc(48): *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_jtag_debug_module_wrapper:the_reloj_nios2_qsys_0_jtag_debug_module_wrapper\|reloj_nios2_qsys_0_jtag_debug_module_tck:the_reloj_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1724117573265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr\[0\]\]" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117573266 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1724117573266 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1724117573266 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "reloj_nios2_qsys_0.sdc 49 *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_nios2_oci_debug:the_reloj_nios2_qsys_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at reloj_nios2_qsys_0.sdc(49): *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_nios2_oci_debug:the_reloj_nios2_qsys_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1724117573266 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "reloj_nios2_qsys_0.sdc 49 *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_jtag_debug_module_wrapper:the_reloj_nios2_qsys_0_jtag_debug_module_wrapper\|reloj_nios2_qsys_0_jtag_debug_module_tck:the_reloj_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at reloj_nios2_qsys_0.sdc(49): *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_jtag_debug_module_wrapper:the_reloj_nios2_qsys_0_jtag_debug_module_wrapper\|reloj_nios2_qsys_0_jtag_debug_module_tck:the_reloj_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1724117573266 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr\[34\]\]" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117573266 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1724117573266 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1724117573267 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "reloj_nios2_qsys_0.sdc 50 *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_nios2_ocimem:the_reloj_nios2_qsys_0_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at reloj_nios2_qsys_0.sdc(50): *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_nios2_ocimem:the_reloj_nios2_qsys_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1724117573267 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr*\] " "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr*\]" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117573267 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1724117573267 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1724117573268 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "reloj_nios2_qsys_0.sdc 51 *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_jtag_debug_module_wrapper:the_reloj_nios2_qsys_0_jtag_debug_module_wrapper\|reloj_nios2_qsys_0_jtag_debug_module_tck:the_reloj_nios2_qsys_0_jtag_debug_module_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at reloj_nios2_qsys_0.sdc(51): *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_jtag_debug_module_wrapper:the_reloj_nios2_qsys_0_jtag_debug_module_wrapper\|reloj_nios2_qsys_0_jtag_debug_module_tck:the_reloj_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1724117573269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "reloj_nios2_qsys_0.sdc 51 *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_jtag_debug_module_wrapper:the_reloj_nios2_qsys_0_jtag_debug_module_wrapper\|reloj_nios2_qsys_0_jtag_debug_module_sysclk:the_reloj_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at reloj_nios2_qsys_0.sdc(51): *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_jtag_debug_module_wrapper:the_reloj_nios2_qsys_0_jtag_debug_module_wrapper\|reloj_nios2_qsys_0_jtag_debug_module_sysclk:the_reloj_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1724117573270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$reloj_nios2_qsys_0_jtag_sr*    -to *\$reloj_nios2_qsys_0_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$reloj_nios2_qsys_0_jtag_sr*    -to *\$reloj_nios2_qsys_0_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117573270 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1724117573270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1724117573270 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "reloj_nios2_qsys_0.sdc 52 *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_jtag_debug_module_wrapper:the_reloj_nios2_qsys_0_jtag_debug_module_wrapper\|reloj_nios2_qsys_0_jtag_debug_module_sysclk:the_reloj_nios2_qsys_0_jtag_debug_module_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at reloj_nios2_qsys_0.sdc(52): *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_jtag_debug_module_wrapper:the_reloj_nios2_qsys_0_jtag_debug_module_wrapper\|reloj_nios2_qsys_0_jtag_debug_module_sysclk:the_reloj_nios2_qsys_0_jtag_debug_module_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1724117573271 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$reloj_nios2_qsys_0_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$reloj_nios2_qsys_0_jtag_sysclk_path\|ir*" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117573272 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1724117573272 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "reloj_nios2_qsys_0.sdc 53 *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_nios2_oci_debug:the_reloj_nios2_qsys_0_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at reloj_nios2_qsys_0.sdc(53): *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_nios2_oci_debug:the_reloj_nios2_qsys_0_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1724117573273 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$reloj_nios2_qsys_0_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$reloj_nios2_qsys_0_oci_debug_path\|monitor_go" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117573273 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1724117573273 ""}
{ "Info" "ISTA_SDC_FOUND" "NIOS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NIOS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1724117573274 ""}
{ "Info" "ISTA_SDC_FOUND" "NIOS/synthesis/submodules/CPU1_cpu_cpu.sdc " "Reading SDC File: 'NIOS/synthesis/submodules/CPU1_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1724117573278 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1724117573282 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc " "Reading SDC File: 'c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1724117573284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr*\] " "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr*\]" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117573287 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1724117573287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1724117573287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr\[33\]\]" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117573287 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1724117573287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1724117573287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr\[0\]\]" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117573287 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1724117573287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1724117573289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr\[34\]\]" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117573289 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1724117573289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1724117573289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr*\] " "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr*\]" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117573290 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1724117573290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1724117573290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$reloj_nios2_qsys_0_jtag_sr*    -to *\$reloj_nios2_qsys_0_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$reloj_nios2_qsys_0_jtag_sr*    -to *\$reloj_nios2_qsys_0_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117573290 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1724117573290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1724117573290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$reloj_nios2_qsys_0_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$reloj_nios2_qsys_0_jtag_sysclk_path\|ir*" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117573291 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1724117573291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$reloj_nios2_qsys_0_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$reloj_nios2_qsys_0_oci_debug_path\|monitor_go" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117573291 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1724117573291 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|W_alu_result\[4\] clk " "Register CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|W_alu_result\[4\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1724117573298 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1724117573298 "|CPU1_inst|clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1724117573325 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1724117573325 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1724117573329 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1724117573329 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1724117573329 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1724117573329 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1724117573329 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1724117573443 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1724117573447 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1724117573447 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724117573694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1724117578637 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1724117579075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:40 " "Fitter placement preparation operations ending: elapsed time is 00:00:40" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724117618856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1724117658278 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1724117660456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724117660457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1724117661720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1724117665225 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1724117665225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1724117670348 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1724117670348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724117670354 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.65 " "Total time spent on timing analysis during the Fitter is 1.65 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1724117673479 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1724117673528 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1724117674032 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1724117674033 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1724117674502 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724117678489 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/output_files/CPU3.fit.smsg " "Generated suppressed messages file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/output_files/CPU3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1724117678927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 45 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8001 " "Peak virtual memory: 8001 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724117680763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 19 19:34:40 2024 " "Processing ended: Mon Aug 19 19:34:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724117680763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:01 " "Elapsed time: 00:02:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724117680763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:22 " "Total CPU time (on all processors): 00:02:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724117680763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1724117680763 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1724117682429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724117682440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 19 19:34:42 2024 " "Processing started: Mon Aug 19 19:34:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724117682440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1724117682440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU3 -c CPU3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU3 -c CPU3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1724117682440 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1724117683504 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1724117689824 ""}
{ "Warning" "WASM_SLD_EMBEDDED_FILE_ERROR" "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/CPU1.sopcinfo " "The file, C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/CPU1.sopcinfo, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." {  } {  } 0 12914 "The file, %1!s!, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." 0 0 "Assembler" 0 -1 1724117689975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724117690385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 19 19:34:50 2024 " "Processing ended: Mon Aug 19 19:34:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724117690385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724117690385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724117690385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1724117690385 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1724117691050 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1724117691937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724117691949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 19 19:34:51 2024 " "Processing started: Mon Aug 19 19:34:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724117691949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1724117691949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU3 -c CPU3 " "Command: quartus_sta CPU3 -c CPU3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1724117691949 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1724117692173 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_traffic_limiter 34 " "Ignored 34 assignments for entity \"altera_merlin_traffic_limiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1724117694313 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj 19 " "Ignored 19 assignments for entity \"reloj\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1724117694313 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_irq_mapper 13 " "Ignored 13 assignments for entity \"reloj_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1724117694313 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_jtag_uart_0 24 " "Ignored 24 assignments for entity \"reloj_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1724117694313 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"reloj_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1724117694313 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"reloj_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1724117694313 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1724117694313 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"reloj_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1724117694313 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"reloj_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1724117694313 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"reloj_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1724117694313 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"reloj_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1724117694313 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"reloj_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1724117694313 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"reloj_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1724117694313 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"reloj_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1724117694313 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"reloj_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1724117694313 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"reloj_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1724117694313 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"reloj_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1724117694313 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"reloj_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1724117694313 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"reloj_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1724117694313 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_nios2_qsys_0 117 " "Ignored 117 assignments for entity \"reloj_nios2_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1724117694314 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"reloj_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1724117694314 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_pio_0 22 " "Ignored 22 assignments for entity \"reloj_pio_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1724117694314 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_timer_0 26 " "Ignored 26 assignments for entity \"reloj_timer_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1724117694314 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1724117694697 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1724117694697 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724117694744 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724117694744 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1724117695261 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1724117695261 ""}
{ "Info" "ISTA_SDC_FOUND" "reloj/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'reloj/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1724117695274 ""}
{ "Info" "ISTA_SDC_FOUND" "reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc " "Reading SDC File: 'reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1724117695286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "reloj_nios2_qsys_0.sdc 46 *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_nios2_oci_break:the_reloj_nios2_qsys_0_nios2_oci_break\|break_readreg* keeper " "Ignored filter at reloj_nios2_qsys_0.sdc(46): *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_nios2_oci_break:the_reloj_nios2_qsys_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695288 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "reloj_nios2_qsys_0.sdc 46 *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_jtag_debug_module_wrapper:the_reloj_nios2_qsys_0_jtag_debug_module_wrapper\|reloj_nios2_qsys_0_jtag_debug_module_tck:the_reloj_nios2_qsys_0_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at reloj_nios2_qsys_0.sdc(46): *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_jtag_debug_module_wrapper:the_reloj_nios2_qsys_0_jtag_debug_module_wrapper\|reloj_nios2_qsys_0_jtag_debug_module_tck:the_reloj_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr*\] " "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr*\]" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117695290 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695290 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "reloj_nios2_qsys_0.sdc 47 *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_nios2_oci_debug:the_reloj_nios2_qsys_0_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at reloj_nios2_qsys_0.sdc(47): *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_nios2_oci_debug:the_reloj_nios2_qsys_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695290 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "reloj_nios2_qsys_0.sdc 47 *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_jtag_debug_module_wrapper:the_reloj_nios2_qsys_0_jtag_debug_module_wrapper\|reloj_nios2_qsys_0_jtag_debug_module_tck:the_reloj_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at reloj_nios2_qsys_0.sdc(47): *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_jtag_debug_module_wrapper:the_reloj_nios2_qsys_0_jtag_debug_module_wrapper\|reloj_nios2_qsys_0_jtag_debug_module_tck:the_reloj_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr\[33\]\]" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117695291 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "reloj_nios2_qsys_0.sdc 48 *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_nios2_oci_debug:the_reloj_nios2_qsys_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at reloj_nios2_qsys_0.sdc(48): *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_nios2_oci_debug:the_reloj_nios2_qsys_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "reloj_nios2_qsys_0.sdc 48 *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_jtag_debug_module_wrapper:the_reloj_nios2_qsys_0_jtag_debug_module_wrapper\|reloj_nios2_qsys_0_jtag_debug_module_tck:the_reloj_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at reloj_nios2_qsys_0.sdc(48): *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_jtag_debug_module_wrapper:the_reloj_nios2_qsys_0_jtag_debug_module_wrapper\|reloj_nios2_qsys_0_jtag_debug_module_tck:the_reloj_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr\[0\]\]" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117695292 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "reloj_nios2_qsys_0.sdc 49 *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_nios2_oci_debug:the_reloj_nios2_qsys_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at reloj_nios2_qsys_0.sdc(49): *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_nios2_oci_debug:the_reloj_nios2_qsys_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695293 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "reloj_nios2_qsys_0.sdc 49 *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_jtag_debug_module_wrapper:the_reloj_nios2_qsys_0_jtag_debug_module_wrapper\|reloj_nios2_qsys_0_jtag_debug_module_tck:the_reloj_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at reloj_nios2_qsys_0.sdc(49): *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_jtag_debug_module_wrapper:the_reloj_nios2_qsys_0_jtag_debug_module_wrapper\|reloj_nios2_qsys_0_jtag_debug_module_tck:the_reloj_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr\[34\]\]" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117695293 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "reloj_nios2_qsys_0.sdc 50 *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_nios2_ocimem:the_reloj_nios2_qsys_0_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at reloj_nios2_qsys_0.sdc(50): *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_nios2_ocimem:the_reloj_nios2_qsys_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr*\] " "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr*\]" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117695294 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "reloj_nios2_qsys_0.sdc 51 *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_jtag_debug_module_wrapper:the_reloj_nios2_qsys_0_jtag_debug_module_wrapper\|reloj_nios2_qsys_0_jtag_debug_module_tck:the_reloj_nios2_qsys_0_jtag_debug_module_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at reloj_nios2_qsys_0.sdc(51): *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_jtag_debug_module_wrapper:the_reloj_nios2_qsys_0_jtag_debug_module_wrapper\|reloj_nios2_qsys_0_jtag_debug_module_tck:the_reloj_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695295 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "reloj_nios2_qsys_0.sdc 51 *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_jtag_debug_module_wrapper:the_reloj_nios2_qsys_0_jtag_debug_module_wrapper\|reloj_nios2_qsys_0_jtag_debug_module_sysclk:the_reloj_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at reloj_nios2_qsys_0.sdc(51): *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_jtag_debug_module_wrapper:the_reloj_nios2_qsys_0_jtag_debug_module_wrapper\|reloj_nios2_qsys_0_jtag_debug_module_sysclk:the_reloj_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$reloj_nios2_qsys_0_jtag_sr*    -to *\$reloj_nios2_qsys_0_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$reloj_nios2_qsys_0_jtag_sr*    -to *\$reloj_nios2_qsys_0_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117695297 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695297 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695297 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "reloj_nios2_qsys_0.sdc 52 *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_jtag_debug_module_wrapper:the_reloj_nios2_qsys_0_jtag_debug_module_wrapper\|reloj_nios2_qsys_0_jtag_debug_module_sysclk:the_reloj_nios2_qsys_0_jtag_debug_module_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at reloj_nios2_qsys_0.sdc(52): *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_jtag_debug_module_wrapper:the_reloj_nios2_qsys_0_jtag_debug_module_wrapper\|reloj_nios2_qsys_0_jtag_debug_module_sysclk:the_reloj_nios2_qsys_0_jtag_debug_module_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695298 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$reloj_nios2_qsys_0_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$reloj_nios2_qsys_0_jtag_sysclk_path\|ir*" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117695298 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695298 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "reloj_nios2_qsys_0.sdc 53 *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_nios2_oci_debug:the_reloj_nios2_qsys_0_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at reloj_nios2_qsys_0.sdc(53): *reloj_nios2_qsys_0:*\|reloj_nios2_qsys_0_nios2_oci:the_reloj_nios2_qsys_0_nios2_oci\|reloj_nios2_qsys_0_nios2_oci_debug:the_reloj_nios2_qsys_0_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695300 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$reloj_nios2_qsys_0_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$reloj_nios2_qsys_0_oci_debug_path\|monitor_go" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117695300 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695300 ""}
{ "Info" "ISTA_SDC_FOUND" "NIOS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NIOS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1724117695307 ""}
{ "Info" "ISTA_SDC_FOUND" "NIOS/synthesis/submodules/CPU1_cpu_cpu.sdc " "Reading SDC File: 'NIOS/synthesis/submodules/CPU1_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1724117695316 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1724117695325 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc " "Reading SDC File: 'c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1724117695331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr*\] " "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr*\]" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117695333 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr\[33\]\]" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117695334 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr\[0\]\]" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117695335 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr\[34\]\]" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117695335 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr*\] " "set_false_path -from \[get_keepers *\$reloj_nios2_qsys_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$reloj_nios2_qsys_0_jtag_sr*\]" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117695335 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$reloj_nios2_qsys_0_jtag_sr*    -to *\$reloj_nios2_qsys_0_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$reloj_nios2_qsys_0_jtag_sr*    -to *\$reloj_nios2_qsys_0_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117695337 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$reloj_nios2_qsys_0_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$reloj_nios2_qsys_0_jtag_sysclk_path\|ir*" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117695338 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path reloj_nios2_qsys_0.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at reloj_nios2_qsys_0.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$reloj_nios2_qsys_0_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$reloj_nios2_qsys_0_oci_debug_path\|monitor_go" {  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724117695338 ""}  } { { "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/reloj_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1724117695338 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|W_alu_result\[4\] clk " "Register CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|W_alu_result\[4\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1724117695352 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1724117695352 "|CPU1_inst|clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1724117695362 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1724117695439 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1724117695442 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1724117695459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.919 " "Worst-case setup slack is 11.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117695496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117695496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.919               0.000 altera_reserved_tck  " "   11.919               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117695496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724117695496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.120 " "Worst-case hold slack is 0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117695504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117695504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 altera_reserved_tck  " "    0.120               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117695504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724117695504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.602 " "Worst-case recovery slack is 14.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117695513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117695513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.602               0.000 altera_reserved_tck  " "   14.602               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117695513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724117695513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.986 " "Worst-case removal slack is 0.986" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117695521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117695521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.986               0.000 altera_reserved_tck  " "    0.986               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117695521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724117695521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.814 " "Worst-case minimum pulse width slack is 15.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117695528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117695528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.814               0.000 altera_reserved_tck  " "   15.814               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117695528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724117695528 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117695547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117695547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117695547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117695547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117695547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 61.903 ns " "Worst Case Available Settling Time: 61.903 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117695547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117695547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117695547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117695547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117695547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117695547 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1724117695547 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1724117695557 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1724117695594 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1724117696726 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|W_alu_result\[4\] clk " "Register CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|W_alu_result\[4\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1724117696861 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1724117696861 "|CPU1_inst|clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1724117696931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.990 " "Worst-case setup slack is 11.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117696956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117696956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.990               0.000 altera_reserved_tck  " "   11.990               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117696956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724117696956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.108 " "Worst-case hold slack is 0.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117696965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117696965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 altera_reserved_tck  " "    0.108               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117696965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724117696965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.655 " "Worst-case recovery slack is 14.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117696972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117696972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.655               0.000 altera_reserved_tck  " "   14.655               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117696972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724117696972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.938 " "Worst-case removal slack is 0.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117696981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117696981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.938               0.000 altera_reserved_tck  " "    0.938               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117696981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724117696981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.816 " "Worst-case minimum pulse width slack is 15.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117696987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117696987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.816               0.000 altera_reserved_tck  " "   15.816               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117696987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724117696987 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117697005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117697005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117697005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117697005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117697005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.008 ns " "Worst Case Available Settling Time: 62.008 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117697005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117697005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117697005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117697005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117697005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117697005 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1724117697005 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1724117697013 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1724117697180 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1724117698170 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|W_alu_result\[4\] clk " "Register CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|W_alu_result\[4\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1724117698293 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1724117698293 "|CPU1_inst|clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1724117698367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.027 " "Worst-case setup slack is 14.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117698378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117698378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.027               0.000 altera_reserved_tck  " "   14.027               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117698378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724117698378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.028 " "Worst-case hold slack is 0.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117698388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117698388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 altera_reserved_tck  " "    0.028               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117698388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724117698388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.618 " "Worst-case recovery slack is 15.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117698394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117698394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.618               0.000 altera_reserved_tck  " "   15.618               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117698394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724117698394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.468 " "Worst-case removal slack is 0.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117698402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117698402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 altera_reserved_tck  " "    0.468               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117698402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724117698402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.784 " "Worst-case minimum pulse width slack is 15.784" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117698433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117698433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.784               0.000 altera_reserved_tck  " "   15.784               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117698433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724117698433 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117698448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117698448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117698448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117698448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117698448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.489 ns " "Worst Case Available Settling Time: 63.489 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117698448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117698448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117698448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117698448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117698448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117698448 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1724117698448 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1724117698456 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|W_alu_result\[4\] clk " "Register CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|W_alu_result\[4\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1724117698637 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1724117698637 "|CPU1_inst|clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1724117698721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.329 " "Worst-case setup slack is 14.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117698734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117698734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.329               0.000 altera_reserved_tck  " "   14.329               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117698734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724117698734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.016 " "Worst-case hold slack is 0.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117698745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117698745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 altera_reserved_tck  " "    0.016               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117698745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724117698745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.760 " "Worst-case recovery slack is 15.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117698753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117698753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.760               0.000 altera_reserved_tck  " "   15.760               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117698753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724117698753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.414 " "Worst-case removal slack is 0.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117698760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117698760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 altera_reserved_tck  " "    0.414               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117698760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724117698760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.801 " "Worst-case minimum pulse width slack is 15.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117698765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117698765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.801               0.000 altera_reserved_tck  " "   15.801               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724117698765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724117698765 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117698782 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117698782 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117698782 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117698782 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117698782 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.708 ns " "Worst Case Available Settling Time: 63.708 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117698782 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117698782 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117698782 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117698782 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117698782 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724117698782 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1724117698782 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1724117699870 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1724117699871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 69 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5333 " "Peak virtual memory: 5333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724117699971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 19 19:34:59 2024 " "Processing ended: Mon Aug 19 19:34:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724117699971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724117699971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724117699971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1724117699971 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1724117701286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724117701296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 19 19:35:01 2024 " "Processing started: Mon Aug 19 19:35:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724117701296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1724117701296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPU3 -c CPU3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPU3 -c CPU3" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1724117701296 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1724117702778 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1724117703201 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU3.svo C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/simulation/modelsim/ simulation " "Generated file CPU3.svo in folder \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1724117703676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724117704522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 19 19:35:04 2024 " "Processing ended: Mon Aug 19 19:35:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724117704522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724117704522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724117704522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1724117704522 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 152 s " "Quartus Prime Full Compilation was successful. 0 errors, 152 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1724117705183 ""}
