export DESIGN_NAME            = TOP_MODULE
export DESIGN_NICKNAME        = riscv

export VERILOG_FILES          = Codes/RTL/*.v

export SDC_FILE               = constraint.sdc

export PLATFORM               = asap7
export PLACE_DENSITY          = 0.30
export CORE_UTILIZATION       = 0.50

export GDS_ALLOW_EMPTY       = Element

export GND_NETS_VOLTAGES      =
export PWR_NETS_VOLTAGES      =
