
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.65

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: shift_reg[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ shift_reg[1]$_SDFFE_PN0P_/CK (DFF_X1)
     2    2.09    0.01    0.09    0.09 ^ shift_reg[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         shift_reg[1] (net)
                  0.01    0.00    0.09 ^ _28_/B (MUX2_X1)
     1    1.07    0.01    0.03    0.12 ^ _28_/Z (MUX2_X1)
                                         _10_ (net)
                  0.01    0.00    0.12 ^ _29_/A2 (AND2_X1)
     1    1.27    0.01    0.03    0.15 ^ _29_/ZN (AND2_X1)
                                         _00_ (net)
                  0.01    0.00    0.15 ^ shift_reg[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.15   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ shift_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.15   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: shift_reg[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.75    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _27_/A (BUF_X4)
     8   17.61    0.01    0.02    0.22 ^ _27_/Z (BUF_X4)
                                         _09_ (net)
                  0.01    0.00    0.22 ^ _30_/S (MUX2_X1)
     1    1.05    0.01    0.06    0.28 v _30_/Z (MUX2_X1)
                                         _11_ (net)
                  0.01    0.00    0.28 v _31_/A2 (AND2_X1)
     1    1.24    0.01    0.03    0.31 v _31_/ZN (AND2_X1)
                                         _01_ (net)
                  0.01    0.00    0.31 v shift_reg[1]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.31   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ shift_reg[1]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.65   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: shift_reg[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.75    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _27_/A (BUF_X4)
     8   17.61    0.01    0.02    0.22 ^ _27_/Z (BUF_X4)
                                         _09_ (net)
                  0.01    0.00    0.22 ^ _30_/S (MUX2_X1)
     1    1.05    0.01    0.06    0.28 v _30_/Z (MUX2_X1)
                                         _11_ (net)
                  0.01    0.00    0.28 v _31_/A2 (AND2_X1)
     1    1.24    0.01    0.03    0.31 v _31_/ZN (AND2_X1)
                                         _01_ (net)
                  0.01    0.00    0.31 v shift_reg[1]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.31   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ shift_reg[1]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.65   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.17497926950454712

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8814

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
51.228187561035156

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
60.65370559692383

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8446

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: shift_reg[4]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ shift_reg[4]$_SDFFE_PN0P_/CK (DFF_X1)
   0.08    0.08 v shift_reg[4]$_SDFFE_PN0P_/Q (DFF_X1)
   0.06    0.14 v _34_/Z (MUX2_X1)
   0.03    0.17 v _35_/ZN (AND2_X1)
   0.00    0.17 v shift_reg[3]$_SDFFE_PN0P_/D (DFF_X1)
           0.17   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ shift_reg[3]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.17   data arrival time
---------------------------------------------------------
           0.80   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: shift_reg[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ shift_reg[1]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.09 ^ shift_reg[1]$_SDFFE_PN0P_/Q (DFF_X1)
   0.03    0.12 ^ _28_/Z (MUX2_X1)
   0.03    0.15 ^ _29_/ZN (AND2_X1)
   0.00    0.15 ^ shift_reg[0]$_SDFFE_PN0P_/D (DFF_X1)
           0.15   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ shift_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.15   data arrival time
---------------------------------------------------------
           0.14   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.3109

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.6501

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
209.102605

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.50e-05   2.97e-07   6.12e-07   5.59e-05  90.8%
Combinational          3.00e-06   2.11e-06   5.64e-07   5.67e-06   9.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.80e-05   2.41e-06   1.18e-06   6.16e-05 100.0%
                          94.2%       3.9%       1.9%
