//Copyright (C)2014-2025 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Verilog Simulation Model file
//Tool Version: V1.9.11.03 Education
//Created Time: Thu Feb 19 15:02:21 2026

`timescale 100 ps/100 ps
module PSRAM_Memory_Interface_HS_Top(
	clk,
	memory_clk,
	pll_lock,
	rst_n,
	wr_data,
	addr,
	cmd,
	cmd_en,
	data_mask,
	O_psram_ck,
	O_psram_ck_n,
	O_psram_cs_n,
	O_psram_reset_n,
	rd_data,
	rd_data_valid,
	init_calib,
	clk_out,
	IO_psram_dq,
	IO_psram_rwds
);
input clk;
input memory_clk;
input pll_lock;
input rst_n;
input [31:0] wr_data;
input [20:0] addr;
input cmd;
input cmd_en;
input [3:0] data_mask;
output [0:0] O_psram_ck;
output [0:0] O_psram_ck_n;
output [0:0] O_psram_cs_n;
output [0:0] O_psram_reset_n;
output [31:0] rd_data;
output rd_data_valid;
output init_calib;
output clk_out;
inout [7:0] IO_psram_dq;
inout [0:0] IO_psram_rwds;
wire GND;
wire [7:0] IO_psram_dq;
wire [0:0] IO_psram_rwds;
wire [0:0] O_psram_ck;
wire [0:0] O_psram_ck_n;
wire [0:0] O_psram_cs_n;
wire [0:0] O_psram_reset_n;
wire VCC;
wire [20:0] addr;
wire clk;
wire clk_out;
wire cmd;
wire cmd_en;
wire [3:0] data_mask;
wire init_calib;
wire memory_clk;
wire pll_lock;
wire [31:0] rd_data;
wire rd_data_valid;
wire rst_n;
wire [31:0] wr_data;
wire \u_psram_top/n231_5 ;
wire \u_psram_top/n267_6 ;
wire \u_psram_top/n268_6 ;
wire \u_psram_top/n269_6 ;
wire \u_psram_top/n270_6 ;
wire \u_psram_top/n271_6 ;
wire \u_psram_top/n272_6 ;
wire \u_psram_top/n273_6 ;
wire \u_psram_top/n274_6 ;
wire \u_psram_top/n275_6 ;
wire \u_psram_top/n276_6 ;
wire \u_psram_top/n277_6 ;
wire \u_psram_top/n278_6 ;
wire \u_psram_top/n279_6 ;
wire \u_psram_top/n280_6 ;
wire \u_psram_top/n281_6 ;
wire \u_psram_top/n282_6 ;
wire \u_psram_top/n283_6 ;
wire \u_psram_top/n284_6 ;
wire \u_psram_top/n285_6 ;
wire \u_psram_top/n286_6 ;
wire \u_psram_top/n287_6 ;
wire \u_psram_top/n288_6 ;
wire \u_psram_top/n289_6 ;
wire \u_psram_top/n290_6 ;
wire \u_psram_top/n291_6 ;
wire \u_psram_top/n292_6 ;
wire \u_psram_top/n293_6 ;
wire \u_psram_top/n294_6 ;
wire \u_psram_top/n295_6 ;
wire \u_psram_top/n296_6 ;
wire \u_psram_top/n297_6 ;
wire \u_psram_top/n298_6 ;
wire \u_psram_top/n167_8 ;
wire \u_psram_top/n168_8 ;
wire \u_psram_top/n169_8 ;
wire \u_psram_top/n170_8 ;
wire \u_psram_top/n171_8 ;
wire \u_psram_top/n172_8 ;
wire \u_psram_top/n173_8 ;
wire \u_psram_top/n174_8 ;
wire \u_psram_top/n175_8 ;
wire \u_psram_top/n176_8 ;
wire \u_psram_top/n177_8 ;
wire \u_psram_top/n178_8 ;
wire \u_psram_top/n179_8 ;
wire \u_psram_top/n180_8 ;
wire \u_psram_top/n181_8 ;
wire \u_psram_top/n182_8 ;
wire \u_psram_top/n183_8 ;
wire \u_psram_top/n184_8 ;
wire \u_psram_top/n185_8 ;
wire \u_psram_top/n186_8 ;
wire \u_psram_top/n187_8 ;
wire \u_psram_top/n188_8 ;
wire \u_psram_top/n189_8 ;
wire \u_psram_top/n190_8 ;
wire \u_psram_top/n191_8 ;
wire \u_psram_top/n192_8 ;
wire \u_psram_top/n193_8 ;
wire \u_psram_top/n194_8 ;
wire \u_psram_top/n195_8 ;
wire \u_psram_top/n196_8 ;
wire \u_psram_top/n197_8 ;
wire \u_psram_top/n198_8 ;
wire \u_psram_top/n232_6 ;
wire \u_psram_top/rvld ;
wire \u_psram_top/dll_lock ;
wire \u_psram_top/clk_x2 ;
wire \u_psram_top/n559_6 ;
wire \u_psram_top/n566_6 ;
wire \u_psram_top/mth_rf_oe_9 ;
wire \u_psram_top/psram_rst_Z ;
wire \u_psram_top/config_done_Z ;
wire \u_psram_top/cmd_calib ;
wire \u_psram_top/cmd_en_calib ;
wire \u_psram_top/stop ;
wire \u_psram_top/ready ;
wire \u_psram_top/dll_rsti ;
wire \u_psram_top/uddcntln ;
wire \u_psram_top/ddr_rsti ;
wire [31:0] \u_psram_top/wr_data_d ;
wire [20:0] \u_psram_top/addr_d ;
wire [0:0] \u_psram_top/rd_data_valid_calib ;
wire [3:0] \u_psram_top/data_mask_d ;
wire [31:0] \u_psram_top/rd_data_d ;
wire [31:0] \u_psram_top/rdbk_data ;
wire [0:0] \u_psram_top/rd_data_valid_d ;
wire [7:0] \u_psram_top/dll_step ;
wire [31:0] \u_psram_top/mth_rf_od ;
wire [0:0] \u_psram_top/mth_rf_empty ;
wire [31:0] \u_psram_top/rd_data_d0 ;
wire [0:0] \u_psram_top/readd_Z ;
wire [0:0] \u_psram_top/rd_data_valid_d0 ;
wire [0:0] \u_psram_top/calib_Z ;
wire [31:26] \u_psram_top/wr_data_calib ;
wire [0:0] \u_psram_top/SDTAP_Z ;
wire [0:0] \u_psram_top/VALUE_Z ;
wire [62:15] \u_psram_top/out_dq_Z ;
wire [3:3] \u_psram_top/cs_memsync ;
wire \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n88_12 ;
wire \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n89_8 ;
wire \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n63_7 ;
wire \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n48_10 ;
wire \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n79_12 ;
wire \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n78_16 ;
wire \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n49_12 ;
wire [1:0] \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/check_cnt ;
wire [1:0] \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/waddr ;
wire [1:0] \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/raddr ;
wire \u_psram_top/u_psram_wd/n207_8 ;
wire \u_psram_top/u_psram_wd/n263_8 ;
wire \u_psram_top/u_psram_wd/dll_lock_d ;
wire \u_psram_top/u_psram_wd/dll_lock_d0 ;
wire \u_psram_top/u_psram_wd/iodelayn0_1_DF ;
wire \u_psram_top/u_psram_wd/ck_delay[0].iodelay_1_DF ;
wire \u_psram_top/u_psram_wd/n197_20_SUM ;
wire \u_psram_top/u_psram_wd/n197_24 ;
wire \u_psram_top/u_psram_wd/n197_21_SUM ;
wire \u_psram_top/u_psram_wd/n197_26 ;
wire \u_psram_top/u_psram_wd/n197_22_SUM ;
wire \u_psram_top/u_psram_wd/n197_28 ;
wire \u_psram_top/u_psram_wd/n197_23_SUM ;
wire \u_psram_top/u_psram_wd/n197_30 ;
wire \u_psram_top/u_psram_wd/n197_24_SUM ;
wire \u_psram_top/u_psram_wd/n197_32 ;
wire \u_psram_top/u_psram_wd/n197_25_SUM ;
wire \u_psram_top/u_psram_wd/n197_34 ;
wire \u_psram_top/u_psram_wd/n197_26_SUM ;
wire \u_psram_top/u_psram_wd/n197_36 ;
wire \u_psram_top/u_psram_wd/n206_1 ;
wire \u_psram_top/u_psram_wd/n206_2 ;
wire \u_psram_top/u_psram_wd/n205_1 ;
wire \u_psram_top/u_psram_wd/n205_2 ;
wire \u_psram_top/u_psram_wd/n204_1 ;
wire \u_psram_top/u_psram_wd/n204_2 ;
wire \u_psram_top/u_psram_wd/n203_1 ;
wire \u_psram_top/u_psram_wd/n203_2 ;
wire \u_psram_top/u_psram_wd/n202_1 ;
wire \u_psram_top/u_psram_wd/n202_2 ;
wire \u_psram_top/u_psram_wd/n201_1 ;
wire \u_psram_top/u_psram_wd/n201_2 ;
wire \u_psram_top/u_psram_wd/n200_1 ;
wire \u_psram_top/u_psram_wd/n200_2 ;
wire \u_psram_top/u_psram_wd/n199_1 ;
wire \u_psram_top/u_psram_wd/n199_0_COUT ;
wire [7:0] \u_psram_top/u_psram_wd/in_dq ;
wire [0:0] \u_psram_top/u_psram_wd/in_rwds ;
wire [8:0] \u_psram_top/u_psram_wd/step ;
wire [7:0] \u_psram_top/u_psram_wd/in_dq_p ;
wire [7:0] \u_psram_top/u_psram_wd/DF_d ;
wire [0:0] \u_psram_top/u_psram_wd/clkn_out_d ;
wire [0:0] \u_psram_top/u_psram_wd/clk_out_d_0 ;
wire [0:0] \u_psram_top/u_psram_wd/out_rwds ;
wire [0:0] \u_psram_top/u_psram_wd/rwds_ts_Z ;
wire [0:0] \u_psram_top/u_psram_wd/wr_cs ;
wire [7:0] \u_psram_top/u_psram_wd/oser4_dq ;
wire [7:0] \u_psram_top/u_psram_wd/oser4_dqts ;
wire [0:0] \u_psram_top/u_psram_wd/clk_out ;
wire [0:0] \u_psram_top/u_psram_wd/clkn_out ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_3 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n767_3 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n771_3 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n881_3 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n905_3 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1323_3 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1332_3 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_5 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n920_5 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_5 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1538_5 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1191_5 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n786_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1305_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n139_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n136_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1196_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1216_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_5 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_4 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_5 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_5 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_4 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_4 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_4 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_4 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_4 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_4 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_4 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_4 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_4 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1538_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0_14 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n138_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_11 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_10 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_11 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n137_9 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n138_10 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_12 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_10 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_3_9 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_3_15 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_2_15 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_1_15 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0_16 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n764_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n765_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n768_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n769_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n772_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n773_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n776_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n777_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n780_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n781_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n784_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n785_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n788_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n789_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n792_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n793_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n791_5 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n790_5 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n172_12 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n173_10 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1306_10 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_14 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1307_10 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n172_14 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n298_9 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0_5 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n218_3 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4_1_Q1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen_1_Q1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen_1_Q1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n864_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n140_9 ;
wire [31:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq ;
wire [15:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w ;
wire [18:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r ;
wire [63:16] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren ;
wire [3:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q14 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q13 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q12 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q11 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q10 ;
wire [2:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9 ;
wire [2:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 ;
wire [2:2] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2 ;
wire [2:2] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1 ;
wire [2:2] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0 ;
wire [3:2] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d ;
wire [2:2] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d ;
wire [2:2] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d ;
wire [3:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 ;
wire [2:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1 ;
wire [2:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4 ;
wire [3:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6 ;
wire [3:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7 ;
wire [3:2] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all ;
wire [1:1] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7 ;
wire [0:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6 ;
wire [2:1] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d ;
wire [2:1] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0 ;
wire [1:1] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 ;
wire [4:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr ;
wire [4:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr ;
wire [3:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 ;
wire [31:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 ;
wire \u_psram_top/u_psram_init/n139_3 ;
wire \u_psram_top/u_psram_init/n159_3 ;
wire \u_psram_top/u_psram_init/n197_3 ;
wire \u_psram_top/u_psram_init/n279_3 ;
wire \u_psram_top/u_psram_init/n326_8 ;
wire \u_psram_top/u_psram_init/n569_7 ;
wire \u_psram_top/u_psram_init/n615_6 ;
wire \u_psram_top/u_psram_init/n1031_5 ;
wire \u_psram_top/u_psram_init/n1052_3 ;
wire \u_psram_top/u_psram_init/n1067_3 ;
wire \u_psram_top/u_psram_init/n1213_3 ;
wire \u_psram_top/u_psram_init/n1246_3 ;
wire \u_psram_top/u_psram_init/n1425_3 ;
wire \u_psram_top/u_psram_init/wr_data_31_5 ;
wire \u_psram_top/u_psram_init/SDTAP_0_5 ;
wire \u_psram_top/u_psram_init/VALUE_0_5 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_8 ;
wire \u_psram_top/u_psram_init/n1189_7 ;
wire \u_psram_top/u_psram_init/n1188_7 ;
wire \u_psram_top/u_psram_init/n1187_7 ;
wire \u_psram_top/u_psram_init/n1186_7 ;
wire \u_psram_top/u_psram_init/n1185_7 ;
wire \u_psram_top/u_psram_init/n1184_7 ;
wire \u_psram_top/u_psram_init/n997_8 ;
wire \u_psram_top/u_psram_init/n996_8 ;
wire \u_psram_top/u_psram_init/n995_8 ;
wire \u_psram_top/u_psram_init/n947_8 ;
wire \u_psram_top/u_psram_init/n946_7 ;
wire \u_psram_top/u_psram_init/n944_7 ;
wire \u_psram_top/u_psram_init/n943_7 ;
wire \u_psram_top/u_psram_init/n941_7 ;
wire \u_psram_top/u_psram_init/n940_7 ;
wire \u_psram_top/u_psram_init/n939_7 ;
wire \u_psram_top/u_psram_init/n881_8 ;
wire \u_psram_top/u_psram_init/n880_7 ;
wire \u_psram_top/u_psram_init/n878_7 ;
wire \u_psram_top/u_psram_init/n877_7 ;
wire \u_psram_top/u_psram_init/n876_7 ;
wire \u_psram_top/u_psram_init/n760_8 ;
wire \u_psram_top/u_psram_init/n232_7 ;
wire \u_psram_top/u_psram_init/n231_7 ;
wire \u_psram_top/u_psram_init/n230_7 ;
wire \u_psram_top/u_psram_init/n229_7 ;
wire \u_psram_top/u_psram_init/n228_7 ;
wire \u_psram_top/u_psram_init/n225_7 ;
wire \u_psram_top/u_psram_init/n223_7 ;
wire \u_psram_top/u_psram_init/n222_7 ;
wire \u_psram_top/u_psram_init/n221_7 ;
wire \u_psram_top/u_psram_init/n220_7 ;
wire \u_psram_top/u_psram_init/n219_7 ;
wire \u_psram_top/u_psram_init/n218_7 ;
wire \u_psram_top/u_psram_init/n1051_7 ;
wire \u_psram_top/u_psram_init/n1050_7 ;
wire \u_psram_top/u_psram_init/n583_6 ;
wire \u_psram_top/u_psram_init/n581_6 ;
wire \u_psram_top/u_psram_init/n340_6 ;
wire \u_psram_top/u_psram_init/n339_6 ;
wire \u_psram_top/u_psram_init/n338_6 ;
wire \u_psram_top/u_psram_init/n337_6 ;
wire \u_psram_top/u_psram_init/n336_6 ;
wire \u_psram_top/u_psram_init/n292_6 ;
wire \u_psram_top/u_psram_init/n290_6 ;
wire \u_psram_top/u_psram_init/n289_6 ;
wire \u_psram_top/u_psram_init/n217_6 ;
wire \u_psram_top/u_psram_init/n765_6 ;
wire \u_psram_top/u_psram_init/n1694_4 ;
wire \u_psram_top/u_psram_init/n1694_5 ;
wire \u_psram_top/u_psram_init/n139_4 ;
wire \u_psram_top/u_psram_init/n139_5 ;
wire \u_psram_top/u_psram_init/n139_6 ;
wire \u_psram_top/u_psram_init/n149_4 ;
wire \u_psram_top/u_psram_init/n149_5 ;
wire \u_psram_top/u_psram_init/n159_4 ;
wire \u_psram_top/u_psram_init/n159_5 ;
wire \u_psram_top/u_psram_init/n197_4 ;
wire \u_psram_top/u_psram_init/n197_5 ;
wire \u_psram_top/u_psram_init/n197_6 ;
wire \u_psram_top/u_psram_init/n197_7 ;
wire \u_psram_top/u_psram_init/n279_4 ;
wire \u_psram_top/u_psram_init/out_dq_Z_15_6 ;
wire \u_psram_top/u_psram_init/n1684_4 ;
wire \u_psram_top/u_psram_init/n615_7 ;
wire \u_psram_top/u_psram_init/n615_8 ;
wire \u_psram_top/u_psram_init/n921_9 ;
wire \u_psram_top/u_psram_init/n1031_6 ;
wire \u_psram_top/u_psram_init/n1067_4 ;
wire \u_psram_top/u_psram_init/n1067_5 ;
wire \u_psram_top/u_psram_init/n1067_6 ;
wire \u_psram_top/u_psram_init/n1213_4 ;
wire \u_psram_top/u_psram_init/n1213_5 ;
wire \u_psram_top/u_psram_init/n1247_4 ;
wire \u_psram_top/u_psram_init/n1248_4 ;
wire \u_psram_top/u_psram_init/n1249_4 ;
wire \u_psram_top/u_psram_init/n1250_4 ;
wire \u_psram_top/u_psram_init/n1251_4 ;
wire \u_psram_top/u_psram_init/n1252_4 ;
wire \u_psram_top/u_psram_init/n1253_4 ;
wire \u_psram_top/u_psram_init/tvcs_cnt_15_9 ;
wire \u_psram_top/u_psram_init/timer_cnt_5_9 ;
wire \u_psram_top/u_psram_init/timer_cnt0_5_9 ;
wire \u_psram_top/u_psram_init/wr_data_31_6 ;
wire \u_psram_top/u_psram_init/timer_cnt1_5_9 ;
wire \u_psram_top/u_psram_init/read_over_0_9 ;
wire \u_psram_top/u_psram_init/read_over_0_10 ;
wire \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_9 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_9 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_10 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_11 ;
wire \u_psram_top/u_psram_init/n_state_11_20 ;
wire \u_psram_top/u_psram_init/n_state_10_20 ;
wire \u_psram_top/u_psram_init/n_state_8_20 ;
wire \u_psram_top/u_psram_init/n_state_5_20 ;
wire \u_psram_top/u_psram_init/n_state_5_21 ;
wire \u_psram_top/u_psram_init/n_state_1_21 ;
wire \u_psram_top/u_psram_init/n_state_0_21 ;
wire \u_psram_top/u_psram_init/n_state_0_22 ;
wire \u_psram_top/u_psram_init/n_state_0_23 ;
wire \u_psram_top/u_psram_init/n1186_8 ;
wire \u_psram_top/u_psram_init/n945_8 ;
wire \u_psram_top/u_psram_init/n940_8 ;
wire \u_psram_top/u_psram_init/n879_8 ;
wire \u_psram_top/u_psram_init/n760_9 ;
wire \u_psram_top/u_psram_init/n228_8 ;
wire \u_psram_top/u_psram_init/n227_8 ;
wire \u_psram_top/u_psram_init/n224_8 ;
wire \u_psram_top/u_psram_init/n221_8 ;
wire \u_psram_top/u_psram_init/n218_8 ;
wire \u_psram_top/u_psram_init/out_dq_Z_16_5 ;
wire \u_psram_top/u_psram_init/n338_7 ;
wire \u_psram_top/u_psram_init/n291_7 ;
wire \u_psram_top/u_psram_init/n1694_6 ;
wire \u_psram_top/u_psram_init/n1694_7 ;
wire \u_psram_top/u_psram_init/n1694_8 ;
wire \u_psram_top/u_psram_init/n1684_5 ;
wire \u_psram_top/u_psram_init/tvcs_cnt_15_10 ;
wire \u_psram_top/u_psram_init/timer_cnt_5_10 ;
wire \u_psram_top/u_psram_init/timer_cnt0_5_10 ;
wire \u_psram_top/u_psram_init/timer_cnt1_5_10 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_12 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_13 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_14 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_15 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_16 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_17 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_18 ;
wire \u_psram_top/u_psram_init/n_state_10_21 ;
wire \u_psram_top/u_psram_init/n_state_1_22 ;
wire \u_psram_top/u_psram_init/n224_9 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_19 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_20 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_21 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_22 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_23 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_24 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_25 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_26 ;
wire \u_psram_top/u_psram_init/n1185_10 ;
wire \u_psram_top/u_psram_init/n220_10 ;
wire \u_psram_top/u_psram_init/n326_11 ;
wire \u_psram_top/u_psram_init/n1254_7 ;
wire \u_psram_top/u_psram_init/n921_12 ;
wire \u_psram_top/u_psram_init/n939_10 ;
wire \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_11 ;
wire \u_psram_top/u_psram_init/read_calibration[0].read_cnt_8_10 ;
wire \u_psram_top/u_psram_init/n226_9 ;
wire \u_psram_top/u_psram_init/n227_10 ;
wire \u_psram_top/u_psram_init/n291_9 ;
wire \u_psram_top/u_psram_init/n761_10 ;
wire \u_psram_top/u_psram_init/n763_10 ;
wire \u_psram_top/u_psram_init/n877_10 ;
wire \u_psram_top/u_psram_init/n879_10 ;
wire \u_psram_top/u_psram_init/n943_10 ;
wire \u_psram_top/u_psram_init/n945_10 ;
wire \u_psram_top/u_psram_init/n_state_0_26 ;
wire \u_psram_top/u_psram_init/timer_cnt_5_12 ;
wire \u_psram_top/u_psram_init/tvcs_cnt_15_12 ;
wire \u_psram_top/u_psram_init/n1011_5 ;
wire \u_psram_top/u_psram_init/wr_data_31_9 ;
wire \u_psram_top/u_psram_init/n569_10 ;
wire \u_psram_top/u_psram_init/n582_8 ;
wire \u_psram_top/u_psram_init/n942_9 ;
wire \u_psram_top/u_psram_init/read_over_0_12 ;
wire \u_psram_top/u_psram_init/n341_9 ;
wire \u_psram_top/u_psram_init/n584_9 ;
wire \u_psram_top/u_psram_init/n1684_7 ;
wire \u_psram_top/u_psram_init/n224_11 ;
wire \u_psram_top/u_psram_init/timer_cnt1_5_12 ;
wire \u_psram_top/u_psram_init/n1261_5 ;
wire \u_psram_top/u_psram_init/n1260_5 ;
wire \u_psram_top/u_psram_init/n1259_5 ;
wire \u_psram_top/u_psram_init/n1258_5 ;
wire \u_psram_top/u_psram_init/n1257_5 ;
wire \u_psram_top/u_psram_init/n1256_5 ;
wire \u_psram_top/u_psram_init/n1255_5 ;
wire \u_psram_top/u_psram_init/n1254_9 ;
wire \u_psram_top/u_psram_init/n1269_5 ;
wire \u_psram_top/u_psram_init/n1268_5 ;
wire \u_psram_top/u_psram_init/n1267_5 ;
wire \u_psram_top/u_psram_init/n1266_5 ;
wire \u_psram_top/u_psram_init/n1265_5 ;
wire \u_psram_top/u_psram_init/n1264_5 ;
wire \u_psram_top/u_psram_init/n1263_5 ;
wire \u_psram_top/u_psram_init/n1262_6 ;
wire \u_psram_top/u_psram_init/n1277_5 ;
wire \u_psram_top/u_psram_init/n1276_5 ;
wire \u_psram_top/u_psram_init/n1275_5 ;
wire \u_psram_top/u_psram_init/n1274_5 ;
wire \u_psram_top/u_psram_init/n1273_5 ;
wire \u_psram_top/u_psram_init/n1272_5 ;
wire \u_psram_top/u_psram_init/n1271_5 ;
wire \u_psram_top/u_psram_init/n1270_6 ;
wire \u_psram_top/u_psram_init/n1253_6 ;
wire \u_psram_top/u_psram_init/n1252_6 ;
wire \u_psram_top/u_psram_init/n1251_6 ;
wire \u_psram_top/u_psram_init/n1250_6 ;
wire \u_psram_top/u_psram_init/n1249_6 ;
wire \u_psram_top/u_psram_init/n1248_6 ;
wire \u_psram_top/u_psram_init/n1247_6 ;
wire \u_psram_top/u_psram_init/n1336_8 ;
wire \u_psram_top/u_psram_init/n1337_8 ;
wire \u_psram_top/u_psram_init/n1338_8 ;
wire \u_psram_top/u_psram_init/n1339_8 ;
wire \u_psram_top/u_psram_init/n1340_8 ;
wire \u_psram_top/u_psram_init/n1341_8 ;
wire \u_psram_top/u_psram_init/n1342_8 ;
wire \u_psram_top/u_psram_init/n1343_8 ;
wire \u_psram_top/u_psram_init/n1344_8 ;
wire \u_psram_top/u_psram_init/n1345_8 ;
wire \u_psram_top/u_psram_init/n1346_8 ;
wire \u_psram_top/u_psram_init/n1347_8 ;
wire \u_psram_top/u_psram_init/n1348_8 ;
wire \u_psram_top/u_psram_init/n1349_8 ;
wire \u_psram_top/u_psram_init/n1350_8 ;
wire \u_psram_top/u_psram_init/n1351_8 ;
wire \u_psram_top/u_psram_init/n1352_8 ;
wire \u_psram_top/u_psram_init/n1353_8 ;
wire \u_psram_top/u_psram_init/n1354_8 ;
wire \u_psram_top/u_psram_init/n1355_8 ;
wire \u_psram_top/u_psram_init/n1356_8 ;
wire \u_psram_top/u_psram_init/n1357_8 ;
wire \u_psram_top/u_psram_init/n1358_8 ;
wire \u_psram_top/u_psram_init/n1359_8 ;
wire \u_psram_top/u_psram_init/n1360_8 ;
wire \u_psram_top/u_psram_init/n1361_8 ;
wire \u_psram_top/u_psram_init/n1362_8 ;
wire \u_psram_top/u_psram_init/n1363_8 ;
wire \u_psram_top/u_psram_init/n1364_8 ;
wire \u_psram_top/u_psram_init/n1365_8 ;
wire \u_psram_top/u_psram_init/n1366_8 ;
wire \u_psram_top/u_psram_init/n1448_5 ;
wire \u_psram_top/u_psram_init/n1694_10 ;
wire \u_psram_top/u_psram_init/n293_10 ;
wire \u_psram_top/u_psram_init/trp_cnt_5_13 ;
wire \u_psram_top/u_psram_init/n294_12 ;
wire \u_psram_top/u_psram_init/n294_14 ;
wire \u_psram_top/u_psram_init/n579_9 ;
wire \u_psram_top/u_psram_init/n579_11 ;
wire \u_psram_top/u_psram_init/timer_cnt0_5_17 ;
wire \u_psram_top/u_psram_init/n580_9 ;
wire \u_psram_top/u_psram_init/n1297_12 ;
wire \u_psram_top/u_psram_init/Tvcs_done ;
wire \u_psram_top/u_psram_init/Trp_done ;
wire \u_psram_top/u_psram_init/write_done ;
wire \u_psram_top/u_psram_init/ready_r ;
wire \u_psram_top/u_psram_init/n901_1 ;
wire \u_psram_top/u_psram_init/n901_2 ;
wire \u_psram_top/u_psram_init/n900_1 ;
wire \u_psram_top/u_psram_init/n900_2 ;
wire \u_psram_top/u_psram_init/n899_1 ;
wire \u_psram_top/u_psram_init/n899_2 ;
wire \u_psram_top/u_psram_init/n898_1 ;
wire \u_psram_top/u_psram_init/n898_0_COUT ;
wire \u_psram_top/u_psram_init/n1077_1 ;
wire \u_psram_top/u_psram_init/n1077_2 ;
wire \u_psram_top/u_psram_init/n1076_1 ;
wire \u_psram_top/u_psram_init/n1076_2 ;
wire \u_psram_top/u_psram_init/n1075_1 ;
wire \u_psram_top/u_psram_init/n1075_2 ;
wire \u_psram_top/u_psram_init/n1074_1 ;
wire \u_psram_top/u_psram_init/n1074_2 ;
wire \u_psram_top/u_psram_init/n1073_1 ;
wire \u_psram_top/u_psram_init/n1073_2 ;
wire \u_psram_top/u_psram_init/n1072_1 ;
wire \u_psram_top/u_psram_init/n1072_2 ;
wire \u_psram_top/u_psram_init/n1071_1 ;
wire \u_psram_top/u_psram_init/n1071_0_COUT ;
wire \u_psram_top/u_psram_init/n1296_1 ;
wire \u_psram_top/u_psram_init/n1296_2 ;
wire \u_psram_top/u_psram_init/n1295_1 ;
wire \u_psram_top/u_psram_init/n1295_2 ;
wire \u_psram_top/u_psram_init/n1294_1 ;
wire \u_psram_top/u_psram_init/n1294_2 ;
wire \u_psram_top/u_psram_init/n1293_1 ;
wire \u_psram_top/u_psram_init/n1293_0_COUT ;
wire \u_psram_top/u_psram_init/calib_0_5 ;
wire \u_psram_top/u_psram_init/n975_8 ;
wire \u_psram_top/u_psram_init/n902_6 ;
wire \u_psram_top/u_psram_init/n1078_6 ;
wire [11:0] \u_psram_top/u_psram_init/n_state ;
wire [11:0] \u_psram_top/u_psram_init/c_state ;
wire [0:0] \u_psram_top/u_psram_init/rd_data_valid_d_0 ;
wire [4:0] \u_psram_top/u_psram_init/read_calibration[0].phase_cnt ;
wire [0:0] \u_psram_top/u_psram_init/phase_over ;
wire [2:0] \u_psram_top/u_psram_init/read_calibration[0].add_cnt ;
wire [7:0] \u_psram_top/u_psram_init/read_calibration[0].add_cnt0 ;
wire [0:0] \u_psram_top/u_psram_init/adjust_over ;
wire [4:0] \u_psram_top/u_psram_init/read_calibration[0].times_reg ;
wire [0:0] \u_psram_top/u_psram_init/delay_wait_over ;
wire [0:0] \u_psram_top/u_psram_init/calib_done ;
wire [15:0] \u_psram_top/u_psram_init/tvcs_cnt ;
wire [5:0] \u_psram_top/u_psram_init/trp_cnt ;
wire [5:0] \u_psram_top/u_psram_init/timer_cnt ;
wire [5:0] \u_psram_top/u_psram_init/timer_cnt0 ;
wire [5:0] \u_psram_top/u_psram_init/timer_cnt1 ;
wire [8:0] \u_psram_top/u_psram_init/read_calibration[0].read_cnt ;
wire [0:0] \u_psram_top/u_psram_init/read_over ;
wire [2:0] \u_psram_top/u_psram_init/read_calibration[0].wr_ptr ;
wire [5:0] \u_psram_top/u_psram_init/read_calibration[0].check_cnt ;
wire [31:0] \u_psram_top/u_psram_init/read_calibration[0].id_reg ;
wire \u_psram_top/u_psram_sync/n13_3 ;
wire \u_psram_top/u_psram_sync/n86_3 ;
wire \u_psram_top/u_psram_sync/flag_d_0_14 ;
wire \u_psram_top/u_psram_sync/flag_d_0_16 ;
wire \u_psram_top/u_psram_sync/ns_memsync_5_16 ;
wire \u_psram_top/u_psram_sync/ns_memsync_4_16 ;
wire \u_psram_top/u_psram_sync/ns_memsync_3_16 ;
wire \u_psram_top/u_psram_sync/ns_memsync_2_16 ;
wire \u_psram_top/u_psram_sync/ns_memsync_1_16 ;
wire \u_psram_top/u_psram_sync/ns_memsync_0_16 ;
wire \u_psram_top/u_psram_sync/flag_d_1_17 ;
wire \u_psram_top/u_psram_sync/n290_8 ;
wire \u_psram_top/u_psram_sync/n289_7 ;
wire \u_psram_top/u_psram_sync/n288_7 ;
wire \u_psram_top/u_psram_sync/n48_6 ;
wire \u_psram_top/u_psram_sync/n46_6 ;
wire \u_psram_top/u_psram_sync/n45_6 ;
wire \u_psram_top/u_psram_sync/n44_6 ;
wire \u_psram_top/u_psram_sync/n42_6 ;
wire \u_psram_top/u_psram_sync/n41_6 ;
wire \u_psram_top/u_psram_sync/n40_6 ;
wire \u_psram_top/u_psram_sync/n38_6 ;
wire \u_psram_top/u_psram_sync/n86_4 ;
wire \u_psram_top/u_psram_sync/n86_5 ;
wire \u_psram_top/u_psram_sync/n86_6 ;
wire \u_psram_top/u_psram_sync/n86_7 ;
wire \u_psram_top/u_psram_sync/flag_d_1_18 ;
wire \u_psram_top/u_psram_sync/flag_d_1_19 ;
wire \u_psram_top/u_psram_sync/flag_d_0_18 ;
wire \u_psram_top/u_psram_sync/ns_memsync_5_19 ;
wire \u_psram_top/u_psram_sync/ns_memsync_4_17 ;
wire \u_psram_top/u_psram_sync/ns_memsync_3_17 ;
wire \u_psram_top/u_psram_sync/ns_memsync_3_18 ;
wire \u_psram_top/u_psram_sync/ns_memsync_2_17 ;
wire \u_psram_top/u_psram_sync/ns_memsync_0_17 ;
wire \u_psram_top/u_psram_sync/ns_memsync_0_18 ;
wire \u_psram_top/u_psram_sync/flag_d_1_20 ;
wire \u_psram_top/u_psram_sync/flag_d_1_21 ;
wire \u_psram_top/u_psram_sync/n289_8 ;
wire \u_psram_top/u_psram_sync/n288_8 ;
wire \u_psram_top/u_psram_sync/n51_7 ;
wire \u_psram_top/u_psram_sync/n49_7 ;
wire \u_psram_top/u_psram_sync/n47_7 ;
wire \u_psram_top/u_psram_sync/n45_7 ;
wire \u_psram_top/u_psram_sync/n43_7 ;
wire \u_psram_top/u_psram_sync/n41_7 ;
wire \u_psram_top/u_psram_sync/n40_7 ;
wire \u_psram_top/u_psram_sync/n39_7 ;
wire \u_psram_top/u_psram_sync/n37_7 ;
wire \u_psram_top/u_psram_sync/flag_d_1_22 ;
wire \u_psram_top/u_psram_sync/flag_d_1_23 ;
wire \u_psram_top/u_psram_sync/ns_memsync_5_20 ;
wire \u_psram_top/u_psram_sync/ns_memsync_5_21 ;
wire \u_psram_top/u_psram_sync/ns_memsync_3_19 ;
wire \u_psram_top/u_psram_sync/ns_memsync_2_18 ;
wire \u_psram_top/u_psram_sync/n43_8 ;
wire \u_psram_top/u_psram_sync/n44_9 ;
wire \u_psram_top/u_psram_sync/n49_9 ;
wire \u_psram_top/u_psram_sync/ns_memsync_5_23 ;
wire \u_psram_top/u_psram_sync/n43_10 ;
wire \u_psram_top/u_psram_sync/n290_11 ;
wire \u_psram_top/u_psram_sync/flag_d_0_20 ;
wire \u_psram_top/u_psram_sync/ns_memsync_5_25 ;
wire \u_psram_top/u_psram_sync/n36_13 ;
wire \u_psram_top/u_psram_sync/lock_cnt_15_17 ;
wire \u_psram_top/u_psram_sync/n37_14 ;
wire \u_psram_top/u_psram_sync/n39_14 ;
wire \u_psram_top/u_psram_sync/n47_14 ;
wire \u_psram_top/u_psram_sync/n50_13 ;
wire \u_psram_top/u_psram_sync/n51_12 ;
wire \u_psram_top/u_psram_sync/n50_15 ;
wire \u_psram_top/u_psram_sync/n47_16 ;
wire \u_psram_top/u_psram_sync/n39_16 ;
wire \u_psram_top/u_psram_sync/n37_16 ;
wire \u_psram_top/u_psram_sync/n36_15 ;
wire \u_psram_top/u_psram_sync/lock_d2 ;
wire [1:0] \u_psram_top/u_psram_sync/lock_syn ;
wire [5:2] \u_psram_top/u_psram_sync/cs_memsync_0 ;
wire [2:0] \u_psram_top/u_psram_sync/count ;
wire [15:0] \u_psram_top/u_psram_sync/lock_cnt ;
wire [1:0] \u_psram_top/u_psram_sync/flag ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[0].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [0]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [0]),
	.IO(IO_psram_dq[0]),
	.O(\u_psram_top/u_psram_wd/in_dq [0])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[1].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [1]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [1]),
	.IO(IO_psram_dq[1]),
	.O(\u_psram_top/u_psram_wd/in_dq [1])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[2].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [2]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [2]),
	.IO(IO_psram_dq[2]),
	.O(\u_psram_top/u_psram_wd/in_dq [2])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[3].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [3]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [3]),
	.IO(IO_psram_dq[3]),
	.O(\u_psram_top/u_psram_wd/in_dq [3])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[4].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [4]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [4]),
	.IO(IO_psram_dq[4]),
	.O(\u_psram_top/u_psram_wd/in_dq [4])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[5].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [5]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [5]),
	.IO(IO_psram_dq[5]),
	.O(\u_psram_top/u_psram_wd/in_dq [5])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[6].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [6]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [6]),
	.IO(IO_psram_dq[6]),
	.O(\u_psram_top/u_psram_wd/in_dq [6])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[7].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [7]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [7]),
	.IO(IO_psram_dq[7]),
	.O(\u_psram_top/u_psram_wd/in_dq [7])
);
OBUF \u_psram_top/u_psram_wd/u_clk_gen0  (
	.I(\u_psram_top/u_psram_wd/clk_out_d_0 [0]),
	.O(O_psram_ck[0])
);
OBUF \u_psram_top/u_psram_wd/u_clkn_gen_n0  (
	.I(\u_psram_top/u_psram_wd/clkn_out_d [0]),
	.O(O_psram_ck_n[0])
);
IOBUF \u_psram_top/u_psram_wd/rwds_iobuf_gen[0].rwds_iobuf  (
	.I(\u_psram_top/u_psram_wd/out_rwds [0]),
	.OEN(\u_psram_top/u_psram_wd/rwds_ts_Z [0]),
	.IO(IO_psram_rwds[0]),
	.O(\u_psram_top/u_psram_wd/in_rwds [0])
);
OBUF \u_psram_top/u_psram_wd/cs_iobuf_gen[0].cs_obuf  (
	.I(\u_psram_top/u_psram_wd/wr_cs [0]),
	.O(O_psram_cs_n[0])
);
LUT3 \u_psram_top/wr_data_d_31_s0  (
	.I0(wr_data[31]),
	.I1(\u_psram_top/wr_data_calib [31]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [31])
);
defparam \u_psram_top/wr_data_d_31_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_30_s0  (
	.I0(\u_psram_top/wr_data_calib [30]),
	.I1(wr_data[30]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [30])
);
defparam \u_psram_top/wr_data_d_30_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_29_s0  (
	.I0(wr_data[29]),
	.I1(\u_psram_top/wr_data_calib [31]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [29])
);
defparam \u_psram_top/wr_data_d_29_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_28_s0  (
	.I0(\u_psram_top/wr_data_calib [30]),
	.I1(wr_data[28]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [28])
);
defparam \u_psram_top/wr_data_d_28_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_27_s0  (
	.I0(wr_data[27]),
	.I1(\u_psram_top/wr_data_calib [31]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [27])
);
defparam \u_psram_top/wr_data_d_27_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_26_s0  (
	.I0(\u_psram_top/wr_data_calib [26]),
	.I1(wr_data[26]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [26])
);
defparam \u_psram_top/wr_data_d_26_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_24_s0  (
	.I0(\u_psram_top/wr_data_calib [30]),
	.I1(wr_data[24]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [24])
);
defparam \u_psram_top/wr_data_d_24_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_23_s0  (
	.I0(\u_psram_top/wr_data_calib [26]),
	.I1(wr_data[23]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [23])
);
defparam \u_psram_top/wr_data_d_23_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_22_s0  (
	.I0(wr_data[22]),
	.I1(\u_psram_top/wr_data_calib [31]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [22])
);
defparam \u_psram_top/wr_data_d_22_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_21_s0  (
	.I0(\u_psram_top/wr_data_calib [30]),
	.I1(wr_data[21]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [21])
);
defparam \u_psram_top/wr_data_d_21_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_20_s0  (
	.I0(wr_data[20]),
	.I1(\u_psram_top/wr_data_calib [31]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [20])
);
defparam \u_psram_top/wr_data_d_20_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_19_s0  (
	.I0(\u_psram_top/wr_data_calib [30]),
	.I1(wr_data[19]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [19])
);
defparam \u_psram_top/wr_data_d_19_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_18_s0  (
	.I0(wr_data[18]),
	.I1(\u_psram_top/wr_data_calib [31]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [18])
);
defparam \u_psram_top/wr_data_d_18_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_17_s0  (
	.I0(\u_psram_top/wr_data_calib [26]),
	.I1(wr_data[17]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [17])
);
defparam \u_psram_top/wr_data_d_17_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_15_s0  (
	.I0(wr_data[15]),
	.I1(\u_psram_top/wr_data_calib [31]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [15])
);
defparam \u_psram_top/wr_data_d_15_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_14_s0  (
	.I0(wr_data[14]),
	.I1(\u_psram_top/wr_data_calib [31]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [14])
);
defparam \u_psram_top/wr_data_d_14_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_13_s0  (
	.I0(\u_psram_top/wr_data_calib [26]),
	.I1(wr_data[13]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [13])
);
defparam \u_psram_top/wr_data_d_13_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_12_s0  (
	.I0(\u_psram_top/wr_data_calib [30]),
	.I1(wr_data[12]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [12])
);
defparam \u_psram_top/wr_data_d_12_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_9_s0  (
	.I0(\u_psram_top/wr_data_calib [26]),
	.I1(wr_data[9]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [9])
);
defparam \u_psram_top/wr_data_d_9_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_8_s0  (
	.I0(\u_psram_top/wr_data_calib [26]),
	.I1(wr_data[8]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [8])
);
defparam \u_psram_top/wr_data_d_8_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_7_s0  (
	.I0(\u_psram_top/wr_data_calib [26]),
	.I1(wr_data[7]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [7])
);
defparam \u_psram_top/wr_data_d_7_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_6_s0  (
	.I0(\u_psram_top/wr_data_calib [26]),
	.I1(wr_data[6]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [6])
);
defparam \u_psram_top/wr_data_d_6_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_4_s0  (
	.I0(wr_data[4]),
	.I1(\u_psram_top/wr_data_calib [31]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [4])
);
defparam \u_psram_top/wr_data_d_4_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_3_s0  (
	.I0(\u_psram_top/wr_data_calib [26]),
	.I1(wr_data[3]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [3])
);
defparam \u_psram_top/wr_data_d_3_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_2_s0  (
	.I0(\u_psram_top/wr_data_calib [30]),
	.I1(wr_data[2]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [2])
);
defparam \u_psram_top/wr_data_d_2_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_0_s0  (
	.I0(wr_data[0]),
	.I1(\u_psram_top/wr_data_calib [31]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [0])
);
defparam \u_psram_top/wr_data_d_0_s0 .INIT=8'hAC;
LUT2 \u_psram_top/n231_s1  (
	.I0(\u_psram_top/cs_memsync [3]),
	.I1(\u_psram_top/dll_rsti ),
	.F(\u_psram_top/n231_5 )
);
defparam \u_psram_top/n231_s1 .INIT=4'h1;
LUT2 \u_psram_top/wr_data_d_25_s1  (
	.I0(init_calib),
	.I1(wr_data[25]),
	.F(\u_psram_top/wr_data_d [25])
);
defparam \u_psram_top/wr_data_d_25_s1 .INIT=4'h8;
LUT2 \u_psram_top/wr_data_d_16_s1  (
	.I0(init_calib),
	.I1(wr_data[16]),
	.F(\u_psram_top/wr_data_d [16])
);
defparam \u_psram_top/wr_data_d_16_s1 .INIT=4'h8;
LUT2 \u_psram_top/wr_data_d_11_s1  (
	.I0(init_calib),
	.I1(wr_data[11]),
	.F(\u_psram_top/wr_data_d [11])
);
defparam \u_psram_top/wr_data_d_11_s1 .INIT=4'h8;
LUT2 \u_psram_top/wr_data_d_10_s1  (
	.I0(init_calib),
	.I1(wr_data[10]),
	.F(\u_psram_top/wr_data_d [10])
);
defparam \u_psram_top/wr_data_d_10_s1 .INIT=4'h8;
LUT2 \u_psram_top/wr_data_d_5_s1  (
	.I0(init_calib),
	.I1(wr_data[5]),
	.F(\u_psram_top/wr_data_d [5])
);
defparam \u_psram_top/wr_data_d_5_s1 .INIT=4'h8;
LUT2 \u_psram_top/wr_data_d_1_s1  (
	.I0(init_calib),
	.I1(wr_data[1]),
	.F(\u_psram_top/wr_data_d [1])
);
defparam \u_psram_top/wr_data_d_1_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_20_s1  (
	.I0(init_calib),
	.I1(addr[20]),
	.F(\u_psram_top/addr_d [20])
);
defparam \u_psram_top/addr_d_20_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_19_s1  (
	.I0(init_calib),
	.I1(addr[19]),
	.F(\u_psram_top/addr_d [19])
);
defparam \u_psram_top/addr_d_19_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_18_s1  (
	.I0(init_calib),
	.I1(addr[18]),
	.F(\u_psram_top/addr_d [18])
);
defparam \u_psram_top/addr_d_18_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_17_s1  (
	.I0(init_calib),
	.I1(addr[17]),
	.F(\u_psram_top/addr_d [17])
);
defparam \u_psram_top/addr_d_17_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_16_s1  (
	.I0(init_calib),
	.I1(addr[16]),
	.F(\u_psram_top/addr_d [16])
);
defparam \u_psram_top/addr_d_16_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_15_s1  (
	.I0(init_calib),
	.I1(addr[15]),
	.F(\u_psram_top/addr_d [15])
);
defparam \u_psram_top/addr_d_15_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_14_s1  (
	.I0(init_calib),
	.I1(addr[14]),
	.F(\u_psram_top/addr_d [14])
);
defparam \u_psram_top/addr_d_14_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_13_s1  (
	.I0(init_calib),
	.I1(addr[13]),
	.F(\u_psram_top/addr_d [13])
);
defparam \u_psram_top/addr_d_13_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_12_s1  (
	.I0(init_calib),
	.I1(addr[12]),
	.F(\u_psram_top/addr_d [12])
);
defparam \u_psram_top/addr_d_12_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_11_s1  (
	.I0(init_calib),
	.I1(addr[11]),
	.F(\u_psram_top/addr_d [11])
);
defparam \u_psram_top/addr_d_11_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_10_s1  (
	.I0(init_calib),
	.I1(addr[10]),
	.F(\u_psram_top/addr_d [10])
);
defparam \u_psram_top/addr_d_10_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_9_s1  (
	.I0(init_calib),
	.I1(addr[9]),
	.F(\u_psram_top/addr_d [9])
);
defparam \u_psram_top/addr_d_9_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_8_s1  (
	.I0(init_calib),
	.I1(addr[8]),
	.F(\u_psram_top/addr_d [8])
);
defparam \u_psram_top/addr_d_8_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_7_s1  (
	.I0(init_calib),
	.I1(addr[7]),
	.F(\u_psram_top/addr_d [7])
);
defparam \u_psram_top/addr_d_7_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_6_s1  (
	.I0(init_calib),
	.I1(addr[6]),
	.F(\u_psram_top/addr_d [6])
);
defparam \u_psram_top/addr_d_6_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_5_s1  (
	.I0(init_calib),
	.I1(addr[5]),
	.F(\u_psram_top/addr_d [5])
);
defparam \u_psram_top/addr_d_5_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_4_s1  (
	.I0(init_calib),
	.I1(addr[4]),
	.F(\u_psram_top/addr_d [4])
);
defparam \u_psram_top/addr_d_4_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_3_s1  (
	.I0(init_calib),
	.I1(addr[3]),
	.F(\u_psram_top/addr_d [3])
);
defparam \u_psram_top/addr_d_3_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_2_s1  (
	.I0(init_calib),
	.I1(addr[2]),
	.F(\u_psram_top/addr_d [2])
);
defparam \u_psram_top/addr_d_2_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_1_s1  (
	.I0(init_calib),
	.I1(addr[1]),
	.F(\u_psram_top/addr_d [1])
);
defparam \u_psram_top/addr_d_1_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_0_s1  (
	.I0(init_calib),
	.I1(addr[0]),
	.F(\u_psram_top/addr_d [0])
);
defparam \u_psram_top/addr_d_0_s1 .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_31_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [31]),
	.F(rd_data[31])
);
defparam \u_psram_top/rd_data_e_31_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_30_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [30]),
	.F(rd_data[30])
);
defparam \u_psram_top/rd_data_e_30_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_29_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [29]),
	.F(rd_data[29])
);
defparam \u_psram_top/rd_data_e_29_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_28_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [28]),
	.F(rd_data[28])
);
defparam \u_psram_top/rd_data_e_28_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_27_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [27]),
	.F(rd_data[27])
);
defparam \u_psram_top/rd_data_e_27_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_26_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [26]),
	.F(rd_data[26])
);
defparam \u_psram_top/rd_data_e_26_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_25_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [25]),
	.F(rd_data[25])
);
defparam \u_psram_top/rd_data_e_25_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_24_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [24]),
	.F(rd_data[24])
);
defparam \u_psram_top/rd_data_e_24_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_23_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [23]),
	.F(rd_data[23])
);
defparam \u_psram_top/rd_data_e_23_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_22_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [22]),
	.F(rd_data[22])
);
defparam \u_psram_top/rd_data_e_22_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_21_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [21]),
	.F(rd_data[21])
);
defparam \u_psram_top/rd_data_e_21_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_20_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [20]),
	.F(rd_data[20])
);
defparam \u_psram_top/rd_data_e_20_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_19_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [19]),
	.F(rd_data[19])
);
defparam \u_psram_top/rd_data_e_19_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_18_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [18]),
	.F(rd_data[18])
);
defparam \u_psram_top/rd_data_e_18_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_17_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [17]),
	.F(rd_data[17])
);
defparam \u_psram_top/rd_data_e_17_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_16_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [16]),
	.F(rd_data[16])
);
defparam \u_psram_top/rd_data_e_16_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_15_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [15]),
	.F(rd_data[15])
);
defparam \u_psram_top/rd_data_e_15_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_14_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [14]),
	.F(rd_data[14])
);
defparam \u_psram_top/rd_data_e_14_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_13_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [13]),
	.F(rd_data[13])
);
defparam \u_psram_top/rd_data_e_13_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_12_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [12]),
	.F(rd_data[12])
);
defparam \u_psram_top/rd_data_e_12_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_11_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [11]),
	.F(rd_data[11])
);
defparam \u_psram_top/rd_data_e_11_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_10_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [10]),
	.F(rd_data[10])
);
defparam \u_psram_top/rd_data_e_10_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_9_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [9]),
	.F(rd_data[9])
);
defparam \u_psram_top/rd_data_e_9_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_8_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [8]),
	.F(rd_data[8])
);
defparam \u_psram_top/rd_data_e_8_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_7_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [7]),
	.F(rd_data[7])
);
defparam \u_psram_top/rd_data_e_7_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_6_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [6]),
	.F(rd_data[6])
);
defparam \u_psram_top/rd_data_e_6_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_5_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [5]),
	.F(rd_data[5])
);
defparam \u_psram_top/rd_data_e_5_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_4_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [4]),
	.F(rd_data[4])
);
defparam \u_psram_top/rd_data_e_4_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_3_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [3]),
	.F(rd_data[3])
);
defparam \u_psram_top/rd_data_e_3_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_2_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [2]),
	.F(rd_data[2])
);
defparam \u_psram_top/rd_data_e_2_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_1_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [1]),
	.F(rd_data[1])
);
defparam \u_psram_top/rd_data_e_1_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_0_s  (
	.I0(init_calib),
	.I1(\u_psram_top/mth_rf_od [0]),
	.F(rd_data[0])
);
defparam \u_psram_top/rd_data_e_0_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_valid_d_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rvld ),
	.F(rd_data_valid)
);
defparam \u_psram_top/rd_data_valid_d_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_valid_calib_0_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d [0]),
	.F(\u_psram_top/rd_data_valid_calib [0])
);
defparam \u_psram_top/rd_data_valid_calib_0_s2 .INIT=4'h4;
LUT2 \u_psram_top/data_mask_d_3_s1  (
	.I0(init_calib),
	.I1(data_mask[3]),
	.F(\u_psram_top/data_mask_d [3])
);
defparam \u_psram_top/data_mask_d_3_s1 .INIT=4'h8;
LUT2 \u_psram_top/data_mask_d_2_s1  (
	.I0(init_calib),
	.I1(data_mask[2]),
	.F(\u_psram_top/data_mask_d [2])
);
defparam \u_psram_top/data_mask_d_2_s1 .INIT=4'h8;
LUT2 \u_psram_top/data_mask_d_1_s1  (
	.I0(init_calib),
	.I1(data_mask[1]),
	.F(\u_psram_top/data_mask_d [1])
);
defparam \u_psram_top/data_mask_d_1_s1 .INIT=4'h8;
LUT2 \u_psram_top/data_mask_d_0_s1  (
	.I0(init_calib),
	.I1(data_mask[0]),
	.F(\u_psram_top/data_mask_d [0])
);
defparam \u_psram_top/data_mask_d_0_s1 .INIT=4'h8;
LUT2 \u_psram_top/n267_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [31]),
	.F(\u_psram_top/n267_6 )
);
defparam \u_psram_top/n267_s1 .INIT=4'h8;
LUT2 \u_psram_top/n268_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [30]),
	.F(\u_psram_top/n268_6 )
);
defparam \u_psram_top/n268_s1 .INIT=4'h8;
LUT2 \u_psram_top/n269_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [29]),
	.F(\u_psram_top/n269_6 )
);
defparam \u_psram_top/n269_s1 .INIT=4'h8;
LUT2 \u_psram_top/n270_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [28]),
	.F(\u_psram_top/n270_6 )
);
defparam \u_psram_top/n270_s1 .INIT=4'h8;
LUT2 \u_psram_top/n271_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [27]),
	.F(\u_psram_top/n271_6 )
);
defparam \u_psram_top/n271_s1 .INIT=4'h8;
LUT2 \u_psram_top/n272_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [26]),
	.F(\u_psram_top/n272_6 )
);
defparam \u_psram_top/n272_s1 .INIT=4'h8;
LUT2 \u_psram_top/n273_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [25]),
	.F(\u_psram_top/n273_6 )
);
defparam \u_psram_top/n273_s1 .INIT=4'h8;
LUT2 \u_psram_top/n274_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [24]),
	.F(\u_psram_top/n274_6 )
);
defparam \u_psram_top/n274_s1 .INIT=4'h8;
LUT2 \u_psram_top/n275_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [23]),
	.F(\u_psram_top/n275_6 )
);
defparam \u_psram_top/n275_s1 .INIT=4'h8;
LUT2 \u_psram_top/n276_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [22]),
	.F(\u_psram_top/n276_6 )
);
defparam \u_psram_top/n276_s1 .INIT=4'h8;
LUT2 \u_psram_top/n277_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [21]),
	.F(\u_psram_top/n277_6 )
);
defparam \u_psram_top/n277_s1 .INIT=4'h8;
LUT2 \u_psram_top/n278_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [20]),
	.F(\u_psram_top/n278_6 )
);
defparam \u_psram_top/n278_s1 .INIT=4'h8;
LUT2 \u_psram_top/n279_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [19]),
	.F(\u_psram_top/n279_6 )
);
defparam \u_psram_top/n279_s1 .INIT=4'h8;
LUT2 \u_psram_top/n280_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [18]),
	.F(\u_psram_top/n280_6 )
);
defparam \u_psram_top/n280_s1 .INIT=4'h8;
LUT2 \u_psram_top/n281_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [17]),
	.F(\u_psram_top/n281_6 )
);
defparam \u_psram_top/n281_s1 .INIT=4'h8;
LUT2 \u_psram_top/n282_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [16]),
	.F(\u_psram_top/n282_6 )
);
defparam \u_psram_top/n282_s1 .INIT=4'h8;
LUT2 \u_psram_top/n283_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [15]),
	.F(\u_psram_top/n283_6 )
);
defparam \u_psram_top/n283_s1 .INIT=4'h8;
LUT2 \u_psram_top/n284_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [14]),
	.F(\u_psram_top/n284_6 )
);
defparam \u_psram_top/n284_s1 .INIT=4'h8;
LUT2 \u_psram_top/n285_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [13]),
	.F(\u_psram_top/n285_6 )
);
defparam \u_psram_top/n285_s1 .INIT=4'h8;
LUT2 \u_psram_top/n286_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [12]),
	.F(\u_psram_top/n286_6 )
);
defparam \u_psram_top/n286_s1 .INIT=4'h8;
LUT2 \u_psram_top/n287_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [11]),
	.F(\u_psram_top/n287_6 )
);
defparam \u_psram_top/n287_s1 .INIT=4'h8;
LUT2 \u_psram_top/n288_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [10]),
	.F(\u_psram_top/n288_6 )
);
defparam \u_psram_top/n288_s1 .INIT=4'h8;
LUT2 \u_psram_top/n289_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [9]),
	.F(\u_psram_top/n289_6 )
);
defparam \u_psram_top/n289_s1 .INIT=4'h8;
LUT2 \u_psram_top/n290_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [8]),
	.F(\u_psram_top/n290_6 )
);
defparam \u_psram_top/n290_s1 .INIT=4'h8;
LUT2 \u_psram_top/n291_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [7]),
	.F(\u_psram_top/n291_6 )
);
defparam \u_psram_top/n291_s1 .INIT=4'h8;
LUT2 \u_psram_top/n292_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [6]),
	.F(\u_psram_top/n292_6 )
);
defparam \u_psram_top/n292_s1 .INIT=4'h8;
LUT2 \u_psram_top/n293_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [5]),
	.F(\u_psram_top/n293_6 )
);
defparam \u_psram_top/n293_s1 .INIT=4'h8;
LUT2 \u_psram_top/n294_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [4]),
	.F(\u_psram_top/n294_6 )
);
defparam \u_psram_top/n294_s1 .INIT=4'h8;
LUT2 \u_psram_top/n295_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [3]),
	.F(\u_psram_top/n295_6 )
);
defparam \u_psram_top/n295_s1 .INIT=4'h8;
LUT2 \u_psram_top/n296_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [2]),
	.F(\u_psram_top/n296_6 )
);
defparam \u_psram_top/n296_s1 .INIT=4'h8;
LUT2 \u_psram_top/n297_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [1]),
	.F(\u_psram_top/n297_6 )
);
defparam \u_psram_top/n297_s1 .INIT=4'h8;
LUT2 \u_psram_top/n298_s1  (
	.I0(\u_psram_top/rd_data_valid_d0 [0]),
	.I1(\u_psram_top/rd_data_d0 [0]),
	.F(\u_psram_top/n298_6 )
);
defparam \u_psram_top/n298_s1 .INIT=4'h8;
LUT3 \u_psram_top/n167_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [31]),
	.F(\u_psram_top/n167_8 )
);
defparam \u_psram_top/n167_s2 .INIT=8'h80;
LUT3 \u_psram_top/n168_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [30]),
	.F(\u_psram_top/n168_8 )
);
defparam \u_psram_top/n168_s2 .INIT=8'h80;
LUT3 \u_psram_top/n169_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [29]),
	.F(\u_psram_top/n169_8 )
);
defparam \u_psram_top/n169_s2 .INIT=8'h80;
LUT3 \u_psram_top/n170_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [28]),
	.F(\u_psram_top/n170_8 )
);
defparam \u_psram_top/n170_s2 .INIT=8'h80;
LUT3 \u_psram_top/n171_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [27]),
	.F(\u_psram_top/n171_8 )
);
defparam \u_psram_top/n171_s2 .INIT=8'h80;
LUT3 \u_psram_top/n172_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [26]),
	.F(\u_psram_top/n172_8 )
);
defparam \u_psram_top/n172_s2 .INIT=8'h80;
LUT3 \u_psram_top/n173_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [25]),
	.F(\u_psram_top/n173_8 )
);
defparam \u_psram_top/n173_s2 .INIT=8'h80;
LUT3 \u_psram_top/n174_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [24]),
	.F(\u_psram_top/n174_8 )
);
defparam \u_psram_top/n174_s2 .INIT=8'h80;
LUT3 \u_psram_top/n175_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [23]),
	.F(\u_psram_top/n175_8 )
);
defparam \u_psram_top/n175_s2 .INIT=8'h80;
LUT3 \u_psram_top/n176_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [22]),
	.F(\u_psram_top/n176_8 )
);
defparam \u_psram_top/n176_s2 .INIT=8'h80;
LUT3 \u_psram_top/n177_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [21]),
	.F(\u_psram_top/n177_8 )
);
defparam \u_psram_top/n177_s2 .INIT=8'h80;
LUT3 \u_psram_top/n178_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [20]),
	.F(\u_psram_top/n178_8 )
);
defparam \u_psram_top/n178_s2 .INIT=8'h80;
LUT3 \u_psram_top/n179_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [19]),
	.F(\u_psram_top/n179_8 )
);
defparam \u_psram_top/n179_s2 .INIT=8'h80;
LUT3 \u_psram_top/n180_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [18]),
	.F(\u_psram_top/n180_8 )
);
defparam \u_psram_top/n180_s2 .INIT=8'h80;
LUT3 \u_psram_top/n181_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [17]),
	.F(\u_psram_top/n181_8 )
);
defparam \u_psram_top/n181_s2 .INIT=8'h80;
LUT3 \u_psram_top/n182_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [16]),
	.F(\u_psram_top/n182_8 )
);
defparam \u_psram_top/n182_s2 .INIT=8'h80;
LUT3 \u_psram_top/n183_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [15]),
	.F(\u_psram_top/n183_8 )
);
defparam \u_psram_top/n183_s2 .INIT=8'h80;
LUT3 \u_psram_top/n184_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [14]),
	.F(\u_psram_top/n184_8 )
);
defparam \u_psram_top/n184_s2 .INIT=8'h80;
LUT3 \u_psram_top/n185_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [13]),
	.F(\u_psram_top/n185_8 )
);
defparam \u_psram_top/n185_s2 .INIT=8'h80;
LUT3 \u_psram_top/n186_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [12]),
	.F(\u_psram_top/n186_8 )
);
defparam \u_psram_top/n186_s2 .INIT=8'h80;
LUT3 \u_psram_top/n187_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [11]),
	.F(\u_psram_top/n187_8 )
);
defparam \u_psram_top/n187_s2 .INIT=8'h80;
LUT3 \u_psram_top/n188_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [10]),
	.F(\u_psram_top/n188_8 )
);
defparam \u_psram_top/n188_s2 .INIT=8'h80;
LUT3 \u_psram_top/n189_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [9]),
	.F(\u_psram_top/n189_8 )
);
defparam \u_psram_top/n189_s2 .INIT=8'h80;
LUT3 \u_psram_top/n190_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [8]),
	.F(\u_psram_top/n190_8 )
);
defparam \u_psram_top/n190_s2 .INIT=8'h80;
LUT3 \u_psram_top/n191_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [7]),
	.F(\u_psram_top/n191_8 )
);
defparam \u_psram_top/n191_s2 .INIT=8'h80;
LUT3 \u_psram_top/n192_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [6]),
	.F(\u_psram_top/n192_8 )
);
defparam \u_psram_top/n192_s2 .INIT=8'h80;
LUT3 \u_psram_top/n193_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [5]),
	.F(\u_psram_top/n193_8 )
);
defparam \u_psram_top/n193_s2 .INIT=8'h80;
LUT3 \u_psram_top/n194_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [4]),
	.F(\u_psram_top/n194_8 )
);
defparam \u_psram_top/n194_s2 .INIT=8'h80;
LUT3 \u_psram_top/n195_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [3]),
	.F(\u_psram_top/n195_8 )
);
defparam \u_psram_top/n195_s2 .INIT=8'h80;
LUT3 \u_psram_top/n196_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [2]),
	.F(\u_psram_top/n196_8 )
);
defparam \u_psram_top/n196_s2 .INIT=8'h80;
LUT3 \u_psram_top/n197_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [1]),
	.F(\u_psram_top/n197_8 )
);
defparam \u_psram_top/n197_s2 .INIT=8'h80;
LUT3 \u_psram_top/n198_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d0 [0]),
	.I2(\u_psram_top/rd_data_d0 [0]),
	.F(\u_psram_top/n198_8 )
);
defparam \u_psram_top/n198_s2 .INIT=8'h80;
LUT2 \u_psram_top/n232_s1  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d [0]),
	.F(\u_psram_top/n232_6 )
);
defparam \u_psram_top/n232_s1 .INIT=4'h8;
DFFC \u_psram_top/rd_data_d_31_s0  (
	.D(\u_psram_top/n167_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [31])
);
defparam \u_psram_top/rd_data_d_31_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_30_s0  (
	.D(\u_psram_top/n168_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [30])
);
defparam \u_psram_top/rd_data_d_30_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_29_s0  (
	.D(\u_psram_top/n169_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [29])
);
defparam \u_psram_top/rd_data_d_29_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_28_s0  (
	.D(\u_psram_top/n170_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [28])
);
defparam \u_psram_top/rd_data_d_28_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_27_s0  (
	.D(\u_psram_top/n171_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [27])
);
defparam \u_psram_top/rd_data_d_27_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_26_s0  (
	.D(\u_psram_top/n172_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [26])
);
defparam \u_psram_top/rd_data_d_26_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_25_s0  (
	.D(\u_psram_top/n173_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [25])
);
defparam \u_psram_top/rd_data_d_25_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_24_s0  (
	.D(\u_psram_top/n174_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [24])
);
defparam \u_psram_top/rd_data_d_24_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_23_s0  (
	.D(\u_psram_top/n175_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [23])
);
defparam \u_psram_top/rd_data_d_23_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_22_s0  (
	.D(\u_psram_top/n176_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [22])
);
defparam \u_psram_top/rd_data_d_22_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_21_s0  (
	.D(\u_psram_top/n177_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [21])
);
defparam \u_psram_top/rd_data_d_21_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_20_s0  (
	.D(\u_psram_top/n178_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [20])
);
defparam \u_psram_top/rd_data_d_20_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_19_s0  (
	.D(\u_psram_top/n179_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [19])
);
defparam \u_psram_top/rd_data_d_19_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_18_s0  (
	.D(\u_psram_top/n180_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [18])
);
defparam \u_psram_top/rd_data_d_18_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_17_s0  (
	.D(\u_psram_top/n181_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [17])
);
defparam \u_psram_top/rd_data_d_17_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_16_s0  (
	.D(\u_psram_top/n182_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [16])
);
defparam \u_psram_top/rd_data_d_16_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_15_s0  (
	.D(\u_psram_top/n183_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [15])
);
defparam \u_psram_top/rd_data_d_15_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_14_s0  (
	.D(\u_psram_top/n184_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [14])
);
defparam \u_psram_top/rd_data_d_14_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_13_s0  (
	.D(\u_psram_top/n185_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [13])
);
defparam \u_psram_top/rd_data_d_13_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_12_s0  (
	.D(\u_psram_top/n186_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [12])
);
defparam \u_psram_top/rd_data_d_12_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_11_s0  (
	.D(\u_psram_top/n187_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [11])
);
defparam \u_psram_top/rd_data_d_11_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_10_s0  (
	.D(\u_psram_top/n188_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [10])
);
defparam \u_psram_top/rd_data_d_10_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_9_s0  (
	.D(\u_psram_top/n189_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [9])
);
defparam \u_psram_top/rd_data_d_9_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_8_s0  (
	.D(\u_psram_top/n190_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [8])
);
defparam \u_psram_top/rd_data_d_8_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_7_s0  (
	.D(\u_psram_top/n191_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [7])
);
defparam \u_psram_top/rd_data_d_7_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_6_s0  (
	.D(\u_psram_top/n192_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [6])
);
defparam \u_psram_top/rd_data_d_6_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_5_s0  (
	.D(\u_psram_top/n193_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [5])
);
defparam \u_psram_top/rd_data_d_5_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_4_s0  (
	.D(\u_psram_top/n194_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [4])
);
defparam \u_psram_top/rd_data_d_4_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_3_s0  (
	.D(\u_psram_top/n195_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [3])
);
defparam \u_psram_top/rd_data_d_3_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_2_s0  (
	.D(\u_psram_top/n196_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [2])
);
defparam \u_psram_top/rd_data_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_1_s0  (
	.D(\u_psram_top/n197_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [1])
);
defparam \u_psram_top/rd_data_d_1_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_0_s0  (
	.D(\u_psram_top/n198_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [0])
);
defparam \u_psram_top/rd_data_d_0_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_31_s0  (
	.D(\u_psram_top/n267_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [31])
);
defparam \u_psram_top/rdbk_data_31_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_30_s0  (
	.D(\u_psram_top/n268_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [30])
);
defparam \u_psram_top/rdbk_data_30_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_29_s0  (
	.D(\u_psram_top/n269_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [29])
);
defparam \u_psram_top/rdbk_data_29_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_28_s0  (
	.D(\u_psram_top/n270_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [28])
);
defparam \u_psram_top/rdbk_data_28_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_27_s0  (
	.D(\u_psram_top/n271_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [27])
);
defparam \u_psram_top/rdbk_data_27_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_26_s0  (
	.D(\u_psram_top/n272_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [26])
);
defparam \u_psram_top/rdbk_data_26_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_25_s0  (
	.D(\u_psram_top/n273_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [25])
);
defparam \u_psram_top/rdbk_data_25_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_24_s0  (
	.D(\u_psram_top/n274_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [24])
);
defparam \u_psram_top/rdbk_data_24_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_23_s0  (
	.D(\u_psram_top/n275_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [23])
);
defparam \u_psram_top/rdbk_data_23_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_22_s0  (
	.D(\u_psram_top/n276_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [22])
);
defparam \u_psram_top/rdbk_data_22_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_21_s0  (
	.D(\u_psram_top/n277_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [21])
);
defparam \u_psram_top/rdbk_data_21_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_20_s0  (
	.D(\u_psram_top/n278_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [20])
);
defparam \u_psram_top/rdbk_data_20_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_19_s0  (
	.D(\u_psram_top/n279_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [19])
);
defparam \u_psram_top/rdbk_data_19_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_18_s0  (
	.D(\u_psram_top/n280_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [18])
);
defparam \u_psram_top/rdbk_data_18_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_17_s0  (
	.D(\u_psram_top/n281_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [17])
);
defparam \u_psram_top/rdbk_data_17_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_16_s0  (
	.D(\u_psram_top/n282_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [16])
);
defparam \u_psram_top/rdbk_data_16_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_15_s0  (
	.D(\u_psram_top/n283_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [15])
);
defparam \u_psram_top/rdbk_data_15_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_14_s0  (
	.D(\u_psram_top/n284_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [14])
);
defparam \u_psram_top/rdbk_data_14_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_13_s0  (
	.D(\u_psram_top/n285_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [13])
);
defparam \u_psram_top/rdbk_data_13_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_12_s0  (
	.D(\u_psram_top/n286_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [12])
);
defparam \u_psram_top/rdbk_data_12_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_11_s0  (
	.D(\u_psram_top/n287_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [11])
);
defparam \u_psram_top/rdbk_data_11_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_10_s0  (
	.D(\u_psram_top/n288_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [10])
);
defparam \u_psram_top/rdbk_data_10_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_9_s0  (
	.D(\u_psram_top/n289_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [9])
);
defparam \u_psram_top/rdbk_data_9_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_8_s0  (
	.D(\u_psram_top/n290_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [8])
);
defparam \u_psram_top/rdbk_data_8_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_7_s0  (
	.D(\u_psram_top/n291_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [7])
);
defparam \u_psram_top/rdbk_data_7_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_6_s0  (
	.D(\u_psram_top/n292_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [6])
);
defparam \u_psram_top/rdbk_data_6_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_5_s0  (
	.D(\u_psram_top/n293_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [5])
);
defparam \u_psram_top/rdbk_data_5_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_4_s0  (
	.D(\u_psram_top/n294_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [4])
);
defparam \u_psram_top/rdbk_data_4_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_3_s0  (
	.D(\u_psram_top/n295_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [3])
);
defparam \u_psram_top/rdbk_data_3_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_2_s0  (
	.D(\u_psram_top/n296_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [2])
);
defparam \u_psram_top/rdbk_data_2_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_1_s0  (
	.D(\u_psram_top/n297_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [1])
);
defparam \u_psram_top/rdbk_data_1_s0 .INIT=1'b0;
DFFC \u_psram_top/rdbk_data_0_s0  (
	.D(\u_psram_top/n298_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rdbk_data [0])
);
defparam \u_psram_top/rdbk_data_0_s0 .INIT=1'b0;
DFFC \u_psram_top/rvld_s0  (
	.D(\u_psram_top/mth_rf_oe_9 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rvld )
);
defparam \u_psram_top/rvld_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_valid_d_0_s0  (
	.D(\u_psram_top/rd_data_valid_d0 [0]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_valid_d [0])
);
defparam \u_psram_top/rd_data_valid_d_0_s0 .INIT=1'b0;
DLL \u_psram_top/u_dll  (
	.CLKIN(\u_psram_top/clk_x2 ),
	.STOP(\u_psram_top/n566_6 ),
	.RESET(\u_psram_top/dll_rsti ),
	.UPDNCNTL(\u_psram_top/uddcntln ),
	.LOCK(\u_psram_top/dll_lock ),
	.STEP({\u_psram_top/dll_step [7:0]})
);
defparam \u_psram_top/u_dll .DIV_SEL=1'b0;
defparam \u_psram_top/u_dll .CODESCAL="101";
defparam \u_psram_top/u_dll .SCAL_EN="false";
defparam \u_psram_top/u_dll .DLL_FORCE=0;
DHCEN \u_psram_top/u_dqce_clk_x2  (
	.CLKIN(memory_clk),
	.CE(\u_psram_top/stop ),
	.CLKOUT(\u_psram_top/clk_x2 )
);
CLKDIV \u_psram_top/clkdiv  (
	.HCLKIN(\u_psram_top/clk_x2 ),
	.RESETN(\u_psram_top/n231_5 ),
	.CALIB(GND),
	.CLKOUT(clk_out)
);
defparam \u_psram_top/clkdiv .GSREN="false";
defparam \u_psram_top/clkdiv .DIV_MODE="2";
INV \u_psram_top/O_psram_reset_n_d_0_s0  (
	.I(\u_psram_top/psram_rst_Z ),
	.O(O_psram_reset_n[0])
);
INV \u_psram_top/n559_s2  (
	.I(rst_n),
	.O(\u_psram_top/n559_6 )
);
LUT1 \u_psram_top/n566_s2  (
	.I0(pll_lock),
	.F(\u_psram_top/n566_6 )
);
defparam \u_psram_top/n566_s2 .INIT=2'h1;
LUT1 \u_psram_top/mth_rf_oe_s3  (
	.I0(\u_psram_top/mth_rf_empty [0]),
	.F(\u_psram_top/mth_rf_oe_9 )
);
defparam \u_psram_top/mth_rf_oe_s3 .INIT=2'h1;
LUT3 \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n88_s5  (
	.I0(\u_psram_top/mth_rf_empty [0]),
	.I1(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/raddr [0]),
	.I2(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/raddr [1]),
	.F(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n88_12 )
);
defparam \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n88_s5 .INIT=8'hB4;
LUT2 \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n89_s3  (
	.I0(\u_psram_top/mth_rf_empty [0]),
	.I1(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/raddr [0]),
	.F(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n89_8 )
);
defparam \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n89_s3 .INIT=4'h9;
LUT4 \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n63_s3  (
	.I0(\u_psram_top/n232_6 ),
	.I1(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/check_cnt [1]),
	.I2(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/check_cnt [0]),
	.I3(\u_psram_top/mth_rf_empty [0]),
	.F(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n63_7 )
);
defparam \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n63_s3 .INIT=16'hFD10;
LUT4 \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n48_s2  (
	.I0(\u_psram_top/mth_rf_empty [0]),
	.I1(\u_psram_top/n232_6 ),
	.I2(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/check_cnt [1]),
	.I3(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/check_cnt [0]),
	.F(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n48_10 )
);
defparam \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n48_s2 .INIT=16'h78E1;
LUT3 \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n79_s5  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d [0]),
	.I2(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/waddr [0]),
	.F(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n79_12 )
);
defparam \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n79_s5 .INIT=8'h78;
LUT4 \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n78_s7  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d [0]),
	.I2(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/waddr [0]),
	.I3(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/waddr [1]),
	.F(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n78_16 )
);
defparam \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n78_s7 .INIT=16'h7F80;
LUT4 \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n49_s4  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d [0]),
	.I2(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/check_cnt [0]),
	.I3(\u_psram_top/mth_rf_empty [0]),
	.F(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n49_12 )
);
defparam \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n49_s4 .INIT=16'h7887;
DFFC \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/check_cnt_0_s5  (
	.D(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n49_12 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/check_cnt [0])
);
defparam \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/check_cnt_0_s5 .INIT=1'b0;
DFFC \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/waddr_1_s3  (
	.D(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n78_16 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/waddr [1])
);
defparam \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/waddr_1_s3 .INIT=1'b0;
DFFC \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/waddr_0_s3  (
	.D(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n79_12 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/waddr [0])
);
defparam \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/waddr_0_s3 .INIT=1'b0;
DFFC \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/raddr_1_s4  (
	.D(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n88_12 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/raddr [1])
);
defparam \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/raddr_1_s4 .INIT=1'b0;
DFFC \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/raddr_0_s4  (
	.D(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n89_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/raddr [0])
);
defparam \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/raddr_0_s4 .INIT=1'b0;
DFFP \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/empty_s4  (
	.D(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n63_7 ),
	.CLK(clk_out),
	.PRESET(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/mth_rf_empty [0])
);
defparam \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/empty_s4 .INIT=1'b1;
DFFC \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/check_cnt_1_s3  (
	.D(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/n48_10 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/matched_rvld[0].u_matched_rvld_fifo/check_cnt [1])
);
defparam \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/check_cnt_1_s3 .INIT=1'b0;
SDPB \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/data_mem_data_mem_0_0_s  (
	.CLKA(clk_out),
	.CEA(\u_psram_top/n232_6 ),
	.RESETA(GND),
	.CLKB(clk_out),
	.CEB(\u_psram_top/mth_rf_oe_9 ),
	.RESETB(\u_psram_top/ddr_rsti ),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({\u_psram_top/rd_data_d [31:0]}),
	.ADA({GND, GND, GND, GND, GND, GND, GND, \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/waddr [1:0], GND, VCC, VCC, VCC, VCC}),
	.ADB({GND, GND, GND, GND, GND, GND, GND, \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/raddr [1:0], GND, GND, GND, GND, GND}),
	.DO({\u_psram_top/mth_rf_od [31:0]})
);
defparam \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/data_mem_data_mem_0_0_s .READ_MODE=1'b0;
defparam \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/data_mem_data_mem_0_0_s .BIT_WIDTH_0=32;
defparam \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/data_mem_data_mem_0_0_s .BIT_WIDTH_1=32;
defparam \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/data_mem_data_mem_0_0_s .RESET_MODE="ASYNC";
defparam \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/data_mem_data_mem_0_0_s .BLK_SEL_0=3'b000;
defparam \u_psram_top/matched_rvld[0].u_matched_rvld_fifo/data_mem_data_mem_0_0_s .BLK_SEL_1=3'b000;
LUT2 \u_psram_top/u_psram_wd/n207_s3  (
	.I0(\u_psram_top/u_psram_wd/n263_8 ),
	.I1(\u_psram_top/u_psram_wd/step [0]),
	.F(\u_psram_top/u_psram_wd/n207_8 )
);
defparam \u_psram_top/u_psram_wd/n207_s3 .INIT=4'h6;
LUT4 \u_psram_top/u_psram_wd/n263_s2  (
	.I0(\u_psram_top/u_psram_wd/step [8]),
	.I1(\u_psram_top/u_psram_wd/n197_36 ),
	.I2(\u_psram_top/dll_step [7]),
	.I3(\u_psram_top/u_psram_wd/dll_lock_d ),
	.F(\u_psram_top/u_psram_wd/n263_8 )
);
defparam \u_psram_top/u_psram_wd/n263_s2 .INIT=16'h7100;
DFFC \u_psram_top/u_psram_wd/dll_lock_d_s0  (
	.D(\u_psram_top/u_psram_wd/dll_lock_d0 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/dll_lock_d )
);
defparam \u_psram_top/u_psram_wd/dll_lock_d_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/step_8_s0  (
	.D(\u_psram_top/u_psram_wd/n199_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/n263_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/step [8])
);
defparam \u_psram_top/u_psram_wd/step_8_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/step_7_s0  (
	.D(\u_psram_top/u_psram_wd/n200_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/n263_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/step [7])
);
defparam \u_psram_top/u_psram_wd/step_7_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/step_6_s0  (
	.D(\u_psram_top/u_psram_wd/n201_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/n263_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/step [6])
);
defparam \u_psram_top/u_psram_wd/step_6_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/step_5_s0  (
	.D(\u_psram_top/u_psram_wd/n202_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/n263_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/step [5])
);
defparam \u_psram_top/u_psram_wd/step_5_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/step_4_s0  (
	.D(\u_psram_top/u_psram_wd/n203_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/n263_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/step [4])
);
defparam \u_psram_top/u_psram_wd/step_4_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/step_3_s0  (
	.D(\u_psram_top/u_psram_wd/n204_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/n263_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/step [3])
);
defparam \u_psram_top/u_psram_wd/step_3_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/step_2_s0  (
	.D(\u_psram_top/u_psram_wd/n205_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/n263_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/step [2])
);
defparam \u_psram_top/u_psram_wd/step_2_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/step_1_s0  (
	.D(\u_psram_top/u_psram_wd/n206_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/n263_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/step [1])
);
defparam \u_psram_top/u_psram_wd/step_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/dll_lock_d0_s0  (
	.D(\u_psram_top/dll_lock ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/dll_lock_d0 )
);
defparam \u_psram_top/u_psram_wd/dll_lock_d0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/step_0_s1  (
	.D(\u_psram_top/u_psram_wd/n207_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/step [0])
);
defparam \u_psram_top/u_psram_wd/step_0_s1 .INIT=1'b0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[0].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [0]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [0]),
	.VALUE(\u_psram_top/VALUE_Z [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [0]),
	.DF(\u_psram_top/u_psram_wd/DF_d [0])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[0].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[1].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [1]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [0]),
	.VALUE(\u_psram_top/VALUE_Z [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [1]),
	.DF(\u_psram_top/u_psram_wd/DF_d [1])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[1].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[2].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [2]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [0]),
	.VALUE(\u_psram_top/VALUE_Z [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [2]),
	.DF(\u_psram_top/u_psram_wd/DF_d [2])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[2].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[3].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [3]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [0]),
	.VALUE(\u_psram_top/VALUE_Z [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [3]),
	.DF(\u_psram_top/u_psram_wd/DF_d [3])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[3].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[4].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [4]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [0]),
	.VALUE(\u_psram_top/VALUE_Z [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [4]),
	.DF(\u_psram_top/u_psram_wd/DF_d [4])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[4].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[5].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [5]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [0]),
	.VALUE(\u_psram_top/VALUE_Z [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [5]),
	.DF(\u_psram_top/u_psram_wd/DF_d [5])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[5].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[6].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [6]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [0]),
	.VALUE(\u_psram_top/VALUE_Z [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [6]),
	.DF(\u_psram_top/u_psram_wd/DF_d [6])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[6].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[7].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [7]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [0]),
	.VALUE(\u_psram_top/VALUE_Z [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [7]),
	.DF(\u_psram_top/u_psram_wd/DF_d [7])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[7].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/iodelayn0  (
	.DI(\u_psram_top/u_psram_wd/clkn_out [0]),
	.SETN(GND),
	.SDTAP(\u_psram_top/u_psram_wd/dll_lock_d ),
	.VALUE(\u_psram_top/u_psram_wd/step [0]),
	.DO(\u_psram_top/u_psram_wd/clkn_out_d [0]),
	.DF(\u_psram_top/u_psram_wd/iodelayn0_1_DF )
);
defparam \u_psram_top/u_psram_wd/iodelayn0 .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/ck_delay[0].iodelay  (
	.DI(\u_psram_top/u_psram_wd/clk_out [0]),
	.SETN(GND),
	.SDTAP(\u_psram_top/u_psram_wd/dll_lock_d ),
	.VALUE(\u_psram_top/u_psram_wd/step [0]),
	.DO(\u_psram_top/u_psram_wd/clk_out_d_0 [0]),
	.DF(\u_psram_top/u_psram_wd/ck_delay[0].iodelay_1_DF )
);
defparam \u_psram_top/u_psram_wd/ck_delay[0].iodelay .C_STATIC_DLY=0;
ALU \u_psram_top/u_psram_wd/n197_s19  (
	.I0(VCC),
	.I1(\u_psram_top/dll_step [0]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/step [1]),
	.COUT(\u_psram_top/u_psram_wd/n197_24 ),
	.SUM(\u_psram_top/u_psram_wd/n197_20_SUM )
);
defparam \u_psram_top/u_psram_wd/n197_s19 .ALU_MODE=1;
ALU \u_psram_top/u_psram_wd/n197_s20  (
	.I0(\u_psram_top/u_psram_wd/step [2]),
	.I1(\u_psram_top/dll_step [1]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/n197_24 ),
	.COUT(\u_psram_top/u_psram_wd/n197_26 ),
	.SUM(\u_psram_top/u_psram_wd/n197_21_SUM )
);
defparam \u_psram_top/u_psram_wd/n197_s20 .ALU_MODE=1;
ALU \u_psram_top/u_psram_wd/n197_s21  (
	.I0(\u_psram_top/u_psram_wd/step [3]),
	.I1(\u_psram_top/dll_step [2]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/n197_26 ),
	.COUT(\u_psram_top/u_psram_wd/n197_28 ),
	.SUM(\u_psram_top/u_psram_wd/n197_22_SUM )
);
defparam \u_psram_top/u_psram_wd/n197_s21 .ALU_MODE=1;
ALU \u_psram_top/u_psram_wd/n197_s22  (
	.I0(\u_psram_top/u_psram_wd/step [4]),
	.I1(\u_psram_top/dll_step [3]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/n197_28 ),
	.COUT(\u_psram_top/u_psram_wd/n197_30 ),
	.SUM(\u_psram_top/u_psram_wd/n197_23_SUM )
);
defparam \u_psram_top/u_psram_wd/n197_s22 .ALU_MODE=1;
ALU \u_psram_top/u_psram_wd/n197_s23  (
	.I0(\u_psram_top/u_psram_wd/step [5]),
	.I1(\u_psram_top/dll_step [4]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/n197_30 ),
	.COUT(\u_psram_top/u_psram_wd/n197_32 ),
	.SUM(\u_psram_top/u_psram_wd/n197_24_SUM )
);
defparam \u_psram_top/u_psram_wd/n197_s23 .ALU_MODE=1;
ALU \u_psram_top/u_psram_wd/n197_s24  (
	.I0(\u_psram_top/u_psram_wd/step [6]),
	.I1(\u_psram_top/dll_step [5]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/n197_32 ),
	.COUT(\u_psram_top/u_psram_wd/n197_34 ),
	.SUM(\u_psram_top/u_psram_wd/n197_25_SUM )
);
defparam \u_psram_top/u_psram_wd/n197_s24 .ALU_MODE=1;
ALU \u_psram_top/u_psram_wd/n197_s25  (
	.I0(\u_psram_top/u_psram_wd/step [7]),
	.I1(\u_psram_top/dll_step [6]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/n197_34 ),
	.COUT(\u_psram_top/u_psram_wd/n197_36 ),
	.SUM(\u_psram_top/u_psram_wd/n197_26_SUM )
);
defparam \u_psram_top/u_psram_wd/n197_s25 .ALU_MODE=1;
ALU \u_psram_top/u_psram_wd/n206_s  (
	.I0(\u_psram_top/u_psram_wd/step [1]),
	.I1(\u_psram_top/u_psram_wd/step [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_psram_top/u_psram_wd/n206_2 ),
	.SUM(\u_psram_top/u_psram_wd/n206_1 )
);
defparam \u_psram_top/u_psram_wd/n206_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/n205_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_wd/step [2]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/n206_2 ),
	.COUT(\u_psram_top/u_psram_wd/n205_2 ),
	.SUM(\u_psram_top/u_psram_wd/n205_1 )
);
defparam \u_psram_top/u_psram_wd/n205_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/n204_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_wd/step [3]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/n205_2 ),
	.COUT(\u_psram_top/u_psram_wd/n204_2 ),
	.SUM(\u_psram_top/u_psram_wd/n204_1 )
);
defparam \u_psram_top/u_psram_wd/n204_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/n203_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_wd/step [4]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/n204_2 ),
	.COUT(\u_psram_top/u_psram_wd/n203_2 ),
	.SUM(\u_psram_top/u_psram_wd/n203_1 )
);
defparam \u_psram_top/u_psram_wd/n203_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/n202_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_wd/step [5]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/n203_2 ),
	.COUT(\u_psram_top/u_psram_wd/n202_2 ),
	.SUM(\u_psram_top/u_psram_wd/n202_1 )
);
defparam \u_psram_top/u_psram_wd/n202_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/n201_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_wd/step [6]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/n202_2 ),
	.COUT(\u_psram_top/u_psram_wd/n201_2 ),
	.SUM(\u_psram_top/u_psram_wd/n201_1 )
);
defparam \u_psram_top/u_psram_wd/n201_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/n200_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_wd/step [7]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/n201_2 ),
	.COUT(\u_psram_top/u_psram_wd/n200_2 ),
	.SUM(\u_psram_top/u_psram_wd/n200_1 )
);
defparam \u_psram_top/u_psram_wd/n200_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_wd/n199_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_wd/step [8]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_wd/n200_2 ),
	.COUT(\u_psram_top/u_psram_wd/n199_0_COUT ),
	.SUM(\u_psram_top/u_psram_wd/n199_1 )
);
defparam \u_psram_top/u_psram_wd/n199_s .ALU_MODE=0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2024_s0  (
	.I0(\u_psram_top/cmd_en_calib ),
	.I1(cmd_en),
	.I2(init_calib),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2024_s0 .INIT=8'hCA;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_7 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_5 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_s0 .INIT=16'h8F88;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n767_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_7 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_5 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9 [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n767_3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n767_s0 .INIT=16'h8F88;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n771_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_7 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_5 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n771_3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n771_s0 .INIT=16'h8F88;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n881_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n881_3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n881_s0 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n905_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [6]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [6]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n905_3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n905_s0 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1323_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1323_3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1323_s0 .INIT=4'h4;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1332_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [14]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [13]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1332_3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1332_s0 .INIT=8'hAC;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 [1]),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [29])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s0 .INIT=8'h5C;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_8 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [27]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_5 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [27])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s0 .INIT=16'h008F;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_7 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [24]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [24])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s0 .INIT=8'h8F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_23_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_8 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [23]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_5 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [23])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_23_s0 .INIT=16'h008F;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 [1]),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [16])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_s0 .INIT=8'h5C;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 [1]),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [13])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_s0 .INIT=8'h5C;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 [1]),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [12])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_s0 .INIT=8'h5C;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 [1]),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [9])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_s0 .INIT=8'h5C;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 [1]),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [8])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_s0 .INIT=8'h5C;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 [1]),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [5])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_s0 .INIT=8'h5C;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 [1]),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_s0 .INIT=8'h5C;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_7 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [2]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_4 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_s0 .INIT=8'h8F;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_7 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_4 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_s0 .INIT=8'h8F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all [2]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_s1 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n920_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all [2]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n920_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n920_s1 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [3]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_6 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_s1 .INIT=16'h1F00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_6 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_s1 .INIT=16'h0F11;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1538_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [0]),
	.I1(\u_psram_top/out_dq_Z [62]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_5 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1538_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1538_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1538_s1 .INIT=16'h1000;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_s3  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_s3 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_s3  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [11]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [7]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_s3 .INIT=4'hE;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s3  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [0]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_11 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s3 .INIT=16'hFFFE;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_s3  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [17]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [18]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1332_3 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_s3 .INIT=16'hFCFA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1191_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1191_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1191_s1 .INIT=8'hF8;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s5  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_8 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s5 .INIT=16'hFE00;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n786_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_7 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n786_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n786_s1 .INIT=4'h8;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1305_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1305_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1305_s2 .INIT=8'h78;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_s2 .INIT=16'h7F80;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_11 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_8 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_s2 .INIT=16'h35C0;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n139_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n139_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n139_s2 .INIT=4'h6;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n136_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [3]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n138_8 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n136_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n136_s2 .INIT=16'h7F80;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_0_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_7 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [0]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [0]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_0_s1 .INIT=16'hF888;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_17_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_7 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [17]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4 [1]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [17])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_17_s1 .INIT=16'hF888;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_21_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_7 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [21]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5 [1]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [21])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_21_s1 .INIT=16'hF888;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_20_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_7 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [20]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5 [0]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [20])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_20_s1 .INIT=16'hF888;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_25_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_7 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [25]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6 [1]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [25])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_25_s1 .INIT=16'hF888;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_28_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_7 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [28]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7 [0]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [28])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_28_s1 .INIT=16'hF888;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_3_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_7 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [3]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_3_9 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_3_s1 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_7_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_7 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [7]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_3_9 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [7])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_7_s1 .INIT=8'hF8;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_6_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_7 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [6]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1 [2]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [6])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_6_s1 .INIT=16'hF888;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_11_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_7 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [11]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_3_9 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [11])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_11_s1 .INIT=8'hF8;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_10_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_7 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [10]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2 [2]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [10])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_10_s1 .INIT=16'hF888;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_15_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_7 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [15]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_3_9 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [15])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_15_s1 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_14_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_7 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [14]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_3_9 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [14])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_14_s1 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_19_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_7 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [19]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_3_9 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [19])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_19_s1 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_18_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_7 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [18]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_3_9 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [18])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_18_s1 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_22_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_7 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [22]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_3_9 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [22])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_22_s1 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_26_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_7 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [26]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_3_9 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [26])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_26_s1 .INIT=8'hF8;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_31_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_7 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [31]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7 [3]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [31])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_31_s1 .INIT=16'hF888;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_30_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_7 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [30]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_3_9 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [30])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_30_s1 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1196_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1196_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1196_s2 .INIT=8'h40;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1216_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1216_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1216_s2 .INIT=8'h40;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_s2 .INIT=4'h1;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [29]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0_14 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7 [1]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s1 .INIT=16'h770F;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s2 .INIT=8'hD0;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s3  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [1]),
	.I1(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s3 .INIT=4'h1;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6 [0]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0 [2]),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s2 .INIT=16'hBB0F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [16]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0_14 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4 [0]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_s1 .INIT=16'h770F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [13]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0_14 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3 [1]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_s1 .INIT=16'h770F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [12]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0_14 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3 [0]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_s1 .INIT=16'h770F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [9]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0_14 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2 [1]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_s1 .INIT=16'h770F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [8]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0_14 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2 [0]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_s1 .INIT=16'h770F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [5]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0_14 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1 [1]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_s1 .INIT=16'h770F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [4]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0_14 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1 [0]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_s1 .INIT=16'h770F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [2]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0 [2]),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_s1 .INIT=16'hBB0F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0 [1]),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_s1 .INIT=16'hBB0F;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_s2 .INIT=4'h1;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I1(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_s2 .INIT=4'h4;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [2]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_s2 .INIT=16'hF0EE;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1538_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [13]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [13]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1538_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1538_s2 .INIT=4'h1;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0_s8  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0_5 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n218_3 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0_14 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0_s8 .INIT=4'h8;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s6  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [3]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s6 .INIT=8'h01;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_s3  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_s3 .INIT=8'h80;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n138_s3  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n138_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n138_s3 .INIT=4'h8;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s5  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_11 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s5 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_s4  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [15]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [15]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [6]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [6]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_10 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_s4 .INIT=16'hFFFE;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en_s1  (
	.I0(\u_psram_top/cmd_calib ),
	.I1(cmd),
	.I2(init_calib),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en_s1 .INIT=16'h3500;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s2  (
	.I0(\u_psram_top/cmd_calib ),
	.I1(cmd),
	.I2(init_calib),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s2 .INIT=16'hCA00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s5  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [3]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [4]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n138_8 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_11 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s5 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [0]),
	.I1(\u_psram_top/out_dq_Z [62]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_5 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1538_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_s1 .INIT=16'hEFFF;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n137_s3  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [0]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n137_9 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n137_s3 .INIT=16'h7F80;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n138_s4  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_8 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [2]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [0]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n138_10 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n138_s4 .INIT=16'h1444;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_s5  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [0]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [13]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [13]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_12 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_s5 .INIT=16'hFFFE;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_s4  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [12]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [12]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [0]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_10 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_s4 .INIT=16'hFFFE;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_3_s3  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_3_9 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_3_s3 .INIT=8'h20;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s4  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0_5 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n218_3 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s4 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_3_s8  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0_5 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n218_3 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_3_15 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_3_s8 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_2_s8  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0_5 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n218_3 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_2_15 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_2_s8 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_1_s8  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0_5 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n218_3 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_1_15 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_1_s8 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0_s9  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0_5 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n218_3 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0_16 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0_s9 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_s3  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [2]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_s3 .INIT=16'h000E;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n764_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n764_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n764_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n765_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n765_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n765_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n768_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n768_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n768_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n769_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n769_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n769_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n772_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q10 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n772_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n772_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n773_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q10 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n773_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n773_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n776_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q11 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n776_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n776_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n777_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q11 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n777_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n777_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n780_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q12 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n780_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n780_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n781_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q12 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n781_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n781_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n784_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q13 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n784_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n784_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n785_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q13 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n785_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n785_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n788_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q14 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n788_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n788_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n789_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q14 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n789_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n789_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n792_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n792_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n792_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n793_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n793_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n793_s2 .INIT=8'hE0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n791_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 [2]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n786_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n791_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n791_s1 .INIT=16'hFFE0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n790_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 [3]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n786_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n790_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n790_s1 .INIT=16'hFFE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n172_s5  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n172_12 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n172_s5 .INIT=8'h14;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n173_s4  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [0]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n173_10 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n173_s4 .INIT=8'h14;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1306_s4  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I1(\u_psram_top/calib_Z [0]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1306_10 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1306_s4 .INIT=8'h78;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s6  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_11 ),
	.I2(\u_psram_top/calib_Z [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_14 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s6 .INIT=8'hF4;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1307_s4  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_11 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I2(\u_psram_top/calib_Z [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1307_10 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1307_s4 .INIT=8'h1C;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n172_s6  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n172_12 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n172_14 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n172_s6 .INIT=16'hCCCA;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s3  (
	.I0(\u_psram_top/config_done_Z ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0_5 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n218_3 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s3 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n298_s3  (
	.I0(\u_psram_top/cmd_calib ),
	.I1(cmd),
	.I2(init_calib),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n298_9 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n298_s3 .INIT=16'h35FF;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_15_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [14]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [15])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_15_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_14_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [13]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [14])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_14_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_13_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [12]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [13])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_13_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_12_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [11]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [12])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_12_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_11_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [10]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [11])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_11_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_10_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [9]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [10])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_10_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_9_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [8]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [9])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_9_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_8_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [7]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [8])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_8_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_7_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [6]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [7])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_7_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_6_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [5]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [6])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_6_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_5_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [4]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [5])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_5_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_4_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [3]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_4_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_3_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [2]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [0]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_18_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [17]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [18])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_18_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_17_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [16]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [17])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_17_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_16_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [15]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [16])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_16_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_15_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [14]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [15])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_15_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_14_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [13]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [14])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_14_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_13_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [12]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [13])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_13_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_12_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [11]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [12])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_12_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_11_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [10]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [11])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_11_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_10_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [9]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [10])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_10_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_9_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [8]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [9])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_9_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_8_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [7]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [8])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_8_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_7_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [6]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [7])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_7_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_6_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [5]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [6])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_6_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_5_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [4]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [5])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_5_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_4_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [3]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_4_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_3_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [2]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [0]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_60_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [60])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_60_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_49_s0  (
	.D(\u_psram_top/addr_d [20]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [49])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_49_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_48_s0  (
	.D(\u_psram_top/addr_d [19]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [48])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_48_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_47_s0  (
	.D(\u_psram_top/addr_d [18]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [47])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_47_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_46_s0  (
	.D(\u_psram_top/addr_d [17]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [46])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_46_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_45_s0  (
	.D(\u_psram_top/addr_d [16]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [45])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_45_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_44_s0  (
	.D(\u_psram_top/addr_d [15]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [44])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_44_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_43_s0  (
	.D(\u_psram_top/addr_d [14]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [43])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_43_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_42_s0  (
	.D(\u_psram_top/addr_d [13]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [42])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_42_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_41_s0  (
	.D(\u_psram_top/addr_d [12]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [41])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_41_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_40_s0  (
	.D(\u_psram_top/addr_d [11]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [40])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_40_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_39_s0  (
	.D(\u_psram_top/addr_d [10]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [39])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_39_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_38_s0  (
	.D(\u_psram_top/addr_d [9]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [38])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_38_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_37_s0  (
	.D(\u_psram_top/addr_d [8]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [37])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_37_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_36_s0  (
	.D(\u_psram_top/addr_d [7]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [36])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_36_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_35_s0  (
	.D(\u_psram_top/addr_d [6]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [35])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_35_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_34_s0  (
	.D(\u_psram_top/addr_d [5]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [34])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_34_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_33_s0  (
	.D(\u_psram_top/addr_d [4]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [33])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_33_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_32_s0  (
	.D(\u_psram_top/addr_d [3]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [32])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_32_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_18_s0  (
	.D(\u_psram_top/addr_d [2]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [18])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_18_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_17_s0  (
	.D(\u_psram_top/addr_d [1]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [17])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_17_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_16_s0  (
	.D(\u_psram_top/addr_d [0]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [16])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_16_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [0]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren_0_s0  (
	.D(\u_psram_top/out_dq_Z [62]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_3_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [63]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [60]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [47]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [39]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q14_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [46]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q14 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q14_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q14_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [38]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q14 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q14_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [45]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q13 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [37]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q13 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [44]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q12 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [36]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q12 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [43]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q11 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [35]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q11 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [42]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q10 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [34]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q10 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [49]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [41]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [33]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [48]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [40]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [32]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [18]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [17]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [16]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_3_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 [2]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0 [2]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1 [2]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2 [2]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_3_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n791_5 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_3 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n764_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n765_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n767_3 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n768_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n769_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n771_3 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n772_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n773_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n776_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n777_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n780_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n781_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_3_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n786_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n784_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n785_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n788_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n789_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_3_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n790_5 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n792_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n793_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all_3_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all [2]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [1]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7_1_s0  (
	.D(\u_psram_top/out_dq_Z [15]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6_0_s0  (
	.D(\u_psram_top/out_dq_Z [16]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6 [0]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7 [1]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1216_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1191_5 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di1_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1196_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di1_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/readd_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1323_3 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/readd_Z [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/readd_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [0]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [7]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n136_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_3_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n137_9 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_2_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n138_10 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_1_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n139_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n140_9 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n298_9 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [63])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n881_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n881_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n905_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_3_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_2_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1305_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1332_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_6 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_valid_d0 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_s1 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0_s2  (
	.D(VCC),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0_s2 .INIT=1'b0;
DFF \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n218_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.CLK(clk_out),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n218_3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n218_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_1_s5  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n172_14 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_1_s5 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_0_s5  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n173_10 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_0_s5 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_1_s3  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1306_10 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_1_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_0_s3  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1307_10 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_0_s3 .INIT=1'b0;
SDPX9B \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s  (
	.CLKA(clk_out),
	.CEA(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_7 ),
	.RESETA(GND),
	.CLKB(clk_out),
	.CEB(VCC),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({\u_psram_top/data_mask_d [3:0], \u_psram_top/wr_data_d [31], \u_psram_top/wr_data_d [23], \u_psram_top/wr_data_d [15], \u_psram_top/wr_data_d [7], \u_psram_top/wr_data_d [30], \u_psram_top/wr_data_d [22], \u_psram_top/wr_data_d [14], \u_psram_top/wr_data_d [6], \u_psram_top/wr_data_d [29], \u_psram_top/wr_data_d [21], \u_psram_top/wr_data_d [13], \u_psram_top/wr_data_d [5], \u_psram_top/wr_data_d [28], \u_psram_top/wr_data_d [20], \u_psram_top/wr_data_d [12], \u_psram_top/wr_data_d [4], \u_psram_top/wr_data_d [27], \u_psram_top/wr_data_d [19], \u_psram_top/wr_data_d [11], \u_psram_top/wr_data_d [3], \u_psram_top/wr_data_d [26], \u_psram_top/wr_data_d [18], \u_psram_top/wr_data_d [10], \u_psram_top/wr_data_d [2], \u_psram_top/wr_data_d [25], \u_psram_top/wr_data_d [17], \u_psram_top/wr_data_d [9], \u_psram_top/wr_data_d [1], \u_psram_top/wr_data_d [24], \u_psram_top/wr_data_d [16], \u_psram_top/wr_data_d [8], \u_psram_top/wr_data_d [0]}),
	.ADA({GND, GND, GND, GND, GND, GND, GND, \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1:0], GND, VCC, VCC, VCC, VCC}),
	.ADB({GND, GND, GND, GND, GND, GND, GND, \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [1:0], GND, GND, GND, GND, GND}),
	.DO({\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 [3:0], \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [31:0]})
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s .READ_MODE=1'b0;
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s .BIT_WIDTH_0=36;
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s .BIT_WIDTH_1=36;
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s .RESET_MODE="SYNC";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s .BLK_SEL_0=3'b000;
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s .BLK_SEL_1=3'b000;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_3_15 ),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_2_15 ),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_1_15 ),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0_16 ),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n864_6 ),
	.TX1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n864_6 ),
	.Q0(\u_psram_top/u_psram_wd/out_rwds [0]),
	.Q1(\u_psram_top/u_psram_wd/rwds_ts_Z [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_5 ),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n920_5 ),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n920_5 ),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n920_5 ),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(GND),
	.TX1(GND),
	.Q0(\u_psram_top/u_psram_wd/wr_cs [0]),
	.Q1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4_1_Q1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [3]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [2]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [1]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [0]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_5 ),
	.TX1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [0]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [7]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [6]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [5]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [4]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_5 ),
	.TX1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [1]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [11]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [10]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [9]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [8]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_5 ),
	.TX1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [2]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [15]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [14]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [13]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [12]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_5 ),
	.TX1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [3]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [19]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [18]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [17]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [16]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_5 ),
	.TX1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [4]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [23]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [22]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [21]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [20]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_5 ),
	.TX1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [5]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [5])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [27]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [26]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [25]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [24]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_5 ),
	.TX1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [6]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [6])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [31]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [30]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [29]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [28]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_5 ),
	.TX1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [7]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [7])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .TXCLK_POL=1'b0;
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [0]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [0]),
	.Q0(\u_psram_top/rd_data_d0 [24]),
	.Q1(\u_psram_top/rd_data_d0 [16]),
	.Q2(\u_psram_top/rd_data_d0 [8]),
	.Q3(\u_psram_top/rd_data_d0 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [1]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [0]),
	.Q0(\u_psram_top/rd_data_d0 [25]),
	.Q1(\u_psram_top/rd_data_d0 [17]),
	.Q2(\u_psram_top/rd_data_d0 [9]),
	.Q3(\u_psram_top/rd_data_d0 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [2]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [0]),
	.Q0(\u_psram_top/rd_data_d0 [26]),
	.Q1(\u_psram_top/rd_data_d0 [18]),
	.Q2(\u_psram_top/rd_data_d0 [10]),
	.Q3(\u_psram_top/rd_data_d0 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [3]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [0]),
	.Q0(\u_psram_top/rd_data_d0 [27]),
	.Q1(\u_psram_top/rd_data_d0 [19]),
	.Q2(\u_psram_top/rd_data_d0 [11]),
	.Q3(\u_psram_top/rd_data_d0 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [4]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [0]),
	.Q0(\u_psram_top/rd_data_d0 [28]),
	.Q1(\u_psram_top/rd_data_d0 [20]),
	.Q2(\u_psram_top/rd_data_d0 [12]),
	.Q3(\u_psram_top/rd_data_d0 [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [5]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [0]),
	.Q0(\u_psram_top/rd_data_d0 [29]),
	.Q1(\u_psram_top/rd_data_d0 [21]),
	.Q2(\u_psram_top/rd_data_d0 [13]),
	.Q3(\u_psram_top/rd_data_d0 [5])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [6]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [0]),
	.Q0(\u_psram_top/rd_data_d0 [30]),
	.Q1(\u_psram_top/rd_data_d0 [22]),
	.Q2(\u_psram_top/rd_data_d0 [14]),
	.Q3(\u_psram_top/rd_data_d0 [6])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [7]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [0]),
	.Q0(\u_psram_top/rd_data_d0 [31]),
	.Q1(\u_psram_top/rd_data_d0 [23]),
	.Q2(\u_psram_top/rd_data_d0 [15]),
	.Q3(\u_psram_top/rd_data_d0 [7])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4 .LSREN="true";
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1538_5 ),
	.D1(GND),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1538_5 ),
	.D3(GND),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(GND),
	.TX1(GND),
	.Q0(\u_psram_top/u_psram_wd/clk_out [0]),
	.Q1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen_1_Q1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0 ),
	.D1(VCC),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0 ),
	.D3(VCC),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(GND),
	.TX1(GND),
	.Q0(\u_psram_top/u_psram_wd/clkn_out [0]),
	.Q1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen_1_Q1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen .TXCLK_POL=1'b0;
LUT1 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n864_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n864_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n864_s2 .INIT=2'h1;
LUT1 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n140_s4  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n140_9 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n140_s4 .INIT=2'h1;
LUT3 \u_psram_top/u_psram_init/n139_s0  (
	.I0(\u_psram_top/u_psram_init/n139_4 ),
	.I1(\u_psram_top/u_psram_init/n139_5 ),
	.I2(\u_psram_top/u_psram_init/n139_6 ),
	.F(\u_psram_top/u_psram_init/n139_3 )
);
defparam \u_psram_top/u_psram_init/n139_s0 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_init/n149_s0  (
	.I0(\u_psram_top/u_psram_init/n149_4 ),
	.I1(\u_psram_top/u_psram_init/n139_4 ),
	.I2(\u_psram_top/u_psram_init/n149_5 ),
	.F(\u_psram_top/u_psram_init/n_state [7])
);
defparam \u_psram_top/u_psram_init/n149_s0 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_init/n159_s0  (
	.I0(\u_psram_top/u_psram_init/n149_4 ),
	.I1(\u_psram_top/u_psram_init/n159_4 ),
	.I2(\u_psram_top/u_psram_init/n159_5 ),
	.F(\u_psram_top/u_psram_init/n159_3 )
);
defparam \u_psram_top/u_psram_init/n159_s0 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/n197_s0  (
	.I0(\u_psram_top/u_psram_init/n197_4 ),
	.I1(\u_psram_top/u_psram_init/n197_5 ),
	.I2(\u_psram_top/u_psram_init/n197_6 ),
	.I3(\u_psram_top/u_psram_init/n197_7 ),
	.F(\u_psram_top/u_psram_init/n197_3 )
);
defparam \u_psram_top/u_psram_init/n197_s0 .INIT=16'h8000;
LUT3 \u_psram_top/u_psram_init/n279_s0  (
	.I0(\u_psram_top/u_psram_init/trp_cnt [0]),
	.I1(\u_psram_top/u_psram_init/trp_cnt [1]),
	.I2(\u_psram_top/u_psram_init/n279_4 ),
	.F(\u_psram_top/u_psram_init/n279_3 )
);
defparam \u_psram_top/u_psram_init/n279_s0 .INIT=8'h10;
LUT3 \u_psram_top/u_psram_init/n326_s5  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [4]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [5]),
	.I2(\u_psram_top/u_psram_init/n326_11 ),
	.F(\u_psram_top/u_psram_init/n326_8 )
);
defparam \u_psram_top/u_psram_init/n326_s5 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_init/out_dq_Z_15_s  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [3]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [2]),
	.I2(\u_psram_top/u_psram_init/out_dq_Z_15_6 ),
	.F(\u_psram_top/out_dq_Z [15])
);
defparam \u_psram_top/u_psram_init/out_dq_Z_15_s .INIT=8'h40;
LUT3 \u_psram_top/u_psram_init/n569_s4  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [4]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [5]),
	.I2(\u_psram_top/u_psram_init/n569_10 ),
	.F(\u_psram_top/u_psram_init/n569_7 )
);
defparam \u_psram_top/u_psram_init/n569_s4 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/n615_s3  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [4]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [5]),
	.I2(\u_psram_top/u_psram_init/n615_7 ),
	.I3(\u_psram_top/u_psram_init/n615_8 ),
	.F(\u_psram_top/u_psram_init/n615_6 )
);
defparam \u_psram_top/u_psram_init/n615_s3 .INIT=16'h1000;
LUT2 \u_psram_top/u_psram_init/n1031_s2  (
	.I0(\u_psram_top/u_psram_init/adjust_over [0]),
	.I1(\u_psram_top/u_psram_init/n1031_6 ),
	.F(\u_psram_top/u_psram_init/n1031_5 )
);
defparam \u_psram_top/u_psram_init/n1031_s2 .INIT=4'h1;
LUT4 \u_psram_top/u_psram_init/n1052_s0  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [2]),
	.I2(\u_psram_top/readd_Z [0]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [0]),
	.F(\u_psram_top/u_psram_init/n1052_3 )
);
defparam \u_psram_top/u_psram_init/n1052_s0 .INIT=16'h00FE;
LUT4 \u_psram_top/u_psram_init/n1067_s0  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [0]),
	.I1(\u_psram_top/u_psram_init/n1067_4 ),
	.I2(\u_psram_top/u_psram_init/n1067_5 ),
	.I3(\u_psram_top/u_psram_init/n1067_6 ),
	.F(\u_psram_top/u_psram_init/n1067_3 )
);
defparam \u_psram_top/u_psram_init/n1067_s0 .INIT=16'h4000;
LUT3 \u_psram_top/u_psram_init/n1213_s0  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I1(\u_psram_top/u_psram_init/n1213_4 ),
	.I2(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1213_3 )
);
defparam \u_psram_top/u_psram_init/n1213_s0 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_init/n1246_s0  (
	.I0(\u_psram_top/u_psram_init/n1213_3 ),
	.I1(\u_psram_top/u_psram_init/n921_12 ),
	.I2(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1246_3 )
);
defparam \u_psram_top/u_psram_init/n1246_s0 .INIT=8'hF8;
LUT2 \u_psram_top/u_psram_init/n1425_s0  (
	.I0(\u_psram_top/u_psram_init/n1694_4 ),
	.I1(\u_psram_top/u_psram_init/n1694_5 ),
	.F(\u_psram_top/u_psram_init/n1425_3 )
);
defparam \u_psram_top/u_psram_init/n1425_s0 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/wr_data_31_s3  (
	.I0(\u_psram_top/u_psram_init/n615_6 ),
	.I1(\u_psram_top/u_psram_init/wr_data_31_6 ),
	.F(\u_psram_top/u_psram_init/wr_data_31_5 )
);
defparam \u_psram_top/u_psram_init/wr_data_31_s3 .INIT=4'hB;
LUT3 \u_psram_top/u_psram_init/SDTAP_0_s3  (
	.I0(\u_psram_top/u_psram_init/adjust_over [0]),
	.I1(\u_psram_top/u_psram_init/n1694_5 ),
	.I2(\u_psram_top/u_psram_init/n1011_5 ),
	.F(\u_psram_top/u_psram_init/SDTAP_0_5 )
);
defparam \u_psram_top/u_psram_init/SDTAP_0_s3 .INIT=8'hF4;
LUT3 \u_psram_top/u_psram_init/VALUE_0_s3  (
	.I0(\u_psram_top/u_psram_init/adjust_over [0]),
	.I1(\u_psram_top/u_psram_init/n1684_4 ),
	.I2(\u_psram_top/u_psram_init/timer_cnt1_5_9 ),
	.F(\u_psram_top/u_psram_init/VALUE_0_5 )
);
defparam \u_psram_top/u_psram_init/VALUE_0_s3 .INIT=8'hFE;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_9 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_10 ),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_11 ),
	.I3(\u_psram_top/u_psram_init/read_over [0]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_8 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s3 .INIT=16'hFFE0;
LUT3 \u_psram_top/u_psram_init/n_state_11_s15  (
	.I0(\u_psram_top/u_psram_init/n149_4 ),
	.I1(\u_psram_top/u_psram_init/n159_4 ),
	.I2(\u_psram_top/u_psram_init/n_state_11_20 ),
	.F(\u_psram_top/u_psram_init/n_state [11])
);
defparam \u_psram_top/u_psram_init/n_state_11_s15 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/n_state_9_s14  (
	.I0(\u_psram_top/u_psram_init/n1694_5 ),
	.I1(\u_psram_top/u_psram_init/delay_wait_over [0]),
	.I2(\u_psram_top/u_psram_init/adjust_over [0]),
	.I3(\u_psram_top/u_psram_init/n1684_4 ),
	.F(\u_psram_top/u_psram_init/n_state [9])
);
defparam \u_psram_top/u_psram_init/n_state_9_s14 .INIT=16'h8F88;
LUT4 \u_psram_top/u_psram_init/n_state_8_s15  (
	.I0(\u_psram_top/u_psram_init/n_state_10_20 ),
	.I1(\u_psram_top/u_psram_init/n_state_8_20 ),
	.I2(\u_psram_top/u_psram_init/delay_wait_over [0]),
	.I3(\u_psram_top/u_psram_init/n1694_5 ),
	.F(\u_psram_top/u_psram_init/n_state [8])
);
defparam \u_psram_top/u_psram_init/n_state_8_s15 .INIT=16'h8F88;
LUT4 \u_psram_top/u_psram_init/n_state_5_s15  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0_5_9 ),
	.I1(\u_psram_top/u_psram_init/write_done ),
	.I2(\u_psram_top/u_psram_init/n_state_5_20 ),
	.I3(\u_psram_top/u_psram_init/n_state_5_21 ),
	.F(\u_psram_top/u_psram_init/n_state [5])
);
defparam \u_psram_top/u_psram_init/n_state_5_s15 .INIT=16'hF8FF;
LUT4 \u_psram_top/u_psram_init/n_state_4_s14  (
	.I0(\u_psram_top/u_psram_init/write_done ),
	.I1(\u_psram_top/u_psram_init/timer_cnt0_5_9 ),
	.I2(\u_psram_top/config_done_Z ),
	.I3(\u_psram_top/u_psram_init/timer_cnt_5_9 ),
	.F(\u_psram_top/u_psram_init/n_state [4])
);
defparam \u_psram_top/u_psram_init/n_state_4_s14 .INIT=16'hF444;
LUT4 \u_psram_top/u_psram_init/n_state_3_s14  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt_15_9 ),
	.I1(\u_psram_top/u_psram_init/Tvcs_done ),
	.I2(\u_psram_top/config_done_Z ),
	.I3(\u_psram_top/u_psram_init/timer_cnt_5_9 ),
	.F(\u_psram_top/u_psram_init/n_state [3])
);
defparam \u_psram_top/u_psram_init/n_state_3_s14 .INIT=16'h8F88;
LUT4 \u_psram_top/u_psram_init/n_state_2_s15  (
	.I0(\u_psram_top/u_psram_init/Tvcs_done ),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt_15_9 ),
	.I2(\u_psram_top/u_psram_init/Trp_done ),
	.I3(\u_psram_top/u_psram_init/n139_3 ),
	.F(\u_psram_top/u_psram_init/n_state [2])
);
defparam \u_psram_top/u_psram_init/n_state_2_s15 .INIT=16'hF444;
LUT4 \u_psram_top/u_psram_init/n_state_1_s16  (
	.I0(\u_psram_top/u_psram_init/ready_r ),
	.I1(\u_psram_top/u_psram_init/n_state_1_21 ),
	.I2(\u_psram_top/u_psram_init/Trp_done ),
	.I3(\u_psram_top/u_psram_init/n139_3 ),
	.F(\u_psram_top/u_psram_init/n_state [1])
);
defparam \u_psram_top/u_psram_init/n_state_1_s16 .INIT=16'h8F88;
LUT4 \u_psram_top/u_psram_init/n_state_0_s16  (
	.I0(\u_psram_top/u_psram_init/n_state_0_21 ),
	.I1(\u_psram_top/u_psram_init/n_state_0_22 ),
	.I2(\u_psram_top/u_psram_init/n_state_0_23 ),
	.I3(\u_psram_top/u_psram_init/n_state_0_26 ),
	.F(\u_psram_top/u_psram_init/n_state [0])
);
defparam \u_psram_top/u_psram_init/n_state_0_s16 .INIT=16'hFF80;
LUT2 \u_psram_top/u_psram_init/n1189_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_over [0]),
	.F(\u_psram_top/u_psram_init/n1189_7 )
);
defparam \u_psram_top/u_psram_init/n1189_s2 .INIT=4'h1;
LUT3 \u_psram_top/u_psram_init/n1188_s2  (
	.I0(\u_psram_top/u_psram_init/read_over [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [0]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [1]),
	.F(\u_psram_top/u_psram_init/n1188_7 )
);
defparam \u_psram_top/u_psram_init/n1188_s2 .INIT=8'h14;
LUT4 \u_psram_top/u_psram_init/n1187_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top/u_psram_init/read_over [0]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [2]),
	.F(\u_psram_top/u_psram_init/n1187_7 )
);
defparam \u_psram_top/u_psram_init/n1187_s2 .INIT=16'h0708;
LUT3 \u_psram_top/u_psram_init/n1186_s2  (
	.I0(\u_psram_top/u_psram_init/read_over [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [3]),
	.I2(\u_psram_top/u_psram_init/n1186_8 ),
	.F(\u_psram_top/u_psram_init/n1186_7 )
);
defparam \u_psram_top/u_psram_init/n1186_s2 .INIT=8'h14;
LUT3 \u_psram_top/u_psram_init/n1185_s2  (
	.I0(\u_psram_top/u_psram_init/read_over [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n1185_10 ),
	.F(\u_psram_top/u_psram_init/n1185_7 )
);
defparam \u_psram_top/u_psram_init/n1185_s2 .INIT=8'h14;
LUT4 \u_psram_top/u_psram_init/n1184_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [4]),
	.I1(\u_psram_top/u_psram_init/n1185_10 ),
	.I2(\u_psram_top/u_psram_init/read_over [0]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [5]),
	.F(\u_psram_top/u_psram_init/n1184_7 )
);
defparam \u_psram_top/u_psram_init/n1184_s2 .INIT=16'h0708;
LUT4 \u_psram_top/u_psram_init/n997_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I3(\u_psram_top/cmd_en_calib ),
	.F(\u_psram_top/u_psram_init/n997_8 )
);
defparam \u_psram_top/u_psram_init/n997_s3 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_init/n996_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/cmd_en_calib ),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [1]),
	.F(\u_psram_top/u_psram_init/n996_8 )
);
defparam \u_psram_top/u_psram_init/n996_s3 .INIT=16'h0B0C;
LUT4 \u_psram_top/u_psram_init/n995_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [1]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I3(\u_psram_top/cmd_en_calib ),
	.F(\u_psram_top/u_psram_init/n995_8 )
);
defparam \u_psram_top/u_psram_init/n995_s3 .INIT=16'h00F8;
LUT2 \u_psram_top/u_psram_init/n947_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [0]),
	.I1(\u_psram_top/u_psram_init/c_state [7]),
	.F(\u_psram_top/u_psram_init/n947_8 )
);
defparam \u_psram_top/u_psram_init/n947_s3 .INIT=4'h1;
LUT3 \u_psram_top/u_psram_init/n946_s2  (
	.I0(\u_psram_top/u_psram_init/c_state [7]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [0]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [1]),
	.F(\u_psram_top/u_psram_init/n946_7 )
);
defparam \u_psram_top/u_psram_init/n946_s2 .INIT=8'h14;
LUT4 \u_psram_top/u_psram_init/n944_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [2]),
	.I1(\u_psram_top/u_psram_init/n945_8 ),
	.I2(\u_psram_top/u_psram_init/c_state [7]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [3]),
	.F(\u_psram_top/u_psram_init/n944_7 )
);
defparam \u_psram_top/u_psram_init/n944_s2 .INIT=16'h0708;
LUT3 \u_psram_top/u_psram_init/n943_s2  (
	.I0(\u_psram_top/u_psram_init/c_state [7]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n943_10 ),
	.F(\u_psram_top/u_psram_init/n943_7 )
);
defparam \u_psram_top/u_psram_init/n943_s2 .INIT=8'h14;
LUT4 \u_psram_top/u_psram_init/n941_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [5]),
	.I1(\u_psram_top/u_psram_init/read_over_0_9 ),
	.I2(\u_psram_top/u_psram_init/c_state [7]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [6]),
	.F(\u_psram_top/u_psram_init/n941_7 )
);
defparam \u_psram_top/u_psram_init/n941_s2 .INIT=16'h0708;
LUT4 \u_psram_top/u_psram_init/n940_s2  (
	.I0(\u_psram_top/u_psram_init/read_over_0_9 ),
	.I1(\u_psram_top/u_psram_init/n940_8 ),
	.I2(\u_psram_top/u_psram_init/c_state [7]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [7]),
	.F(\u_psram_top/u_psram_init/n940_7 )
);
defparam \u_psram_top/u_psram_init/n940_s2 .INIT=16'h0708;
LUT4 \u_psram_top/u_psram_init/n939_s2  (
	.I0(\u_psram_top/u_psram_init/read_over_0_9 ),
	.I1(\u_psram_top/u_psram_init/n939_10 ),
	.I2(\u_psram_top/u_psram_init/c_state [7]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [8]),
	.F(\u_psram_top/u_psram_init/n939_7 )
);
defparam \u_psram_top/u_psram_init/n939_s2 .INIT=16'h0708;
LUT2 \u_psram_top/u_psram_init/n881_s3  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1 [0]),
	.I1(\u_psram_top/u_psram_init/c_state [7]),
	.F(\u_psram_top/u_psram_init/n881_8 )
);
defparam \u_psram_top/u_psram_init/n881_s3 .INIT=4'h1;
LUT3 \u_psram_top/u_psram_init/n880_s2  (
	.I0(\u_psram_top/u_psram_init/c_state [7]),
	.I1(\u_psram_top/u_psram_init/timer_cnt1 [0]),
	.I2(\u_psram_top/u_psram_init/timer_cnt1 [1]),
	.F(\u_psram_top/u_psram_init/n880_7 )
);
defparam \u_psram_top/u_psram_init/n880_s2 .INIT=8'h14;
LUT4 \u_psram_top/u_psram_init/n878_s2  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1 [2]),
	.I1(\u_psram_top/u_psram_init/n879_8 ),
	.I2(\u_psram_top/u_psram_init/c_state [7]),
	.I3(\u_psram_top/u_psram_init/timer_cnt1 [3]),
	.F(\u_psram_top/u_psram_init/n878_7 )
);
defparam \u_psram_top/u_psram_init/n878_s2 .INIT=16'h0708;
LUT3 \u_psram_top/u_psram_init/n877_s2  (
	.I0(\u_psram_top/u_psram_init/c_state [7]),
	.I1(\u_psram_top/u_psram_init/timer_cnt1 [4]),
	.I2(\u_psram_top/u_psram_init/n877_10 ),
	.F(\u_psram_top/u_psram_init/n877_7 )
);
defparam \u_psram_top/u_psram_init/n877_s2 .INIT=8'h14;
LUT4 \u_psram_top/u_psram_init/n876_s2  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1 [4]),
	.I1(\u_psram_top/u_psram_init/n877_10 ),
	.I2(\u_psram_top/u_psram_init/c_state [7]),
	.I3(\u_psram_top/u_psram_init/timer_cnt1 [5]),
	.F(\u_psram_top/u_psram_init/n876_7 )
);
defparam \u_psram_top/u_psram_init/n876_s2 .INIT=16'h0708;
LUT2 \u_psram_top/u_psram_init/n760_s3  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I1(\u_psram_top/u_psram_init/n760_9 ),
	.F(\u_psram_top/u_psram_init/n760_8 )
);
defparam \u_psram_top/u_psram_init/n760_s3 .INIT=4'h4;
LUT2 \u_psram_top/u_psram_init/n232_s2  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [0]),
	.I1(\u_psram_top/u_psram_init/n197_3 ),
	.F(\u_psram_top/u_psram_init/n232_7 )
);
defparam \u_psram_top/u_psram_init/n232_s2 .INIT=4'h1;
LUT2 \u_psram_top/u_psram_init/n231_s2  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [0]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [1]),
	.F(\u_psram_top/u_psram_init/n231_7 )
);
defparam \u_psram_top/u_psram_init/n231_s2 .INIT=4'h6;
LUT3 \u_psram_top/u_psram_init/n230_s2  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [0]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [1]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [2]),
	.F(\u_psram_top/u_psram_init/n230_7 )
);
defparam \u_psram_top/u_psram_init/n230_s2 .INIT=8'h78;
LUT4 \u_psram_top/u_psram_init/n229_s2  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [0]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [1]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [2]),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [3]),
	.F(\u_psram_top/u_psram_init/n229_7 )
);
defparam \u_psram_top/u_psram_init/n229_s2 .INIT=16'h7F80;
LUT2 \u_psram_top/u_psram_init/n228_s2  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [4]),
	.I1(\u_psram_top/u_psram_init/n228_8 ),
	.F(\u_psram_top/u_psram_init/n228_7 )
);
defparam \u_psram_top/u_psram_init/n228_s2 .INIT=4'h6;
LUT4 \u_psram_top/u_psram_init/n225_s2  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [5]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [6]),
	.I2(\u_psram_top/u_psram_init/n227_8 ),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [7]),
	.F(\u_psram_top/u_psram_init/n225_7 )
);
defparam \u_psram_top/u_psram_init/n225_s2 .INIT=16'h7F80;
LUT3 \u_psram_top/u_psram_init/n223_s2  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [8]),
	.I1(\u_psram_top/u_psram_init/n224_8 ),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [9]),
	.F(\u_psram_top/u_psram_init/n223_7 )
);
defparam \u_psram_top/u_psram_init/n223_s2 .INIT=8'h78;
LUT4 \u_psram_top/u_psram_init/n222_s2  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [8]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [9]),
	.I2(\u_psram_top/u_psram_init/n224_8 ),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [10]),
	.F(\u_psram_top/u_psram_init/n222_7 )
);
defparam \u_psram_top/u_psram_init/n222_s2 .INIT=16'h7F80;
LUT3 \u_psram_top/u_psram_init/n221_s2  (
	.I0(\u_psram_top/u_psram_init/n224_8 ),
	.I1(\u_psram_top/u_psram_init/n221_8 ),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [11]),
	.F(\u_psram_top/u_psram_init/n221_7 )
);
defparam \u_psram_top/u_psram_init/n221_s2 .INIT=8'h78;
LUT3 \u_psram_top/u_psram_init/n220_s2  (
	.I0(\u_psram_top/u_psram_init/n224_8 ),
	.I1(\u_psram_top/u_psram_init/n220_10 ),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [12]),
	.F(\u_psram_top/u_psram_init/n220_7 )
);
defparam \u_psram_top/u_psram_init/n220_s2 .INIT=8'h78;
LUT4 \u_psram_top/u_psram_init/n219_s2  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [12]),
	.I1(\u_psram_top/u_psram_init/n224_8 ),
	.I2(\u_psram_top/u_psram_init/n220_10 ),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [13]),
	.F(\u_psram_top/u_psram_init/n219_7 )
);
defparam \u_psram_top/u_psram_init/n219_s2 .INIT=16'h7F80;
LUT2 \u_psram_top/u_psram_init/n218_s2  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [14]),
	.I1(\u_psram_top/u_psram_init/n218_8 ),
	.F(\u_psram_top/u_psram_init/n218_7 )
);
defparam \u_psram_top/u_psram_init/n218_s2 .INIT=4'h6;
LUT2 \u_psram_top/u_psram_init/n1051_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [1]),
	.F(\u_psram_top/u_psram_init/n1051_7 )
);
defparam \u_psram_top/u_psram_init/n1051_s2 .INIT=4'h6;
LUT3 \u_psram_top/u_psram_init/n1050_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [1]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [2]),
	.F(\u_psram_top/u_psram_init/n1050_7 )
);
defparam \u_psram_top/u_psram_init/n1050_s2 .INIT=8'h78;
LUT3 \u_psram_top/u_psram_init/out_dq_Z_16_s  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [2]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [3]),
	.I2(\u_psram_top/u_psram_init/out_dq_Z_16_5 ),
	.F(\u_psram_top/out_dq_Z [16])
);
defparam \u_psram_top/u_psram_init/out_dq_Z_16_s .INIT=8'h40;
LUT3 \u_psram_top/u_psram_init/n583_s1  (
	.I0(\u_psram_top/u_psram_init/n569_7 ),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.I2(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.F(\u_psram_top/u_psram_init/n583_6 )
);
defparam \u_psram_top/u_psram_init/n583_s1 .INIT=8'hBE;
LUT4 \u_psram_top/u_psram_init/n581_s1  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [2]),
	.I1(\u_psram_top/u_psram_init/n615_7 ),
	.I2(\u_psram_top/u_psram_init/n569_7 ),
	.I3(\u_psram_top/u_psram_init/timer_cnt0 [3]),
	.F(\u_psram_top/u_psram_init/n581_6 )
);
defparam \u_psram_top/u_psram_init/n581_s1 .INIT=16'hF7F8;
LUT3 \u_psram_top/u_psram_init/n340_s1  (
	.I0(\u_psram_top/u_psram_init/n326_8 ),
	.I1(\u_psram_top/u_psram_init/timer_cnt [1]),
	.I2(\u_psram_top/u_psram_init/timer_cnt [0]),
	.F(\u_psram_top/u_psram_init/n340_6 )
);
defparam \u_psram_top/u_psram_init/n340_s1 .INIT=8'hBE;
LUT4 \u_psram_top/u_psram_init/n339_s1  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [0]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [1]),
	.I2(\u_psram_top/u_psram_init/n326_8 ),
	.I3(\u_psram_top/u_psram_init/timer_cnt [2]),
	.F(\u_psram_top/u_psram_init/n339_6 )
);
defparam \u_psram_top/u_psram_init/n339_s1 .INIT=16'hF7F8;
LUT3 \u_psram_top/u_psram_init/n338_s1  (
	.I0(\u_psram_top/u_psram_init/n326_8 ),
	.I1(\u_psram_top/u_psram_init/n338_7 ),
	.I2(\u_psram_top/u_psram_init/timer_cnt [3]),
	.F(\u_psram_top/u_psram_init/n338_6 )
);
defparam \u_psram_top/u_psram_init/n338_s1 .INIT=8'hBE;
LUT3 \u_psram_top/u_psram_init/n337_s1  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [5]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n326_11 ),
	.F(\u_psram_top/u_psram_init/n337_6 )
);
defparam \u_psram_top/u_psram_init/n337_s1 .INIT=8'hBC;
LUT3 \u_psram_top/u_psram_init/n336_s1  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [4]),
	.I1(\u_psram_top/u_psram_init/n326_11 ),
	.I2(\u_psram_top/u_psram_init/timer_cnt [5]),
	.F(\u_psram_top/u_psram_init/n336_6 )
);
defparam \u_psram_top/u_psram_init/n336_s1 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n292_s1  (
	.I0(\u_psram_top/u_psram_init/trp_cnt [0]),
	.I1(\u_psram_top/u_psram_init/trp_cnt [1]),
	.I2(\u_psram_top/u_psram_init/trp_cnt [2]),
	.F(\u_psram_top/u_psram_init/n292_6 )
);
defparam \u_psram_top/u_psram_init/n292_s1 .INIT=8'h78;
LUT3 \u_psram_top/u_psram_init/n290_s1  (
	.I0(\u_psram_top/u_psram_init/trp_cnt [3]),
	.I1(\u_psram_top/u_psram_init/n291_7 ),
	.I2(\u_psram_top/u_psram_init/trp_cnt [4]),
	.F(\u_psram_top/u_psram_init/n290_6 )
);
defparam \u_psram_top/u_psram_init/n290_s1 .INIT=8'h78;
LUT4 \u_psram_top/u_psram_init/n289_s1  (
	.I0(\u_psram_top/u_psram_init/trp_cnt [3]),
	.I1(\u_psram_top/u_psram_init/trp_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n291_7 ),
	.I3(\u_psram_top/u_psram_init/trp_cnt [5]),
	.F(\u_psram_top/u_psram_init/n289_6 )
);
defparam \u_psram_top/u_psram_init/n289_s1 .INIT=16'h7F80;
LUT3 \u_psram_top/u_psram_init/n217_s1  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [14]),
	.I1(\u_psram_top/u_psram_init/n218_8 ),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [15]),
	.F(\u_psram_top/u_psram_init/n217_6 )
);
defparam \u_psram_top/u_psram_init/n217_s1 .INIT=8'h78;
LUT2 \u_psram_top/u_psram_init/n765_s1  (
	.I0(\u_psram_top/u_psram_init/n615_6 ),
	.I1(\u_psram_top/u_psram_init/wr_data_31_6 ),
	.F(\u_psram_top/u_psram_init/n765_6 )
);
defparam \u_psram_top/u_psram_init/n765_s1 .INIT=4'hE;
LUT4 \u_psram_top/u_psram_init/n1694_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].id_reg [1]),
	.I2(\u_psram_top/u_psram_init/n1694_6 ),
	.I3(\u_psram_top/u_psram_init/n1694_7 ),
	.F(\u_psram_top/u_psram_init/n1694_4 )
);
defparam \u_psram_top/u_psram_init/n1694_s1 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n1694_s2  (
	.I0(\u_psram_top/u_psram_init/c_state [8]),
	.I1(\u_psram_top/u_psram_init/n149_4 ),
	.I2(\u_psram_top/u_psram_init/n1694_8 ),
	.I3(\u_psram_top/u_psram_init/n159_4 ),
	.F(\u_psram_top/u_psram_init/n1694_5 )
);
defparam \u_psram_top/u_psram_init/n1694_s2 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n139_s1  (
	.I0(\u_psram_top/u_psram_init/c_state [8]),
	.I1(\u_psram_top/u_psram_init/c_state [9]),
	.I2(\u_psram_top/u_psram_init/c_state [10]),
	.I3(\u_psram_top/u_psram_init/c_state [11]),
	.F(\u_psram_top/u_psram_init/n139_4 )
);
defparam \u_psram_top/u_psram_init/n139_s1 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_init/n139_s2  (
	.I0(\u_psram_top/u_psram_init/c_state [2]),
	.I1(\u_psram_top/u_psram_init/c_state [3]),
	.I2(\u_psram_top/u_psram_init/c_state [4]),
	.I3(\u_psram_top/u_psram_init/c_state [5]),
	.F(\u_psram_top/u_psram_init/n139_5 )
);
defparam \u_psram_top/u_psram_init/n139_s2 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_init/n139_s3  (
	.I0(\u_psram_top/u_psram_init/c_state [0]),
	.I1(\u_psram_top/u_psram_init/c_state [6]),
	.I2(\u_psram_top/u_psram_init/c_state [7]),
	.I3(\u_psram_top/u_psram_init/c_state [1]),
	.F(\u_psram_top/u_psram_init/n139_6 )
);
defparam \u_psram_top/u_psram_init/n139_s3 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_init/n149_s1  (
	.I0(\u_psram_top/u_psram_init/c_state [0]),
	.I1(\u_psram_top/u_psram_init/c_state [1]),
	.I2(\u_psram_top/u_psram_init/c_state [2]),
	.I3(\u_psram_top/u_psram_init/c_state [3]),
	.F(\u_psram_top/u_psram_init/n149_4 )
);
defparam \u_psram_top/u_psram_init/n149_s1 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_init/n149_s2  (
	.I0(\u_psram_top/u_psram_init/c_state [4]),
	.I1(\u_psram_top/u_psram_init/c_state [5]),
	.I2(\u_psram_top/u_psram_init/c_state [7]),
	.I3(\u_psram_top/u_psram_init/c_state [6]),
	.F(\u_psram_top/u_psram_init/n149_5 )
);
defparam \u_psram_top/u_psram_init/n149_s2 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_init/n159_s1  (
	.I0(\u_psram_top/u_psram_init/c_state [4]),
	.I1(\u_psram_top/u_psram_init/c_state [5]),
	.I2(\u_psram_top/u_psram_init/c_state [6]),
	.I3(\u_psram_top/u_psram_init/c_state [7]),
	.F(\u_psram_top/u_psram_init/n159_4 )
);
defparam \u_psram_top/u_psram_init/n159_s1 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_init/n159_s2  (
	.I0(\u_psram_top/u_psram_init/c_state [8]),
	.I1(\u_psram_top/u_psram_init/c_state [9]),
	.I2(\u_psram_top/u_psram_init/c_state [10]),
	.I3(\u_psram_top/u_psram_init/c_state [11]),
	.F(\u_psram_top/u_psram_init/n159_5 )
);
defparam \u_psram_top/u_psram_init/n159_s2 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_init/n197_s1  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [0]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [1]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [2]),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [3]),
	.F(\u_psram_top/u_psram_init/n197_4 )
);
defparam \u_psram_top/u_psram_init/n197_s1 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_init/n197_s2  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [8]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [9]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [10]),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [11]),
	.F(\u_psram_top/u_psram_init/n197_5 )
);
defparam \u_psram_top/u_psram_init/n197_s2 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_init/n197_s3  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [12]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [13]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [14]),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [15]),
	.F(\u_psram_top/u_psram_init/n197_6 )
);
defparam \u_psram_top/u_psram_init/n197_s3 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_init/n197_s4  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [4]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [5]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [6]),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [7]),
	.F(\u_psram_top/u_psram_init/n197_7 )
);
defparam \u_psram_top/u_psram_init/n197_s4 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_init/n279_s1  (
	.I0(\u_psram_top/u_psram_init/trp_cnt [2]),
	.I1(\u_psram_top/u_psram_init/trp_cnt [3]),
	.I2(\u_psram_top/u_psram_init/trp_cnt [4]),
	.I3(\u_psram_top/u_psram_init/trp_cnt [5]),
	.F(\u_psram_top/u_psram_init/n279_4 )
);
defparam \u_psram_top/u_psram_init/n279_s1 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/out_dq_Z_15_s0  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [0]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [1]),
	.I2(\u_psram_top/u_psram_init/timer_cnt [5]),
	.I3(\u_psram_top/u_psram_init/timer_cnt [4]),
	.F(\u_psram_top/u_psram_init/out_dq_Z_15_6 )
);
defparam \u_psram_top/u_psram_init/out_dq_Z_15_s0 .INIT=16'h0100;
LUT3 \u_psram_top/u_psram_init/n1684_s1  (
	.I0(\u_psram_top/u_psram_init/n149_4 ),
	.I1(\u_psram_top/u_psram_init/n159_4 ),
	.I2(\u_psram_top/u_psram_init/n1684_5 ),
	.F(\u_psram_top/u_psram_init/n1684_4 )
);
defparam \u_psram_top/u_psram_init/n1684_s1 .INIT=8'h80;
LUT2 \u_psram_top/u_psram_init/n615_s4  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.F(\u_psram_top/u_psram_init/n615_7 )
);
defparam \u_psram_top/u_psram_init/n615_s4 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/n615_s5  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [2]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [3]),
	.F(\u_psram_top/u_psram_init/n615_8 )
);
defparam \u_psram_top/u_psram_init/n615_s5 .INIT=4'h4;
LUT2 \u_psram_top/u_psram_init/n921_s6  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.F(\u_psram_top/u_psram_init/n921_9 )
);
defparam \u_psram_top/u_psram_init/n921_s6 .INIT=4'h8;
LUT4 \u_psram_top/u_psram_init/n1031_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [0]),
	.I1(\u_psram_top/u_psram_init/n1684_4 ),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [0]),
	.I3(\u_psram_top/u_psram_init/timer_cnt1_5_9 ),
	.F(\u_psram_top/u_psram_init/n1031_6 )
);
defparam \u_psram_top/u_psram_init/n1031_s3 .INIT=16'h0F77;
LUT4 \u_psram_top/u_psram_init/n1067_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [3]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].times_reg [0]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [5]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].times_reg [2]),
	.F(\u_psram_top/u_psram_init/n1067_4 )
);
defparam \u_psram_top/u_psram_init/n1067_s1 .INIT=16'h9009;
LUT4 \u_psram_top/u_psram_init/n1067_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [2]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [6]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].times_reg [3]),
	.F(\u_psram_top/u_psram_init/n1067_5 )
);
defparam \u_psram_top/u_psram_init/n1067_s2 .INIT=16'h1001;
LUT4 \u_psram_top/u_psram_init/n1067_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [4]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].times_reg [1]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [7]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].times_reg [4]),
	.F(\u_psram_top/u_psram_init/n1067_6 )
);
defparam \u_psram_top/u_psram_init/n1067_s3 .INIT=16'h9009;
LUT4 \u_psram_top/u_psram_init/n1213_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [2]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [3]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [4]),
	.F(\u_psram_top/u_psram_init/n1213_4 )
);
defparam \u_psram_top/u_psram_init/n1213_s1 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n1213_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [1]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [0]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [5]),
	.F(\u_psram_top/u_psram_init/n1213_5 )
);
defparam \u_psram_top/u_psram_init/n1213_s2 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_init/n1247_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [1]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [2]),
	.I3(\u_psram_top/u_psram_init/n1213_3 ),
	.F(\u_psram_top/u_psram_init/n1247_4 )
);
defparam \u_psram_top/u_psram_init/n1247_s1 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/n1248_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [0]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [2]),
	.I3(\u_psram_top/u_psram_init/n1213_3 ),
	.F(\u_psram_top/u_psram_init/n1248_4 )
);
defparam \u_psram_top/u_psram_init/n1248_s1 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/n1249_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [1]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [2]),
	.I3(\u_psram_top/u_psram_init/n1213_3 ),
	.F(\u_psram_top/u_psram_init/n1249_4 )
);
defparam \u_psram_top/u_psram_init/n1249_s1 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/n1250_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [2]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [1]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [0]),
	.I3(\u_psram_top/u_psram_init/n1213_3 ),
	.F(\u_psram_top/u_psram_init/n1250_4 )
);
defparam \u_psram_top/u_psram_init/n1250_s1 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/n1251_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [2]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [1]),
	.I3(\u_psram_top/u_psram_init/n1213_3 ),
	.F(\u_psram_top/u_psram_init/n1251_4 )
);
defparam \u_psram_top/u_psram_init/n1251_s1 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/n1252_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [2]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [0]),
	.I3(\u_psram_top/u_psram_init/n1213_3 ),
	.F(\u_psram_top/u_psram_init/n1252_4 )
);
defparam \u_psram_top/u_psram_init/n1252_s1 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/n1253_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [1]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [2]),
	.I3(\u_psram_top/u_psram_init/n1213_3 ),
	.F(\u_psram_top/u_psram_init/n1253_4 )
);
defparam \u_psram_top/u_psram_init/n1253_s1 .INIT=16'h0100;
LUT3 \u_psram_top/u_psram_init/tvcs_cnt_15_s4  (
	.I0(\u_psram_top/u_psram_init/n159_4 ),
	.I1(\u_psram_top/u_psram_init/n139_4 ),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt_15_10 ),
	.F(\u_psram_top/u_psram_init/tvcs_cnt_15_9 )
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_15_s4 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_init/timer_cnt_5_s4  (
	.I0(\u_psram_top/u_psram_init/n159_4 ),
	.I1(\u_psram_top/u_psram_init/n139_4 ),
	.I2(\u_psram_top/u_psram_init/timer_cnt_5_10 ),
	.F(\u_psram_top/u_psram_init/timer_cnt_5_9 )
);
defparam \u_psram_top/u_psram_init/timer_cnt_5_s4 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/timer_cnt0_5_s4  (
	.I0(\u_psram_top/u_psram_init/c_state [4]),
	.I1(\u_psram_top/u_psram_init/n149_4 ),
	.I2(\u_psram_top/u_psram_init/n1694_8 ),
	.I3(\u_psram_top/u_psram_init/timer_cnt0_5_10 ),
	.F(\u_psram_top/u_psram_init/timer_cnt0_5_9 )
);
defparam \u_psram_top/u_psram_init/timer_cnt0_5_s4 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/wr_data_31_s4  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1 [4]),
	.I1(\u_psram_top/u_psram_init/timer_cnt1 [5]),
	.I2(\u_psram_top/u_psram_init/wr_data_31_9 ),
	.I3(\u_psram_top/u_psram_init/n877_10 ),
	.F(\u_psram_top/u_psram_init/wr_data_31_6 )
);
defparam \u_psram_top/u_psram_init/wr_data_31_s4 .INIT=16'h0100;
LUT3 \u_psram_top/u_psram_init/timer_cnt1_5_s4  (
	.I0(\u_psram_top/u_psram_init/n149_4 ),
	.I1(\u_psram_top/u_psram_init/n139_4 ),
	.I2(\u_psram_top/u_psram_init/timer_cnt1_5_10 ),
	.F(\u_psram_top/u_psram_init/timer_cnt1_5_9 )
);
defparam \u_psram_top/u_psram_init/timer_cnt1_5_s4 .INIT=8'h80;
LUT2 \u_psram_top/u_psram_init/read_over_0_s4  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [4]),
	.I1(\u_psram_top/u_psram_init/n943_10 ),
	.F(\u_psram_top/u_psram_init/read_over_0_9 )
);
defparam \u_psram_top/u_psram_init/read_over_0_s4 .INIT=4'h8;
LUT4 \u_psram_top/u_psram_init/read_over_0_s5  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [5]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [6]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [7]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [8]),
	.F(\u_psram_top/u_psram_init/read_over_0_10 )
);
defparam \u_psram_top/u_psram_init/read_over_0_s5 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_s4  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [1]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I3(\u_psram_top/cmd_en_calib ),
	.F(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_9 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_s4 .INIT=16'h007F;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s4  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_12 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_13 ),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_14 ),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_15 ),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_9 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s4 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s5  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [1]),
	.I1(\u_psram_top/rdbk_data [0]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_16 ),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_10 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s5 .INIT=16'h1000;
LUT2 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s6  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_17 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_18 ),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_11 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s6 .INIT=4'h8;
LUT4 \u_psram_top/u_psram_init/n_state_11_s16  (
	.I0(\u_psram_top/u_psram_init/c_state [8]),
	.I1(\u_psram_top/u_psram_init/c_state [9]),
	.I2(\u_psram_top/u_psram_init/c_state [10]),
	.I3(\u_psram_top/u_psram_init/c_state [11]),
	.F(\u_psram_top/u_psram_init/n_state_11_20 )
);
defparam \u_psram_top/u_psram_init/n_state_11_s16 .INIT=16'h0110;
LUT3 \u_psram_top/u_psram_init/n_state_10_s16  (
	.I0(\u_psram_top/u_psram_init/n149_4 ),
	.I1(\u_psram_top/u_psram_init/n139_4 ),
	.I2(\u_psram_top/u_psram_init/n_state_10_21 ),
	.F(\u_psram_top/u_psram_init/n_state_10_20 )
);
defparam \u_psram_top/u_psram_init/n_state_10_s16 .INIT=8'h80;
LUT2 \u_psram_top/u_psram_init/n_state_8_s16  (
	.I0(\u_psram_top/u_psram_init/calib_done [0]),
	.I1(\u_psram_top/u_psram_init/phase_over [0]),
	.F(\u_psram_top/u_psram_init/n_state_8_20 )
);
defparam \u_psram_top/u_psram_init/n_state_8_s16 .INIT=4'h4;
LUT3 \u_psram_top/u_psram_init/n_state_5_s16  (
	.I0(\u_psram_top/u_psram_init/calib_done [0]),
	.I1(\u_psram_top/u_psram_init/phase_over [0]),
	.I2(\u_psram_top/u_psram_init/n_state_10_20 ),
	.F(\u_psram_top/u_psram_init/n_state_5_20 )
);
defparam \u_psram_top/u_psram_init/n_state_5_s16 .INIT=8'h10;
LUT4 \u_psram_top/u_psram_init/n_state_5_s17  (
	.I0(\u_psram_top/u_psram_init/read_over [0]),
	.I1(\u_psram_top/u_psram_init/timer_cnt1_5_9 ),
	.I2(\u_psram_top/u_psram_init/adjust_over [0]),
	.I3(\u_psram_top/u_psram_init/n1684_4 ),
	.F(\u_psram_top/u_psram_init/n_state_5_21 )
);
defparam \u_psram_top/u_psram_init/n_state_5_s17 .INIT=16'h0BBB;
LUT3 \u_psram_top/u_psram_init/n_state_1_s17  (
	.I0(\u_psram_top/u_psram_init/n139_4 ),
	.I1(\u_psram_top/u_psram_init/n139_5 ),
	.I2(\u_psram_top/u_psram_init/n_state_1_22 ),
	.F(\u_psram_top/u_psram_init/n_state_1_21 )
);
defparam \u_psram_top/u_psram_init/n_state_1_s17 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_init/n_state_0_s17  (
	.I0(\u_psram_top/u_psram_init/n_state [11]),
	.I1(\u_psram_top/u_psram_init/n_state_10_20 ),
	.I2(\u_psram_top/u_psram_init/n_state_1_21 ),
	.F(\u_psram_top/u_psram_init/n_state_0_21 )
);
defparam \u_psram_top/u_psram_init/n_state_0_s17 .INIT=8'h01;
LUT4 \u_psram_top/u_psram_init/n_state_0_s18  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1_5_9 ),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt_15_9 ),
	.I2(\u_psram_top/u_psram_init/timer_cnt_5_9 ),
	.I3(\u_psram_top/u_psram_init/timer_cnt0_5_9 ),
	.F(\u_psram_top/u_psram_init/n_state_0_22 )
);
defparam \u_psram_top/u_psram_init/n_state_0_s18 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_init/n_state_0_s19  (
	.I0(\u_psram_top/u_psram_init/n1694_5 ),
	.I1(\u_psram_top/u_psram_init/n139_3 ),
	.I2(\u_psram_top/u_psram_init/n_state [7]),
	.I3(\u_psram_top/u_psram_init/n1684_4 ),
	.F(\u_psram_top/u_psram_init/n_state_0_23 )
);
defparam \u_psram_top/u_psram_init/n_state_0_s19 .INIT=16'h0001;
LUT3 \u_psram_top/u_psram_init/n1186_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [2]),
	.F(\u_psram_top/u_psram_init/n1186_8 )
);
defparam \u_psram_top/u_psram_init/n1186_s3 .INIT=8'h80;
LUT2 \u_psram_top/u_psram_init/n945_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [1]),
	.F(\u_psram_top/u_psram_init/n945_8 )
);
defparam \u_psram_top/u_psram_init/n945_s3 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/n940_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [5]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [6]),
	.F(\u_psram_top/u_psram_init/n940_8 )
);
defparam \u_psram_top/u_psram_init/n940_s3 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/n879_s3  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1 [0]),
	.I1(\u_psram_top/u_psram_init/timer_cnt1 [1]),
	.F(\u_psram_top/u_psram_init/n879_8 )
);
defparam \u_psram_top/u_psram_init/n879_s3 .INIT=4'h8;
LUT4 \u_psram_top/u_psram_init/n760_s4  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [4]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [5]),
	.I2(\u_psram_top/u_psram_init/timer_cnt0 [2]),
	.I3(\u_psram_top/u_psram_init/timer_cnt0 [3]),
	.F(\u_psram_top/u_psram_init/n760_9 )
);
defparam \u_psram_top/u_psram_init/n760_s4 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/n228_s3  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [0]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [1]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [2]),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [3]),
	.F(\u_psram_top/u_psram_init/n228_8 )
);
defparam \u_psram_top/u_psram_init/n228_s3 .INIT=16'h8000;
LUT2 \u_psram_top/u_psram_init/n227_s3  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [4]),
	.I1(\u_psram_top/u_psram_init/n228_8 ),
	.F(\u_psram_top/u_psram_init/n227_8 )
);
defparam \u_psram_top/u_psram_init/n227_s3 .INIT=4'h8;
LUT3 \u_psram_top/u_psram_init/n224_s3  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [4]),
	.I1(\u_psram_top/u_psram_init/n228_8 ),
	.I2(\u_psram_top/u_psram_init/n224_9 ),
	.F(\u_psram_top/u_psram_init/n224_8 )
);
defparam \u_psram_top/u_psram_init/n224_s3 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_init/n221_s3  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [8]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [9]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [10]),
	.F(\u_psram_top/u_psram_init/n221_8 )
);
defparam \u_psram_top/u_psram_init/n221_s3 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/n218_s3  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [12]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [13]),
	.I2(\u_psram_top/u_psram_init/n224_8 ),
	.I3(\u_psram_top/u_psram_init/n220_10 ),
	.F(\u_psram_top/u_psram_init/n218_8 )
);
defparam \u_psram_top/u_psram_init/n218_s3 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/out_dq_Z_16_s0  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [0]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [1]),
	.I2(\u_psram_top/u_psram_init/timer_cnt [4]),
	.I3(\u_psram_top/u_psram_init/timer_cnt [5]),
	.F(\u_psram_top/u_psram_init/out_dq_Z_16_5 )
);
defparam \u_psram_top/u_psram_init/out_dq_Z_16_s0 .INIT=16'h0100;
LUT3 \u_psram_top/u_psram_init/n338_s2  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [0]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [1]),
	.I2(\u_psram_top/u_psram_init/timer_cnt [2]),
	.F(\u_psram_top/u_psram_init/n338_7 )
);
defparam \u_psram_top/u_psram_init/n338_s2 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_init/n291_s2  (
	.I0(\u_psram_top/u_psram_init/trp_cnt [0]),
	.I1(\u_psram_top/u_psram_init/trp_cnt [1]),
	.I2(\u_psram_top/u_psram_init/trp_cnt [2]),
	.F(\u_psram_top/u_psram_init/n291_7 )
);
defparam \u_psram_top/u_psram_init/n291_s2 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/n1694_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [6]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].id_reg [7]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].id_reg [8]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].id_reg [9]),
	.F(\u_psram_top/u_psram_init/n1694_6 )
);
defparam \u_psram_top/u_psram_init/n1694_s3 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n1694_s4  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [2]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].id_reg [3]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].id_reg [4]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].id_reg [5]),
	.F(\u_psram_top/u_psram_init/n1694_7 )
);
defparam \u_psram_top/u_psram_init/n1694_s4 .INIT=16'h8000;
LUT3 \u_psram_top/u_psram_init/n1694_s5  (
	.I0(\u_psram_top/u_psram_init/c_state [9]),
	.I1(\u_psram_top/u_psram_init/c_state [10]),
	.I2(\u_psram_top/u_psram_init/c_state [11]),
	.F(\u_psram_top/u_psram_init/n1694_8 )
);
defparam \u_psram_top/u_psram_init/n1694_s5 .INIT=8'h01;
LUT4 \u_psram_top/u_psram_init/n1684_s2  (
	.I0(\u_psram_top/u_psram_init/c_state [8]),
	.I1(\u_psram_top/u_psram_init/c_state [10]),
	.I2(\u_psram_top/u_psram_init/c_state [11]),
	.I3(\u_psram_top/u_psram_init/c_state [9]),
	.F(\u_psram_top/u_psram_init/n1684_5 )
);
defparam \u_psram_top/u_psram_init/n1684_s2 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_init/tvcs_cnt_15_s5  (
	.I0(\u_psram_top/u_psram_init/c_state [0]),
	.I1(\u_psram_top/u_psram_init/c_state [1]),
	.I2(\u_psram_top/u_psram_init/c_state [3]),
	.I3(\u_psram_top/u_psram_init/c_state [2]),
	.F(\u_psram_top/u_psram_init/tvcs_cnt_15_10 )
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_15_s5 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_init/timer_cnt_5_s5  (
	.I0(\u_psram_top/u_psram_init/c_state [0]),
	.I1(\u_psram_top/u_psram_init/c_state [1]),
	.I2(\u_psram_top/u_psram_init/c_state [2]),
	.I3(\u_psram_top/u_psram_init/c_state [3]),
	.F(\u_psram_top/u_psram_init/timer_cnt_5_10 )
);
defparam \u_psram_top/u_psram_init/timer_cnt_5_s5 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_init/timer_cnt0_5_s5  (
	.I0(\u_psram_top/u_psram_init/c_state [5]),
	.I1(\u_psram_top/u_psram_init/c_state [6]),
	.I2(\u_psram_top/u_psram_init/c_state [7]),
	.I3(\u_psram_top/u_psram_init/c_state [8]),
	.F(\u_psram_top/u_psram_init/timer_cnt0_5_10 )
);
defparam \u_psram_top/u_psram_init/timer_cnt0_5_s5 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_init/timer_cnt1_5_s5  (
	.I0(\u_psram_top/u_psram_init/c_state [4]),
	.I1(\u_psram_top/u_psram_init/c_state [6]),
	.I2(\u_psram_top/u_psram_init/c_state [7]),
	.I3(\u_psram_top/u_psram_init/c_state [5]),
	.F(\u_psram_top/u_psram_init/timer_cnt1_5_10 )
);
defparam \u_psram_top/u_psram_init/timer_cnt1_5_s5 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s7  (
	.I0(\u_psram_top/rdbk_data [24]),
	.I1(\u_psram_top/rdbk_data [21]),
	.I2(\u_psram_top/rdbk_data [22]),
	.I3(\u_psram_top/rdbk_data [27]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_12 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s7 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s8  (
	.I0(\u_psram_top/rdbk_data [30]),
	.I1(\u_psram_top/rdbk_data [28]),
	.I2(\u_psram_top/rdbk_data [29]),
	.I3(\u_psram_top/rdbk_data [31]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_13 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s8 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s9  (
	.I0(\u_psram_top/rdbk_data [19]),
	.I1(\u_psram_top/rdbk_data [20]),
	.I2(\u_psram_top/rdbk_data [18]),
	.I3(\u_psram_top/rdbk_data [15]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_14 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s9 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s10  (
	.I0(\u_psram_top/rdbk_data [12]),
	.I1(\u_psram_top/rdbk_data [14]),
	.I2(\u_psram_top/rdbk_data [4]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_19 ),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_15 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s10 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s11  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_20 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_21 ),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_22 ),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_23 ),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_16 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s11 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s12  (
	.I0(\u_psram_top/rdbk_data [23]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_24 ),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_25 ),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_26 ),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_17 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s12 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s13  (
	.I0(\u_psram_top/rdbk_data [11]),
	.I1(\u_psram_top/rdbk_data [10]),
	.I2(\u_psram_top/rdbk_data [9]),
	.I3(\u_psram_top/rdbk_data [8]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_18 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s13 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/n_state_10_s17  (
	.I0(\u_psram_top/u_psram_init/c_state [4]),
	.I1(\u_psram_top/u_psram_init/c_state [5]),
	.I2(\u_psram_top/u_psram_init/c_state [6]),
	.I3(\u_psram_top/u_psram_init/c_state [7]),
	.F(\u_psram_top/u_psram_init/n_state_10_21 )
);
defparam \u_psram_top/u_psram_init/n_state_10_s17 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_init/n_state_1_s18  (
	.I0(\u_psram_top/u_psram_init/c_state [1]),
	.I1(\u_psram_top/u_psram_init/c_state [6]),
	.I2(\u_psram_top/u_psram_init/c_state [7]),
	.I3(\u_psram_top/u_psram_init/c_state [0]),
	.F(\u_psram_top/u_psram_init/n_state_1_22 )
);
defparam \u_psram_top/u_psram_init/n_state_1_s18 .INIT=16'h0100;
LUT3 \u_psram_top/u_psram_init/n224_s4  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [5]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [6]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [7]),
	.F(\u_psram_top/u_psram_init/n224_9 )
);
defparam \u_psram_top/u_psram_init/n224_s4 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s14  (
	.I0(\u_psram_top/rdbk_data [2]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [1]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I3(\u_psram_top/rdbk_data [0]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_19 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s14 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s15  (
	.I0(\u_psram_top/rdbk_data [14]),
	.I1(\u_psram_top/rdbk_data [4]),
	.I2(\u_psram_top/rdbk_data [12]),
	.I3(\u_psram_top/rdbk_data [2]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_20 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s15 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s16  (
	.I0(\u_psram_top/rdbk_data [27]),
	.I1(\u_psram_top/rdbk_data [22]),
	.I2(\u_psram_top/rdbk_data [24]),
	.I3(\u_psram_top/rdbk_data [21]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_21 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s16 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s17  (
	.I0(\u_psram_top/rdbk_data [31]),
	.I1(\u_psram_top/rdbk_data [29]),
	.I2(\u_psram_top/rdbk_data [30]),
	.I3(\u_psram_top/rdbk_data [28]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_22 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s17 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s18  (
	.I0(\u_psram_top/rdbk_data [20]),
	.I1(\u_psram_top/rdbk_data [18]),
	.I2(\u_psram_top/rdbk_data [15]),
	.I3(\u_psram_top/rdbk_data [19]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_23 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s18 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s19  (
	.I0(\u_psram_top/rdbk_data [16]),
	.I1(\u_psram_top/rdbk_data [17]),
	.I2(\u_psram_top/rdbk_data [13]),
	.I3(\u_psram_top/rdbk_data [7]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_24 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s19 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s20  (
	.I0(init_calib),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/rdbk_data [25]),
	.I3(\u_psram_top/rdbk_data [26]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_25 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s20 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s21  (
	.I0(\u_psram_top/rdbk_data [5]),
	.I1(\u_psram_top/rdbk_data [1]),
	.I2(\u_psram_top/rdbk_data [3]),
	.I3(\u_psram_top/rdbk_data [6]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_26 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s21 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/n1185_s4  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [3]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [0]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [1]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [2]),
	.F(\u_psram_top/u_psram_init/n1185_10 )
);
defparam \u_psram_top/u_psram_init/n1185_s4 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n220_s4  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [11]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [8]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [9]),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [10]),
	.F(\u_psram_top/u_psram_init/n220_10 )
);
defparam \u_psram_top/u_psram_init/n220_s4 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n326_s7  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [3]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [0]),
	.I2(\u_psram_top/u_psram_init/timer_cnt [1]),
	.I3(\u_psram_top/u_psram_init/timer_cnt [2]),
	.F(\u_psram_top/u_psram_init/n326_11 )
);
defparam \u_psram_top/u_psram_init/n326_s7 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n1254_s3  (
	.I0(\u_psram_top/u_psram_init/n1213_3 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [0]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [1]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [2]),
	.F(\u_psram_top/u_psram_init/n1254_7 )
);
defparam \u_psram_top/u_psram_init/n1254_s3 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n921_s8  (
	.I0(\u_psram_top/u_psram_init/n921_9 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [0]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [1]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [2]),
	.F(\u_psram_top/u_psram_init/n921_12 )
);
defparam \u_psram_top/u_psram_init/n921_s8 .INIT=16'h8000;
LUT3 \u_psram_top/u_psram_init/n939_s4  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [7]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [5]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [6]),
	.F(\u_psram_top/u_psram_init/n939_10 )
);
defparam \u_psram_top/u_psram_init/n939_s4 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/out_dq_Z_62_s0  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [3]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [2]),
	.I2(\u_psram_top/u_psram_init/out_dq_Z_15_6 ),
	.I3(\u_psram_top/out_dq_Z [16]),
	.F(\u_psram_top/out_dq_Z [62])
);
defparam \u_psram_top/u_psram_init/out_dq_Z_62_s0 .INIT=16'hFF40;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_s5  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d [0]),
	.I2(\u_psram_top/u_psram_init/timer_cnt1_5_9 ),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_9 ),
	.F(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_11 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_s5 .INIT=16'h40FF;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].read_cnt_8_s4  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d [0]),
	.I2(\u_psram_top/u_psram_init/rd_data_valid_d_0 [0]),
	.I3(\u_psram_top/u_psram_init/c_state [7]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].read_cnt_8_10 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].read_cnt_8_s4 .INIT=16'hFFB0;
LUT4 \u_psram_top/u_psram_init/n226_s3  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [5]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n228_8 ),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [6]),
	.F(\u_psram_top/u_psram_init/n226_9 )
);
defparam \u_psram_top/u_psram_init/n226_s3 .INIT=16'h7F80;
LUT3 \u_psram_top/u_psram_init/n227_s4  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [5]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n228_8 ),
	.F(\u_psram_top/u_psram_init/n227_10 )
);
defparam \u_psram_top/u_psram_init/n227_s4 .INIT=8'h6A;
LUT4 \u_psram_top/u_psram_init/n291_s3  (
	.I0(\u_psram_top/u_psram_init/trp_cnt [3]),
	.I1(\u_psram_top/u_psram_init/trp_cnt [0]),
	.I2(\u_psram_top/u_psram_init/trp_cnt [1]),
	.I3(\u_psram_top/u_psram_init/trp_cnt [2]),
	.F(\u_psram_top/u_psram_init/n291_9 )
);
defparam \u_psram_top/u_psram_init/n291_s3 .INIT=16'h6AAA;
LUT3 \u_psram_top/u_psram_init/n761_s4  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I2(\u_psram_top/u_psram_init/n760_9 ),
	.F(\u_psram_top/u_psram_init/n761_10 )
);
defparam \u_psram_top/u_psram_init/n761_s4 .INIT=8'h10;
LUT3 \u_psram_top/u_psram_init/n763_s4  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I2(\u_psram_top/u_psram_init/n760_9 ),
	.F(\u_psram_top/u_psram_init/n763_10 )
);
defparam \u_psram_top/u_psram_init/n763_s4 .INIT=8'h20;
LUT4 \u_psram_top/u_psram_init/n877_s4  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1 [2]),
	.I1(\u_psram_top/u_psram_init/timer_cnt1 [3]),
	.I2(\u_psram_top/u_psram_init/timer_cnt1 [0]),
	.I3(\u_psram_top/u_psram_init/timer_cnt1 [1]),
	.F(\u_psram_top/u_psram_init/n877_10 )
);
defparam \u_psram_top/u_psram_init/n877_s4 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n879_s4  (
	.I0(\u_psram_top/u_psram_init/c_state [7]),
	.I1(\u_psram_top/u_psram_init/timer_cnt1 [2]),
	.I2(\u_psram_top/u_psram_init/timer_cnt1 [0]),
	.I3(\u_psram_top/u_psram_init/timer_cnt1 [1]),
	.F(\u_psram_top/u_psram_init/n879_10 )
);
defparam \u_psram_top/u_psram_init/n879_s4 .INIT=16'h1444;
LUT4 \u_psram_top/u_psram_init/n943_s4  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [2]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [3]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [0]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [1]),
	.F(\u_psram_top/u_psram_init/n943_10 )
);
defparam \u_psram_top/u_psram_init/n943_s4 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n945_s4  (
	.I0(\u_psram_top/u_psram_init/c_state [7]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [2]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [0]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [1]),
	.F(\u_psram_top/u_psram_init/n945_10 )
);
defparam \u_psram_top/u_psram_init/n945_s4 .INIT=16'h1444;
LUT4 \u_psram_top/u_psram_init/n_state_0_s21  (
	.I0(\u_psram_top/u_psram_init/ready_r ),
	.I1(\u_psram_top/u_psram_init/n139_4 ),
	.I2(\u_psram_top/u_psram_init/n139_5 ),
	.I3(\u_psram_top/u_psram_init/n_state_1_22 ),
	.F(\u_psram_top/u_psram_init/n_state_0_26 )
);
defparam \u_psram_top/u_psram_init/n_state_0_s21 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/n_state_10_s18  (
	.I0(\u_psram_top/u_psram_init/calib_done [0]),
	.I1(\u_psram_top/u_psram_init/n149_4 ),
	.I2(\u_psram_top/u_psram_init/n139_4 ),
	.I3(\u_psram_top/u_psram_init/n_state_10_21 ),
	.F(\u_psram_top/u_psram_init/n_state [10])
);
defparam \u_psram_top/u_psram_init/n_state_10_s18 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/timer_cnt_5_s6  (
	.I0(\u_psram_top/u_psram_init/n326_8 ),
	.I1(\u_psram_top/u_psram_init/n159_4 ),
	.I2(\u_psram_top/u_psram_init/n139_4 ),
	.I3(\u_psram_top/u_psram_init/timer_cnt_5_10 ),
	.F(\u_psram_top/u_psram_init/timer_cnt_5_12 )
);
defparam \u_psram_top/u_psram_init/timer_cnt_5_s6 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/tvcs_cnt_15_s6  (
	.I0(\u_psram_top/u_psram_init/n197_3 ),
	.I1(\u_psram_top/u_psram_init/n159_4 ),
	.I2(\u_psram_top/u_psram_init/n139_4 ),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt_15_10 ),
	.F(\u_psram_top/u_psram_init/tvcs_cnt_15_12 )
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_15_s6 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1011_s1  (
	.I0(\u_psram_top/u_psram_init/n149_4 ),
	.I1(\u_psram_top/u_psram_init/n139_4 ),
	.I2(\u_psram_top/u_psram_init/n149_5 ),
	.I3(\u_psram_top/u_psram_init/n1684_4 ),
	.F(\u_psram_top/u_psram_init/n1011_5 )
);
defparam \u_psram_top/u_psram_init/n1011_s1 .INIT=16'hFF80;
LUT3 \u_psram_top/u_psram_init/wr_data_31_s6  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.I2(\u_psram_top/u_psram_init/n760_9 ),
	.F(\u_psram_top/u_psram_init/wr_data_31_9 )
);
defparam \u_psram_top/u_psram_init/wr_data_31_s6 .INIT=8'h70;
LUT4 \u_psram_top/u_psram_init/n569_s6  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [2]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [3]),
	.I2(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I3(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.F(\u_psram_top/u_psram_init/n569_10 )
);
defparam \u_psram_top/u_psram_init/n569_s6 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n582_s2  (
	.I0(\u_psram_top/u_psram_init/n569_7 ),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I2(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.I3(\u_psram_top/u_psram_init/timer_cnt0 [2]),
	.F(\u_psram_top/u_psram_init/n582_8 )
);
defparam \u_psram_top/u_psram_init/n582_s2 .INIT=16'hBFEA;
LUT4 \u_psram_top/u_psram_init/n942_s3  (
	.I0(\u_psram_top/u_psram_init/c_state [7]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [5]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [4]),
	.I3(\u_psram_top/u_psram_init/n943_10 ),
	.F(\u_psram_top/u_psram_init/n942_9 )
);
defparam \u_psram_top/u_psram_init/n942_s3 .INIT=16'h1444;
LUT4 \u_psram_top/u_psram_init/read_over_0_s6  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [4]),
	.I1(\u_psram_top/u_psram_init/n943_10 ),
	.I2(\u_psram_top/u_psram_init/read_over_0_10 ),
	.I3(\u_psram_top/u_psram_init/c_state [7]),
	.F(\u_psram_top/u_psram_init/read_over_0_12 )
);
defparam \u_psram_top/u_psram_init/read_over_0_s6 .INIT=16'hFF80;
LUT4 \u_psram_top/u_psram_init/n341_s3  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [4]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [5]),
	.I2(\u_psram_top/u_psram_init/n326_11 ),
	.I3(\u_psram_top/u_psram_init/timer_cnt [0]),
	.F(\u_psram_top/u_psram_init/n341_9 )
);
defparam \u_psram_top/u_psram_init/n341_s3 .INIT=16'h80FF;
LUT4 \u_psram_top/u_psram_init/n584_s3  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [4]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [5]),
	.I2(\u_psram_top/u_psram_init/n569_10 ),
	.I3(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.F(\u_psram_top/u_psram_init/n584_9 )
);
defparam \u_psram_top/u_psram_init/n584_s3 .INIT=16'h80FF;
LUT4 \u_psram_top/u_psram_init/n1684_s3  (
	.I0(\u_psram_top/u_psram_init/n1067_3 ),
	.I1(\u_psram_top/u_psram_init/n149_4 ),
	.I2(\u_psram_top/u_psram_init/n159_4 ),
	.I3(\u_psram_top/u_psram_init/n1684_5 ),
	.F(\u_psram_top/u_psram_init/n1684_7 )
);
defparam \u_psram_top/u_psram_init/n1684_s3 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/n224_s5  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [8]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n228_8 ),
	.I3(\u_psram_top/u_psram_init/n224_9 ),
	.F(\u_psram_top/u_psram_init/n224_11 )
);
defparam \u_psram_top/u_psram_init/n224_s5 .INIT=16'h6AAA;
LUT4 \u_psram_top/u_psram_init/n_state_6_s15  (
	.I0(\u_psram_top/u_psram_init/read_over [0]),
	.I1(\u_psram_top/u_psram_init/n149_4 ),
	.I2(\u_psram_top/u_psram_init/n139_4 ),
	.I3(\u_psram_top/u_psram_init/timer_cnt1_5_10 ),
	.F(\u_psram_top/u_psram_init/n_state [6])
);
defparam \u_psram_top/u_psram_init/n_state_6_s15 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/timer_cnt1_5_s6  (
	.I0(\u_psram_top/u_psram_init/c_state [7]),
	.I1(\u_psram_top/u_psram_init/n149_4 ),
	.I2(\u_psram_top/u_psram_init/n139_4 ),
	.I3(\u_psram_top/u_psram_init/timer_cnt1_5_10 ),
	.F(\u_psram_top/u_psram_init/timer_cnt1_5_12 )
);
defparam \u_psram_top/u_psram_init/timer_cnt1_5_s6 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1261_s1  (
	.I0(\u_psram_top/u_psram_init/n1253_4 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1261_5 )
);
defparam \u_psram_top/u_psram_init/n1261_s1 .INIT=16'hFF20;
LUT4 \u_psram_top/u_psram_init/n1260_s1  (
	.I0(\u_psram_top/u_psram_init/n1252_4 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1260_5 )
);
defparam \u_psram_top/u_psram_init/n1260_s1 .INIT=16'hFF20;
LUT4 \u_psram_top/u_psram_init/n1259_s1  (
	.I0(\u_psram_top/u_psram_init/n1251_4 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1259_5 )
);
defparam \u_psram_top/u_psram_init/n1259_s1 .INIT=16'hFF20;
LUT4 \u_psram_top/u_psram_init/n1258_s1  (
	.I0(\u_psram_top/u_psram_init/n1250_4 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1258_5 )
);
defparam \u_psram_top/u_psram_init/n1258_s1 .INIT=16'hFF20;
LUT4 \u_psram_top/u_psram_init/n1257_s1  (
	.I0(\u_psram_top/u_psram_init/n1249_4 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1257_5 )
);
defparam \u_psram_top/u_psram_init/n1257_s1 .INIT=16'hFF20;
LUT4 \u_psram_top/u_psram_init/n1256_s1  (
	.I0(\u_psram_top/u_psram_init/n1248_4 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1256_5 )
);
defparam \u_psram_top/u_psram_init/n1256_s1 .INIT=16'hFF20;
LUT4 \u_psram_top/u_psram_init/n1255_s1  (
	.I0(\u_psram_top/u_psram_init/n1247_4 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1255_5 )
);
defparam \u_psram_top/u_psram_init/n1255_s1 .INIT=16'hFF20;
LUT4 \u_psram_top/u_psram_init/n1254_s4  (
	.I0(\u_psram_top/u_psram_init/n1254_7 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1254_9 )
);
defparam \u_psram_top/u_psram_init/n1254_s4 .INIT=16'hFF20;
LUT4 \u_psram_top/u_psram_init/n1269_s1  (
	.I0(\u_psram_top/u_psram_init/n1253_4 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1269_5 )
);
defparam \u_psram_top/u_psram_init/n1269_s1 .INIT=16'hFF20;
LUT4 \u_psram_top/u_psram_init/n1268_s1  (
	.I0(\u_psram_top/u_psram_init/n1252_4 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1268_5 )
);
defparam \u_psram_top/u_psram_init/n1268_s1 .INIT=16'hFF20;
LUT4 \u_psram_top/u_psram_init/n1267_s1  (
	.I0(\u_psram_top/u_psram_init/n1251_4 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1267_5 )
);
defparam \u_psram_top/u_psram_init/n1267_s1 .INIT=16'hFF20;
LUT4 \u_psram_top/u_psram_init/n1266_s1  (
	.I0(\u_psram_top/u_psram_init/n1250_4 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1266_5 )
);
defparam \u_psram_top/u_psram_init/n1266_s1 .INIT=16'hFF20;
LUT4 \u_psram_top/u_psram_init/n1265_s1  (
	.I0(\u_psram_top/u_psram_init/n1249_4 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1265_5 )
);
defparam \u_psram_top/u_psram_init/n1265_s1 .INIT=16'hFF20;
LUT4 \u_psram_top/u_psram_init/n1264_s1  (
	.I0(\u_psram_top/u_psram_init/n1248_4 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1264_5 )
);
defparam \u_psram_top/u_psram_init/n1264_s1 .INIT=16'hFF20;
LUT4 \u_psram_top/u_psram_init/n1263_s1  (
	.I0(\u_psram_top/u_psram_init/n1247_4 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1263_5 )
);
defparam \u_psram_top/u_psram_init/n1263_s1 .INIT=16'hFF20;
LUT4 \u_psram_top/u_psram_init/n1262_s2  (
	.I0(\u_psram_top/u_psram_init/n1254_7 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1262_6 )
);
defparam \u_psram_top/u_psram_init/n1262_s2 .INIT=16'hFF20;
LUT4 \u_psram_top/u_psram_init/n1277_s1  (
	.I0(\u_psram_top/u_psram_init/n1253_4 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1277_5 )
);
defparam \u_psram_top/u_psram_init/n1277_s1 .INIT=16'hFF02;
LUT4 \u_psram_top/u_psram_init/n1276_s1  (
	.I0(\u_psram_top/u_psram_init/n1252_4 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1276_5 )
);
defparam \u_psram_top/u_psram_init/n1276_s1 .INIT=16'hFF02;
LUT4 \u_psram_top/u_psram_init/n1275_s1  (
	.I0(\u_psram_top/u_psram_init/n1251_4 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1275_5 )
);
defparam \u_psram_top/u_psram_init/n1275_s1 .INIT=16'hFF02;
LUT4 \u_psram_top/u_psram_init/n1274_s1  (
	.I0(\u_psram_top/u_psram_init/n1250_4 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1274_5 )
);
defparam \u_psram_top/u_psram_init/n1274_s1 .INIT=16'hFF02;
LUT4 \u_psram_top/u_psram_init/n1273_s1  (
	.I0(\u_psram_top/u_psram_init/n1249_4 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1273_5 )
);
defparam \u_psram_top/u_psram_init/n1273_s1 .INIT=16'hFF02;
LUT4 \u_psram_top/u_psram_init/n1272_s1  (
	.I0(\u_psram_top/u_psram_init/n1248_4 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1272_5 )
);
defparam \u_psram_top/u_psram_init/n1272_s1 .INIT=16'hFF02;
LUT4 \u_psram_top/u_psram_init/n1271_s1  (
	.I0(\u_psram_top/u_psram_init/n1247_4 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1271_5 )
);
defparam \u_psram_top/u_psram_init/n1271_s1 .INIT=16'hFF02;
LUT4 \u_psram_top/u_psram_init/n1270_s2  (
	.I0(\u_psram_top/u_psram_init/n1254_7 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1270_6 )
);
defparam \u_psram_top/u_psram_init/n1270_s2 .INIT=16'hFF02;
LUT4 \u_psram_top/u_psram_init/n1253_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n1253_4 ),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1253_6 )
);
defparam \u_psram_top/u_psram_init/n1253_s2 .INIT=16'hFF80;
LUT4 \u_psram_top/u_psram_init/n1252_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n1252_4 ),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1252_6 )
);
defparam \u_psram_top/u_psram_init/n1252_s2 .INIT=16'hFF80;
LUT4 \u_psram_top/u_psram_init/n1251_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n1251_4 ),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1251_6 )
);
defparam \u_psram_top/u_psram_init/n1251_s2 .INIT=16'hFF80;
LUT4 \u_psram_top/u_psram_init/n1250_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n1250_4 ),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1250_6 )
);
defparam \u_psram_top/u_psram_init/n1250_s2 .INIT=16'hFF80;
LUT4 \u_psram_top/u_psram_init/n1249_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n1249_4 ),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1249_6 )
);
defparam \u_psram_top/u_psram_init/n1249_s2 .INIT=16'hFF80;
LUT4 \u_psram_top/u_psram_init/n1248_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n1248_4 ),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1248_6 )
);
defparam \u_psram_top/u_psram_init/n1248_s2 .INIT=16'hFF80;
LUT4 \u_psram_top/u_psram_init/n1247_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n1247_4 ),
	.I3(\u_psram_top/u_psram_init/n1694_10 ),
	.F(\u_psram_top/u_psram_init/n1247_6 )
);
defparam \u_psram_top/u_psram_init/n1247_s2 .INIT=16'hFF80;
LUT4 \u_psram_top/u_psram_init/n1336_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [31]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1336_8 )
);
defparam \u_psram_top/u_psram_init/n1336_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1337_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [30]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1337_8 )
);
defparam \u_psram_top/u_psram_init/n1337_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1338_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [29]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1338_8 )
);
defparam \u_psram_top/u_psram_init/n1338_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1339_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [28]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1339_8 )
);
defparam \u_psram_top/u_psram_init/n1339_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1340_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [27]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1340_8 )
);
defparam \u_psram_top/u_psram_init/n1340_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1341_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [26]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1341_8 )
);
defparam \u_psram_top/u_psram_init/n1341_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1342_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [25]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1342_8 )
);
defparam \u_psram_top/u_psram_init/n1342_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1343_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [24]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1343_8 )
);
defparam \u_psram_top/u_psram_init/n1343_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1344_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [23]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1344_8 )
);
defparam \u_psram_top/u_psram_init/n1344_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1345_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [22]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1345_8 )
);
defparam \u_psram_top/u_psram_init/n1345_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1346_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [21]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1346_8 )
);
defparam \u_psram_top/u_psram_init/n1346_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1347_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [20]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1347_8 )
);
defparam \u_psram_top/u_psram_init/n1347_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1348_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [19]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1348_8 )
);
defparam \u_psram_top/u_psram_init/n1348_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1349_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [18]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1349_8 )
);
defparam \u_psram_top/u_psram_init/n1349_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1350_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [17]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1350_8 )
);
defparam \u_psram_top/u_psram_init/n1350_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1351_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [16]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1351_8 )
);
defparam \u_psram_top/u_psram_init/n1351_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1352_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [15]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1352_8 )
);
defparam \u_psram_top/u_psram_init/n1352_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1353_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [14]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1353_8 )
);
defparam \u_psram_top/u_psram_init/n1353_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1354_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [13]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1354_8 )
);
defparam \u_psram_top/u_psram_init/n1354_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1355_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [12]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1355_8 )
);
defparam \u_psram_top/u_psram_init/n1355_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1356_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [11]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1356_8 )
);
defparam \u_psram_top/u_psram_init/n1356_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1357_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [10]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1357_8 )
);
defparam \u_psram_top/u_psram_init/n1357_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1358_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [9]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1358_8 )
);
defparam \u_psram_top/u_psram_init/n1358_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1359_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [8]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1359_8 )
);
defparam \u_psram_top/u_psram_init/n1359_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1360_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [7]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1360_8 )
);
defparam \u_psram_top/u_psram_init/n1360_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1361_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [6]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1361_8 )
);
defparam \u_psram_top/u_psram_init/n1361_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1362_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [5]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1362_8 )
);
defparam \u_psram_top/u_psram_init/n1362_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1363_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [4]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1363_8 )
);
defparam \u_psram_top/u_psram_init/n1363_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1364_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [3]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1364_8 )
);
defparam \u_psram_top/u_psram_init/n1364_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1365_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [2]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1365_8 )
);
defparam \u_psram_top/u_psram_init/n1365_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1366_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1366_8 )
);
defparam \u_psram_top/u_psram_init/n1366_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n1448_s1  (
	.I0(\u_psram_top/u_psram_init/adjust_over [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/n1213_4 ),
	.I3(\u_psram_top/u_psram_init/n1213_5 ),
	.F(\u_psram_top/u_psram_init/n1448_5 )
);
defparam \u_psram_top/u_psram_init/n1448_s1 .INIT=16'h8000;
LUT3 \u_psram_top/u_psram_init/n1694_s6  (
	.I0(\u_psram_top/u_psram_init/n1213_3 ),
	.I1(\u_psram_top/u_psram_init/n1694_4 ),
	.I2(\u_psram_top/u_psram_init/n1694_5 ),
	.F(\u_psram_top/u_psram_init/n1694_10 )
);
defparam \u_psram_top/u_psram_init/n1694_s6 .INIT=8'h10;
LUT3 \u_psram_top/u_psram_init/n293_s4  (
	.I0(\u_psram_top/u_psram_init/trp_cnt [0]),
	.I1(\u_psram_top/u_psram_init/n139_3 ),
	.I2(\u_psram_top/u_psram_init/trp_cnt [1]),
	.F(\u_psram_top/u_psram_init/n293_10 )
);
defparam \u_psram_top/u_psram_init/n293_s4 .INIT=8'h78;
LUT4 \u_psram_top/u_psram_init/trp_cnt_5_s5  (
	.I0(\u_psram_top/u_psram_init/trp_cnt [0]),
	.I1(\u_psram_top/u_psram_init/trp_cnt [1]),
	.I2(\u_psram_top/u_psram_init/n279_4 ),
	.I3(\u_psram_top/u_psram_init/n139_3 ),
	.F(\u_psram_top/u_psram_init/trp_cnt_5_13 )
);
defparam \u_psram_top/u_psram_init/trp_cnt_5_s5 .INIT=16'hFF10;
LUT3 \u_psram_top/u_psram_init/n294_s5  (
	.I0(\u_psram_top/u_psram_init/trp_cnt [0]),
	.I1(\u_psram_top/u_psram_init/n294_14 ),
	.I2(\u_psram_top/u_psram_init/n139_3 ),
	.F(\u_psram_top/u_psram_init/n294_12 )
);
defparam \u_psram_top/u_psram_init/n294_s5 .INIT=8'hCA;
LUT3 \u_psram_top/u_psram_init/n294_s6  (
	.I0(\u_psram_top/u_psram_init/n279_4 ),
	.I1(\u_psram_top/u_psram_init/trp_cnt [1]),
	.I2(\u_psram_top/u_psram_init/trp_cnt [0]),
	.F(\u_psram_top/u_psram_init/n294_14 )
);
defparam \u_psram_top/u_psram_init/n294_s6 .INIT=8'h0D;
LUT3 \u_psram_top/u_psram_init/n579_s3  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0_5_9 ),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [5]),
	.I2(\u_psram_top/u_psram_init/n579_11 ),
	.F(\u_psram_top/u_psram_init/n579_9 )
);
defparam \u_psram_top/u_psram_init/n579_s3 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_init/n579_s4  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [4]),
	.I1(\u_psram_top/u_psram_init/n569_10 ),
	.I2(\u_psram_top/u_psram_init/timer_cnt0 [5]),
	.F(\u_psram_top/u_psram_init/n579_11 )
);
defparam \u_psram_top/u_psram_init/n579_s4 .INIT=8'hF8;
LUT4 \u_psram_top/u_psram_init/timer_cnt0_5_s8  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [4]),
	.I1(\u_psram_top/u_psram_init/n569_10 ),
	.I2(\u_psram_top/u_psram_init/timer_cnt0 [5]),
	.I3(\u_psram_top/u_psram_init/timer_cnt0_5_9 ),
	.F(\u_psram_top/u_psram_init/timer_cnt0_5_17 )
);
defparam \u_psram_top/u_psram_init/timer_cnt0_5_s8 .INIT=16'hFF80;
LUT4 \u_psram_top/u_psram_init/n580_s3  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [5]),
	.I1(\u_psram_top/u_psram_init/n569_10 ),
	.I2(\u_psram_top/u_psram_init/timer_cnt0_5_9 ),
	.I3(\u_psram_top/u_psram_init/timer_cnt0 [4]),
	.F(\u_psram_top/u_psram_init/n580_9 )
);
defparam \u_psram_top/u_psram_init/n580_s3 .INIT=16'hBFC0;
LUT4 \u_psram_top/u_psram_init/n1297_s5  (
	.I0(\u_psram_top/u_psram_init/n1213_3 ),
	.I1(\u_psram_top/u_psram_init/n1694_4 ),
	.I2(\u_psram_top/u_psram_init/n1694_5 ),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].times_reg [0]),
	.F(\u_psram_top/u_psram_init/n1297_12 )
);
defparam \u_psram_top/u_psram_init/n1297_s5 .INIT=16'hEF10;
DFFC \u_psram_top/u_psram_init/c_state_11_s0  (
	.D(\u_psram_top/u_psram_init/n_state [11]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state [11])
);
defparam \u_psram_top/u_psram_init/c_state_11_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/c_state_10_s0  (
	.D(\u_psram_top/u_psram_init/n_state [10]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state [10])
);
defparam \u_psram_top/u_psram_init/c_state_10_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/c_state_9_s0  (
	.D(\u_psram_top/u_psram_init/n_state [9]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state [9])
);
defparam \u_psram_top/u_psram_init/c_state_9_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/c_state_8_s0  (
	.D(\u_psram_top/u_psram_init/n_state [8]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state [8])
);
defparam \u_psram_top/u_psram_init/c_state_8_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/c_state_7_s0  (
	.D(\u_psram_top/u_psram_init/n_state [7]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state [7])
);
defparam \u_psram_top/u_psram_init/c_state_7_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/c_state_6_s0  (
	.D(\u_psram_top/u_psram_init/n_state [6]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state [6])
);
defparam \u_psram_top/u_psram_init/c_state_6_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/c_state_5_s0  (
	.D(\u_psram_top/u_psram_init/n_state [5]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state [5])
);
defparam \u_psram_top/u_psram_init/c_state_5_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/c_state_4_s0  (
	.D(\u_psram_top/u_psram_init/n_state [4]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state [4])
);
defparam \u_psram_top/u_psram_init/c_state_4_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/c_state_3_s0  (
	.D(\u_psram_top/u_psram_init/n_state [3]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state [3])
);
defparam \u_psram_top/u_psram_init/c_state_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/c_state_2_s0  (
	.D(\u_psram_top/u_psram_init/n_state [2]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state [2])
);
defparam \u_psram_top/u_psram_init/c_state_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/c_state_1_s0  (
	.D(\u_psram_top/u_psram_init/n_state [1]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state [1])
);
defparam \u_psram_top/u_psram_init/c_state_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/psram_rst_s0  (
	.D(\u_psram_top/u_psram_init/n139_3 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/psram_rst_Z )
);
defparam \u_psram_top/u_psram_init/psram_rst_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/Tvcs_done_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n197_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/Tvcs_done )
);
defparam \u_psram_top/u_psram_init/Tvcs_done_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/Trp_done_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n279_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/Trp_done )
);
defparam \u_psram_top/u_psram_init/Trp_done_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/config_done_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n326_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/config_done_Z )
);
defparam \u_psram_top/u_psram_init/config_done_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/write_done_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n569_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/write_done )
);
defparam \u_psram_top/u_psram_init/write_done_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/cmd_s0  (
	.D(\u_psram_top/u_psram_init/n615_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/cmd_calib )
);
defparam \u_psram_top/u_psram_init/cmd_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/cmd_en_s0  (
	.D(\u_psram_top/u_psram_init/n765_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/cmd_en_calib )
);
defparam \u_psram_top/u_psram_init/cmd_en_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/rd_data_valid_d_0_s0  (
	.D(\u_psram_top/rd_data_valid_calib [0]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/rd_data_valid_d_0 [0])
);
defparam \u_psram_top/u_psram_init/rd_data_valid_d_0_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].phase_cnt_4_s0  (
	.D(\u_psram_top/u_psram_init/n898_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/readd_Z [0]),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].phase_cnt_4_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].phase_cnt_3_s0  (
	.D(\u_psram_top/u_psram_init/n899_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/readd_Z [0]),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].phase_cnt_3_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].phase_cnt_2_s0  (
	.D(\u_psram_top/u_psram_init/n900_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/readd_Z [0]),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].phase_cnt_2_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].phase_cnt_1_s0  (
	.D(\u_psram_top/u_psram_init/n901_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/readd_Z [0]),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].phase_cnt_1_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].phase_cnt_0_s0  (
	.D(\u_psram_top/u_psram_init/n902_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/readd_Z [0]),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].phase_cnt_0_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/phase_over_0_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n921_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/phase_over [0])
);
defparam \u_psram_top/u_psram_init/phase_over_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[0].add_cnt_2_s0  (
	.D(\u_psram_top/u_psram_init/n1050_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[0].add_cnt_1_s0  (
	.D(\u_psram_top/u_psram_init/n1051_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[0].add_cnt_0_s0  (
	.D(\u_psram_top/u_psram_init/n1052_3 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt_0_s0 .INIT=1'b0;
DFFPE \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_7_s0  (
	.D(\u_psram_top/u_psram_init/n1071_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1684_7 ),
	.PRESET(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [7])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_7_s0 .INIT=1'b1;
DFFPE \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_6_s0  (
	.D(\u_psram_top/u_psram_init/n1072_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1684_7 ),
	.PRESET(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [6])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_6_s0 .INIT=1'b1;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_5_s0  (
	.D(\u_psram_top/u_psram_init/n1073_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1684_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [5])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_5_s0 .INIT=1'b0;
DFFPE \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_4_s0  (
	.D(\u_psram_top/u_psram_init/n1074_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1684_7 ),
	.PRESET(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_4_s0 .INIT=1'b1;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_3_s0  (
	.D(\u_psram_top/u_psram_init/n1075_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1684_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_3_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_2_s0  (
	.D(\u_psram_top/u_psram_init/n1076_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1684_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_2_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_1_s0  (
	.D(\u_psram_top/u_psram_init/n1077_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1684_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_1_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_0_s0  (
	.D(\u_psram_top/u_psram_init/n1078_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1684_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_0_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/adjust_over_0_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1067_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/adjust_over [0])
);
defparam \u_psram_top/u_psram_init/adjust_over_0_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].times_reg_4_s0  (
	.D(\u_psram_top/u_psram_init/n1293_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1694_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].times_reg [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].times_reg_4_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].times_reg_3_s0  (
	.D(\u_psram_top/u_psram_init/n1294_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1694_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].times_reg [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].times_reg_3_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].times_reg_2_s0  (
	.D(\u_psram_top/u_psram_init/n1295_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1694_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].times_reg [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].times_reg_2_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].times_reg_1_s0  (
	.D(\u_psram_top/u_psram_init/n1296_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1694_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].times_reg [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].times_reg_1_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/delay_wait_over_0_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1425_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/delay_wait_over [0])
);
defparam \u_psram_top/u_psram_init/delay_wait_over_0_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/calib_done_0_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1448_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/calib_done [0])
);
defparam \u_psram_top/u_psram_init/calib_done_0_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/calib_0_s0  (
	.D(\u_psram_top/u_psram_init/n_state [7]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/calib_0_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/calib_Z [0])
);
defparam \u_psram_top/u_psram_init/calib_0_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/init_calib_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n159_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(init_calib)
);
defparam \u_psram_top/u_psram_init/init_calib_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/ready_r_s0  (
	.D(\u_psram_top/ready ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/ready_r )
);
defparam \u_psram_top/u_psram_init/ready_r_s0 .INIT=1'b0;
DFFP \u_psram_top/u_psram_init/c_state_0_s0  (
	.D(\u_psram_top/u_psram_init/n_state [0]),
	.CLK(clk_out),
	.PRESET(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state [0])
);
defparam \u_psram_top/u_psram_init/c_state_0_s0 .INIT=1'b1;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_15_s1  (
	.D(\u_psram_top/u_psram_init/n217_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [15])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_15_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_14_s1  (
	.D(\u_psram_top/u_psram_init/n218_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [14])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_14_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_13_s1  (
	.D(\u_psram_top/u_psram_init/n219_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [13])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_13_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_12_s1  (
	.D(\u_psram_top/u_psram_init/n220_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [12])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_12_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_11_s1  (
	.D(\u_psram_top/u_psram_init/n221_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [11])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_11_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_10_s1  (
	.D(\u_psram_top/u_psram_init/n222_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [10])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_10_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_9_s1  (
	.D(\u_psram_top/u_psram_init/n223_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [9])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_9_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_8_s1  (
	.D(\u_psram_top/u_psram_init/n224_11 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [8])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_8_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_7_s1  (
	.D(\u_psram_top/u_psram_init/n225_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [7])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_7_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_6_s1  (
	.D(\u_psram_top/u_psram_init/n226_9 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [6])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_6_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_5_s1  (
	.D(\u_psram_top/u_psram_init/n227_10 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [5])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_5_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_4_s1  (
	.D(\u_psram_top/u_psram_init/n228_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [4])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_4_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_3_s1  (
	.D(\u_psram_top/u_psram_init/n229_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [3])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_2_s1  (
	.D(\u_psram_top/u_psram_init/n230_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [2])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_1_s1  (
	.D(\u_psram_top/u_psram_init/n231_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [1])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_0_s1  (
	.D(\u_psram_top/u_psram_init/n232_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [0])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/trp_cnt_5_s1  (
	.D(\u_psram_top/u_psram_init/n289_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/trp_cnt_5_13 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/trp_cnt [5])
);
defparam \u_psram_top/u_psram_init/trp_cnt_5_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/trp_cnt_4_s1  (
	.D(\u_psram_top/u_psram_init/n290_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/trp_cnt_5_13 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/trp_cnt [4])
);
defparam \u_psram_top/u_psram_init/trp_cnt_4_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/trp_cnt_3_s1  (
	.D(\u_psram_top/u_psram_init/n291_9 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/trp_cnt_5_13 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/trp_cnt [3])
);
defparam \u_psram_top/u_psram_init/trp_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/trp_cnt_2_s1  (
	.D(\u_psram_top/u_psram_init/n292_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/trp_cnt_5_13 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/trp_cnt [2])
);
defparam \u_psram_top/u_psram_init/trp_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt_5_s1  (
	.D(\u_psram_top/u_psram_init/n336_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt_5_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt [5])
);
defparam \u_psram_top/u_psram_init/timer_cnt_5_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt_4_s1  (
	.D(\u_psram_top/u_psram_init/n337_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt_5_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt [4])
);
defparam \u_psram_top/u_psram_init/timer_cnt_4_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt_3_s1  (
	.D(\u_psram_top/u_psram_init/n338_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt_5_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt [3])
);
defparam \u_psram_top/u_psram_init/timer_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt_2_s1  (
	.D(\u_psram_top/u_psram_init/n339_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt_5_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt [2])
);
defparam \u_psram_top/u_psram_init/timer_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt_1_s1  (
	.D(\u_psram_top/u_psram_init/n340_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt_5_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt [1])
);
defparam \u_psram_top/u_psram_init/timer_cnt_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt_0_s1  (
	.D(\u_psram_top/u_psram_init/n341_9 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt_5_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt [0])
);
defparam \u_psram_top/u_psram_init/timer_cnt_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt0_3_s1  (
	.D(\u_psram_top/u_psram_init/n581_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt0_5_17 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt0 [3])
);
defparam \u_psram_top/u_psram_init/timer_cnt0_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt0_2_s1  (
	.D(\u_psram_top/u_psram_init/n582_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt0_5_17 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt0 [2])
);
defparam \u_psram_top/u_psram_init/timer_cnt0_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt0_1_s1  (
	.D(\u_psram_top/u_psram_init/n583_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt0_5_17 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt0 [1])
);
defparam \u_psram_top/u_psram_init/timer_cnt0_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt0_0_s1  (
	.D(\u_psram_top/u_psram_init/n584_9 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt0_5_17 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt0 [0])
);
defparam \u_psram_top/u_psram_init/timer_cnt0_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/wr_data_31_s1  (
	.D(\u_psram_top/u_psram_init/n763_10 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/wr_data_31_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/wr_data_calib [31])
);
defparam \u_psram_top/u_psram_init/wr_data_31_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/wr_data_30_s1  (
	.D(\u_psram_top/u_psram_init/n761_10 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/wr_data_31_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/wr_data_calib [30])
);
defparam \u_psram_top/u_psram_init/wr_data_30_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/wr_data_26_s1  (
	.D(\u_psram_top/u_psram_init/n760_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/wr_data_31_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/wr_data_calib [26])
);
defparam \u_psram_top/u_psram_init/wr_data_26_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt1_5_s1  (
	.D(\u_psram_top/u_psram_init/n876_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt1_5_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt1 [5])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_5_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt1_4_s1  (
	.D(\u_psram_top/u_psram_init/n877_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt1_5_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt1 [4])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_4_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt1_3_s1  (
	.D(\u_psram_top/u_psram_init/n878_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt1_5_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt1 [3])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt1_2_s1  (
	.D(\u_psram_top/u_psram_init/n879_10 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt1_5_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt1 [2])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt1_1_s1  (
	.D(\u_psram_top/u_psram_init/n880_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt1_5_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt1 [1])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt1_0_s1  (
	.D(\u_psram_top/u_psram_init/n881_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt1_5_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt1 [0])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].read_cnt_8_s1  (
	.D(\u_psram_top/u_psram_init/n939_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].read_cnt_8_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [8])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].read_cnt_8_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].read_cnt_7_s1  (
	.D(\u_psram_top/u_psram_init/n940_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].read_cnt_8_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [7])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].read_cnt_7_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].read_cnt_6_s1  (
	.D(\u_psram_top/u_psram_init/n941_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].read_cnt_8_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [6])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].read_cnt_6_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].read_cnt_5_s1  (
	.D(\u_psram_top/u_psram_init/n942_9 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].read_cnt_8_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [5])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].read_cnt_5_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].read_cnt_4_s1  (
	.D(\u_psram_top/u_psram_init/n943_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].read_cnt_8_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].read_cnt_4_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].read_cnt_3_s1  (
	.D(\u_psram_top/u_psram_init/n944_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].read_cnt_8_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].read_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].read_cnt_2_s1  (
	.D(\u_psram_top/u_psram_init/n945_10 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].read_cnt_8_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].read_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].read_cnt_1_s1  (
	.D(\u_psram_top/u_psram_init/n946_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].read_cnt_8_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].read_cnt_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].read_cnt_0_s1  (
	.D(\u_psram_top/u_psram_init/n947_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].read_cnt_8_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].read_cnt [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].read_cnt_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_over_0_s1  (
	.D(\u_psram_top/u_psram_init/n975_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_over_0_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_over [0])
);
defparam \u_psram_top/u_psram_init/read_over_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_s1  (
	.D(\u_psram_top/u_psram_init/n995_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_11 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_1_s1  (
	.D(\u_psram_top/u_psram_init/n996_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_11 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_0_s1  (
	.D(\u_psram_top/u_psram_init/n997_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_11 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/SDTAP_0_s1  (
	.D(\u_psram_top/u_psram_init/n1011_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/SDTAP_0_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/SDTAP_Z [0])
);
defparam \u_psram_top/u_psram_init/SDTAP_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/VALUE_0_s1  (
	.D(\u_psram_top/u_psram_init/n1031_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/VALUE_0_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/VALUE_Z [0])
);
defparam \u_psram_top/u_psram_init/VALUE_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s1  (
	.D(\u_psram_top/u_psram_init/n1184_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [5])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].check_cnt_4_s1  (
	.D(\u_psram_top/u_psram_init/n1185_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_4_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].check_cnt_3_s1  (
	.D(\u_psram_top/u_psram_init/n1186_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].check_cnt_2_s1  (
	.D(\u_psram_top/u_psram_init/n1187_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].check_cnt_1_s1  (
	.D(\u_psram_top/u_psram_init/n1188_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].check_cnt_0_s1  (
	.D(\u_psram_top/u_psram_init/n1189_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_31_s1  (
	.D(\u_psram_top/u_psram_init/n1213_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1246_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [31])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_31_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_30_s1  (
	.D(\u_psram_top/u_psram_init/n1336_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1247_6 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [30])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_30_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_29_s1  (
	.D(\u_psram_top/u_psram_init/n1337_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1248_6 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [29])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_29_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_28_s1  (
	.D(\u_psram_top/u_psram_init/n1338_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1249_6 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [28])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_28_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_27_s1  (
	.D(\u_psram_top/u_psram_init/n1339_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1250_6 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [27])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_27_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_26_s1  (
	.D(\u_psram_top/u_psram_init/n1340_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1251_6 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [26])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_26_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_25_s1  (
	.D(\u_psram_top/u_psram_init/n1341_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1252_6 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [25])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_25_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_24_s1  (
	.D(\u_psram_top/u_psram_init/n1342_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1253_6 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [24])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_24_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_23_s1  (
	.D(\u_psram_top/u_psram_init/n1343_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1254_9 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [23])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_23_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_22_s1  (
	.D(\u_psram_top/u_psram_init/n1344_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1255_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [22])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_22_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_21_s1  (
	.D(\u_psram_top/u_psram_init/n1345_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1256_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [21])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_21_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_20_s1  (
	.D(\u_psram_top/u_psram_init/n1346_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1257_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [20])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_20_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_19_s1  (
	.D(\u_psram_top/u_psram_init/n1347_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1258_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [19])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_19_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_18_s1  (
	.D(\u_psram_top/u_psram_init/n1348_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1259_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [18])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_18_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_17_s1  (
	.D(\u_psram_top/u_psram_init/n1349_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1260_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [17])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_17_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_16_s1  (
	.D(\u_psram_top/u_psram_init/n1350_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1261_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [16])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_16_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_15_s1  (
	.D(\u_psram_top/u_psram_init/n1351_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1262_6 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [15])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_15_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_14_s1  (
	.D(\u_psram_top/u_psram_init/n1352_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1263_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [14])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_14_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_13_s1  (
	.D(\u_psram_top/u_psram_init/n1353_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1264_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [13])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_13_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_12_s1  (
	.D(\u_psram_top/u_psram_init/n1354_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1265_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [12])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_12_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_11_s1  (
	.D(\u_psram_top/u_psram_init/n1355_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1266_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [11])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_11_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_10_s1  (
	.D(\u_psram_top/u_psram_init/n1356_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1267_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [10])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_10_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_9_s1  (
	.D(\u_psram_top/u_psram_init/n1357_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1268_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [9])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_9_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_8_s1  (
	.D(\u_psram_top/u_psram_init/n1358_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1269_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [8])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_8_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_7_s1  (
	.D(\u_psram_top/u_psram_init/n1359_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1270_6 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [7])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_7_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_6_s1  (
	.D(\u_psram_top/u_psram_init/n1360_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1271_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [6])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_6_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_5_s1  (
	.D(\u_psram_top/u_psram_init/n1361_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1272_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [5])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_5_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_4_s1  (
	.D(\u_psram_top/u_psram_init/n1362_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1273_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_4_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_3_s1  (
	.D(\u_psram_top/u_psram_init/n1363_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1274_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_2_s1  (
	.D(\u_psram_top/u_psram_init/n1364_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1275_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_1_s1  (
	.D(\u_psram_top/u_psram_init/n1365_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1276_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_0_s1  (
	.D(\u_psram_top/u_psram_init/n1366_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1277_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_0_s1 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[0].times_reg_0_s1  (
	.D(\u_psram_top/u_psram_init/n1297_12 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].times_reg [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].times_reg_0_s1 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/trp_cnt_1_s3  (
	.D(\u_psram_top/u_psram_init/n293_10 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/trp_cnt [1])
);
defparam \u_psram_top/u_psram_init/trp_cnt_1_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/trp_cnt_0_s3  (
	.D(\u_psram_top/u_psram_init/n294_12 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/trp_cnt [0])
);
defparam \u_psram_top/u_psram_init/trp_cnt_0_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/timer_cnt0_5_s7  (
	.D(\u_psram_top/u_psram_init/n579_9 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt0 [5])
);
defparam \u_psram_top/u_psram_init/timer_cnt0_5_s7 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/timer_cnt0_4_s3  (
	.D(\u_psram_top/u_psram_init/n580_9 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt0 [4])
);
defparam \u_psram_top/u_psram_init/timer_cnt0_4_s3 .INIT=1'b0;
ALU \u_psram_top/u_psram_init/n901_s  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_psram_top/u_psram_init/n901_2 ),
	.SUM(\u_psram_top/u_psram_init/n901_1 )
);
defparam \u_psram_top/u_psram_init/n901_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n900_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [2]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n901_2 ),
	.COUT(\u_psram_top/u_psram_init/n900_2 ),
	.SUM(\u_psram_top/u_psram_init/n900_1 )
);
defparam \u_psram_top/u_psram_init/n900_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n899_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [3]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n900_2 ),
	.COUT(\u_psram_top/u_psram_init/n899_2 ),
	.SUM(\u_psram_top/u_psram_init/n899_1 )
);
defparam \u_psram_top/u_psram_init/n899_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n898_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [4]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n899_2 ),
	.COUT(\u_psram_top/u_psram_init/n898_0_COUT ),
	.SUM(\u_psram_top/u_psram_init/n898_1 )
);
defparam \u_psram_top/u_psram_init/n898_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1077_s  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_psram_top/u_psram_init/n1077_2 ),
	.SUM(\u_psram_top/u_psram_init/n1077_1 )
);
defparam \u_psram_top/u_psram_init/n1077_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1076_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [2]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1077_2 ),
	.COUT(\u_psram_top/u_psram_init/n1076_2 ),
	.SUM(\u_psram_top/u_psram_init/n1076_1 )
);
defparam \u_psram_top/u_psram_init/n1076_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1075_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [3]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1076_2 ),
	.COUT(\u_psram_top/u_psram_init/n1075_2 ),
	.SUM(\u_psram_top/u_psram_init/n1075_1 )
);
defparam \u_psram_top/u_psram_init/n1075_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1074_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [4]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1075_2 ),
	.COUT(\u_psram_top/u_psram_init/n1074_2 ),
	.SUM(\u_psram_top/u_psram_init/n1074_1 )
);
defparam \u_psram_top/u_psram_init/n1074_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1073_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [5]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1074_2 ),
	.COUT(\u_psram_top/u_psram_init/n1073_2 ),
	.SUM(\u_psram_top/u_psram_init/n1073_1 )
);
defparam \u_psram_top/u_psram_init/n1073_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1072_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [6]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1073_2 ),
	.COUT(\u_psram_top/u_psram_init/n1072_2 ),
	.SUM(\u_psram_top/u_psram_init/n1072_1 )
);
defparam \u_psram_top/u_psram_init/n1072_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1071_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [7]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1072_2 ),
	.COUT(\u_psram_top/u_psram_init/n1071_0_COUT ),
	.SUM(\u_psram_top/u_psram_init/n1071_1 )
);
defparam \u_psram_top/u_psram_init/n1071_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1296_s  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].times_reg [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].times_reg [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_psram_top/u_psram_init/n1296_2 ),
	.SUM(\u_psram_top/u_psram_init/n1296_1 )
);
defparam \u_psram_top/u_psram_init/n1296_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1295_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].times_reg [2]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1296_2 ),
	.COUT(\u_psram_top/u_psram_init/n1295_2 ),
	.SUM(\u_psram_top/u_psram_init/n1295_1 )
);
defparam \u_psram_top/u_psram_init/n1295_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1294_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].times_reg [3]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1295_2 ),
	.COUT(\u_psram_top/u_psram_init/n1294_2 ),
	.SUM(\u_psram_top/u_psram_init/n1294_1 )
);
defparam \u_psram_top/u_psram_init/n1294_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1293_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].times_reg [4]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1294_2 ),
	.COUT(\u_psram_top/u_psram_init/n1293_0_COUT ),
	.SUM(\u_psram_top/u_psram_init/n1293_1 )
);
defparam \u_psram_top/u_psram_init/n1293_s .ALU_MODE=0;
INV \u_psram_top/u_psram_init/calib_0_s3  (
	.I(\u_psram_top/u_psram_init/calib_done [0]),
	.O(\u_psram_top/u_psram_init/calib_0_5 )
);
LUT1 \u_psram_top/u_psram_init/n975_s3  (
	.I0(\u_psram_top/u_psram_init/c_state [7]),
	.F(\u_psram_top/u_psram_init/n975_8 )
);
defparam \u_psram_top/u_psram_init/n975_s3 .INIT=2'h1;
LUT1 \u_psram_top/u_psram_init/n902_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].phase_cnt [0]),
	.F(\u_psram_top/u_psram_init/n902_6 )
);
defparam \u_psram_top/u_psram_init/n902_s2 .INIT=2'h1;
LUT1 \u_psram_top/u_psram_init/n1078_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [0]),
	.F(\u_psram_top/u_psram_init/n1078_6 )
);
defparam \u_psram_top/u_psram_init/n1078_s2 .INIT=2'h1;
LUT2 \u_psram_top/u_psram_sync/n13_s0  (
	.I0(pll_lock),
	.I1(\u_psram_top/dll_lock ),
	.F(\u_psram_top/u_psram_sync/n13_3 )
);
defparam \u_psram_top/u_psram_sync/n13_s0 .INIT=4'h8;
LUT4 \u_psram_top/u_psram_sync/n86_s0  (
	.I0(\u_psram_top/u_psram_sync/n86_4 ),
	.I1(\u_psram_top/u_psram_sync/n86_5 ),
	.I2(\u_psram_top/u_psram_sync/n86_6 ),
	.I3(\u_psram_top/u_psram_sync/n86_7 ),
	.F(\u_psram_top/u_psram_sync/n86_3 )
);
defparam \u_psram_top/u_psram_sync/n86_s0 .INIT=16'h8000;
LUT2 \u_psram_top/u_psram_sync/flag_d_1_s10  (
	.I0(\u_psram_top/u_psram_sync/flag_d_1_18 ),
	.I1(\u_psram_top/u_psram_sync/flag_d_1_19 ),
	.F(\u_psram_top/u_psram_sync/flag_d_0_14 )
);
defparam \u_psram_top/u_psram_sync/flag_d_1_s10 .INIT=4'hE;
LUT4 \u_psram_top/u_psram_sync/flag_d_0_s11  (
	.I0(\u_psram_top/u_psram_sync/flag_d_0_20 ),
	.I1(\u_psram_top/uddcntln ),
	.I2(\u_psram_top/u_psram_sync/flag_d_1_18 ),
	.I3(\u_psram_top/u_psram_sync/flag_d_0_18 ),
	.F(\u_psram_top/u_psram_sync/flag_d_0_16 )
);
defparam \u_psram_top/u_psram_sync/flag_d_0_s11 .INIT=16'hFFF2;
LUT4 \u_psram_top/u_psram_sync/ns_memsync_5_s12  (
	.I0(\u_psram_top/u_psram_sync/ns_memsync_5_23 ),
	.I1(\u_psram_top/u_psram_sync/cs_memsync_0 [5]),
	.I2(\u_psram_top/u_psram_sync/ns_memsync_5_25 ),
	.I3(\u_psram_top/u_psram_sync/ns_memsync_5_19 ),
	.F(\u_psram_top/u_psram_sync/ns_memsync_5_16 )
);
defparam \u_psram_top/u_psram_sync/ns_memsync_5_s12 .INIT=16'h0ECC;
LUT3 \u_psram_top/u_psram_sync/ns_memsync_4_s12  (
	.I0(\u_psram_top/stop ),
	.I1(\u_psram_top/u_psram_sync/flag [0]),
	.I2(\u_psram_top/u_psram_sync/ns_memsync_4_17 ),
	.F(\u_psram_top/u_psram_sync/ns_memsync_4_16 )
);
defparam \u_psram_top/u_psram_sync/ns_memsync_4_s12 .INIT=8'h3A;
LUT4 \u_psram_top/u_psram_sync/ns_memsync_3_s12  (
	.I0(\u_psram_top/u_psram_sync/ns_memsync_4_16 ),
	.I1(\u_psram_top/u_psram_sync/ns_memsync_3_17 ),
	.I2(\u_psram_top/u_psram_sync/ns_memsync_3_18 ),
	.I3(\u_psram_top/cs_memsync [3]),
	.F(\u_psram_top/u_psram_sync/ns_memsync_3_16 )
);
defparam \u_psram_top/u_psram_sync/ns_memsync_3_s12 .INIT=16'hCF20;
LUT4 \u_psram_top/u_psram_sync/ns_memsync_2_s12  (
	.I0(\u_psram_top/u_psram_sync/ns_memsync_3_17 ),
	.I1(\u_psram_top/u_psram_sync/ns_memsync_5_25 ),
	.I2(\u_psram_top/u_psram_sync/cs_memsync_0 [2]),
	.I3(\u_psram_top/u_psram_sync/ns_memsync_2_17 ),
	.F(\u_psram_top/u_psram_sync/ns_memsync_2_16 )
);
defparam \u_psram_top/u_psram_sync/ns_memsync_2_s12 .INIT=16'hFFB0;
LUT4 \u_psram_top/u_psram_sync/ns_memsync_1_s12  (
	.I0(\u_psram_top/u_psram_sync/flag [0]),
	.I1(\u_psram_top/u_psram_sync/flag_d_0_20 ),
	.I2(\u_psram_top/u_psram_sync/ns_memsync_3_18 ),
	.I3(\u_psram_top/uddcntln ),
	.F(\u_psram_top/u_psram_sync/ns_memsync_1_16 )
);
defparam \u_psram_top/u_psram_sync/ns_memsync_1_s12 .INIT=16'hBFC0;
LUT4 \u_psram_top/u_psram_sync/ns_memsync_0_s12  (
	.I0(\u_psram_top/ready ),
	.I1(\u_psram_top/u_psram_sync/lock_d2 ),
	.I2(\u_psram_top/u_psram_sync/ns_memsync_0_17 ),
	.I3(\u_psram_top/u_psram_sync/ns_memsync_0_18 ),
	.F(\u_psram_top/u_psram_sync/ns_memsync_0_16 )
);
defparam \u_psram_top/u_psram_sync/ns_memsync_0_s12 .INIT=16'hFCFA;
LUT4 \u_psram_top/u_psram_sync/flag_d_1_s11  (
	.I0(\u_psram_top/u_psram_sync/ns_memsync_5_25 ),
	.I1(\u_psram_top/u_psram_sync/flag_d_1_20 ),
	.I2(\u_psram_top/u_psram_sync/flag [1]),
	.I3(\u_psram_top/u_psram_sync/flag_d_1_21 ),
	.F(\u_psram_top/u_psram_sync/flag_d_1_17 )
);
defparam \u_psram_top/u_psram_sync/flag_d_1_s11 .INIT=16'hFAC0;
LUT4 \u_psram_top/u_psram_sync/n290_s3  (
	.I0(\u_psram_top/u_psram_sync/n290_11 ),
	.I1(\u_psram_top/u_psram_sync/lock_d2 ),
	.I2(\u_psram_top/u_psram_sync/count [0]),
	.I3(\u_psram_top/u_psram_sync/ns_memsync_0_18 ),
	.F(\u_psram_top/u_psram_sync/n290_8 )
);
defparam \u_psram_top/u_psram_sync/n290_s3 .INIT=16'h000D;
LUT3 \u_psram_top/u_psram_sync/n289_s2  (
	.I0(\u_psram_top/u_psram_sync/count [0]),
	.I1(\u_psram_top/u_psram_sync/count [1]),
	.I2(\u_psram_top/u_psram_sync/n289_8 ),
	.F(\u_psram_top/u_psram_sync/n289_7 )
);
defparam \u_psram_top/u_psram_sync/n289_s2 .INIT=8'h60;
LUT2 \u_psram_top/u_psram_sync/n288_s2  (
	.I0(\u_psram_top/u_psram_sync/n288_8 ),
	.I1(\u_psram_top/u_psram_sync/n289_8 ),
	.F(\u_psram_top/u_psram_sync/n288_7 )
);
defparam \u_psram_top/u_psram_sync/n288_s2 .INIT=4'h4;
LUT4 \u_psram_top/u_psram_sync/n48_s1  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [2]),
	.I1(\u_psram_top/u_psram_sync/n49_7 ),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [3]),
	.I3(\u_psram_top/u_psram_sync/n51_7 ),
	.F(\u_psram_top/u_psram_sync/n48_6 )
);
defparam \u_psram_top/u_psram_sync/n48_s1 .INIT=16'h7800;
LUT4 \u_psram_top/u_psram_sync/n46_s1  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [4]),
	.I1(\u_psram_top/u_psram_sync/n47_7 ),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [5]),
	.I3(\u_psram_top/u_psram_sync/n51_7 ),
	.F(\u_psram_top/u_psram_sync/n46_6 )
);
defparam \u_psram_top/u_psram_sync/n46_s1 .INIT=16'h7800;
LUT4 \u_psram_top/u_psram_sync/n45_s1  (
	.I0(\u_psram_top/u_psram_sync/n47_7 ),
	.I1(\u_psram_top/u_psram_sync/n45_7 ),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [6]),
	.I3(\u_psram_top/u_psram_sync/n51_7 ),
	.F(\u_psram_top/u_psram_sync/n45_6 )
);
defparam \u_psram_top/u_psram_sync/n45_s1 .INIT=16'h7800;
LUT4 \u_psram_top/u_psram_sync/n44_s1  (
	.I0(\u_psram_top/u_psram_sync/n47_7 ),
	.I1(\u_psram_top/u_psram_sync/n44_9 ),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [7]),
	.I3(\u_psram_top/u_psram_sync/n51_7 ),
	.F(\u_psram_top/u_psram_sync/n44_6 )
);
defparam \u_psram_top/u_psram_sync/n44_s1 .INIT=16'h7800;
LUT4 \u_psram_top/u_psram_sync/n42_s1  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [8]),
	.I1(\u_psram_top/u_psram_sync/n43_7 ),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [9]),
	.I3(\u_psram_top/u_psram_sync/n51_7 ),
	.F(\u_psram_top/u_psram_sync/n42_6 )
);
defparam \u_psram_top/u_psram_sync/n42_s1 .INIT=16'h7800;
LUT4 \u_psram_top/u_psram_sync/n41_s1  (
	.I0(\u_psram_top/u_psram_sync/n43_7 ),
	.I1(\u_psram_top/u_psram_sync/n41_7 ),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [10]),
	.I3(\u_psram_top/u_psram_sync/n51_7 ),
	.F(\u_psram_top/u_psram_sync/n41_6 )
);
defparam \u_psram_top/u_psram_sync/n41_s1 .INIT=16'h7800;
LUT4 \u_psram_top/u_psram_sync/n40_s1  (
	.I0(\u_psram_top/u_psram_sync/n43_7 ),
	.I1(\u_psram_top/u_psram_sync/n40_7 ),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [11]),
	.I3(\u_psram_top/u_psram_sync/n51_7 ),
	.F(\u_psram_top/u_psram_sync/n40_6 )
);
defparam \u_psram_top/u_psram_sync/n40_s1 .INIT=16'h7800;
LUT4 \u_psram_top/u_psram_sync/n38_s1  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [12]),
	.I1(\u_psram_top/u_psram_sync/n39_7 ),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [13]),
	.I3(\u_psram_top/u_psram_sync/n51_7 ),
	.F(\u_psram_top/u_psram_sync/n38_6 )
);
defparam \u_psram_top/u_psram_sync/n38_s1 .INIT=16'h7800;
LUT4 \u_psram_top/u_psram_sync/n86_s1  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [0]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [1]),
	.I3(\u_psram_top/u_psram_sync/lock_cnt [2]),
	.F(\u_psram_top/u_psram_sync/n86_4 )
);
defparam \u_psram_top/u_psram_sync/n86_s1 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_sync/n86_s2  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [7]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [8]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [9]),
	.I3(\u_psram_top/u_psram_sync/lock_cnt [10]),
	.F(\u_psram_top/u_psram_sync/n86_5 )
);
defparam \u_psram_top/u_psram_sync/n86_s2 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_sync/n86_s3  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [11]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [12]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [13]),
	.I3(\u_psram_top/u_psram_sync/lock_cnt [14]),
	.F(\u_psram_top/u_psram_sync/n86_6 )
);
defparam \u_psram_top/u_psram_sync/n86_s3 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_sync/n86_s4  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [3]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [4]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [5]),
	.I3(\u_psram_top/u_psram_sync/lock_cnt [6]),
	.F(\u_psram_top/u_psram_sync/n86_7 )
);
defparam \u_psram_top/u_psram_sync/n86_s4 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_sync/flag_d_1_s12  (
	.I0(\u_psram_top/cs_memsync [3]),
	.I1(\u_psram_top/u_psram_sync/cs_memsync_0 [5]),
	.I2(\u_psram_top/stop ),
	.I3(\u_psram_top/u_psram_sync/flag_d_1_22 ),
	.F(\u_psram_top/u_psram_sync/flag_d_1_18 )
);
defparam \u_psram_top/u_psram_sync/flag_d_1_s12 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_sync/flag_d_1_s13  (
	.I0(\u_psram_top/ready ),
	.I1(\u_psram_top/u_psram_sync/cs_memsync_0 [2]),
	.I2(\u_psram_top/uddcntln ),
	.I3(\u_psram_top/u_psram_sync/flag_d_1_23 ),
	.F(\u_psram_top/u_psram_sync/flag_d_1_19 )
);
defparam \u_psram_top/u_psram_sync/flag_d_1_s13 .INIT=16'h7C00;
LUT4 \u_psram_top/u_psram_sync/flag_d_0_s13  (
	.I0(\u_psram_top/u_psram_sync/ns_memsync_3_18 ),
	.I1(\u_psram_top/u_psram_sync/flag_d_1_21 ),
	.I2(\u_psram_top/u_psram_sync/n290_11 ),
	.I3(\u_psram_top/u_psram_sync/flag [0]),
	.F(\u_psram_top/u_psram_sync/flag_d_0_18 )
);
defparam \u_psram_top/u_psram_sync/flag_d_0_s13 .INIT=16'hF400;
LUT3 \u_psram_top/u_psram_sync/ns_memsync_5_s15  (
	.I0(\u_psram_top/cs_memsync [3]),
	.I1(\u_psram_top/stop ),
	.I2(\u_psram_top/u_psram_sync/flag_d_1_22 ),
	.F(\u_psram_top/u_psram_sync/ns_memsync_5_19 )
);
defparam \u_psram_top/u_psram_sync/ns_memsync_5_s15 .INIT=8'h10;
LUT4 \u_psram_top/u_psram_sync/ns_memsync_4_s13  (
	.I0(\u_psram_top/cs_memsync [3]),
	.I1(\u_psram_top/u_psram_sync/cs_memsync_0 [5]),
	.I2(\u_psram_top/u_psram_sync/flag_d_1_22 ),
	.I3(\u_psram_top/u_psram_sync/ns_memsync_3_18 ),
	.F(\u_psram_top/u_psram_sync/ns_memsync_4_17 )
);
defparam \u_psram_top/u_psram_sync/ns_memsync_4_s13 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_sync/ns_memsync_3_s13  (
	.I0(\u_psram_top/u_psram_sync/flag_d_1_22 ),
	.I1(\u_psram_top/cs_memsync [3]),
	.I2(\u_psram_top/u_psram_sync/ns_memsync_3_19 ),
	.I3(\u_psram_top/stop ),
	.F(\u_psram_top/u_psram_sync/ns_memsync_3_17 )
);
defparam \u_psram_top/u_psram_sync/ns_memsync_3_s13 .INIT=16'hF5CF;
LUT3 \u_psram_top/u_psram_sync/ns_memsync_3_s14  (
	.I0(\u_psram_top/u_psram_sync/count [2]),
	.I1(\u_psram_top/u_psram_sync/count [1]),
	.I2(\u_psram_top/u_psram_sync/count [0]),
	.F(\u_psram_top/u_psram_sync/ns_memsync_3_18 )
);
defparam \u_psram_top/u_psram_sync/ns_memsync_3_s14 .INIT=8'h40;
LUT3 \u_psram_top/u_psram_sync/ns_memsync_2_s13  (
	.I0(\u_psram_top/u_psram_sync/lock_d2 ),
	.I1(\u_psram_top/u_psram_sync/n290_11 ),
	.I2(\u_psram_top/u_psram_sync/ns_memsync_2_18 ),
	.F(\u_psram_top/u_psram_sync/ns_memsync_2_17 )
);
defparam \u_psram_top/u_psram_sync/ns_memsync_2_s13 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_sync/ns_memsync_0_s13  (
	.I0(\u_psram_top/u_psram_sync/count [2]),
	.I1(\u_psram_top/u_psram_sync/flag [0]),
	.I2(\u_psram_top/u_psram_sync/ns_memsync_5_20 ),
	.I3(\u_psram_top/u_psram_sync/n290_11 ),
	.F(\u_psram_top/u_psram_sync/ns_memsync_0_17 )
);
defparam \u_psram_top/u_psram_sync/ns_memsync_0_s13 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_sync/ns_memsync_0_s14  (
	.I0(\u_psram_top/u_psram_sync/cs_memsync_0 [2]),
	.I1(\u_psram_top/ready ),
	.I2(\u_psram_top/uddcntln ),
	.I3(\u_psram_top/u_psram_sync/flag_d_1_23 ),
	.F(\u_psram_top/u_psram_sync/ns_memsync_0_18 )
);
defparam \u_psram_top/u_psram_sync/ns_memsync_0_s14 .INIT=16'h4000;
LUT2 \u_psram_top/u_psram_sync/flag_d_1_s14  (
	.I0(\u_psram_top/u_psram_sync/ns_memsync_5_23 ),
	.I1(\u_psram_top/u_psram_sync/n290_11 ),
	.F(\u_psram_top/u_psram_sync/flag_d_1_20 )
);
defparam \u_psram_top/u_psram_sync/flag_d_1_s14 .INIT=4'h4;
LUT4 \u_psram_top/u_psram_sync/flag_d_1_s15  (
	.I0(\u_psram_top/ready ),
	.I1(\u_psram_top/u_psram_sync/cs_memsync_0 [2]),
	.I2(\u_psram_top/uddcntln ),
	.I3(\u_psram_top/u_psram_sync/flag_d_1_23 ),
	.F(\u_psram_top/u_psram_sync/flag_d_1_21 )
);
defparam \u_psram_top/u_psram_sync/flag_d_1_s15 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_sync/n289_s3  (
	.I0(\u_psram_top/u_psram_sync/n290_11 ),
	.I1(\u_psram_top/u_psram_sync/lock_d2 ),
	.I2(\u_psram_top/u_psram_sync/ns_memsync_2_18 ),
	.I3(\u_psram_top/u_psram_sync/ns_memsync_0_18 ),
	.F(\u_psram_top/u_psram_sync/n289_8 )
);
defparam \u_psram_top/u_psram_sync/n289_s3 .INIT=16'h000D;
LUT4 \u_psram_top/u_psram_sync/n288_s3  (
	.I0(\u_psram_top/u_psram_sync/cs_memsync_0 [5]),
	.I1(\u_psram_top/u_psram_sync/cs_memsync_0 [2]),
	.I2(\u_psram_top/u_psram_sync/count [2]),
	.I3(\u_psram_top/u_psram_sync/ns_memsync_5_20 ),
	.F(\u_psram_top/u_psram_sync/n288_8 )
);
defparam \u_psram_top/u_psram_sync/n288_s3 .INIT=16'hFE0F;
LUT2 \u_psram_top/u_psram_sync/n51_s2  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/lock_syn [1]),
	.F(\u_psram_top/u_psram_sync/n51_7 )
);
defparam \u_psram_top/u_psram_sync/n51_s2 .INIT=4'h4;
LUT2 \u_psram_top/u_psram_sync/n49_s2  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [0]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [1]),
	.F(\u_psram_top/u_psram_sync/n49_7 )
);
defparam \u_psram_top/u_psram_sync/n49_s2 .INIT=4'h8;
LUT4 \u_psram_top/u_psram_sync/n47_s2  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [0]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [1]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [2]),
	.I3(\u_psram_top/u_psram_sync/lock_cnt [3]),
	.F(\u_psram_top/u_psram_sync/n47_7 )
);
defparam \u_psram_top/u_psram_sync/n47_s2 .INIT=16'h8000;
LUT2 \u_psram_top/u_psram_sync/n45_s2  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [4]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [5]),
	.F(\u_psram_top/u_psram_sync/n45_7 )
);
defparam \u_psram_top/u_psram_sync/n45_s2 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_sync/n43_s2  (
	.I0(\u_psram_top/u_psram_sync/n47_7 ),
	.I1(\u_psram_top/u_psram_sync/n43_8 ),
	.F(\u_psram_top/u_psram_sync/n43_7 )
);
defparam \u_psram_top/u_psram_sync/n43_s2 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_sync/n41_s2  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [8]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [9]),
	.F(\u_psram_top/u_psram_sync/n41_7 )
);
defparam \u_psram_top/u_psram_sync/n41_s2 .INIT=4'h8;
LUT3 \u_psram_top/u_psram_sync/n40_s2  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [8]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [9]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [10]),
	.F(\u_psram_top/u_psram_sync/n40_7 )
);
defparam \u_psram_top/u_psram_sync/n40_s2 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_sync/n39_s2  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [11]),
	.I1(\u_psram_top/u_psram_sync/n47_7 ),
	.I2(\u_psram_top/u_psram_sync/n43_8 ),
	.I3(\u_psram_top/u_psram_sync/n40_7 ),
	.F(\u_psram_top/u_psram_sync/n39_7 )
);
defparam \u_psram_top/u_psram_sync/n39_s2 .INIT=16'h8000;
LUT3 \u_psram_top/u_psram_sync/n37_s2  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [12]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [13]),
	.I2(\u_psram_top/u_psram_sync/n39_7 ),
	.F(\u_psram_top/u_psram_sync/n37_7 )
);
defparam \u_psram_top/u_psram_sync/n37_s2 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_sync/flag_d_1_s16  (
	.I0(\u_psram_top/u_psram_sync/cs_memsync_0 [2]),
	.I1(\u_psram_top/ready ),
	.I2(\u_psram_top/uddcntln ),
	.F(\u_psram_top/u_psram_sync/flag_d_1_22 )
);
defparam \u_psram_top/u_psram_sync/flag_d_1_s16 .INIT=8'h10;
LUT3 \u_psram_top/u_psram_sync/flag_d_1_s17  (
	.I0(\u_psram_top/cs_memsync [3]),
	.I1(\u_psram_top/u_psram_sync/cs_memsync_0 [5]),
	.I2(\u_psram_top/stop ),
	.F(\u_psram_top/u_psram_sync/flag_d_1_23 )
);
defparam \u_psram_top/u_psram_sync/flag_d_1_s17 .INIT=8'h01;
LUT2 \u_psram_top/u_psram_sync/ns_memsync_5_s16  (
	.I0(\u_psram_top/u_psram_sync/count [0]),
	.I1(\u_psram_top/u_psram_sync/count [1]),
	.F(\u_psram_top/u_psram_sync/ns_memsync_5_20 )
);
defparam \u_psram_top/u_psram_sync/ns_memsync_5_s16 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_sync/ns_memsync_5_s17  (
	.I0(\u_psram_top/u_psram_sync/flag [0]),
	.I1(\u_psram_top/u_psram_sync/count [2]),
	.F(\u_psram_top/u_psram_sync/ns_memsync_5_21 )
);
defparam \u_psram_top/u_psram_sync/ns_memsync_5_s17 .INIT=4'h4;
LUT2 \u_psram_top/u_psram_sync/ns_memsync_3_s15  (
	.I0(\u_psram_top/u_psram_sync/cs_memsync_0 [5]),
	.I1(\u_psram_top/uddcntln ),
	.F(\u_psram_top/u_psram_sync/ns_memsync_3_19 )
);
defparam \u_psram_top/u_psram_sync/ns_memsync_3_s15 .INIT=4'h4;
LUT4 \u_psram_top/u_psram_sync/ns_memsync_2_s14  (
	.I0(\u_psram_top/u_psram_sync/count [1]),
	.I1(\u_psram_top/u_psram_sync/flag [1]),
	.I2(\u_psram_top/u_psram_sync/count [0]),
	.I3(\u_psram_top/u_psram_sync/ns_memsync_5_21 ),
	.F(\u_psram_top/u_psram_sync/ns_memsync_2_18 )
);
defparam \u_psram_top/u_psram_sync/ns_memsync_2_s14 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_sync/n43_s3  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [4]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [5]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [6]),
	.I3(\u_psram_top/u_psram_sync/lock_cnt [7]),
	.F(\u_psram_top/u_psram_sync/n43_8 )
);
defparam \u_psram_top/u_psram_sync/n43_s3 .INIT=16'h8000;
LUT2 \u_psram_top/u_psram_sync/ddr_rsti_s0  (
	.I0(\u_psram_top/cs_memsync [3]),
	.I1(\u_psram_top/dll_rsti ),
	.F(\u_psram_top/ddr_rsti )
);
defparam \u_psram_top/u_psram_sync/ddr_rsti_s0 .INIT=4'hE;
LUT3 \u_psram_top/u_psram_sync/n44_s3  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [6]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [4]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [5]),
	.F(\u_psram_top/u_psram_sync/n44_9 )
);
defparam \u_psram_top/u_psram_sync/n44_s3 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_sync/n49_s3  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [2]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [0]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [1]),
	.I3(\u_psram_top/u_psram_sync/n51_7 ),
	.F(\u_psram_top/u_psram_sync/n49_9 )
);
defparam \u_psram_top/u_psram_sync/n49_s3 .INIT=16'h6A00;
LUT4 \u_psram_top/u_psram_sync/ns_memsync_5_s18  (
	.I0(\u_psram_top/u_psram_sync/flag [1]),
	.I1(\u_psram_top/u_psram_sync/ns_memsync_5_20 ),
	.I2(\u_psram_top/u_psram_sync/flag [0]),
	.I3(\u_psram_top/u_psram_sync/count [2]),
	.F(\u_psram_top/u_psram_sync/ns_memsync_5_23 )
);
defparam \u_psram_top/u_psram_sync/ns_memsync_5_s18 .INIT=16'h0800;
LUT4 \u_psram_top/u_psram_sync/n43_s4  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [8]),
	.I1(\u_psram_top/u_psram_sync/n47_7 ),
	.I2(\u_psram_top/u_psram_sync/n43_8 ),
	.I3(\u_psram_top/u_psram_sync/n51_7 ),
	.F(\u_psram_top/u_psram_sync/n43_10 )
);
defparam \u_psram_top/u_psram_sync/n43_s4 .INIT=16'h6A00;
LUT4 \u_psram_top/u_psram_sync/n290_s5  (
	.I0(\u_psram_top/u_psram_sync/cs_memsync_0 [2]),
	.I1(\u_psram_top/ready ),
	.I2(\u_psram_top/uddcntln ),
	.I3(\u_psram_top/u_psram_sync/flag_d_1_23 ),
	.F(\u_psram_top/u_psram_sync/n290_11 )
);
defparam \u_psram_top/u_psram_sync/n290_s5 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_sync/flag_d_0_s14  (
	.I0(\u_psram_top/u_psram_sync/cs_memsync_0 [2]),
	.I1(\u_psram_top/cs_memsync [3]),
	.I2(\u_psram_top/u_psram_sync/cs_memsync_0 [5]),
	.I3(\u_psram_top/stop ),
	.F(\u_psram_top/u_psram_sync/flag_d_0_20 )
);
defparam \u_psram_top/u_psram_sync/flag_d_0_s14 .INIT=16'h0002;
LUT4 \u_psram_top/u_psram_sync/ns_memsync_5_s19  (
	.I0(\u_psram_top/u_psram_sync/flag [0]),
	.I1(\u_psram_top/u_psram_sync/count [2]),
	.I2(\u_psram_top/u_psram_sync/count [1]),
	.I3(\u_psram_top/u_psram_sync/count [0]),
	.F(\u_psram_top/u_psram_sync/ns_memsync_5_25 )
);
defparam \u_psram_top/u_psram_sync/ns_memsync_5_s19 .INIT=16'h2000;
LUT4 \u_psram_top/u_psram_sync/n36_s5  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [14]),
	.I2(\u_psram_top/u_psram_sync/lock_syn [1]),
	.I3(\u_psram_top/u_psram_sync/n37_7 ),
	.F(\u_psram_top/u_psram_sync/n36_13 )
);
defparam \u_psram_top/u_psram_sync/n36_s5 .INIT=16'h4000;
LUT2 \u_psram_top/u_psram_sync/lock_cnt_15_s5  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/lock_syn [1]),
	.F(\u_psram_top/u_psram_sync/lock_cnt_15_17 )
);
defparam \u_psram_top/u_psram_sync/lock_cnt_15_s5 .INIT=4'h7;
LUT4 \u_psram_top/u_psram_sync/n37_s6  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [14]),
	.I2(\u_psram_top/u_psram_sync/n37_7 ),
	.I3(\u_psram_top/u_psram_sync/lock_syn [1]),
	.F(\u_psram_top/u_psram_sync/n37_14 )
);
defparam \u_psram_top/u_psram_sync/n37_s6 .INIT=16'h1400;
LUT4 \u_psram_top/u_psram_sync/n39_s6  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [12]),
	.I2(\u_psram_top/u_psram_sync/n39_7 ),
	.I3(\u_psram_top/u_psram_sync/lock_syn [1]),
	.F(\u_psram_top/u_psram_sync/n39_14 )
);
defparam \u_psram_top/u_psram_sync/n39_s6 .INIT=16'h1400;
LUT4 \u_psram_top/u_psram_sync/n47_s6  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [4]),
	.I2(\u_psram_top/u_psram_sync/n47_7 ),
	.I3(\u_psram_top/u_psram_sync/lock_syn [1]),
	.F(\u_psram_top/u_psram_sync/n47_14 )
);
defparam \u_psram_top/u_psram_sync/n47_s6 .INIT=16'h1400;
LUT4 \u_psram_top/u_psram_sync/n50_s5  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [1]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [0]),
	.I3(\u_psram_top/u_psram_sync/lock_syn [1]),
	.F(\u_psram_top/u_psram_sync/n50_13 )
);
defparam \u_psram_top/u_psram_sync/n50_s5 .INIT=16'h1400;
LUT3 \u_psram_top/u_psram_sync/n51_s5  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [0]),
	.I2(\u_psram_top/u_psram_sync/lock_syn [1]),
	.F(\u_psram_top/u_psram_sync/n51_12 )
);
defparam \u_psram_top/u_psram_sync/n51_s5 .INIT=8'h90;
LUT4 \u_psram_top/u_psram_sync/n50_s6  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/lock_syn [1]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [1]),
	.I3(\u_psram_top/u_psram_sync/n50_13 ),
	.F(\u_psram_top/u_psram_sync/n50_15 )
);
defparam \u_psram_top/u_psram_sync/n50_s6 .INIT=16'hFF80;
LUT4 \u_psram_top/u_psram_sync/n47_s7  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/lock_syn [1]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [4]),
	.I3(\u_psram_top/u_psram_sync/n47_14 ),
	.F(\u_psram_top/u_psram_sync/n47_16 )
);
defparam \u_psram_top/u_psram_sync/n47_s7 .INIT=16'hFF80;
LUT4 \u_psram_top/u_psram_sync/n39_s7  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/lock_syn [1]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [12]),
	.I3(\u_psram_top/u_psram_sync/n39_14 ),
	.F(\u_psram_top/u_psram_sync/n39_16 )
);
defparam \u_psram_top/u_psram_sync/n39_s7 .INIT=16'hFF80;
LUT4 \u_psram_top/u_psram_sync/n37_s7  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/lock_syn [1]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [14]),
	.I3(\u_psram_top/u_psram_sync/n37_14 ),
	.F(\u_psram_top/u_psram_sync/n37_16 )
);
defparam \u_psram_top/u_psram_sync/n37_s7 .INIT=16'hFF80;
LUT3 \u_psram_top/u_psram_sync/n36_s6  (
	.I0(\u_psram_top/u_psram_sync/n36_13 ),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I2(\u_psram_top/u_psram_sync/lock_syn [1]),
	.F(\u_psram_top/u_psram_sync/n36_15 )
);
defparam \u_psram_top/u_psram_sync/n36_s6 .INIT=8'hEA;
DFFC \u_psram_top/u_psram_sync/lock_syn_0_s0  (
	.D(\u_psram_top/u_psram_sync/n13_3 ),
	.CLK(clk),
	.CLEAR(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_syn [0])
);
defparam \u_psram_top/u_psram_sync/lock_syn_0_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_d2_s0  (
	.D(VCC),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/n86_3 ),
	.CLEAR(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_d2 )
);
defparam \u_psram_top/u_psram_sync/lock_d2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/cs_memsync_5_s0  (
	.D(\u_psram_top/u_psram_sync/ns_memsync_5_16 ),
	.CLK(clk),
	.CLEAR(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/u_psram_sync/cs_memsync_0 [5])
);
defparam \u_psram_top/u_psram_sync/cs_memsync_5_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/cs_memsync_4_s0  (
	.D(\u_psram_top/u_psram_sync/ns_memsync_4_16 ),
	.CLK(clk),
	.CLEAR(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/stop )
);
defparam \u_psram_top/u_psram_sync/cs_memsync_4_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/cs_memsync_3_s0  (
	.D(\u_psram_top/u_psram_sync/ns_memsync_3_16 ),
	.CLK(clk),
	.CLEAR(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/cs_memsync [3])
);
defparam \u_psram_top/u_psram_sync/cs_memsync_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/cs_memsync_2_s0  (
	.D(\u_psram_top/u_psram_sync/ns_memsync_2_16 ),
	.CLK(clk),
	.CLEAR(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/u_psram_sync/cs_memsync_0 [2])
);
defparam \u_psram_top/u_psram_sync/cs_memsync_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/cs_memsync_0_s0  (
	.D(\u_psram_top/u_psram_sync/ns_memsync_0_16 ),
	.CLK(clk),
	.CLEAR(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/ready )
);
defparam \u_psram_top/u_psram_sync/cs_memsync_0_s0 .INIT=1'b0;
DFFP \u_psram_top/u_psram_sync/dll_rst_s0  (
	.D(GND),
	.CLK(clk),
	.PRESET(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/dll_rsti )
);
defparam \u_psram_top/u_psram_sync/dll_rst_s0 .INIT=1'b1;
DFFC \u_psram_top/u_psram_sync/count_2_s0  (
	.D(\u_psram_top/u_psram_sync/n288_7 ),
	.CLK(clk),
	.CLEAR(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/u_psram_sync/count [2])
);
defparam \u_psram_top/u_psram_sync/count_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/count_1_s0  (
	.D(\u_psram_top/u_psram_sync/n289_7 ),
	.CLK(clk),
	.CLEAR(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/u_psram_sync/count [1])
);
defparam \u_psram_top/u_psram_sync/count_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/count_0_s0  (
	.D(\u_psram_top/u_psram_sync/n290_8 ),
	.CLK(clk),
	.CLEAR(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/u_psram_sync/count [0])
);
defparam \u_psram_top/u_psram_sync/count_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/lock_syn_1_s0  (
	.D(\u_psram_top/u_psram_sync/lock_syn [0]),
	.CLK(clk),
	.CLEAR(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_syn [1])
);
defparam \u_psram_top/u_psram_sync/lock_syn_1_s0 .INIT=1'b0;
DFFP \u_psram_top/u_psram_sync/cs_memsync_1_s0  (
	.D(\u_psram_top/u_psram_sync/ns_memsync_1_16 ),
	.CLK(clk),
	.PRESET(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/uddcntln )
);
defparam \u_psram_top/u_psram_sync/cs_memsync_1_s0 .INIT=1'b1;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_13_s1  (
	.D(\u_psram_top/u_psram_sync/n38_6 ),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/lock_cnt_15_17 ),
	.CLEAR(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [13])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_13_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_11_s1  (
	.D(\u_psram_top/u_psram_sync/n40_6 ),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/lock_cnt_15_17 ),
	.CLEAR(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [11])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_11_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_10_s1  (
	.D(\u_psram_top/u_psram_sync/n41_6 ),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/lock_cnt_15_17 ),
	.CLEAR(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [10])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_10_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_9_s1  (
	.D(\u_psram_top/u_psram_sync/n42_6 ),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/lock_cnt_15_17 ),
	.CLEAR(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [9])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_9_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_8_s1  (
	.D(\u_psram_top/u_psram_sync/n43_10 ),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/lock_cnt_15_17 ),
	.CLEAR(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [8])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_8_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_7_s1  (
	.D(\u_psram_top/u_psram_sync/n44_6 ),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/lock_cnt_15_17 ),
	.CLEAR(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [7])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_7_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_6_s1  (
	.D(\u_psram_top/u_psram_sync/n45_6 ),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/lock_cnt_15_17 ),
	.CLEAR(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [6])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_6_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_5_s1  (
	.D(\u_psram_top/u_psram_sync/n46_6 ),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/lock_cnt_15_17 ),
	.CLEAR(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [5])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_5_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_3_s1  (
	.D(\u_psram_top/u_psram_sync/n48_6 ),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/lock_cnt_15_17 ),
	.CLEAR(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [3])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_2_s1  (
	.D(\u_psram_top/u_psram_sync/n49_9 ),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/lock_cnt_15_17 ),
	.CLEAR(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [2])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/flag_1_s2  (
	.D(\u_psram_top/u_psram_sync/flag_d_1_17 ),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/flag_d_0_14 ),
	.CLEAR(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/u_psram_sync/flag [1])
);
defparam \u_psram_top/u_psram_sync/flag_1_s2 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/flag_0_s4  (
	.D(\u_psram_top/u_psram_sync/flag_d_0_16 ),
	.CLK(clk),
	.CE(\u_psram_top/u_psram_sync/flag_d_0_14 ),
	.CLEAR(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/u_psram_sync/flag [0])
);
defparam \u_psram_top/u_psram_sync/flag_0_s4 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/lock_cnt_15_s4  (
	.D(\u_psram_top/u_psram_sync/n36_15 ),
	.CLK(clk),
	.CLEAR(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [15])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_15_s4 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/lock_cnt_14_s3  (
	.D(\u_psram_top/u_psram_sync/n37_16 ),
	.CLK(clk),
	.CLEAR(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [14])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_14_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/lock_cnt_12_s3  (
	.D(\u_psram_top/u_psram_sync/n39_16 ),
	.CLK(clk),
	.CLEAR(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [12])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_12_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/lock_cnt_4_s3  (
	.D(\u_psram_top/u_psram_sync/n47_16 ),
	.CLK(clk),
	.CLEAR(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [4])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_4_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/lock_cnt_1_s3  (
	.D(\u_psram_top/u_psram_sync/n50_15 ),
	.CLK(clk),
	.CLEAR(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [1])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_1_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/lock_cnt_0_s3  (
	.D(\u_psram_top/u_psram_sync/n51_12 ),
	.CLK(clk),
	.CLEAR(\u_psram_top/n559_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [0])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_0_s3 .INIT=1'b0;
endmodule
