Vivado Simulator v2025.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_uart_padovan_behav xil_defaultlib.tb_uart_padovan xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'RxData' might have multiple concurrent drivers [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Rx.sv:105]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Padovan.sv" Line 1. Module mqe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Padovan.sv" Line 1. Module mqe doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Rx_default
Compiling module xil_defaultlib.Tx_default
Compiling module xil_defaultlib.mqe
Compiling module xil_defaultlib.uart_padovan
Compiling module xil_defaultlib.tb_uart_padovan
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_uart_padovan_behav
