

================================================================
== Vitis HLS Report for 'load_vec'
================================================================
* Date:           Mon Sep 15 01:27:48 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.191 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- mem_rd  |      768|      768|         2|          1|          1|   768|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernel_rmsnorm.cpp:11]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input1_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input1_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input1_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input1_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.39ns)   --->   "%store_ln11 = store i10 0, i10 %i" [kernel_rmsnorm.cpp:11]   --->   Operation 10 'store' 'store_ln11' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc.i" [kernel_rmsnorm.cpp:11]   --->   Operation 11 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_15 = load i10 %i" [kernel_rmsnorm.cpp:11]   --->   Operation 12 'load' 'i_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.71ns)   --->   "%add_ln11 = add i10 %i_15, i10 1" [kernel_rmsnorm.cpp:11]   --->   Operation 13 'add' 'add_ln11' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.60ns)   --->   "%icmp_ln11 = icmp_eq  i10 %i_15, i10 768" [kernel_rmsnorm.cpp:11]   --->   Operation 14 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %for.inc.split.i, void %load_vec.exit" [kernel_rmsnorm.cpp:11]   --->   Operation 15 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i10 %i_15" [kernel_rmsnorm.cpp:11]   --->   Operation 16 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %i_15, i32 2, i32 9" [kernel_rmsnorm.cpp:11]   --->   Operation 17 'partselect' 'lshr_ln' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i8 %lshr_ln" [kernel_rmsnorm.cpp:11]   --->   Operation 18 'zext' 'zext_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%llama_inference_hls_top_float_float_float_float_float_float_float_24 = getelementptr i32 %llama_inference_hls_top_float_float_float_float_float_float_float_7, i64 0, i64 %zext_ln11" [kernel_rmsnorm.cpp:14]   --->   Operation 19 'getelementptr' 'llama_inference_hls_top_float_float_float_float_float_float_float_24' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%llama_inference_hls_top_float_float_float_float_float_float_float_25 = getelementptr i32 %llama_inference_hls_top_float_float_float_float_float_float_float_6, i64 0, i64 %zext_ln11" [kernel_rmsnorm.cpp:14]   --->   Operation 20 'getelementptr' 'llama_inference_hls_top_float_float_float_float_float_float_float_25' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%llama_inference_hls_top_float_float_float_float_float_float_float_26 = getelementptr i32 %llama_inference_hls_top_float_float_float_float_float_float_float_5, i64 0, i64 %zext_ln11" [kernel_rmsnorm.cpp:14]   --->   Operation 21 'getelementptr' 'llama_inference_hls_top_float_float_float_float_float_float_float_26' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%llama_inference_hls_top_float_float_float_float_float_float_float_27 = getelementptr i32 %llama_inference_hls_top_float_float_float_float_float_float_float_4, i64 0, i64 %zext_ln11" [kernel_rmsnorm.cpp:14]   --->   Operation 22 'getelementptr' 'llama_inference_hls_top_float_float_float_float_float_float_float_27' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicRAMAddr_to_llama_inference_hls_top_float_float_float_float_float_float_float_28 = muxlogic i8 %llama_inference_hls_top_float_float_float_float_float_float_float_24"   --->   Operation 23 'muxlogic' 'muxLogicRAMAddr_to_llama_inference_hls_top_float_float_float_float_float_float_float_28' <Predicate = (!icmp_ln11)> <Delay = 0.43>
ST_1 : Operation 24 [2/2] (0.71ns) (share mux size 8)   --->   "%llama_inference_hls_top_float_float_float_float_float_float_float_28 = load i8 %llama_inference_hls_top_float_float_float_float_float_float_float_24" [kernel_rmsnorm.cpp:14]   --->   Operation 24 'load' 'llama_inference_hls_top_float_float_float_float_float_float_float_28' <Predicate = (!icmp_ln11)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 25 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicRAMAddr_to_llama_inference_hls_top_float_float_float_float_float_float_float_29 = muxlogic i8 %llama_inference_hls_top_float_float_float_float_float_float_float_25"   --->   Operation 25 'muxlogic' 'muxLogicRAMAddr_to_llama_inference_hls_top_float_float_float_float_float_float_float_29' <Predicate = (!icmp_ln11)> <Delay = 0.43>
ST_1 : Operation 26 [2/2] (0.71ns) (share mux size 8)   --->   "%llama_inference_hls_top_float_float_float_float_float_float_float_29 = load i8 %llama_inference_hls_top_float_float_float_float_float_float_float_25" [kernel_rmsnorm.cpp:14]   --->   Operation 26 'load' 'llama_inference_hls_top_float_float_float_float_float_float_float_29' <Predicate = (!icmp_ln11)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 27 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicRAMAddr_to_llama_inference_hls_top_float_float_float_float_float_float_float_30 = muxlogic i8 %llama_inference_hls_top_float_float_float_float_float_float_float_26"   --->   Operation 27 'muxlogic' 'muxLogicRAMAddr_to_llama_inference_hls_top_float_float_float_float_float_float_float_30' <Predicate = (!icmp_ln11)> <Delay = 0.43>
ST_1 : Operation 28 [2/2] (0.71ns) (share mux size 8)   --->   "%llama_inference_hls_top_float_float_float_float_float_float_float_30 = load i8 %llama_inference_hls_top_float_float_float_float_float_float_float_26" [kernel_rmsnorm.cpp:14]   --->   Operation 28 'load' 'llama_inference_hls_top_float_float_float_float_float_float_float_30' <Predicate = (!icmp_ln11)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 29 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicRAMAddr_to_llama_inference_hls_top_float_float_float_float_float_float_float_31 = muxlogic i8 %llama_inference_hls_top_float_float_float_float_float_float_float_27"   --->   Operation 29 'muxlogic' 'muxLogicRAMAddr_to_llama_inference_hls_top_float_float_float_float_float_float_float_31' <Predicate = (!icmp_ln11)> <Delay = 0.43>
ST_1 : Operation 30 [2/2] (0.71ns) (share mux size 8)   --->   "%llama_inference_hls_top_float_float_float_float_float_float_float_31 = load i8 %llama_inference_hls_top_float_float_float_float_float_float_float_27" [kernel_rmsnorm.cpp:14]   --->   Operation 30 'load' 'llama_inference_hls_top_float_float_float_float_float_float_float_31' <Predicate = (!icmp_ln11)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 31 [1/1] (0.39ns)   --->   "%store_ln11 = store i10 %add_ln11, i10 %i" [kernel_rmsnorm.cpp:11]   --->   Operation 31 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.39>
ST_1 : Operation 44 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln11)> <Delay = 0.28>

State 2 <SV = 1> <Delay = 2.19>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_48" [kernel_rmsnorm.cpp:12]   --->   Operation 32 'specpipeline' 'specpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_rmsnorm.cpp:13]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [kernel_rmsnorm.cpp:11]   --->   Operation 34 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 8)   --->   "%llama_inference_hls_top_float_float_float_float_float_float_float_28 = load i8 %llama_inference_hls_top_float_float_float_float_float_float_float_24" [kernel_rmsnorm.cpp:14]   --->   Operation 35 'load' 'llama_inference_hls_top_float_float_float_float_float_float_float_28' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 36 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 8)   --->   "%llama_inference_hls_top_float_float_float_float_float_float_float_29 = load i8 %llama_inference_hls_top_float_float_float_float_float_float_float_25" [kernel_rmsnorm.cpp:14]   --->   Operation 36 'load' 'llama_inference_hls_top_float_float_float_float_float_float_float_29' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 37 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 8)   --->   "%llama_inference_hls_top_float_float_float_float_float_float_float_30 = load i8 %llama_inference_hls_top_float_float_float_float_float_float_float_26" [kernel_rmsnorm.cpp:14]   --->   Operation 37 'load' 'llama_inference_hls_top_float_float_float_float_float_float_float_30' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 38 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 8)   --->   "%llama_inference_hls_top_float_float_float_float_float_float_float_31 = load i8 %llama_inference_hls_top_float_float_float_float_float_float_float_27" [kernel_rmsnorm.cpp:14]   --->   Operation 38 'load' 'llama_inference_hls_top_float_float_float_float_float_float_float_31' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 39 [1/1] (0.43ns)   --->   "%tmp_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %llama_inference_hls_top_float_float_float_float_float_float_float_28, i2 1, i32 %llama_inference_hls_top_float_float_float_float_float_float_float_29, i2 2, i32 %llama_inference_hls_top_float_float_float_float_float_float_float_30, i2 3, i32 %llama_inference_hls_top_float_float_float_float_float_float_float_31, i32 <undef>, i2 %trunc_ln11" [kernel_rmsnorm.cpp:14]   --->   Operation 39 'sparsemux' 'tmp_i' <Predicate = true> <Delay = 0.43> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i32 %tmp_i" [kernel_rmsnorm.cpp:14]   --->   Operation 40 'bitcast' 'bitcast_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14"   --->   Operation 41 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] ( I:0.86ns O:0.86ns )   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %input1_stream, i32 %bitcast_ln14" [kernel_rmsnorm.cpp:14]   --->   Operation 42 'write' 'write_ln14' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc.i" [kernel_rmsnorm.cpp:11]   --->   Operation 43 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 2.152ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln11', kernel_rmsnorm.cpp:11) of constant 0 on local variable 'i', kernel_rmsnorm.cpp:11 [11]  (0.393 ns)
	'load' operation 10 bit ('i', kernel_rmsnorm.cpp:11) on local variable 'i', kernel_rmsnorm.cpp:11 [14]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln11', kernel_rmsnorm.cpp:11) [16]  (0.607 ns)
	'muxlogic' operation 32 bit ('muxLogicRAMAddr_to_llama_inference_hls_top_float_float_float_float_float_float_float_28') [29]  (0.437 ns)
	'load' operation 32 bit ('llama_inference_hls_top_float_float_float_float_float_float_float_28', kernel_rmsnorm.cpp:14) on array 'llama_inference_hls_top_float_float_float_float_float_float_float_7' [30]  (0.715 ns)

 <State 2>: 2.191ns
The critical path consists of the following:
	'load' operation 32 bit ('llama_inference_hls_top_float_float_float_float_float_float_float_28', kernel_rmsnorm.cpp:14) on array 'llama_inference_hls_top_float_float_float_float_float_float_float_7' [30]  (0.894 ns)
	'sparsemux' operation 32 bit ('tmp_i', kernel_rmsnorm.cpp:14) [37]  (0.437 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln14') [39]  (0.000 ns)
	fifo write operation ('write_ln14', kernel_rmsnorm.cpp:14) on port 'input1_stream' (kernel_rmsnorm.cpp:14) [40]  (0.860 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
