
void Processor::Operation00(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics BRK (Address mode: impl)
    byte opcode = 0x00;

    return;
}

void Processor::Operation01(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ORA (Address mode: indx)
    byte opcode = 0x01;

    return;
}

void Processor::Operation05(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ORA (Address mode: zpg)
    byte opcode = 0x05;

    return;
}

void Processor::Operation06(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ASL (Address mode: zpg)
    byte opcode = 0x06;

    return;
}

void Processor::Operation08(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics PHP (Address mode: impl)
    byte opcode = 0x08;

    return;
}

void Processor::Operation09(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ORA (Address mode: #)
    byte opcode = 0x09;

    return;
}

void Processor::Operation0A(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ASL (Address mode: A)
    byte opcode = 0x0A;

    return;
}

void Processor::Operation0D(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ORA (Address mode: abs)
    byte opcode = 0x0D;

    return;
}

void Processor::Operation0E(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ASL (Address mode: abs)
    byte opcode = 0x0E;

    return;
}

void Processor::Operation10(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics BPL (Address mode: rel)
    byte opcode = 0x10;

    return;
}

void Processor::Operation11(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ORA (Address mode: indy)
    byte opcode = 0x11;

    return;
}

void Processor::Operation15(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ORA (Address mode: zpgx)
    byte opcode = 0x15;

    return;
}

void Processor::Operation16(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ASL (Address mode: zpgx)
    byte opcode = 0x16;

    return;
}

void Processor::Operation18(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics CLC (Address mode: impl)
    byte opcode = 0x18;

    return;
}

void Processor::Operation19(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ORA (Address mode: absy)
    byte opcode = 0x19;

    return;
}

void Processor::Operation1D(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ORA (Address mode: absx)
    byte opcode = 0x1D;

    return;
}

void Processor::Operation1E(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ASL (Address mode: absx)
    byte opcode = 0x1E;

    return;
}

void Processor::Operation20(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics JSR (Address mode: abs)
    byte opcode = 0x20;

    return;
}

void Processor::Operation21(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics AND (Address mode: indx)
    byte opcode = 0x21;

    return;
}

void Processor::Operation24(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics BIT (Address mode: zpg)
    byte opcode = 0x24;

    return;
}

void Processor::Operation25(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics AND (Address mode: zpg)
    byte opcode = 0x25;

    return;
}

void Processor::Operation26(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ROL (Address mode: zpg)
    byte opcode = 0x26;

    return;
}

void Processor::Operation28(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics PLP (Address mode: impl)
    byte opcode = 0x28;

    return;
}

void Processor::Operation29(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics AND (Address mode: #)
    byte opcode = 0x29;

    return;
}

void Processor::Operation2A(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ROL (Address mode: A)
    byte opcode = 0x2A;

    return;
}

void Processor::Operation2C(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics BIT (Address mode: abs)
    byte opcode = 0x2C;

    return;
}

void Processor::Operation2D(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics AND (Address mode: abs)
    byte opcode = 0x2D;

    return;
}

void Processor::Operation2E(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ROL (Address mode: abs)
    byte opcode = 0x2E;

    return;
}

void Processor::Operation30(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics BMI (Address mode: rel)
    byte opcode = 0x30;

    return;
}

void Processor::Operation31(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics AND (Address mode: indy)
    byte opcode = 0x31;

    return;
}

void Processor::Operation35(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics AND (Address mode: zpgx)
    byte opcode = 0x35;

    return;
}

void Processor::Operation36(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ROL (Address mode: zpgx)
    byte opcode = 0x36;

    return;
}

void Processor::Operation38(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics SEC (Address mode: impl)
    byte opcode = 0x38;

    return;
}

void Processor::Operation39(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics AND (Address mode: absy)
    byte opcode = 0x39;

    return;
}

void Processor::Operation3D(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics AND (Address mode: absx)
    byte opcode = 0x3D;

    return;
}

void Processor::Operation3E(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ROL (Address mode: absx)
    byte opcode = 0x3E;

    return;
}

void Processor::Operation40(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics RTI (Address mode: impl)
    byte opcode = 0x40;

    return;
}

void Processor::Operation41(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics EOR (Address mode: indx)
    byte opcode = 0x41;

    return;
}

void Processor::Operation45(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics EOR (Address mode: zpg)
    byte opcode = 0x45;

    return;
}

void Processor::Operation46(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics LSR (Address mode: zpg)
    byte opcode = 0x46;

    return;
}

void Processor::Operation48(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics PHA (Address mode: impl)
    byte opcode = 0x48;

    return;
}

void Processor::Operation49(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics EOR (Address mode: #)
    byte opcode = 0x49;

    return;
}

void Processor::Operation4A(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics LSR (Address mode: A)
    byte opcode = 0x4A;

    return;
}

void Processor::Operation4C(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics JMP (Address mode: abs)
    byte opcode = 0x4C;

    return;
}

void Processor::Operation4D(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics EOR (Address mode: abs)
    byte opcode = 0x4D;

    return;
}

void Processor::Operation4E(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics LSR (Address mode: abs)
    byte opcode = 0x4E;

    return;
}

void Processor::Operation50(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics BVC (Address mode: rel)
    byte opcode = 0x50;

    return;
}

void Processor::Operation51(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics EOR (Address mode: indy)
    byte opcode = 0x51;

    return;
}

void Processor::Operation55(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics EOR (Address mode: zpgx)
    byte opcode = 0x55;

    return;
}

void Processor::Operation56(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics LSR (Address mode: zpgx)
    byte opcode = 0x56;

    return;
}

void Processor::Operation58(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics CLI (Address mode: impl)
    byte opcode = 0x58;

    return;
}

void Processor::Operation59(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics EOR (Address mode: absy)
    byte opcode = 0x59;

    return;
}

void Processor::Operation5D(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics EOR (Address mode: absx)
    byte opcode = 0x5D;

    return;
}

void Processor::Operation5E(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics LSR (Address mode: absx)
    byte opcode = 0x5E;

    return;
}

void Processor::Operation60(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics RTS (Address mode: impl)
    byte opcode = 0x60;

    return;
}

void Processor::Operation61(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ADC (Address mode: indx)
    byte opcode = 0x61;

    return;
}

void Processor::Operation65(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ADC (Address mode: zpg)
    byte opcode = 0x65;

    return;
}

void Processor::Operation66(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ROR (Address mode: zpg)
    byte opcode = 0x66;

    return;
}

void Processor::Operation68(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics PLA (Address mode: impl)
    byte opcode = 0x68;

    return;
}

void Processor::Operation69(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ADC (Address mode: #)
    byte opcode = 0x69;

    return;
}

void Processor::Operation6A(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ROR (Address mode: A)
    byte opcode = 0x6A;

    return;
}

void Processor::Operation6C(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics JMP (Address mode: ind)
    byte opcode = 0x6C;

    return;
}

void Processor::Operation6D(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ADC (Address mode: abs)
    byte opcode = 0x6D;

    return;
}

void Processor::Operation6E(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ROR (Address mode: abs)
    byte opcode = 0x6E;

    return;
}

void Processor::Operation70(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics BVS (Address mode: rel)
    byte opcode = 0x70;

    return;
}

void Processor::Operation71(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ADC (Address mode: indy)
    byte opcode = 0x71;

    return;
}

void Processor::Operation75(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ADC (Address mode: zpgx)
    byte opcode = 0x75;

    return;
}

void Processor::Operation76(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ROR (Address mode: zpgx)
    byte opcode = 0x76;

    return;
}

void Processor::Operation78(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics SEI (Address mode: impl)
    byte opcode = 0x78;

    return;
}

void Processor::Operation79(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ADC (Address mode: absy)
    byte opcode = 0x79;

    return;
}

void Processor::Operation7D(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ADC (Address mode: absx)
    byte opcode = 0x7D;

    return;
}

void Processor::Operation7E(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics ROR (Address mode: absx)
    byte opcode = 0x7E;

    return;
}

void Processor::Operation81(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics STA (Address mode: indx)
    byte opcode = 0x81;

    return;
}

void Processor::Operation84(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics STY (Address mode: zpg)
    byte opcode = 0x84;

    return;
}

void Processor::Operation85(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics STA (Address mode: zpg)
    byte opcode = 0x85;

    return;
}

void Processor::Operation86(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics STX (Address mode: zpg)
    byte opcode = 0x86;

    return;
}

void Processor::Operation88(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics DEY (Address mode: impl)
    byte opcode = 0x88;

    return;
}

void Processor::Operation8A(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics TXA (Address mode: impl)
    byte opcode = 0x8A;

    return;
}

void Processor::Operation8C(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics STY (Address mode: abs)
    byte opcode = 0x8C;

    return;
}

void Processor::Operation8D(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics STA (Address mode: abs)
    byte opcode = 0x8D;

    return;
}

void Processor::Operation8E(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics STX (Address mode: abs)
    byte opcode = 0x8E;

    return;
}

void Processor::Operation90(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics BCC (Address mode: rel)
    byte opcode = 0x90;

    return;
}

void Processor::Operation91(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics STA (Address mode: indy)
    byte opcode = 0x91;

    return;
}

void Processor::Operation94(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics STY (Address mode: zpgx)
    byte opcode = 0x94;

    return;
}

void Processor::Operation95(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics STA (Address mode: zpgx)
    byte opcode = 0x95;

    return;
}

void Processor::Operation96(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics STX (Address mode: zpgy)
    byte opcode = 0x96;

    return;
}

void Processor::Operation98(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics TYA (Address mode: impl)
    byte opcode = 0x98;

    return;
}

void Processor::Operation99(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics STA (Address mode: absy)
    byte opcode = 0x99;

    return;
}

void Processor::Operation9A(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics TXS (Address mode: impl)
    byte opcode = 0x9A;

    return;
}

void Processor::Operation9D(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics STA (Address mode: absx)
    byte opcode = 0x9D;

    return;
}

void Processor::OperationA0(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics LDY (Address mode: #)
    byte opcode = 0xA0;

    return;
}

void Processor::OperationA1(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics LDA (Address mode: indx)
    byte opcode = 0xA1;

    return;
}

void Processor::OperationA2(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics LDX (Address mode: #)
    byte opcode = 0xA2;

    return;
}

void Processor::OperationA4(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics LDY (Address mode: zpg)
    byte opcode = 0xA4;

    return;
}

void Processor::OperationA5(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics LDA (Address mode: zpg)
    byte opcode = 0xA5;

    return;
}

void Processor::OperationA6(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics LDX (Address mode: zpg)
    byte opcode = 0xA6;

    return;
}

void Processor::OperationA8(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics TAY (Address mode: impl)
    byte opcode = 0xA8;

    return;
}

void Processor::OperationA9(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics LDA (Address mode: #)
    byte opcode = 0xA9;

    return;
}

void Processor::OperationAA(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics TAX (Address mode: impl)
    byte opcode = 0xAA;

    return;
}

void Processor::OperationAC(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics LDY (Address mode: abs)
    byte opcode = 0xAC;

    return;
}

void Processor::OperationAD(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics LDA (Address mode: abs)
    byte opcode = 0xAD;

    return;
}

void Processor::OperationAE(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics LDX (Address mode: abs)
    byte opcode = 0xAE;

    return;
}

void Processor::OperationB0(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics BCS (Address mode: rel)
    byte opcode = 0xB0;

    return;
}

void Processor::OperationB1(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics LDA (Address mode: indy)
    byte opcode = 0xB1;

    return;
}

void Processor::OperationB4(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics LDY (Address mode: zpgx)
    byte opcode = 0xB4;

    return;
}

void Processor::OperationB5(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics LDA (Address mode: zpgx)
    byte opcode = 0xB5;

    return;
}

void Processor::OperationB6(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics LDX (Address mode: zpgy)
    byte opcode = 0xB6;

    return;
}

void Processor::OperationB8(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics CLV (Address mode: impl)
    byte opcode = 0xB8;

    return;
}

void Processor::OperationB9(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics LDA (Address mode: absy)
    byte opcode = 0xB9;

    return;
}

void Processor::OperationBA(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics TSX (Address mode: impl)
    byte opcode = 0xBA;

    return;
}

void Processor::OperationBC(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics LDY (Address mode: absx)
    byte opcode = 0xBC;

    return;
}

void Processor::OperationBD(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics LDA (Address mode: absx)
    byte opcode = 0xBD;

    return;
}

void Processor::OperationBE(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics LDX (Address mode: absy)
    byte opcode = 0xBE;

    return;
}

void Processor::OperationC0(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics CPY (Address mode: #)
    byte opcode = 0xC0;

    return;
}

void Processor::OperationC1(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics CMP (Address mode: indx)
    byte opcode = 0xC1;

    return;
}

void Processor::OperationC4(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics CPY (Address mode: zpg)
    byte opcode = 0xC4;

    return;
}

void Processor::OperationC5(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics CMP (Address mode: zpg)
    byte opcode = 0xC5;

    return;
}

void Processor::OperationC6(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics DEC (Address mode: zpg)
    byte opcode = 0xC6;

    return;
}

void Processor::OperationC8(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics INY (Address mode: impl)
    byte opcode = 0xC8;

    return;
}

void Processor::OperationC9(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics CMP (Address mode: #)
    byte opcode = 0xC9;

    return;
}

void Processor::OperationCA(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics DEX (Address mode: impl)
    byte opcode = 0xCA;

    return;
}

void Processor::OperationCC(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics CPY (Address mode: abs)
    byte opcode = 0xCC;

    return;
}

void Processor::OperationCD(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics CMP (Address mode: abs)
    byte opcode = 0xCD;

    return;
}

void Processor::OperationCE(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics DEC (Address mode: abs)
    byte opcode = 0xCE;

    return;
}

void Processor::OperationD0(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics BNE (Address mode: rel)
    byte opcode = 0xD0;

    return;
}

void Processor::OperationD1(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics CMP (Address mode: indy)
    byte opcode = 0xD1;

    return;
}

void Processor::OperationD5(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics CMP (Address mode: zpgx)
    byte opcode = 0xD5;

    return;
}

void Processor::OperationD6(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics DEC (Address mode: zpgx)
    byte opcode = 0xD6;

    return;
}

void Processor::OperationD8(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics CLD (Address mode: impl)
    byte opcode = 0xD8;

    return;
}

void Processor::OperationD9(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics CMP (Address mode: absy)
    byte opcode = 0xD9;

    return;
}

void Processor::OperationDD(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics CMP (Address mode: absx)
    byte opcode = 0xDD;

    return;
}

void Processor::OperationDE(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics DEC (Address mode: absx)
    byte opcode = 0xDE;

    return;
}

void Processor::OperationE0(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics CPX (Address mode: #)
    byte opcode = 0xE0;

    return;
}

void Processor::OperationE1(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics SBC (Address mode: indx)
    byte opcode = 0xE1;

    return;
}

void Processor::OperationE4(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics CPX (Address mode: zpg)
    byte opcode = 0xE4;

    return;
}

void Processor::OperationE5(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics SBC (Address mode: zpg)
    byte opcode = 0xE5;

    return;
}

void Processor::OperationE6(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics INC (Address mode: zpg)
    byte opcode = 0xE6;

    return;
}

void Processor::OperationE8(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics INX (Address mode: impl)
    byte opcode = 0xE8;

    return;
}

void Processor::OperationE9(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics SBC (Address mode: #)
    byte opcode = 0xE9;

    return;
}

void Processor::OperationEA(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics NOP (Address mode: impl)
    byte opcode = 0xEA;

    return;
}

void Processor::OperationEC(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics CPX (Address mode: abs)
    byte opcode = 0xEC;

    return;
}

void Processor::OperationED(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics SBC (Address mode: abs)
    byte opcode = 0xED;

    return;
}

void Processor::OperationEE(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics INC (Address mode: abs)
    byte opcode = 0xEE;

    return;
}

void Processor::OperationF0(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics BEQ (Address mode: rel)
    byte opcode = 0xF0;

    return;
}

void Processor::OperationF1(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics SBC (Address mode: indy)
    byte opcode = 0xF1;

    return;
}

void Processor::OperationF5(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics SBC (Address mode: zpgx)
    byte opcode = 0xF5;

    return;
}

void Processor::OperationF6(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics INC (Address mode: zpgx)
    byte opcode = 0xF6;

    return;
}

void Processor::OperationF8(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics SED (Address mode: impl)
    byte opcode = 0xF8;

    return;
}

void Processor::OperationF9(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics SBC (Address mode: absy)
    byte opcode = 0xF9;

    return;
}

void Processor::OperationFD(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics SBC (Address mode: absx)
    byte opcode = 0xFD;

    return;
}

void Processor::OperationFE(Memory &mem, Registers &reg, ALU &alu)
{
    /// Mnemonics INC (Address mode: absx)
    byte opcode = 0xFE;

    return;
}
