module Adder (
    input signed [31:0] a,
    input signed [31:0] b,
    output signed [31:0] sum
);
    // TODO: implement your Adder here
    // For testbench verifying, Do not modify input and output pin
    // Hint: you can use operator to implement


endmodule
