// Seed: 4153880204
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = 1;
  genvar id_9;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input wand id_2,
    output tri id_3,
    input supply1 id_4,
    input wire id_5,
    input wor id_6,
    output tri1 id_7
);
  assign id_3 = 1;
  and (id_3, id_2, id_4, id_5);
  tri id_9 = 1;
  module_0(
      id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9
  );
endmodule
