# TCL File Generated by Component Editor 18.1
# Sat Dec 21 00:27:05 BRST 2019
# DO NOT MODIFY


# 
# RMAP_Echoing "RMAP_Echoing" v1.3
# rfranca 2019.12.21.00:27:05
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module RMAP_Echoing
# 
set_module_property DESCRIPTION ""
set_module_property NAME RMAP_Echoing
set_module_property VERSION 1.3
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR rfranca
set_module_property DISPLAY_NAME RMAP_Echoing
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL rmpe_rmap_echoing_top
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file rmpe_rmap_echoing_pkg.vhd VHDL PATH RMAP_Echoing/rmpe_rmap_echoing_pkg.vhd
add_fileset_file spacewire_data_sc_fifo.vhd VHDL PATH RMAP_Echoing/RMAP_ECHO_CONTROLLER/altera_ip/scfifo/spacewire_data_sc_fifo/spacewire_data_sc_fifo.vhd
add_fileset_file rmap_data_sc_fifo.vhd VHDL PATH RMAP_Echoing/RMAP_ECHO_CONTROLLER/altera_ip/scfifo/rmap_data_sc_fifo/rmap_data_sc_fifo.vhd
add_fileset_file rmpe_rmap_echo_controller_ent.vhd VHDL PATH RMAP_Echoing/RMAP_ECHO_CONTROLLER/rmpe_rmap_echo_controller_ent.vhd
add_fileset_file rmpe_rmap_echo_transmitter_ent.vhd VHDL PATH RMAP_Echoing/RMAP_ECHO_TRANSMITTER/rmpe_rmap_echo_transmitter_ent.vhd
add_fileset_file rmpe_rmap_echoing_top.vhd VHDL PATH RMAP_Echoing/rmpe_rmap_echoing_top.vhd TOP_LEVEL_FILE

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL rmpe_rmap_echoing_top
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file rmpe_rmap_echoing_pkg.vhd VHDL PATH RMAP_Echoing/rmpe_rmap_echoing_pkg.vhd
add_fileset_file spacewire_data_sc_fifo.vhd VHDL PATH RMAP_Echoing/RMAP_ECHO_CONTROLLER/altera_ip/scfifo/spacewire_data_sc_fifo/spacewire_data_sc_fifo.vhd
add_fileset_file rmap_data_sc_fifo.vhd VHDL PATH RMAP_Echoing/RMAP_ECHO_CONTROLLER/altera_ip/scfifo/rmap_data_sc_fifo/rmap_data_sc_fifo.vhd
add_fileset_file rmpe_rmap_echo_controller_ent.vhd VHDL PATH RMAP_Echoing/RMAP_ECHO_CONTROLLER/rmpe_rmap_echo_controller_ent.vhd
add_fileset_file rmpe_rmap_echo_transmitter_ent.vhd VHDL PATH RMAP_Echoing/RMAP_ECHO_TRANSMITTER/rmpe_rmap_echo_transmitter_ent.vhd
add_fileset_file rmpe_rmap_echoing_top.vhd VHDL PATH RMAP_Echoing/rmpe_rmap_echoing_top.vhd TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink_100mhz
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink reset_i reset Input 1


# 
# connection point clock_sink_100mhz
# 
add_interface clock_sink_100mhz clock end
set_interface_property clock_sink_100mhz clockRate 100000000
set_interface_property clock_sink_100mhz ENABLED true
set_interface_property clock_sink_100mhz EXPORT_OF ""
set_interface_property clock_sink_100mhz PORT_NAME_MAP ""
set_interface_property clock_sink_100mhz CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink_100mhz SVD_ADDRESS_GROUP ""

add_interface_port clock_sink_100mhz clk_100_i clk Input 1


# 
# connection point conduit_end_rmap_echo_0_in
# 
add_interface conduit_end_rmap_echo_0_in conduit end
set_interface_property conduit_end_rmap_echo_0_in associatedClock clock_sink_100mhz
set_interface_property conduit_end_rmap_echo_0_in associatedReset reset_sink
set_interface_property conduit_end_rmap_echo_0_in ENABLED true
set_interface_property conduit_end_rmap_echo_0_in EXPORT_OF ""
set_interface_property conduit_end_rmap_echo_0_in PORT_NAME_MAP ""
set_interface_property conduit_end_rmap_echo_0_in CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_rmap_echo_0_in SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_rmap_echo_0_in rmap_echo_0_echo_en_i echo_en_signal Input 1
add_interface_port conduit_end_rmap_echo_0_in rmap_echo_0_echo_id_en_i echo_id_en_signal Input 1
add_interface_port conduit_end_rmap_echo_0_in rmap_echo_0_in_fifo_wrflag_i in_fifo_wrflag_signal Input 1
add_interface_port conduit_end_rmap_echo_0_in rmap_echo_0_in_fifo_wrdata_i in_fifo_wrdata_signal Input 8 
add_interface_port conduit_end_rmap_echo_0_in rmap_echo_0_in_fifo_wrreq_i in_fifo_wrreq_signal Input 1
add_interface_port conduit_end_rmap_echo_0_in rmap_echo_0_out_fifo_wrflag_i out_fifo_wrflag_signal Input 1
add_interface_port conduit_end_rmap_echo_0_in rmap_echo_0_out_fifo_wrdata_i out_fifo_wrdata_signal Input 8 
add_interface_port conduit_end_rmap_echo_0_in rmap_echo_0_out_fifo_wrreq_i out_fifo_wrreq_signal Input 1


# 
# connection point conduit_end_rmap_echo_1_in
# 
add_interface conduit_end_rmap_echo_1_in conduit end
set_interface_property conduit_end_rmap_echo_1_in associatedClock clock_sink_100mhz
set_interface_property conduit_end_rmap_echo_1_in associatedReset reset_sink
set_interface_property conduit_end_rmap_echo_1_in ENABLED true
set_interface_property conduit_end_rmap_echo_1_in EXPORT_OF ""
set_interface_property conduit_end_rmap_echo_1_in PORT_NAME_MAP ""
set_interface_property conduit_end_rmap_echo_1_in CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_rmap_echo_1_in SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_rmap_echo_1_in rmap_echo_1_echo_en_i echo_en_signal Input 1
add_interface_port conduit_end_rmap_echo_1_in rmap_echo_1_echo_id_en_i echo_id_en_signal Input 1
add_interface_port conduit_end_rmap_echo_1_in rmap_echo_1_in_fifo_wrflag_i in_fifo_wrflag_signal Input 1
add_interface_port conduit_end_rmap_echo_1_in rmap_echo_1_in_fifo_wrdata_i in_fifo_wrdata_signal Input 8 
add_interface_port conduit_end_rmap_echo_1_in rmap_echo_1_in_fifo_wrreq_i in_fifo_wrreq_signal Input 1
add_interface_port conduit_end_rmap_echo_1_in rmap_echo_1_out_fifo_wrflag_i out_fifo_wrflag_signal Input 1
add_interface_port conduit_end_rmap_echo_1_in rmap_echo_1_out_fifo_wrdata_i out_fifo_wrdata_signal Input 8 
add_interface_port conduit_end_rmap_echo_1_in rmap_echo_1_out_fifo_wrreq_i out_fifo_wrreq_signal Input 1


# 
# connection point conduit_end_rmap_echo_2_in
# 
add_interface conduit_end_rmap_echo_2_in conduit end
set_interface_property conduit_end_rmap_echo_2_in associatedClock clock_sink_100mhz
set_interface_property conduit_end_rmap_echo_2_in associatedReset reset_sink
set_interface_property conduit_end_rmap_echo_2_in ENABLED true
set_interface_property conduit_end_rmap_echo_2_in EXPORT_OF ""
set_interface_property conduit_end_rmap_echo_2_in PORT_NAME_MAP ""
set_interface_property conduit_end_rmap_echo_2_in CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_rmap_echo_2_in SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_rmap_echo_2_in rmap_echo_2_echo_en_i echo_en_signal Input 1
add_interface_port conduit_end_rmap_echo_2_in rmap_echo_2_echo_id_en_i echo_id_en_signal Input 1
add_interface_port conduit_end_rmap_echo_2_in rmap_echo_2_in_fifo_wrflag_i in_fifo_wrflag_signal Input 1
add_interface_port conduit_end_rmap_echo_2_in rmap_echo_2_in_fifo_wrdata_i in_fifo_wrdata_signal Input 8 
add_interface_port conduit_end_rmap_echo_2_in rmap_echo_2_in_fifo_wrreq_i in_fifo_wrreq_signal Input 1
add_interface_port conduit_end_rmap_echo_2_in rmap_echo_2_out_fifo_wrflag_i out_fifo_wrflag_signal Input 1
add_interface_port conduit_end_rmap_echo_2_in rmap_echo_2_out_fifo_wrdata_i out_fifo_wrdata_signal Input 8 
add_interface_port conduit_end_rmap_echo_2_in rmap_echo_2_out_fifo_wrreq_i out_fifo_wrreq_signal Input 1


# 
# connection point conduit_end_rmap_echo_3_in
# 
add_interface conduit_end_rmap_echo_3_in conduit end
set_interface_property conduit_end_rmap_echo_3_in associatedClock clock_sink_100mhz
set_interface_property conduit_end_rmap_echo_3_in associatedReset reset_sink
set_interface_property conduit_end_rmap_echo_3_in ENABLED true
set_interface_property conduit_end_rmap_echo_3_in EXPORT_OF ""
set_interface_property conduit_end_rmap_echo_3_in PORT_NAME_MAP ""
set_interface_property conduit_end_rmap_echo_3_in CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_rmap_echo_3_in SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_rmap_echo_3_in rmap_echo_3_echo_en_i echo_en_signal Input 1
add_interface_port conduit_end_rmap_echo_3_in rmap_echo_3_echo_id_en_i echo_id_en_signal Input 1
add_interface_port conduit_end_rmap_echo_3_in rmap_echo_3_in_fifo_wrflag_i in_fifo_wrflag_signal Input 1
add_interface_port conduit_end_rmap_echo_3_in rmap_echo_3_in_fifo_wrdata_i in_fifo_wrdata_signal Input 8 
add_interface_port conduit_end_rmap_echo_3_in rmap_echo_3_in_fifo_wrreq_i in_fifo_wrreq_signal Input 1
add_interface_port conduit_end_rmap_echo_3_in rmap_echo_3_out_fifo_wrflag_i out_fifo_wrflag_signal Input 1
add_interface_port conduit_end_rmap_echo_3_in rmap_echo_3_out_fifo_wrdata_i out_fifo_wrdata_signal Input 8 
add_interface_port conduit_end_rmap_echo_3_in rmap_echo_3_out_fifo_wrreq_i out_fifo_wrreq_signal Input 1


# 
# connection point conduit_end_rmap_echo_4_in
# 
add_interface conduit_end_rmap_echo_4_in conduit end
set_interface_property conduit_end_rmap_echo_4_in associatedClock clock_sink_100mhz
set_interface_property conduit_end_rmap_echo_4_in associatedReset reset_sink
set_interface_property conduit_end_rmap_echo_4_in ENABLED true
set_interface_property conduit_end_rmap_echo_4_in EXPORT_OF ""
set_interface_property conduit_end_rmap_echo_4_in PORT_NAME_MAP ""
set_interface_property conduit_end_rmap_echo_4_in CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_rmap_echo_4_in SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_rmap_echo_4_in rmap_echo_4_echo_en_i echo_en_signal Input 1
add_interface_port conduit_end_rmap_echo_4_in rmap_echo_4_echo_id_en_i echo_id_en_signal Input 1
add_interface_port conduit_end_rmap_echo_4_in rmap_echo_4_in_fifo_wrflag_i in_fifo_wrflag_signal Input 1
add_interface_port conduit_end_rmap_echo_4_in rmap_echo_4_in_fifo_wrdata_i in_fifo_wrdata_signal Input 8 
add_interface_port conduit_end_rmap_echo_4_in rmap_echo_4_in_fifo_wrreq_i in_fifo_wrreq_signal Input 1
add_interface_port conduit_end_rmap_echo_4_in rmap_echo_4_out_fifo_wrflag_i out_fifo_wrflag_signal Input 1
add_interface_port conduit_end_rmap_echo_4_in rmap_echo_4_out_fifo_wrdata_i out_fifo_wrdata_signal Input 8 
add_interface_port conduit_end_rmap_echo_4_in rmap_echo_4_out_fifo_wrreq_i out_fifo_wrreq_signal Input 1


# 
# connection point conduit_end_rmap_echo_5_in
# 
add_interface conduit_end_rmap_echo_5_in conduit end
set_interface_property conduit_end_rmap_echo_5_in associatedClock clock_sink_100mhz
set_interface_property conduit_end_rmap_echo_5_in associatedReset reset_sink
set_interface_property conduit_end_rmap_echo_5_in ENABLED true
set_interface_property conduit_end_rmap_echo_5_in EXPORT_OF ""
set_interface_property conduit_end_rmap_echo_5_in PORT_NAME_MAP ""
set_interface_property conduit_end_rmap_echo_5_in CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_rmap_echo_5_in SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_rmap_echo_5_in rmap_echo_5_echo_en_i echo_en_signal Input 1
add_interface_port conduit_end_rmap_echo_5_in rmap_echo_5_echo_id_en_i echo_id_en_signal Input 1
add_interface_port conduit_end_rmap_echo_5_in rmap_echo_5_in_fifo_wrflag_i in_fifo_wrflag_signal Input 1
add_interface_port conduit_end_rmap_echo_5_in rmap_echo_5_in_fifo_wrdata_i in_fifo_wrdata_signal Input 8 
add_interface_port conduit_end_rmap_echo_5_in rmap_echo_5_in_fifo_wrreq_i in_fifo_wrreq_signal Input 1
add_interface_port conduit_end_rmap_echo_5_in rmap_echo_5_out_fifo_wrflag_i out_fifo_wrflag_signal Input 1
add_interface_port conduit_end_rmap_echo_5_in rmap_echo_5_out_fifo_wrdata_i out_fifo_wrdata_signal Input 8 
add_interface_port conduit_end_rmap_echo_5_in rmap_echo_5_out_fifo_wrreq_i out_fifo_wrreq_signal Input 1


# 
# connection point conduit_end_spacewire_controller
# 
add_interface conduit_end_spacewire_controller conduit end
set_interface_property conduit_end_spacewire_controller associatedClock clock_sink_100mhz
set_interface_property conduit_end_spacewire_controller associatedReset reset_sink
set_interface_property conduit_end_spacewire_controller ENABLED true
set_interface_property conduit_end_spacewire_controller EXPORT_OF ""
set_interface_property conduit_end_spacewire_controller PORT_NAME_MAP ""
set_interface_property conduit_end_spacewire_controller CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_spacewire_controller SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_spacewire_controller spw_link_status_started_i spw_link_status_started_signal Input 1
add_interface_port conduit_end_spacewire_controller spw_link_status_connecting_i spw_link_status_connecting_signal Input 1
add_interface_port conduit_end_spacewire_controller spw_link_status_running_i spw_link_status_running_signal Input 1
add_interface_port conduit_end_spacewire_controller spw_link_error_errdisc_i spw_link_error_errdisc_signal Input 1
add_interface_port conduit_end_spacewire_controller spw_link_error_errpar_i spw_link_error_errpar_signal Input 1
add_interface_port conduit_end_spacewire_controller spw_link_error_erresc_i spw_link_error_erresc_signal Input 1
add_interface_port conduit_end_spacewire_controller spw_link_error_errcred_i spw_link_error_errcred_signal Input 1
add_interface_port conduit_end_spacewire_controller spw_timecode_rx_tick_out_i spw_timecode_rx_tick_out_signal Input 1
add_interface_port conduit_end_spacewire_controller spw_timecode_rx_ctrl_out_i spw_timecode_rx_ctrl_out_signal Input 2
add_interface_port conduit_end_spacewire_controller spw_timecode_rx_time_out_i spw_timecode_rx_time_out_signal Input 6
add_interface_port conduit_end_spacewire_controller spw_data_rx_status_rxvalid_i spw_data_rx_status_rxvalid_signal Input 1
add_interface_port conduit_end_spacewire_controller spw_data_rx_status_rxhalff_i spw_data_rx_status_rxhalff_signal Input 1
add_interface_port conduit_end_spacewire_controller spw_data_rx_status_rxflag_i spw_data_rx_status_rxflag_signal Input 1
add_interface_port conduit_end_spacewire_controller spw_data_rx_status_rxdata_i spw_data_rx_status_rxdata_signal Input 8
add_interface_port conduit_end_spacewire_controller spw_data_tx_status_txrdy_i spw_data_tx_status_txrdy_signal Input 1
add_interface_port conduit_end_spacewire_controller spw_data_tx_status_txhalff_i spw_data_tx_status_txhalff_signal Input 1
add_interface_port conduit_end_spacewire_controller spw_errinj_ctrl_errinj_busy_i spw_errinj_ctrl_errinj_busy_signal Input 1
add_interface_port conduit_end_spacewire_controller spw_errinj_ctrl_errinj_ready_i spw_errinj_ctrl_errinj_ready_signal Input 1
add_interface_port conduit_end_spacewire_controller spw_link_command_enable_o spw_link_command_enable_signal Output 1
add_interface_port conduit_end_spacewire_controller spw_link_command_autostart_o spw_link_command_autostart_signal Output 1
add_interface_port conduit_end_spacewire_controller spw_link_command_linkstart_o spw_link_command_linkstart_signal Output 1
add_interface_port conduit_end_spacewire_controller spw_link_command_linkdis_o spw_link_command_linkdis_signal Output 1
add_interface_port conduit_end_spacewire_controller spw_link_command_txdivcnt_o spw_link_command_txdivcnt_signal Output 8
add_interface_port conduit_end_spacewire_controller spw_timecode_tx_tick_in_o spw_timecode_tx_tick_in_signal Output 1
add_interface_port conduit_end_spacewire_controller spw_timecode_tx_ctrl_in_o spw_timecode_tx_ctrl_in_signal Output 2
add_interface_port conduit_end_spacewire_controller spw_timecode_tx_time_in_o spw_timecode_tx_time_in_signal Output 6
add_interface_port conduit_end_spacewire_controller spw_data_rx_command_rxread_o spw_data_rx_command_rxread_signal Output 1
add_interface_port conduit_end_spacewire_controller spw_data_tx_command_txwrite_o spw_data_tx_command_txwrite_signal Output 1
add_interface_port conduit_end_spacewire_controller spw_data_tx_command_txflag_o spw_data_tx_command_txflag_signal Output 1
add_interface_port conduit_end_spacewire_controller spw_data_tx_command_txdata_o spw_data_tx_command_txdata_signal Output 8
add_interface_port conduit_end_spacewire_controller spw_errinj_ctrl_start_errinj_o spw_errinj_ctrl_start_errinj_signal Output 1
add_interface_port conduit_end_spacewire_controller spw_errinj_ctrl_reset_errinj_o spw_errinj_ctrl_reset_errinj_signal Output 1
add_interface_port conduit_end_spacewire_controller spw_errinj_ctrl_errinj_code_o spw_errinj_ctrl_errinj_code_signal Output 4

