# do testbench_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /tools/altera/quartus_18.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/mtodorov/Documents/Internship_exercises/5.Memory_driver {/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/memory_driver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:29 on Jan 19,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mtodorov/Documents/Internship_exercises/5.Memory_driver" /home/mtodorov/Documents/Internship_exercises/5.Memory_driver/memory_driver.v 
# -- Compiling module memory_driver
# 
# Top level modules:
# 	memory_driver
# End time: 18:42:30 on Jan 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/mtodorov/Documents/Internship_exercises/5.Memory_driver {/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:30 on Jan 19,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mtodorov/Documents/Internship_exercises/5.Memory_driver" /home/mtodorov/Documents/Internship_exercises/5.Memory_driver/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:42:30 on Jan 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/mtodorov/Documents/Internship_exercises/5.Memory_driver {/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/button_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:30 on Jan 19,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mtodorov/Documents/Internship_exercises/5.Memory_driver" /home/mtodorov/Documents/Internship_exercises/5.Memory_driver/button_counter.v 
# -- Compiling module button_counter
# 
# Top level modules:
# 	button_counter
# End time: 18:42:31 on Jan 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/mtodorov/Documents/Internship_exercises/5.Memory_driver {/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:31 on Jan 19,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mtodorov/Documents/Internship_exercises/5.Memory_driver" /home/mtodorov/Documents/Internship_exercises/5.Memory_driver/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:42:31 on Jan 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:42:31 on Jan 19,2021
# Loading work.testbench
# Loading work.button_counter
# Loading work.memory_driver
# ** Warning: (vsim-3017) /home/mtodorov/Documents/Internship_exercises/5.Memory_driver/testbench.v(21): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut_1 File: /home/mtodorov/Documents/Internship_exercises/5.Memory_driver/button_counter.v
# ** Warning: (vsim-3722) /home/mtodorov/Documents/Internship_exercises/5.Memory_driver/testbench.v(21): [TFMPC] - Missing connection for port 'button_counter'.
# ** Warning: (vsim-3017) /home/mtodorov/Documents/Internship_exercises/5.Memory_driver/testbench.v(30): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut_2 File: /home/mtodorov/Documents/Internship_exercises/5.Memory_driver/memory_driver.v
# ** Warning: (vsim-3722) /home/mtodorov/Documents/Internship_exercises/5.Memory_driver/testbench.v(30): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3722) /home/mtodorov/Documents/Internship_exercises/5.Memory_driver/testbench.v(30): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3722) /home/mtodorov/Documents/Internship_exercises/5.Memory_driver/testbench.v(30): [TFMPC] - Missing connection for port 'concatenated'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  
#          x
# ** Note: $finish    : /home/mtodorov/Documents/Internship_exercises/5.Memory_driver/testbench.v(98)
#    Time: 225 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at /home/mtodorov/Documents/Internship_exercises/5.Memory_driver/testbench.v line 98
# End time: 18:48:26 on Jan 19,2021, Elapsed time: 0:05:55
# Errors: 0, Warnings: 6
