--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml core_top.twx core_top.ncd -o core_top.twr core_top.pcf
-ucf Aaron_Nexys3_Master.ucf

Design file:              core_top.ncd
Physical constraint file: core_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1342739 paths analyzed, 3158 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.777ns.
--------------------------------------------------------------------------------

Paths for end point core1/rm/r26_8 (SLICE_X14Y13.AX), 2617 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_0_1 (FF)
  Destination:          core1/rm/r26_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.727ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.341 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_0_1 to core1/rm/r26_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y16.AQ      Tcko                  0.391   core1/reg_ndx_2_0_2
                                                       core1/reg_ndx_2_0_1
    SLICE_X15Y17.C4      net (fanout=16)       1.403   core1/reg_ndx_2_0_1
    SLICE_X15Y17.C       Tilo                  0.259   core1/rm/r4<14>
                                                       core1/rm/mux18_91
    SLICE_X12Y15.D4      net (fanout=1)        1.125   core1/rm/mux18_91
    SLICE_X12Y15.CMUX    Topdc                 0.338   core1/rm/r19<11>
                                                       core1/rm/mux18_4
                                                       core1/rm/mux18_2_f7
    SLICE_X21Y14.C3      net (fanout=19)       1.326   core1/reg_right_data<11>
    SLICE_X21Y14.C       Tilo                  0.259   core1/Sh8
                                                       core1/Sh81
    SLICE_X23Y17.B5      net (fanout=3)        0.602   core1/Sh8
    SLICE_X23Y17.B       Tilo                  0.259   core1/current_instruction_25
                                                       core1/Mmux_w_data752
    SLICE_X17Y17.B4      net (fanout=1)        1.271   core1/Mmux_w_data751
    SLICE_X17Y17.B       Tilo                  0.259   core1/rm/r22<11>
                                                       core1/Mmux_w_data754
    SLICE_X17Y17.A5      net (fanout=1)        0.187   core1/Mmux_w_data753
    SLICE_X17Y17.A       Tilo                  0.259   core1/rm/r22<11>
                                                       core1/Mmux_w_data757
    SLICE_X14Y13.AX      net (fanout=31)       1.703   core1/w_data<8>
    SLICE_X14Y13.CLK     Tdick                 0.086   core1/rm/r26<9>
                                                       core1/rm/r26_8
    -------------------------------------------------  ---------------------------
    Total                                      9.727ns (2.110ns logic, 7.617ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/rm/r11_10 (FF)
  Destination:          core1/rm/r26_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.444ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.341 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/rm/r11_10 to core1/rm/r26_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y17.CQ      Tcko                  0.408   core1/rm/r11<11>
                                                       core1/rm/r11_10
    SLICE_X17Y14.C3      net (fanout=2)        1.682   core1/rm/r11<10>
    SLICE_X17Y14.C       Tilo                  0.259   core1/rm/r8<10>
                                                       core1/rm/mux17_92
    SLICE_X14Y14.D2      net (fanout=1)        0.648   core1/rm/mux17_92
    SLICE_X14Y14.CMUX    Topdc                 0.368   core1/rm/r27<11>
                                                       core1/rm/mux17_4
                                                       core1/rm/mux17_2_f7
    SLICE_X21Y14.C1      net (fanout=19)       1.194   core1/reg_right_data<10>
    SLICE_X21Y14.C       Tilo                  0.259   core1/Sh8
                                                       core1/Sh81
    SLICE_X23Y17.B5      net (fanout=3)        0.602   core1/Sh8
    SLICE_X23Y17.B       Tilo                  0.259   core1/current_instruction_25
                                                       core1/Mmux_w_data752
    SLICE_X17Y17.B4      net (fanout=1)        1.271   core1/Mmux_w_data751
    SLICE_X17Y17.B       Tilo                  0.259   core1/rm/r22<11>
                                                       core1/Mmux_w_data754
    SLICE_X17Y17.A5      net (fanout=1)        0.187   core1/Mmux_w_data753
    SLICE_X17Y17.A       Tilo                  0.259   core1/rm/r22<11>
                                                       core1/Mmux_w_data757
    SLICE_X14Y13.AX      net (fanout=31)       1.703   core1/w_data<8>
    SLICE_X14Y13.CLK     Tdick                 0.086   core1/rm/r26<9>
                                                       core1/rm/r26_8
    -------------------------------------------------  ---------------------------
    Total                                      9.444ns (2.157ns logic, 7.287ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_0_2 (FF)
  Destination:          core1/rm/r26_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.359ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.341 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_0_2 to core1/rm/r26_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y16.BQ      Tcko                  0.391   core1/reg_ndx_2_0_2
                                                       core1/reg_ndx_2_0_2
    SLICE_X12Y17.D1      net (fanout=14)       1.371   core1/reg_ndx_2_0_2
    SLICE_X12Y17.D       Tilo                  0.205   core1/rm/r20<11>
                                                       core1/rm/mux18_8
    SLICE_X12Y15.C3      net (fanout=1)        0.838   core1/rm/mux18_8
    SLICE_X12Y15.CMUX    Tilo                  0.343   core1/rm/r19<11>
                                                       core1/rm/mux18_3
                                                       core1/rm/mux18_2_f7
    SLICE_X21Y14.C3      net (fanout=19)       1.326   core1/reg_right_data<11>
    SLICE_X21Y14.C       Tilo                  0.259   core1/Sh8
                                                       core1/Sh81
    SLICE_X23Y17.B5      net (fanout=3)        0.602   core1/Sh8
    SLICE_X23Y17.B       Tilo                  0.259   core1/current_instruction_25
                                                       core1/Mmux_w_data752
    SLICE_X17Y17.B4      net (fanout=1)        1.271   core1/Mmux_w_data751
    SLICE_X17Y17.B       Tilo                  0.259   core1/rm/r22<11>
                                                       core1/Mmux_w_data754
    SLICE_X17Y17.A5      net (fanout=1)        0.187   core1/Mmux_w_data753
    SLICE_X17Y17.A       Tilo                  0.259   core1/rm/r22<11>
                                                       core1/Mmux_w_data757
    SLICE_X14Y13.AX      net (fanout=31)       1.703   core1/w_data<8>
    SLICE_X14Y13.CLK     Tdick                 0.086   core1/rm/r26<9>
                                                       core1/rm/r26_8
    -------------------------------------------------  ---------------------------
    Total                                      9.359ns (2.061ns logic, 7.298ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point core1/rm/r14_5 (SLICE_X35Y18.BX), 2090 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_1_1 (FF)
  Destination:          core1/rm/r14_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.733ns (Levels of Logic = 6)
  Clock Path Skew:      0.032ns (0.293 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_1_1 to core1/rm/r14_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y16.AMUX    Tshcko                0.461   core1/reg_ndx_2_0_2
                                                       core1/reg_ndx_2_1_1
    SLICE_X15Y15.A1      net (fanout=16)       1.110   core1/reg_ndx_2_1_1
    SLICE_X15Y15.A       Tilo                  0.259   core1/rm/r12<11>
                                                       core1/rm/mux30_10
    SLICE_X16Y13.D5      net (fanout=1)        1.353   core1/rm/mux30_10
    SLICE_X16Y13.CMUX    Topdc                 0.338   core1/rm/r18<9>
                                                       core1/rm/mux30_4
                                                       core1/rm/mux30_2_f7
    SLICE_X22Y16.C3      net (fanout=21)       0.933   core1/reg_right_data<8>
    SLICE_X22Y16.CMUX    Tilo                  0.361   core1/Sh34
                                                       core1/Sh1711_G
                                                       core1/Sh1711
    SLICE_X17Y16.A2      net (fanout=2)        1.757   core1/Sh171
    SLICE_X17Y16.A       Tilo                  0.259   core1/rm/r17<11>
                                                       core1/Mmux_w_data602
    SLICE_X27Y17.C3      net (fanout=1)        0.874   core1/Mmux_w_data601
    SLICE_X27Y17.C       Tilo                  0.259   core1/rm/r31<7>
                                                       core1/Mmux_w_data604
    SLICE_X27Y17.B4      net (fanout=1)        0.327   core1/Mmux_w_data603
    SLICE_X27Y17.B       Tilo                  0.259   core1/rm/r31<7>
                                                       core1/Mmux_w_data607
    SLICE_X35Y18.BX      net (fanout=31)       1.120   core1/w_data<5>
    SLICE_X35Y18.CLK     Tdick                 0.063   core1/rm/r14<7>
                                                       core1/rm/r14_5
    -------------------------------------------------  ---------------------------
    Total                                      9.733ns (2.259ns logic, 7.474ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_1 (FF)
  Destination:          core1/rm/r14_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.714ns (Levels of Logic = 6)
  Clock Path Skew:      0.022ns (0.293 - 0.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_1 to core1/rm/r14_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y16.BQ      Tcko                  0.391   core1/reg_ndx_2<3>
                                                       core1/reg_ndx_2_1
    SLICE_X21Y24.B5      net (fanout=131)      1.470   core1/reg_ndx_2<1>
    SLICE_X21Y24.B       Tilo                  0.259   core1/rm/r20<15>
                                                       core1/rm/mux22_8
    SLICE_X20Y21.C6      net (fanout=1)        0.861   core1/rm/mux22_8
    SLICE_X20Y21.CMUX    Tilo                  0.343   core1/rm/r2<15>
                                                       core1/rm/mux22_3
                                                       core1/rm/mux22_2_f7
    SLICE_X22Y16.C1      net (fanout=17)       1.111   core1/reg_right_data<15>
    SLICE_X22Y16.CMUX    Tilo                  0.361   core1/Sh34
                                                       core1/Sh1711_G
                                                       core1/Sh1711
    SLICE_X17Y16.A2      net (fanout=2)        1.757   core1/Sh171
    SLICE_X17Y16.A       Tilo                  0.259   core1/rm/r17<11>
                                                       core1/Mmux_w_data602
    SLICE_X27Y17.C3      net (fanout=1)        0.874   core1/Mmux_w_data601
    SLICE_X27Y17.C       Tilo                  0.259   core1/rm/r31<7>
                                                       core1/Mmux_w_data604
    SLICE_X27Y17.B4      net (fanout=1)        0.327   core1/Mmux_w_data603
    SLICE_X27Y17.B       Tilo                  0.259   core1/rm/r31<7>
                                                       core1/Mmux_w_data607
    SLICE_X35Y18.BX      net (fanout=31)       1.120   core1/w_data<5>
    SLICE_X35Y18.CLK     Tdick                 0.063   core1/rm/r14<7>
                                                       core1/rm/r14_5
    -------------------------------------------------  ---------------------------
    Total                                      9.714ns (2.194ns logic, 7.520ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_1 (FF)
  Destination:          core1/rm/r14_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.690ns (Levels of Logic = 6)
  Clock Path Skew:      0.022ns (0.293 - 0.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_1 to core1/rm/r14_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y16.BQ      Tcko                  0.391   core1/reg_ndx_2<3>
                                                       core1/reg_ndx_2_1
    SLICE_X21Y24.D1      net (fanout=131)      1.741   core1/reg_ndx_2<1>
    SLICE_X21Y24.D       Tilo                  0.259   core1/rm/r20<15>
                                                       core1/rm/mux20_8
    SLICE_X24Y21.C6      net (fanout=1)        0.526   core1/rm/mux20_8
    SLICE_X24Y21.CMUX    Tilo                  0.343   core1/rm/r2<13>
                                                       core1/rm/mux20_3
                                                       core1/rm/mux20_2_f7
    SLICE_X22Y16.D1      net (fanout=20)       1.144   core1/reg_right_data<13>
    SLICE_X22Y16.CMUX    Topdc                 0.368   core1/Sh34
                                                       core1/Sh1711_F
                                                       core1/Sh1711
    SLICE_X17Y16.A2      net (fanout=2)        1.757   core1/Sh171
    SLICE_X17Y16.A       Tilo                  0.259   core1/rm/r17<11>
                                                       core1/Mmux_w_data602
    SLICE_X27Y17.C3      net (fanout=1)        0.874   core1/Mmux_w_data601
    SLICE_X27Y17.C       Tilo                  0.259   core1/rm/r31<7>
                                                       core1/Mmux_w_data604
    SLICE_X27Y17.B4      net (fanout=1)        0.327   core1/Mmux_w_data603
    SLICE_X27Y17.B       Tilo                  0.259   core1/rm/r31<7>
                                                       core1/Mmux_w_data607
    SLICE_X35Y18.BX      net (fanout=31)       1.120   core1/w_data<5>
    SLICE_X35Y18.CLK     Tdick                 0.063   core1/rm/r14<7>
                                                       core1/rm/r14_5
    -------------------------------------------------  ---------------------------
    Total                                      9.690ns (2.201ns logic, 7.489ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point core1/rm/r30_1 (SLICE_X24Y12.BX), 1387 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_1 (FF)
  Destination:          core1/rm/r30_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.674ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.349 - 0.366)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_1 to core1/rm/r30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y16.BQ      Tcko                  0.391   core1/reg_ndx_2<3>
                                                       core1/reg_ndx_2_1
    SLICE_X21Y24.C4      net (fanout=131)      1.398   core1/reg_ndx_2<1>
    SLICE_X21Y24.C       Tilo                  0.259   core1/rm/r20<15>
                                                       core1/rm/mux19_8
    SLICE_X24Y19.C2      net (fanout=1)        1.057   core1/rm/mux19_8
    SLICE_X24Y19.CMUX    Tilo                  0.343   core1/rm/r2<12>
                                                       core1/rm/mux19_3
                                                       core1/rm/mux19_2_f7
    SLICE_X16Y16.C3      net (fanout=20)       1.755   core1/reg_right_data<12>
    SLICE_X16Y16.C       Tilo                  0.205   core1/rm/r16<11>
                                                       core1/Sh91
    SLICE_X25Y11.C2      net (fanout=3)        1.627   core1/Sh9
    SLICE_X25Y11.C       Tilo                  0.259   core1/rm/r23<3>
                                                       core1/Mmux_w_data405
    SLICE_X25Y11.B6      net (fanout=1)        0.285   core1/Mmux_w_data404
    SLICE_X25Y11.B       Tilo                  0.259   core1/rm/r23<3>
                                                       core1/Mmux_w_data408
    SLICE_X24Y12.BX      net (fanout=31)       1.700   core1/w_data<1>
    SLICE_X24Y12.CLK     Tdick                 0.136   core1/rm/r30<3>
                                                       core1/rm/r30_1
    -------------------------------------------------  ---------------------------
    Total                                      9.674ns (1.852ns logic, 7.822ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/rm/r6_12 (FF)
  Destination:          core1/rm/r30_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.518ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.349 - 0.364)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/rm/r6_12 to core1/rm/r30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y18.AQ      Tcko                  0.391   core1/rm/r6<15>
                                                       core1/rm/r6_12
    SLICE_X25Y20.A2      net (fanout=2)        1.592   core1/rm/r6<12>
    SLICE_X25Y20.A       Tilo                  0.259   core1/rm/r5<14>
                                                       core1/rm/mux19_91
    SLICE_X24Y19.D2      net (fanout=1)        0.712   core1/rm/mux19_91
    SLICE_X24Y19.CMUX    Topdc                 0.338   core1/rm/r2<12>
                                                       core1/rm/mux19_4
                                                       core1/rm/mux19_2_f7
    SLICE_X16Y16.C3      net (fanout=20)       1.755   core1/reg_right_data<12>
    SLICE_X16Y16.C       Tilo                  0.205   core1/rm/r16<11>
                                                       core1/Sh91
    SLICE_X25Y11.C2      net (fanout=3)        1.627   core1/Sh9
    SLICE_X25Y11.C       Tilo                  0.259   core1/rm/r23<3>
                                                       core1/Mmux_w_data405
    SLICE_X25Y11.B6      net (fanout=1)        0.285   core1/Mmux_w_data404
    SLICE_X25Y11.B       Tilo                  0.259   core1/rm/r23<3>
                                                       core1/Mmux_w_data408
    SLICE_X24Y12.BX      net (fanout=31)       1.700   core1/w_data<1>
    SLICE_X24Y12.CLK     Tdick                 0.136   core1/rm/r30<3>
                                                       core1/rm/r30_1
    -------------------------------------------------  ---------------------------
    Total                                      9.518ns (1.847ns logic, 7.671ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_0 (FF)
  Destination:          core1/rm/r30_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.489ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.349 - 0.366)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_0 to core1/rm/r30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y16.AQ      Tcko                  0.391   core1/reg_ndx_2<3>
                                                       core1/reg_ndx_2_0
    SLICE_X21Y24.C6      net (fanout=131)      1.213   core1/reg_ndx_2<0>
    SLICE_X21Y24.C       Tilo                  0.259   core1/rm/r20<15>
                                                       core1/rm/mux19_8
    SLICE_X24Y19.C2      net (fanout=1)        1.057   core1/rm/mux19_8
    SLICE_X24Y19.CMUX    Tilo                  0.343   core1/rm/r2<12>
                                                       core1/rm/mux19_3
                                                       core1/rm/mux19_2_f7
    SLICE_X16Y16.C3      net (fanout=20)       1.755   core1/reg_right_data<12>
    SLICE_X16Y16.C       Tilo                  0.205   core1/rm/r16<11>
                                                       core1/Sh91
    SLICE_X25Y11.C2      net (fanout=3)        1.627   core1/Sh9
    SLICE_X25Y11.C       Tilo                  0.259   core1/rm/r23<3>
                                                       core1/Mmux_w_data405
    SLICE_X25Y11.B6      net (fanout=1)        0.285   core1/Mmux_w_data404
    SLICE_X25Y11.B       Tilo                  0.259   core1/rm/r23<3>
                                                       core1/Mmux_w_data408
    SLICE_X24Y12.BX      net (fanout=31)       1.700   core1/w_data<1>
    SLICE_X24Y12.CLK     Tdick                 0.136   core1/rm/r30<3>
                                                       core1/rm/r30_1
    -------------------------------------------------  ---------------------------
    Total                                      9.489ns (1.852ns logic, 7.637ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point vga/vpg/tcol_0 (SLICE_X17Y33.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga/vpg/vsg/col_0 (FF)
  Destination:          vga/vpg/tcol_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga/vpg/vsg/col_0 to vga/vpg/tcol_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.AQ      Tcko                  0.200   vga/vpg/vsg/col<3>
                                                       vga/vpg/vsg/col_0
    SLICE_X17Y33.AX      net (fanout=2)        0.141   vga/vpg/vsg/col<0>
    SLICE_X17Y33.CLK     Tckdi       (-Th)    -0.059   vga/vpg/tcol<3>
                                                       vga/vpg/tcol_0
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.259ns logic, 0.141ns route)
                                                       (64.8% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point vga/vpg/tcol_3 (SLICE_X17Y33.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga/vpg/vsg/col_3 (FF)
  Destination:          vga/vpg/tcol_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga/vpg/vsg/col_3 to vga/vpg/tcol_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.CQ      Tcko                  0.200   vga/vpg/vsg/col<3>
                                                       vga/vpg/vsg/col_3
    SLICE_X17Y33.DX      net (fanout=2)        0.142   vga/vpg/vsg/col<3>
    SLICE_X17Y33.CLK     Tckdi       (-Th)    -0.059   vga/vpg/tcol<3>
                                                       vga/vpg/tcol_3
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.259ns logic, 0.142ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Paths for end point core1/reg_ndx_1_3 (SLICE_X19Y18.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               core1/reg_ndx_1_3 (FF)
  Destination:          core1/reg_ndx_1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: core1/reg_ndx_1_3 to core1/reg_ndx_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.AQ      Tcko                  0.198   core1/reg_ndx_1<4>
                                                       core1/reg_ndx_1_3
    SLICE_X19Y18.A6      net (fanout=33)       0.034   core1/reg_ndx_1<3>
    SLICE_X19Y18.CLK     Tah         (-Th)    -0.215   core1/reg_ndx_1<4>
                                                       core1/reg_ndx_1_3_dpot
                                                       core1/reg_ndx_1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.413ns logic, 0.034ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.777|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1342739 paths, 0 nets, and 7165 connections

Design statistics:
   Minimum period:   9.777ns{1}   (Maximum frequency: 102.281MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 17 00:04:16 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 269 MB



