
*** Running vivado
    with args -log laserSynchronizer.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source laserSynchronizer.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source laserSynchronizer.tcl -notrace
Command: synth_design -top laserSynchronizer -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19217
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3148.211 ; gain = 149.793 ; free physical = 44859 ; free virtual = 73525
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'laserSynchronizer' [/home/p12-bosch/cordic/laserSync/laserSync.srcs/sources_1/imports/core/laserSynchronizer.v:26]
INFO: [Synth 8-6157] synthesizing module 'cordicManager' [/home/p12-bosch/cordic/laserSync/laserSync.srcs/sources_1/imports/core/cordicManager.v:23]
	Parameter POINTS_PER_LINE_P bound to: 360 - type: integer 
	Parameter NUMBER_OF_FRAMES_P bound to: 5 - type: integer 
	Parameter THETAMAX_P bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fp_dtTicks_to_fixed' [/home/p12-bosch/cordic/laserSync/laserSync.gen/sources_1/ip/fp_dtTicks_to_fixed/synth/fp_dtTicks_to_fixed.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62649]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (1#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62649]
INFO: [Synth 8-6155] done synthesizing module 'fp_dtTicks_to_fixed' (14#1) [/home/p12-bosch/cordic/laserSync/laserSync.gen/sources_1/ip/fp_dtTicks_to_fixed/synth/fp_dtTicks_to_fixed.v:60]
INFO: [Synth 8-6157] synthesizing module 'fp_div' [/home/p12-bosch/cordic/laserSync/laserSync.gen/sources_1/ip/fp_div/synth/fp_div.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fp_div' (22#1) [/home/p12-bosch/cordic/laserSync/laserSync.gen/sources_1/ip/fp_div/synth/fp_div.v:60]
INFO: [Synth 8-6157] synthesizing module 'fp_mult' [/home/p12-bosch/cordic/laserSync/laserSync.gen/sources_1/ip/fp_mult/synth/fp_mult.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fp_mult' (32#1) [/home/p12-bosch/cordic/laserSync/laserSync.gen/sources_1/ip/fp_mult/synth/fp_mult.v:60]
INFO: [Synth 8-6157] synthesizing module 'fp_uint32_to_float' [/home/p12-bosch/cordic/laserSync/laserSync.gen/sources_1/ip/fp_uint32_to_float/synth/fp_uint32_to_float.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fp_uint32_to_float' (39#1) [/home/p12-bosch/cordic/laserSync/laserSync.gen/sources_1/ip/fp_uint32_to_float/synth/fp_uint32_to_float.v:60]
INFO: [Synth 8-6157] synthesizing module 'fp_cordic_to_float' [/home/p12-bosch/cordic/laserSync/laserSync.gen/sources_1/ip/fp_cordic_to_float/synth/fp_cordic_to_float.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fp_cordic_to_float' (40#1) [/home/p12-bosch/cordic/laserSync/laserSync.gen/sources_1/ip/fp_cordic_to_float/synth/fp_cordic_to_float.v:60]
INFO: [Synth 8-638] synthesizing module 'cordic' [/home/p12-bosch/cordic/laserSync/laserSync.gen/sources_1/ip/cordic/synth/cordic.vhd:70]
	Parameter C_ARCHITECTURE bound to: 2 - type: integer 
	Parameter C_CORDIC_FUNCTION bound to: 3 - type: integer 
	Parameter C_COARSE_ROTATE bound to: 1 - type: integer 
	Parameter C_DATA_FORMAT bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ACLK bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_CARTESIAN bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_PHASE bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 1 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_ITERATIONS bound to: 0 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_PHASE_FORMAT bound to: 0 - type: integer 
	Parameter C_PIPELINE_MODE bound to: -2 - type: integer 
	Parameter C_PRECISION bound to: 0 - type: integer 
	Parameter C_ROUND_MODE bound to: 0 - type: integer 
	Parameter C_SCALE_COMP bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_PHASE_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_PHASE_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_PHASE_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_CARTESIAN_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_CARTESIAN_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_CARTESIAN_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_CARTESIAN_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'cordic_v6_0_17' declared at '/home/p12-bosch/cordic/laserSync/laserSync.gen/sources_1/ip/cordic/hdl/cordic_v6_0_vh_rfs.vhd:10135' bound to instance 'U0' of component 'cordic_v6_0_17' [/home/p12-bosch/cordic/laserSync/laserSync.gen/sources_1/ip/cordic/synth/cordic.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'cordic' (60#1) [/home/p12-bosch/cordic/laserSync/laserSync.gen/sources_1/ip/cordic/synth/cordic.vhd:70]
INFO: [Synth 8-6157] synthesizing module 'thetaTangent' [/home/p12-bosch/cordic/laserSync/laserSync.srcs/sources_1/imports/core/thetaTangent.v:24]
	Parameter POINTS_PER_LINE_P bound to: 360 - type: integer 
	Parameter NUMBER_OF_FRAMES_P bound to: 5 - type: integer 
	Parameter THETAMAX_P bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fp_CosSin_to_fixed' [/home/p12-bosch/cordic/laserSync/laserSync.gen/sources_1/ip/fp_CosSin_to_fixed/synth/fp_CosSin_to_fixed.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fp_CosSin_to_fixed' (61#1) [/home/p12-bosch/cordic/laserSync/laserSync.gen/sources_1/ip/fp_CosSin_to_fixed/synth/fp_CosSin_to_fixed.v:60]
INFO: [Synth 8-6157] synthesizing module 'fp_sqrt' [/home/p12-bosch/cordic/laserSync/laserSync.gen/sources_1/ip/fp_sqrt/synth/fp_sqrt.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fp_sqrt' (66#1) [/home/p12-bosch/cordic/laserSync/laserSync.gen/sources_1/ip/fp_sqrt/synth/fp_sqrt.v:60]
INFO: [Synth 8-6157] synthesizing module 'fp_sub' [/home/p12-bosch/cordic/laserSync/laserSync.gen/sources_1/ip/fp_sub/synth/fp_sub.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fp_sub' (76#1) [/home/p12-bosch/cordic/laserSync/laserSync.gen/sources_1/ip/fp_sub/synth/fp_sub.v:60]
INFO: [Synth 8-6157] synthesizing module 'mirrorStep' [/home/p12-bosch/cordic/laserSync/laserSync.srcs/sources_1/imports/core/mirrorStep.v:23]
	Parameter POINTS_PER_LINE_P bound to: 360 - type: integer 
	Parameter NUMBER_OF_FRAMES_P bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mirrorStep' (77#1) [/home/p12-bosch/cordic/laserSync/laserSync.srcs/sources_1/imports/core/mirrorStep.v:23]
INFO: [Synth 8-6157] synthesizing module 'thetaM' [/home/p12-bosch/cordic/laserSync/laserSync.srcs/sources_1/imports/core/thetaM.v:23]
	Parameter THETAMAX_P bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'thetaM' (78#1) [/home/p12-bosch/cordic/laserSync/laserSync.srcs/sources_1/imports/core/thetaM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'thetaTangent' (79#1) [/home/p12-bosch/cordic/laserSync/laserSync.srcs/sources_1/imports/core/thetaTangent.v:24]
INFO: [Synth 8-6155] done synthesizing module 'cordicManager' (80#1) [/home/p12-bosch/cordic/laserSync/laserSync.srcs/sources_1/imports/core/cordicManager.v:23]
INFO: [Synth 8-6157] synthesizing module 'timingCore' [/home/p12-bosch/cordic/laserSync/laserSync.srcs/sources_1/imports/core/timingCore.v:31]
INFO: [Synth 8-6157] synthesizing module 'edgeDetector' [/home/p12-bosch/cordic/laserSync/laserSync.srcs/sources_1/imports/core/edgeDetector.v:22]
INFO: [Synth 8-6155] done synthesizing module 'edgeDetector' (81#1) [/home/p12-bosch/cordic/laserSync/laserSync.srcs/sources_1/imports/core/edgeDetector.v:22]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/p12-bosch/cordic/laserSync/laserSync.srcs/sources_1/imports/core/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (82#1) [/home/p12-bosch/cordic/laserSync/laserSync.srcs/sources_1/imports/core/counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'laserDriver' [/home/p12-bosch/cordic/laserSync/laserSync.srcs/sources_1/imports/core/laserDriver.v:25]
INFO: [Synth 8-6155] done synthesizing module 'laserDriver' (83#1) [/home/p12-bosch/cordic/laserSync/laserSync.srcs/sources_1/imports/core/laserDriver.v:25]
INFO: [Synth 8-6157] synthesizing module 'memoryManager' [/home/p12-bosch/cordic/laserSync/laserSync.srcs/sources_1/imports/core/memoryManager.v:32]
INFO: [Synth 8-6157] synthesizing module 'timestampMem' [/home/p12-bosch/cordic/laserSync/laserSync.srcs/sources_1/imports/core/timestampMem.v:22]
INFO: [Synth 8-638] synthesizing module 'timestampBRAM' [/home/p12-bosch/cordic/laserSync/laserSync.gen/sources_1/ip/timestampBRAM/synth/timestampBRAM.vhd:71]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: timestampBRAM.mif - type: string 
	Parameter C_INIT_FILE bound to: timestampBRAM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.423089 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at '/home/p12-bosch/cordic/laserSync/laserSync.gen/sources_1/ip/activePixelBRAM/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [/home/p12-bosch/cordic/laserSync/laserSync.gen/sources_1/ip/timestampBRAM/synth/timestampBRAM.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'timestampBRAM' (92#1) [/home/p12-bosch/cordic/laserSync/laserSync.gen/sources_1/ip/timestampBRAM/synth/timestampBRAM.vhd:71]
INFO: [Synth 8-6155] done synthesizing module 'timestampMem' (93#1) [/home/p12-bosch/cordic/laserSync/laserSync.srcs/sources_1/imports/core/timestampMem.v:22]
INFO: [Synth 8-6157] synthesizing module 'activePixelMem' [/home/p12-bosch/cordic/laserSync/laserSync.srcs/sources_1/imports/core/activePixelMem.v:22]
INFO: [Synth 8-638] synthesizing module 'activePixelBRAM' [/home/p12-bosch/cordic/laserSync/laserSync.gen/sources_1/ip/activePixelBRAM/synth/activePixelBRAM.vhd:71]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: activePixelBRAM.mif - type: string 
	Parameter C_INIT_FILE bound to: activePixelBRAM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 1 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 1 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     1.175434 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at '/home/p12-bosch/cordic/laserSync/laserSync.gen/sources_1/ip/activePixelBRAM/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [/home/p12-bosch/cordic/laserSync/laserSync.gen/sources_1/ip/activePixelBRAM/synth/activePixelBRAM.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'activePixelBRAM' (94#1) [/home/p12-bosch/cordic/laserSync/laserSync.gen/sources_1/ip/activePixelBRAM/synth/activePixelBRAM.vhd:71]
INFO: [Synth 8-6155] done synthesizing module 'activePixelMem' (95#1) [/home/p12-bosch/cordic/laserSync/laserSync.srcs/sources_1/imports/core/activePixelMem.v:22]
WARNING: [Synth 8-639] system function call 'fopen' not supported [/home/p12-bosch/cordic/laserSync/laserSync.srcs/sources_1/imports/core/memoryManager.v:213]
WARNING: [Synth 8-639] system function call 'fopen' not supported [/home/p12-bosch/cordic/laserSync/laserSync.srcs/sources_1/imports/core/memoryManager.v:214]
WARNING: [Synth 8-639] system function call 'fopen' not supported [/home/p12-bosch/cordic/laserSync/laserSync.srcs/sources_1/imports/core/memoryManager.v:215]
WARNING: [Synth 8-639] system function call 'fopen' not supported [/home/p12-bosch/cordic/laserSync/laserSync.srcs/sources_1/imports/core/memoryManager.v:216]
WARNING: [Synth 8-639] system function call 'fopen' not supported [/home/p12-bosch/cordic/laserSync/laserSync.srcs/sources_1/imports/core/memoryManager.v:217]
INFO: [Synth 8-6155] done synthesizing module 'memoryManager' (96#1) [/home/p12-bosch/cordic/laserSync/laserSync.srcs/sources_1/imports/core/memoryManager.v:32]
INFO: [Synth 8-6155] done synthesizing module 'timingCore' (97#1) [/home/p12-bosch/cordic/laserSync/laserSync.srcs/sources_1/imports/core/timingCore.v:31]
INFO: [Synth 8-6155] done synthesizing module 'laserSynchronizer' (98#1) [/home/p12-bosch/cordic/laserSync/laserSync.srcs/sources_1/imports/core/laserSynchronizer.v:26]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[0] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[8] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[7] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[6] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[5] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[4] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[3] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[2] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[1] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[0] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEA in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[8] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[7] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[6] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[5] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[4] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[3] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[2] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[1] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[0] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEA[0] in module blk_mem_gen_generic_cstr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB[0] in module blk_mem_gen_generic_cstr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_generic_cstr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_generic_cstr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RSTA in module blk_mem_input_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENA in module blk_mem_input_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEA in module blk_mem_input_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RSTB in module blk_mem_input_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENB in module blk_mem_input_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB in module blk_mem_input_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_input_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[0] in module blk_mem_input_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_input_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_input_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AClk in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[3] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[2] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[1] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[31] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[30] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[29] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[28] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[27] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[26] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[25] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[24] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[23] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[22] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[21] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[20] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[19] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[18] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[17] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[16] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[15] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[14] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[13] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[12] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[11] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[10] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[9] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[8] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[7] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[6] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[5] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[4] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[3] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[2] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[1] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[0] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[7] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[6] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[5] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[4] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[3] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[2] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 3725.445 ; gain = 727.027 ; free physical = 44831 ; free virtual = 73501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 3725.445 ; gain = 727.027 ; free physical = 44852 ; free virtual = 73522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 3725.445 ; gain = 727.027 ; free physical = 44852 ; free virtual = 73522
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3725.445 ; gain = 0.000 ; free physical = 44802 ; free virtual = 73471
INFO: [Netlist 29-17] Analyzing 8114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/p12-bosch/cordic/laserSync/laserSync.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/p12-bosch/cordic/laserSync/laserSync.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3789.477 ; gain = 0.000 ; free physical = 44675 ; free virtual = 73345
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 156 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 10 instances
  FDE => FDRE: 142 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3789.477 ; gain = 0.000 ; free physical = 44676 ; free virtual = 73346
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 3789.477 ; gain = 791.059 ; free physical = 44822 ; free virtual = 73492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 3789.477 ; gain = 791.059 ; free physical = 44822 ; free virtual = 73492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\activePixelMemGrp[0].activePixelMem_inst /\activePixelMem[0].activePixelBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\activePixelMemGrp[1].activePixelMem_inst /\activePixelMem[0].activePixelBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\activePixelMemGrp[2].activePixelMem_inst /\activePixelMem[0].activePixelBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\activePixelMemGrp[3].activePixelMem_inst /\activePixelMem[0].activePixelBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\activePixelMemGrp[4].activePixelMem_inst /\activePixelMem[0].activePixelBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\activePixelMemGrp[0].activePixelMem_inst /\activePixelMem[1].activePixelBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\activePixelMemGrp[1].activePixelMem_inst /\activePixelMem[1].activePixelBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\activePixelMemGrp[2].activePixelMem_inst /\activePixelMem[1].activePixelBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\activePixelMemGrp[3].activePixelMem_inst /\activePixelMem[1].activePixelBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\activePixelMemGrp[4].activePixelMem_inst /\activePixelMem[1].activePixelBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\timestampMemGrp[0].timestampMem_inst /\timestampMem[0].timestampBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\timestampMemGrp[1].timestampMem_inst /\timestampMem[0].timestampBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\timestampMemGrp[2].timestampMem_inst /\timestampMem[0].timestampBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\timestampMemGrp[3].timestampMem_inst /\timestampMem[0].timestampBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\timestampMemGrp[4].timestampMem_inst /\timestampMem[0].timestampBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\timestampMemGrp[0].timestampMem_inst /\timestampMem[1].timestampBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\timestampMemGrp[1].timestampMem_inst /\timestampMem[1].timestampBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\timestampMemGrp[2].timestampMem_inst /\timestampMem[1].timestampBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\timestampMemGrp[3].timestampMem_inst /\timestampMem[1].timestampBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\timestampMemGrp[4].timestampMem_inst /\timestampMem[1].timestampBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CM_uut/fp_dt_ticks_mul. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CM_uut/thetaTangent_uut/fp_sin_mul. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CM_uut/thetaTangent_uut/mirrorStep_uut/fp_step_mul. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CM_uut/thetaTangent_uut/mirrorStep_uut/fp_theta_step_mul. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CM_uut/thetaTangent_uut/thetaM_uut/fp_thetaM_mul. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CM_uut/fp_freq_ticks. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CM_uut/thetaTangent_uut/mirrorStep_uut/fp_points. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CM_uut/thetaTangent_uut/mirrorStep_uut/fp_theta_it. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CM_uut/thetaTangent_uut/thetaM_uut/fp_thetaMAX. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CM_uut/fp_dt_ticks_div. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CM_uut/thetaTangent_uut/fp_thetaStep_div. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CM_uut/thetaTangent_uut/mirrorStep_uut/fp_step_div. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CM_uut/thetaTangent_uut/fp_sin_sub. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CM_uut/thetaTangent_uut/fp_thetaStep_sub. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CM_uut/thetaTangent_uut/fp_sin_sqrt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CM_uut/thetaTangent_uut/Cos_fixedPoint. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CM_uut/thetaTangent_uut/Sin_fixedPoint. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CM_uut/cordicCore_uut. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CM_uut/fp_cordic. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CM_uut/fp_dtTicks_to_fixed. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 3789.477 ; gain = 791.059 ; free physical = 44815 ; free virtual = 73485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 3789.477 ; gain = 791.059 ; free physical = 44806 ; free virtual = 73481
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'CM_uut/fp_dtTicks_to_fixed/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_13_delay__parameterized12) to 'CM_uut/fp_dtTicks_to_fixed/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CM_uut/fp_dtTicks_to_fixed/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_13_delay__parameterized12) to 'CM_uut/fp_dtTicks_to_fixed/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fp_div:/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_1_13_delay__parameterized12) to 'fp_div:/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'fp_div:/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (floating_point_v7_1_13_delay__parameterized12) to 'fp_div:/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'fp_div:/inst/i_synth/DELAY_ACCUM_OVERFLOW' (floating_point_v7_1_13_delay__parameterized12) to 'fp_div:/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fp_mult:/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (floating_point_v7_1_13_delay__parameterized12) to 'fp_mult:/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'fp_mult:/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_13_delay__parameterized12) to 'fp_mult:/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fp_mult:/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_13_delay__parameterized12) to 'fp_mult:/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fp_uint32_to_float:/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_1_13_delay__parameterized12) to 'fp_uint32_to_float:/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'fp_uint32_to_float:/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (floating_point_v7_1_13_delay__parameterized12) to 'fp_uint32_to_float:/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'fp_uint32_to_float:/inst/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_13_delay__parameterized12) to 'fp_uint32_to_float:/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'fp_uint32_to_float:/inst/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_13_delay__parameterized12) to 'fp_uint32_to_float:/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fp_uint32_to_float:/inst/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_13_delay__parameterized12) to 'fp_uint32_to_float:/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'fp_uint32_to_float:/inst/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_13_delay__parameterized12) to 'fp_uint32_to_float:/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fp_uint32_to_float:/inst/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_13_delay__parameterized12) to 'fp_uint32_to_float:/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CM_uut/fp_cordic/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_1_13_delay__parameterized12) to 'CM_uut/fp_cordic/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'CM_uut/fp_cordic/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (floating_point_v7_1_13_delay__parameterized12) to 'CM_uut/fp_cordic/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'CM_uut/fp_cordic/inst/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_13_delay__parameterized12) to 'CM_uut/fp_cordic/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'CM_uut/fp_cordic/inst/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_13_delay__parameterized12) to 'CM_uut/fp_cordic/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CM_uut/fp_cordic/inst/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_13_delay__parameterized12) to 'CM_uut/fp_cordic/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'CM_uut/fp_cordic/inst/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_13_delay__parameterized12) to 'CM_uut/fp_cordic/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CM_uut/fp_cordic/inst/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_13_delay__parameterized12) to 'CM_uut/fp_cordic/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fp_CosSin_to_fixed:/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_13_delay__parameterized12) to 'fp_CosSin_to_fixed:/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fp_CosSin_to_fixed:/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_13_delay__parameterized12) to 'fp_CosSin_to_fixed:/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CM_uut/thetaTangent_uut/fp_sin_sqrt/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_1_13_delay__parameterized12) to 'CM_uut/thetaTangent_uut/fp_sin_sqrt/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'CM_uut/thetaTangent_uut/fp_sin_sqrt/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (floating_point_v7_1_13_delay__parameterized12) to 'CM_uut/thetaTangent_uut/fp_sin_sqrt/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'CM_uut/thetaTangent_uut/fp_sin_sqrt/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_13_delay__parameterized12) to 'CM_uut/thetaTangent_uut/fp_sin_sqrt/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CM_uut/thetaTangent_uut/fp_sin_sqrt/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_13_delay__parameterized12) to 'CM_uut/thetaTangent_uut/fp_sin_sqrt/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'CM_uut/thetaTangent_uut/fp_sin_sqrt/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_13_delay__parameterized12) to 'CM_uut/thetaTangent_uut/fp_sin_sqrt/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CM_uut/thetaTangent_uut/fp_sin_sqrt/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_13_delay__parameterized12) to 'CM_uut/thetaTangent_uut/fp_sin_sqrt/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fp_sub:/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_13_delay__parameterized12) to 'fp_sub:/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fp_sub:/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_13_delay__parameterized12) to 'fp_sub:/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (FLT_TO_FIX_OP.SPD.OP/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_13_viv.
INFO: [Synth 8-3332] Sequential element (FLT_TO_FIX_OP.SPD.OP/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (SQRT_OP.SPD.OP/i_mant_calc.ROUND/LOGIC.RND2/CARRYS_Q_DEL.FAST_DEL.CARRY_FD) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized13.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:22 . Memory (MB): peak = 3789.477 ; gain = 791.059 ; free physical = 44766 ; free virtual = 73460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:30 . Memory (MB): peak = 3839.125 ; gain = 840.707 ; free physical = 44209 ; free virtual = 72902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:01:31 . Memory (MB): peak = 3851.125 ; gain = 852.707 ; free physical = 44197 ; free virtual = 72890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 3880.180 ; gain = 881.762 ; free physical = 44198 ; free virtual = 72891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 3880.180 ; gain = 881.762 ; free physical = 44197 ; free virtual = 72890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 3880.180 ; gain = 881.762 ; free physical = 44197 ; free virtual = 72890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:01:39 . Memory (MB): peak = 3880.180 ; gain = 881.762 ; free physical = 44193 ; free virtual = 72886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:01:39 . Memory (MB): peak = 3880.180 ; gain = 881.762 ; free physical = 44193 ; free virtual = 72886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:01:40 . Memory (MB): peak = 3880.180 ; gain = 881.762 ; free physical = 44191 ; free virtual = 72884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 3880.180 ; gain = 881.762 ; free physical = 44191 ; free virtual = 72884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |    14|
|3     |DSP48E1         |     4|
|4     |DSP_ALU         |    10|
|6     |DSP_A_B_DATA    |    10|
|8     |DSP_C_DATA      |    10|
|9     |DSP_MULTIPLIER  |    10|
|10    |DSP_M_DATA      |    10|
|11    |DSP_OUTPUT      |    10|
|13    |DSP_PREADD      |    10|
|14    |DSP_PREADD_DATA |    10|
|15    |LUT1            |   217|
|16    |LUT2            |  1509|
|17    |LUT3            |  2857|
|18    |LUT4            |   402|
|19    |LUT5            |   348|
|20    |LUT6            |   450|
|21    |MUXCY           |  3897|
|22    |MUXF7           |    43|
|23    |MUXF8           |     5|
|24    |RAMB18E2        |    10|
|25    |RAMB36E2        |    10|
|26    |SRL16E          |   185|
|27    |SRLC32E         |    75|
|28    |XORCY           |  3737|
|29    |FDCE            |   205|
|30    |FDE             |   138|
|31    |FDPE            |     4|
|32    |FDRE            |  8438|
|33    |FDSE            |     3|
|34    |IBUF            |    27|
|35    |OBUF            |    29|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 3880.180 ; gain = 881.762 ; free physical = 44191 ; free virtual = 72884
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1095 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:27 ; elapsed = 00:01:33 . Memory (MB): peak = 3880.180 ; gain = 817.730 ; free physical = 44232 ; free virtual = 72925
Synthesis Optimization Complete : Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 3880.188 ; gain = 881.762 ; free physical = 44232 ; free virtual = 72925
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3883.148 ; gain = 0.000 ; free physical = 44301 ; free virtual = 72994
INFO: [Netlist 29-17] Analyzing 7876 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/activePixelMemGrp[0].activePixelMem_inst/activePixelMem[0].activePixelBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/activePixelMemGrp[0].activePixelMem_inst/activePixelMem[1].activePixelBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/activePixelMemGrp[1].activePixelMem_inst/activePixelMem[0].activePixelBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/activePixelMemGrp[1].activePixelMem_inst/activePixelMem[1].activePixelBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/activePixelMemGrp[2].activePixelMem_inst/activePixelMem[0].activePixelBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/activePixelMemGrp[2].activePixelMem_inst/activePixelMem[1].activePixelBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/activePixelMemGrp[3].activePixelMem_inst/activePixelMem[0].activePixelBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/activePixelMemGrp[3].activePixelMem_inst/activePixelMem[1].activePixelBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/activePixelMemGrp[4].activePixelMem_inst/activePixelMem[0].activePixelBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/activePixelMemGrp[4].activePixelMem_inst/activePixelMem[1].activePixelBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/timestampMemGrp[0].timestampMem_inst/timestampMem[0].timestampBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/timestampMemGrp[0].timestampMem_inst/timestampMem[1].timestampBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/timestampMemGrp[1].timestampMem_inst/timestampMem[0].timestampBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/timestampMemGrp[1].timestampMem_inst/timestampMem[1].timestampBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/timestampMemGrp[2].timestampMem_inst/timestampMem[0].timestampBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/timestampMemGrp[2].timestampMem_inst/timestampMem[1].timestampBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/timestampMemGrp[3].timestampMem_inst/timestampMem[0].timestampBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/timestampMemGrp[3].timestampMem_inst/timestampMem[1].timestampBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/timestampMemGrp[4].timestampMem_inst/timestampMem[0].timestampBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/timestampMemGrp[4].timestampMem_inst/timestampMem[1].timestampBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.633 ; gain = 0.000 ; free physical = 44194 ; free virtual = 72887
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 820 instances were transformed.
  (CARRY4) => CARRY8: 640 instances
  BUFG => BUFGCE: 1 instance 
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 10 instances
  FDE => FDRE: 138 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 27 instances

Synth Design complete, checksum: 37d409c9
INFO: [Common 17-83] Releasing license: Synthesis
126 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:49 ; elapsed = 00:01:51 . Memory (MB): peak = 4006.633 ; gain = 1223.219 ; free physical = 44408 ; free virtual = 73101
INFO: [Common 17-1381] The checkpoint '/home/p12-bosch/cordic/laserSync/laserSync.runs/synth_1/laserSynchronizer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file laserSynchronizer_utilization_synth.rpt -pb laserSynchronizer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 19 13:18:27 2022...
