
Base architecture
=================
RV64IMAFDCH (64 bits)
  I: Integer instructions
  M: Integer multiplication and division
  A: Atomic instructions
  F: Single-precision floating-point
  D: Double-precision floating-point
  C: Compressed instructions
  H: Hypervisor extension

ISA extensions
==============
Found 43 extensions
  Sdtrig       : Debug triggers
  Shcounterenw : Support writeable enables for any supported counter
  Shgatpa      : SvNNx4 mode supported for all modes supported by satp, as well as Bare
  Shtvala      : htval provides all needed values
  Shvsatpa     : vsatp supports all modes supported by satp
  Shvstvala    : vstval provides all needed values
  Shvstvecd    : vstvec supports Direct mode
  Ssccptr      : Main memory supports page table reads
  Sscounterenw : Support writeable enables for any supported counter
  Ssstrict     : Unimplemented reserved encodings raise illegal instruction exceptions
  Sstc         : Supervisor-mode timer interrupts
  Sstvala      : stval provides all needed values
  Sstvecd      : stvec supports Direct mode
  Ssu64xl      : UXLEN=64 must be supported
  Sv48         : Page-Based 48-bit Virtual-Memory System
  Svadu        : Hardware Updating of A/D Bits
  Svvptc       : Obviating Memory-management Instructions after Marking PTEs valid
  Za64rs       : Reservation set size of 64 bytes
  Zaamo        : Unknown
  Zalrsc       : Unknown
  Zawrs        : Wait-on-reservation-set instructions
  Zba          : Address Computation
  Zbb          : Bit Manipulation
  Zbc          : Carryless Multiplication
  Zbs          : Single-Bit Manipulation
  Zca          : Compressed instructions
  Zcd          : Compressed double precision FP loads and stores
  Zfa          : Additional floating-Point instructions
  Zic64b       : Cache block size is 64 bytes
  Zicbom       : Cache-Block Management
  Zicbop       : Cache-Block Prefetching
  Zicboz       : Cache-Block Zeroing
  Ziccamoa     : Main memory supports all atomics in A
  Ziccif       : Main memory supports instruction fetch with atomicity requirement
  Zicclsm      : Main memory supports misaligned loads/stores
  Ziccrse      : Main memory supports forward progress on LR/SC sequences
  Zicntr       : Basic performance counters
  Zicsr        : Control and Status Register instructions
  Zifencei     : Instruction-fetch fence instruction
  Zihintntl    : Non-temporal locality hints
  Zihintpause  : Pause Hint
  Zihpm        : Hardware performance counters
  Zmmul        : Unknown

ISA profiles
============
  RVI20U32 : No
  RVI20U64 : Yes
  RVA20U64 : No
      Missing 1 extensions:
      Za128rs : Reservation set size of 128 bytes
  RVA20S64 : No
      Missing 4 extensions:
      Za128rs : Reservation set size of 128 bytes
      Ss1p11  : Supervisor Architecture v1.11
      Svbare  : Bare mode virtual-memory translation supported
      Svade   : Raise exceptions on improper A/D bits
  RVA22U64 : No
      Missing 2 extensions:
      Zfhmin : Minimal Extension for Half-Precision Floating-Point
      Zkt    : Data-Independent Execution Latency
  RVA22S64 : No
      Missing 8 extensions:
      Zfhmin  : Minimal Extension for Half-Precision Floating-Point
      Zkt     : Data-Independent Execution Latency
      Ss1p12  : Supervisor Architecture v1.12
      Svbare  : Bare mode virtual-memory translation supported
      Sv39    : Page-Based 39-bit Virtual-Memory System
      Svade   : Raise exceptions on improper A/D bits
      Svpbmt  : Page-Based Memory Types
      Svinval : Fine-Grained Address-Translation Cache Invalidation
  RVA23U64 : No
      Missing 2 flags: BV
      Missing 10 extensions:
      Zfhmin  : Minimal Extension for Half-Precision Floating-Point
      Zfhmin  : Minimal Extension for Half-Precision Floating-Point
      Zvfhmin : Vector Extension for minimal half-precision FP
      Zvbb    : Vector Basic Bit-manipulation
      Zvkt    : Vector Data-Independent Execution Latency
      Zicond  : Integer conditional operations
      Zimop   : may-be-operations
      Zcmop   : Compressed may-be-operations
      Zcb     : Additional compressed instructions
      Supm    : Indicates that there is pointer-masking support in user mode
  RVA23S64 : No
      Missing 2 flags: BV
      Missing 21 extensions:
      Zfhmin    : Minimal Extension for Half-Precision Floating-Point
      Zfhmin    : Minimal Extension for Half-Precision Floating-Point
      Zvfhmin   : Vector Extension for minimal half-precision FP
      Zvbb      : Vector Basic Bit-manipulation
      Zvkt      : Vector Data-Independent Execution Latency
      Zicond    : Integer conditional operations
      Zimop     : may-be-operations
      Zcmop     : Compressed may-be-operations
      Zcb       : Additional compressed instructions
      Supm      : Indicates that there is pointer-masking support in user mode
      Ss1p13    : Supervisor Architecture v1.13
      Svbare    : Bare mode virtual-memory translation supported
      Sv39      : Page-Based 39-bit Virtual-Memory System
      Svade     : Raise exceptions on improper A/D bits
      Svpbmt    : Page-Based Memory Types
      Svinval   : Fine-Grained Address-Translation Cache Invalidation
      Svnapot   : NAPOT Translation Contiguity
      Sscofpmf  : Count Overflow and Mode-Based Filtering
      Ssnpm     : Supervisor-level pointer masking for next lower privilege
      Sha       : Augmented hypervisor extension
      Ssstateen : Supervisor-mode view of the state-enable extension

