<profile>
    <ReportVersion>
        <Version>2025.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>keccak_top</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.430</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>78</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>64578</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.390 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.323 ms</Worst-caseRealTimeLatency>
            <Interval-min>79</Interval-min>
            <Interval-max>64579</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <ABSORB_LOOP>
                <Slack>3.65</Slack>
                <TripCount>
                    <range>
                        <min>1</min>
                        <max>1000</max>
                    </range>
                </TripCount>
                <isPerfectNested>0</isPerfectNested>
                <Latency>
                    <range>
                        <min>6</min>
                        <max>64000</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>30</min>
                        <max>320000</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>6</min>
                        <max>64</max>
                    </range>
                </IterationLatency>
                <PerformancePragma>-</PerformancePragma>
                <InstanceList/>
            </ABSORB_LOOP>
            <SQUEEZE_LOOP>
                <Slack>3.65</Slack>
                <TripCount>
                    <range>
                        <min>1</min>
                        <max>8</max>
                    </range>
                </TripCount>
                <isPerfectNested>0</isPerfectNested>
                <Latency>
                    <range>
                        <min>6</min>
                        <max>512</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>30</min>
                        <max>2560</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>6</min>
                        <max>64</max>
                    </range>
                </IterationLatency>
                <PerformancePragma>-</PerformancePragma>
                <InstanceList/>
            </SQUEEZE_LOOP>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>keccak.cpp:287</SourceLocation>
            <SummaryOfLoopViolations>
                <ABSORB_LOOP>
                    <Name>ABSORB_LOOP</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>keccak.cpp:287</SourceLocation>
                </ABSORB_LOOP>
                <SQUEEZE_LOOP>
                    <Name>SQUEEZE_LOOP</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>keccak.cpp:343</SourceLocation>
                </SQUEEZE_LOOP>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>2</BRAM_18K>
            <FF>9056</FF>
            <LUT>12458</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>keccak_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>keccak_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>keccak_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_stream_TDATA</name>
            <Object>input_stream_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_stream_TVALID</name>
            <Object>input_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_stream_TREADY</name>
            <Object>input_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_stream_TLAST</name>
            <Object>input_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_stream_TKEEP</name>
            <Object>input_stream_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_stream_TSTRB</name>
            <Object>input_stream_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_TDATA</name>
            <Object>output_stream_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_TVALID</name>
            <Object>output_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_TREADY</name>
            <Object>output_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_TLAST</name>
            <Object>output_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_TKEEP</name>
            <Object>output_stream_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_TSTRB</name>
            <Object>output_stream_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>keccak_top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_keccak_top_Pipeline_ABSORB_BLOCK_fu_3850</InstName>
                    <ModuleName>keccak_top_Pipeline_ABSORB_BLOCK</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3850</ID>
                    <BindInstances>icmp_ln300_fu_559_p2 add_ln300_fu_565_p2 sparsemux_51_5_64_1_1_U1 state_25_fu_695_p2 message_done_2_fu_782_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_keccak_f1600_fu_3891</InstName>
                    <ModuleName>keccak_f1600</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3891</ID>
                    <BindInstances>icmp_ln149_fu_628_p2 add_ln149_fu_634_p2 xor_ln50_fu_725_p2 xor_ln50_1_fu_731_p2 xor_ln50_2_fu_737_p2 x_4_fu_743_p2 xor_ln50_4_fu_749_p2 xor_ln50_5_fu_755_p2 xor_ln50_6_fu_761_p2 x_fu_767_p2 xor_ln50_8_fu_773_p2 xor_ln50_9_fu_779_p2 xor_ln50_10_fu_785_p2 x_1_fu_791_p2 xor_ln50_12_fu_797_p2 xor_ln50_13_fu_803_p2 xor_ln50_14_fu_809_p2 x_2_fu_815_p2 xor_ln50_16_fu_821_p2 xor_ln50_17_fu_827_p2 xor_ln50_18_fu_833_p2 x_3_fu_839_p2 xor_ln57_fu_865_p2 xor_ln57_1_fu_891_p2 xor_ln57_2_fu_917_p2 xor_ln57_3_fu_943_p2 xor_ln57_4_fu_969_p2 x_5_fu_975_p2 x_6_fu_981_p2 x_7_fu_987_p2 x_8_fu_993_p2 x_9_fu_999_p2 x_10_fu_1005_p2 x_11_fu_1011_p2 x_12_fu_1017_p2 x_13_fu_1023_p2 x_14_fu_1029_p2 x_15_fu_1035_p2 x_16_fu_1041_p2 x_17_fu_1047_p2 x_18_fu_1053_p2 x_19_fu_1059_p2 x_20_fu_1065_p2 x_21_fu_1071_p2 x_22_fu_1077_p2 x_23_fu_1083_p2 x_24_fu_1089_p2 x_25_fu_1095_p2 x_26_fu_1101_p2 x_27_fu_1107_p2 x_28_fu_1113_p2 xor_ln127_fu_1645_p2 or_ln127_fu_1651_p2 and_ln127_fu_1657_p2 xor_ln127_1_fu_1663_p2 xor_ln127_2_fu_1669_p2 and_ln127_1_fu_1675_p2 xor_ln127_3_fu_1681_p2 xor_ln127_4_fu_1687_p2 xor_ln127_5_fu_1693_p2 and_ln127_2_fu_1699_p2 xor_ln127_6_fu_1705_p2 xor_ln127_7_fu_1711_p2 and_ln127_3_fu_1717_p2 xor_ln127_8_fu_1723_p2 xor_ln127_9_fu_1729_p2 and_ln127_4_fu_1735_p2 xor_ln127_10_fu_1741_p2 xor_ln127_11_fu_1747_p2 and_ln127_5_fu_1753_p2 xor_ln127_12_fu_1759_p2 xor_ln127_13_fu_1765_p2 and_ln127_6_fu_1771_p2 xor_ln127_14_fu_1777_p2 xor_ln127_15_fu_1783_p2 and_ln127_7_fu_1789_p2 xor_ln127_16_fu_1795_p2 xor_ln127_17_fu_1801_p2 and_ln127_8_fu_1807_p2 xor_ln127_18_fu_1813_p2 xor_ln127_19_fu_1819_p2 and_ln127_9_fu_1825_p2 xor_ln127_20_fu_1831_p2 xor_ln127_21_fu_1837_p2 and_ln127_10_fu_1843_p2 xor_ln127_22_fu_1849_p2 xor_ln127_23_fu_1855_p2 and_ln127_11_fu_1861_p2 xor_ln127_24_fu_1867_p2 xor_ln127_25_fu_1873_p2 and_ln127_12_fu_1879_p2 xor_ln127_26_fu_1885_p2 xor_ln127_27_fu_1891_p2 and_ln127_13_fu_1897_p2 xor_ln127_28_fu_1903_p2 xor_ln127_29_fu_1909_p2 and_ln127_14_fu_1915_p2 xor_ln127_30_fu_1921_p2 xor_ln127_31_fu_1927_p2 and_ln127_15_fu_1933_p2 xor_ln127_32_fu_1939_p2 xor_ln127_33_fu_1945_p2 and_ln127_16_fu_1951_p2 xor_ln127_34_fu_1957_p2 xor_ln127_35_fu_1963_p2 and_ln127_17_fu_1969_p2 xor_ln127_36_fu_1975_p2 xor_ln127_37_fu_1981_p2 and_ln127_18_fu_1987_p2 xor_ln127_38_fu_1993_p2 xor_ln127_39_fu_1999_p2 and_ln127_19_fu_2005_p2 xor_ln127_40_fu_2011_p2 xor_ln127_41_fu_2017_p2 and_ln127_20_fu_2023_p2 xor_ln127_42_fu_2029_p2 xor_ln127_43_fu_2035_p2 and_ln127_21_fu_2041_p2 xor_ln127_44_fu_2047_p2 xor_ln137_fu_2053_p2 RC_TABLE_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_3947</InstName>
                    <ModuleName>keccak_top_Pipeline_SQUEEZE_BLOCK</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3947</ID>
                    <BindInstances>icmp_ln348_fu_386_p2 add_ln348_fu_391_p2 sparsemux_51_5_64_1_1_U61 icmp_ln353_fu_497_p2 bytes_out_fu_503_p3 output_remaining_2_fu_511_p2 output_stream_TLAST shl_ln357_fu_517_p2 add_ln357_fu_543_p2 select_ln357_fu_548_p3</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>icmp_ln292_fu_5128_p2 xor_ln292_fu_5134_p2 and_ln292_fu_5140_p2 icmp_ln295_fu_5150_p2 block_bytes_fu_5155_p3 add_ln296_fu_5170_p2 bytes_remaining_3_fu_5187_p2 icmp_ln317_fu_5205_p2 icmp_ln317_1_fu_5193_p2 or_ln317_fu_5210_p2 and_ln317_fu_5215_p2 urem_32ns_8ns_32_36_seq_1_U94 shl_ln209_fu_5379_p2 sparsemux_51_5_64_1_1_U95 state_52_fu_5493_p2 add_ln212_fu_5553_p2 sub_ln212_fu_5570_p2 sub_ln212_1_fu_5586_p2 last_lane_idx_fu_5602_p3 sub_ln213_fu_5621_p2 sub_ln213_1_fu_5631_p2 last_byte_idx_fu_5637_p3 shl_ln214_fu_5681_p2 sub_ln214_fu_5657_p2 lshr_ln214_fu_5694_p2 cond_i_i_fu_5700_p3 sparsemux_51_5_64_1_1_U96 state_103_fu_5815_p2 icmp_ln340_fu_6060_p2 icmp_ln343_fu_6071_p2 select_ln343_fu_6080_p3 add_ln344_fu_6091_p2 icmp_ln364_fu_6111_p2 control_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>keccak_top_Pipeline_ABSORB_BLOCK</Name>
            <Loops>
                <ABSORB_BLOCK/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.847</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 33</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ABSORB_BLOCK>
                        <Name>ABSORB_BLOCK</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>32</max>
                            </range>
                        </TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>0 ~ 32</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </ABSORB_BLOCK>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>keccak.cpp:300</SourceLocation>
                    <SummaryOfLoopViolations>
                        <ABSORB_BLOCK>
                            <Name>ABSORB_BLOCK</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>keccak.cpp:300</SourceLocation>
                        </ABSORB_BLOCK>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>504</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ABSORB_BLOCK" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln300_fu_559_p2" SOURCE="keccak.cpp:300" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln300" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ABSORB_BLOCK" OPTYPE="add" PRAGMA="" RTLNAME="add_ln300_fu_565_p2" SOURCE="keccak.cpp:300" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln300" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="ABSORB_BLOCK" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_51_5_64_1_1_U1" SOURCE="keccak.cpp:304" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ABSORB_BLOCK" OPTYPE="xor" PRAGMA="" RTLNAME="state_25_fu_695_p2" SOURCE="keccak.cpp:304" STORAGESUBTYPE="" URAM="0" VARIABLE="state_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ABSORB_BLOCK" OPTYPE="or" PRAGMA="" RTLNAME="message_done_2_fu_782_p2" SOURCE="keccak.cpp:306" STORAGESUBTYPE="" URAM="0" VARIABLE="message_done_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>keccak_f1600</Name>
            <Loops>
                <KECCAK_ROUNDS_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.322</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26</Best-caseLatency>
                    <Average-caseLatency>26</Average-caseLatency>
                    <Worst-caseLatency>26</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.130 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.130 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <KECCAK_ROUNDS_LOOP>
                        <Name>KECCAK_ROUNDS_LOOP</Name>
                        <Slack>3.65</Slack>
                        <TripCount>24</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>24</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </KECCAK_ROUNDS_LOOP>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>keccak.cpp:135~keccak.cpp:154</SourceLocation>
                    <SummaryOfLoopViolations>
                        <KECCAK_ROUNDS_LOOP>
                            <Name>KECCAK_ROUNDS_LOOP</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>keccak.cpp:149</SourceLocation>
                        </KECCAK_ROUNDS_LOOP>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>1608</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>8189</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln149_fu_628_p2" SOURCE="keccak.cpp:149" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln149" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_fu_634_p2" SOURCE="keccak.cpp:149" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln149" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_fu_725_p2" SOURCE="keccak.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_1_fu_731_p2" SOURCE="keccak.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_2_fu_737_p2" SOURCE="keccak.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="x_4_fu_743_p2" SOURCE="keccak.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="x_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_4_fu_749_p2" SOURCE="keccak.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_5_fu_755_p2" SOURCE="keccak.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_6_fu_761_p2" SOURCE="keccak.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="x_fu_767_p2" SOURCE="keccak.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="x" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_8_fu_773_p2" SOURCE="keccak.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_9_fu_779_p2" SOURCE="keccak.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_10_fu_785_p2" SOURCE="keccak.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="x_1_fu_791_p2" SOURCE="keccak.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="x_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_12_fu_797_p2" SOURCE="keccak.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_13_fu_803_p2" SOURCE="keccak.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_14_fu_809_p2" SOURCE="keccak.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="x_2_fu_815_p2" SOURCE="keccak.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="x_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_16_fu_821_p2" SOURCE="keccak.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_17_fu_827_p2" SOURCE="keccak.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_18_fu_833_p2" SOURCE="keccak.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="x_3_fu_839_p2" SOURCE="keccak.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="x_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln57_fu_865_p2" SOURCE="keccak.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln57_1_fu_891_p2" SOURCE="keccak.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln57_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln57_2_fu_917_p2" SOURCE="keccak.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln57_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln57_3_fu_943_p2" SOURCE="keccak.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln57_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln57_4_fu_969_p2" SOURCE="keccak.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln57_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="x_5_fu_975_p2" SOURCE="keccak.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="x_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="x_6_fu_981_p2" SOURCE="keccak.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="x_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="x_7_fu_987_p2" SOURCE="keccak.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="x_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="x_8_fu_993_p2" SOURCE="keccak.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="x_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="x_9_fu_999_p2" SOURCE="keccak.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="x_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="x_10_fu_1005_p2" SOURCE="keccak.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="x_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="x_11_fu_1011_p2" SOURCE="keccak.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="x_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="x_12_fu_1017_p2" SOURCE="keccak.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="x_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="x_13_fu_1023_p2" SOURCE="keccak.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="x_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="x_14_fu_1029_p2" SOURCE="keccak.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="x_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="x_15_fu_1035_p2" SOURCE="keccak.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="x_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="x_16_fu_1041_p2" SOURCE="keccak.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="x_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="x_17_fu_1047_p2" SOURCE="keccak.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="x_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="x_18_fu_1053_p2" SOURCE="keccak.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="x_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="x_19_fu_1059_p2" SOURCE="keccak.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="x_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="x_20_fu_1065_p2" SOURCE="keccak.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="x_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="x_21_fu_1071_p2" SOURCE="keccak.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="x_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="x_22_fu_1077_p2" SOURCE="keccak.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="x_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="x_23_fu_1083_p2" SOURCE="keccak.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="x_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="x_24_fu_1089_p2" SOURCE="keccak.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="x_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="x_25_fu_1095_p2" SOURCE="keccak.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="x_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="x_26_fu_1101_p2" SOURCE="keccak.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="x_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="x_27_fu_1107_p2" SOURCE="keccak.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="x_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="x_28_fu_1113_p2" SOURCE="keccak.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="x_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_fu_1645_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="or" PRAGMA="" RTLNAME="or_ln127_fu_1651_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln127_fu_1657_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_1_fu_1663_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_2_fu_1669_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln127_1_fu_1675_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln127_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_3_fu_1681_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_4_fu_1687_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_5_fu_1693_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln127_2_fu_1699_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln127_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_6_fu_1705_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_7_fu_1711_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln127_3_fu_1717_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln127_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_8_fu_1723_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_9_fu_1729_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln127_4_fu_1735_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln127_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_10_fu_1741_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_11_fu_1747_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln127_5_fu_1753_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln127_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_12_fu_1759_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_13_fu_1765_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln127_6_fu_1771_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln127_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_14_fu_1777_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_15_fu_1783_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln127_7_fu_1789_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln127_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_16_fu_1795_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_17_fu_1801_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln127_8_fu_1807_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln127_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_18_fu_1813_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_19_fu_1819_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln127_9_fu_1825_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln127_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_20_fu_1831_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_21_fu_1837_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln127_10_fu_1843_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln127_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_22_fu_1849_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_23_fu_1855_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln127_11_fu_1861_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln127_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_24_fu_1867_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_25_fu_1873_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln127_12_fu_1879_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln127_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_26_fu_1885_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_27_fu_1891_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln127_13_fu_1897_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln127_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_28_fu_1903_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_29_fu_1909_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln127_14_fu_1915_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln127_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_30_fu_1921_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_31_fu_1927_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln127_15_fu_1933_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln127_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_32_fu_1939_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_33_fu_1945_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln127_16_fu_1951_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln127_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_34_fu_1957_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_35_fu_1963_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln127_17_fu_1969_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln127_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_36_fu_1975_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_37_fu_1981_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln127_18_fu_1987_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln127_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_38_fu_1993_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_39_fu_1999_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln127_19_fu_2005_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln127_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_40_fu_2011_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_41_fu_2017_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln127_20_fu_2023_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln127_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_42_fu_2029_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_43_fu_2035_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln127_21_fu_2041_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln127_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln127_44_fu_2047_p2" SOURCE="keccak.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln127_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KECCAK_ROUNDS_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln137_fu_2053_p2" SOURCE="keccak.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln137" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="RC_TABLE_U" SOURCE="" STORAGESIZE="64 24 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="RC_TABLE" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>keccak_top_Pipeline_SQUEEZE_BLOCK</Name>
            <Loops>
                <SQUEEZE_BLOCK/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.877</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 33</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SQUEEZE_BLOCK>
                        <Name>SQUEEZE_BLOCK</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>32</max>
                            </range>
                        </TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>0 ~ 32</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </SQUEEZE_BLOCK>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>keccak.cpp:337</SourceLocation>
                    <SummaryOfLoopViolations>
                        <SQUEEZE_BLOCK>
                            <Name>SQUEEZE_BLOCK</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>keccak.cpp:348</SourceLocation>
                        </SQUEEZE_BLOCK>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>147</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>474</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="SQUEEZE_BLOCK" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln348_fu_386_p2" SOURCE="keccak.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln348" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SQUEEZE_BLOCK" OPTYPE="add" PRAGMA="" RTLNAME="add_ln348_fu_391_p2" SOURCE="keccak.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln348" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="SQUEEZE_BLOCK" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_51_5_64_1_1_U61" SOURCE="keccak.cpp:351" STORAGESUBTYPE="" URAM="0" VARIABLE="p_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="SQUEEZE_BLOCK" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln353_fu_497_p2" SOURCE="keccak.cpp:353" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln353" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="SQUEEZE_BLOCK" OPTYPE="select" PRAGMA="" RTLNAME="bytes_out_fu_503_p3" SOURCE="keccak.cpp:353" STORAGESUBTYPE="" URAM="0" VARIABLE="bytes_out" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SQUEEZE_BLOCK" OPTYPE="sub" PRAGMA="" RTLNAME="output_remaining_2_fu_511_p2" SOURCE="keccak.cpp:354" STORAGESUBTYPE="" URAM="0" VARIABLE="output_remaining_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="SQUEEZE_BLOCK" OPTYPE="setlt" PRAGMA="" RTLNAME="output_stream_TLAST" SOURCE="keccak.cpp:356" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln356" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="SQUEEZE_BLOCK" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln357_fu_517_p2" SOURCE="keccak.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln357" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SQUEEZE_BLOCK" OPTYPE="add" PRAGMA="" RTLNAME="add_ln357_fu_543_p2" SOURCE="keccak.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln357" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="SQUEEZE_BLOCK" OPTYPE="select" PRAGMA="" RTLNAME="select_ln357_fu_548_p3" SOURCE="keccak.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln357" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>keccak_top</Name>
            <Loops>
                <ABSORB_LOOP/>
                <SQUEEZE_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.430</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>78</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>64578</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.390 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.323 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>79 ~ 64579</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ABSORB_LOOP>
                        <Name>ABSORB_LOOP</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>1000</max>
                            </range>
                        </TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>6 ~ 64000</Latency>
                        <AbsoluteTimeLatency>30.000 ns ~ 0.320 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>6</min>
                                <max>64</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>6 ~ 64</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_keccak_top_Pipeline_ABSORB_BLOCK_fu_3850</Instance>
                            <Instance>grp_keccak_f1600_fu_3891</Instance>
                        </InstanceList>
                    </ABSORB_LOOP>
                    <SQUEEZE_LOOP>
                        <Name>SQUEEZE_LOOP</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>6 ~ 512</Latency>
                        <AbsoluteTimeLatency>30.000 ns ~ 2.560 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>6</min>
                                <max>64</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>6 ~ 64</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_keccak_top_Pipeline_SQUEEZE_BLOCK_fu_3947</Instance>
                        </InstanceList>
                    </SQUEEZE_LOOP>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>keccak.cpp:287</SourceLocation>
                    <SummaryOfLoopViolations>
                        <ABSORB_LOOP>
                            <Name>ABSORB_LOOP</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>keccak.cpp:287</SourceLocation>
                        </ABSORB_LOOP>
                        <SQUEEZE_LOOP>
                            <Name>SQUEEZE_LOOP</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>keccak.cpp:343</SourceLocation>
                        </SQUEEZE_LOOP>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>9056</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>12458</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>10</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ABSORB_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln292_fu_5128_p2" SOURCE="keccak.cpp:292" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln292" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ABSORB_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln292_fu_5134_p2" SOURCE="keccak.cpp:292" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln292" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ABSORB_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln292_fu_5140_p2" SOURCE="keccak.cpp:292" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln292" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ABSORB_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln295_fu_5150_p2" SOURCE="keccak.cpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln295" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ABSORB_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="block_bytes_fu_5155_p3" SOURCE="keccak.cpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="block_bytes" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ABSORB_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln296_fu_5170_p2" SOURCE="keccak.cpp:296" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln296" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ABSORB_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="bytes_remaining_3_fu_5187_p2" SOURCE="keccak.cpp:314" STORAGESUBTYPE="" URAM="0" VARIABLE="bytes_remaining_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ABSORB_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln317_fu_5205_p2" SOURCE="keccak.cpp:317" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln317" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ABSORB_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln317_1_fu_5193_p2" SOURCE="keccak.cpp:317" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln317_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ABSORB_LOOP" OPTYPE="or" PRAGMA="" RTLNAME="or_ln317_fu_5210_p2" SOURCE="keccak.cpp:317" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln317" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ABSORB_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln317_fu_5215_p2" SOURCE="keccak.cpp:317" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln317" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="35" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_32ns_8ns_32_36_seq_1_U94" SOURCE="keccak.cpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="offset_bytes" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln209_fu_5379_p2" SOURCE="keccak.cpp:209" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln209" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_51_5_64_1_1_U95" SOURCE="keccak.cpp:209" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="state_52_fu_5493_p2" SOURCE="keccak.cpp:209" STORAGESUBTYPE="" URAM="0" VARIABLE="state_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln212_fu_5553_p2" SOURCE="keccak.cpp:212" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln212" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln212_fu_5570_p2" SOURCE="keccak.cpp:212" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln212" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln212_1_fu_5586_p2" SOURCE="keccak.cpp:212" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln212_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="last_lane_idx_fu_5602_p3" SOURCE="keccak.cpp:212" STORAGESUBTYPE="" URAM="0" VARIABLE="last_lane_idx" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln213_fu_5621_p2" SOURCE="keccak.cpp:213" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln213" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln213_1_fu_5631_p2" SOURCE="keccak.cpp:213" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln213_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="last_byte_idx_fu_5637_p3" SOURCE="keccak.cpp:213" STORAGESUBTYPE="" URAM="0" VARIABLE="last_byte_idx" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln214_fu_5681_p2" SOURCE="keccak.cpp:214" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln214" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln214_fu_5657_p2" SOURCE="keccak.cpp:214" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln214" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln214_fu_5694_p2" SOURCE="keccak.cpp:214" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln214" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="cond_i_i_fu_5700_p3" SOURCE="keccak.cpp:214" STORAGESUBTYPE="" URAM="0" VARIABLE="cond_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_51_5_64_1_1_U96" SOURCE="keccak.cpp:214" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="state_103_fu_5815_p2" SOURCE="keccak.cpp:214" STORAGESUBTYPE="" URAM="0" VARIABLE="state_103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="SQUEEZE_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln340_fu_6060_p2" SOURCE="keccak.cpp:340" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln340" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="SQUEEZE_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln343_fu_6071_p2" SOURCE="keccak.cpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln343" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="SQUEEZE_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln343_fu_6080_p3" SOURCE="keccak.cpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln343" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SQUEEZE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln344_fu_6091_p2" SOURCE="keccak.cpp:344" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln344" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="SQUEEZE_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln364_fu_6111_p2" SOURCE="keccak.cpp:364" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln364" VISIBLE="false"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_stream" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0UL, 0UL, 0UL, (unsigned char)'8', false&gt;, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="input_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_stream" index="1" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0UL, 0UL, 0UL, (unsigned char)'8', false&gt;, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="output_stream" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rate_bytes" index="2" direction="in" srcType="ap_uint&lt;8&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="rate_bytes" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="delimiter" index="3" direction="in" srcType="ap_uint&lt;8&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="delimiter" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_len" index="4" direction="in" srcType="ap_uint&lt;16&gt;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="output_len" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="input_len" index="5" direction="in" srcType="ap_uint&lt;32&gt;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="input_len" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="rate_bytes" access="W" description="Data signal of rate_bytes" range="32">
                    <fields>
                        <field offset="0" width="8" name="rate_bytes" access="W" description="Bit 7 to 0 of rate_bytes"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x18" name="delimiter" access="W" description="Data signal of delimiter" range="32">
                    <fields>
                        <field offset="0" width="8" name="delimiter" access="W" description="Bit 7 to 0 of delimiter"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x20" name="output_len" access="W" description="Data signal of output_len" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_len" access="W" description="Bit 15 to 0 of output_len"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x28" name="input_len" access="W" description="Data signal of input_len" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_len" access="W" description="Bit 31 to 0 of input_len"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="rate_bytes"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="delimiter"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="output_len"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="input_len"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:input_stream:output_stream</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_stream" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="64" portPrefix="input_stream_">
            <ports>
                <port>input_stream_TDATA</port>
                <port>input_stream_TKEEP</port>
                <port>input_stream_TLAST</port>
                <port>input_stream_TREADY</port>
                <port>input_stream_TSTRB</port>
                <port>input_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="input_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_stream" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="64" portPrefix="output_stream_">
            <ports>
                <port>output_stream_TDATA</port>
                <port>output_stream_TKEEP</port>
                <port>output_stream_TLAST</port>
                <port>output_stream_TREADY</port>
                <port>output_stream_TSTRB</port>
                <port>output_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="output_stream"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">rate_bytes, 0x10, 32, W, Data signal of rate_bytes, </column>
                    <column name="s_axi_control">delimiter, 0x18, 32, W, Data signal of delimiter, </column>
                    <column name="s_axi_control">output_len, 0x20, 32, W, Data signal of output_len, </column>
                    <column name="s_axi_control">input_len, 0x28, 32, W, Data signal of input_len, </column>
                </table>
            </item>
            <item name="AXIS">
                <table>
                    <keys size="9">Interface, Direction, Register Mode, TDATA, TKEEP, TLAST, TREADY, TSTRB, TVALID</keys>
                    <column name="input_stream">in, both, 64, 8, 1, 1, 8, 1</column>
                    <column name="output_stream">out, both, 64, 8, 1, 1, 8, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_stream">in, stream&lt;hls::axis&lt;ap_uint&lt;64&gt; 0UL 0UL 0UL (unsigned char)'8' false&gt; 0&gt;&amp;</column>
                    <column name="output_stream">out, stream&lt;hls::axis&lt;ap_uint&lt;64&gt; 0UL 0UL 0UL (unsigned char)'8' false&gt; 0&gt;&amp;</column>
                    <column name="rate_bytes">in, ap_uint&lt;8&gt;</column>
                    <column name="delimiter">in, ap_uint&lt;8&gt;</column>
                    <column name="output_len">in, ap_uint&lt;16&gt;</column>
                    <column name="input_len">in, ap_uint&lt;32&gt;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="input_stream">input_stream, interface, </column>
                    <column name="output_stream">output_stream, interface, </column>
                    <column name="rate_bytes">s_axi_control, register, name=rate_bytes offset=0x10 range=32</column>
                    <column name="delimiter">s_axi_control, register, name=delimiter offset=0x18 range=32</column>
                    <column name="output_len">s_axi_control, register, name=output_len offset=0x20 range=32</column>
                    <column name="input_len">s_axi_control, register, name=input_len offset=0x28 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="keccak.cpp:21" status="valid" parentFunction="rotl64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="keccak.cpp:29" status="valid" parentFunction="idx" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="keccak.cpp:41" status="valid" parentFunction="theta" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="keccak.cpp:48" status="valid" parentFunction="theta" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="keccak.cpp:56" status="valid" parentFunction="theta" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="keccak.cpp:63" status="valid" parentFunction="theta" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="keccak.cpp:66" status="valid" parentFunction="theta" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="keccak.cpp:77" status="valid" parentFunction="rho_pi" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="keccak.cpp:79" status="valid" parentFunction="rho_pi" variable="temp_state" isDirective="0" options="variable=temp_state complete"/>
        <Pragma type="unroll" location="keccak.cpp:87" status="valid" parentFunction="rho_pi" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="keccak.cpp:90" status="valid" parentFunction="rho_pi" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="keccak.cpp:100" status="valid" parentFunction="rho_pi" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="keccak.cpp:109" status="valid" parentFunction="chi" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="keccak.cpp:112" status="valid" parentFunction="chi" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="keccak.cpp:114" status="valid" parentFunction="chi" variable="row" isDirective="0" options="variable=row complete"/>
        <Pragma type="unroll" location="keccak.cpp:119" status="valid" parentFunction="chi" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="keccak.cpp:126" status="valid" parentFunction="chi" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="keccak.cpp:136" status="valid" parentFunction="iota" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="keccak.cpp:145" status="valid" parentFunction="keccak_f1600" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="keccak.cpp:146" status="valid" parentFunction="keccak_f1600" variable="state" isDirective="0" options="variable=state complete"/>
        <Pragma type="pipeline" location="keccak.cpp:150" status="valid" parentFunction="keccak_f1600" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="inline" location="keccak.cpp:169" status="valid" parentFunction="absorb_block" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="keccak.cpp:173" status="valid" parentFunction="absorb_block" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="inline" location="keccak.cpp:202" status="valid" parentFunction="apply_padding" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="keccak.cpp:227" status="valid" parentFunction="squeeze_output" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="keccak.cpp:231" status="valid" parentFunction="squeeze_output" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="interface" location="keccak.cpp:262" status="valid" parentFunction="keccak_top" variable="input_stream" isDirective="0" options="mode=axis port=input_stream"/>
        <Pragma type="interface" location="keccak.cpp:263" status="valid" parentFunction="keccak_top" variable="output_stream" isDirective="0" options="mode=axis port=output_stream"/>
        <Pragma type="interface" location="keccak.cpp:264" status="valid" parentFunction="keccak_top" variable="rate_bytes" isDirective="0" options="mode=s_axilite port=rate_bytes bundle=control"/>
        <Pragma type="interface" location="keccak.cpp:265" status="valid" parentFunction="keccak_top" variable="delimiter" isDirective="0" options="mode=s_axilite port=delimiter bundle=control"/>
        <Pragma type="interface" location="keccak.cpp:266" status="valid" parentFunction="keccak_top" variable="output_len" isDirective="0" options="mode=s_axilite port=output_len bundle=control"/>
        <Pragma type="interface" location="keccak.cpp:267" status="valid" parentFunction="keccak_top" variable="input_len" isDirective="0" options="mode=s_axilite port=input_len bundle=control"/>
        <Pragma type="interface" location="keccak.cpp:268" status="valid" parentFunction="keccak_top" variable="return" isDirective="0" options="mode=s_axilite port=return bundle=control"/>
        <Pragma type="array_partition" location="keccak.cpp:272" status="valid" parentFunction="keccak_top" variable="state" isDirective="0" options="variable=state complete"/>
        <Pragma type="unroll" location="keccak.cpp:276" status="valid" parentFunction="keccak_top" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="keccak.cpp:293" status="valid" parentFunction="keccak_top" variable="" isDirective="0" options="min=1 max=1000"/>
        <Pragma type="pipeline" location="keccak.cpp:301" status="valid" parentFunction="keccak_top" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="loop_tripcount" location="keccak.cpp:341" status="valid" parentFunction="keccak_top" variable="" isDirective="0" options="min=1 max=8"/>
        <Pragma type="pipeline" location="keccak.cpp:349" status="valid" parentFunction="keccak_top" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="loop_flatten" location="keccak.cpp:292" status="valid" parentFunction="keccak_top" variable="" isDirective="0" options="off"/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="loop_flatten" parentFunction="keccak_top" options="off" pragmaLocId="keccak.cpp:292:0" pragmaLocOpt="keccak_top/ABSORB_LOOP" srcPragmaType="pipeline" srcPragmaLoc="keccak.cpp:301" srcPragmaSource="source-pragma" srcPragmaSourceDesc="pipeline keccak.cpp:301" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=keccak_top/ABSORB_LOOP off" loopName="ABSORB_LOOP" loopLoc="keccak.cpp:292:5"/>
    </AutoPragmaReport>
</profile>
