\hypertarget{group__PORTS}{\section{Input Output Ports}
\label{group__PORTS}\index{Input Output Ports@{Input Output Ports}}
}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__PORTS_ga09a0c85cd3da09d9cdf63a5ac4c39f77}{P\+O\+R\+T\+B}~\hyperlink{MCAL_8h_a72e45020e46f285689db51c46f273403}{R\+E\+G}(0x38)
\item 
\#define \hyperlink{group__PORTS_ga924a54df722121bc98383bdec5ae1898}{D\+D\+R\+B}~\hyperlink{MCAL_8h_a72e45020e46f285689db51c46f273403}{R\+E\+G}(0x37)
\item 
\#define \hyperlink{group__PORTS_ga49f0e8289e962c02128f24b94d7aea7c}{P\+I\+N\+B}~\hyperlink{MCAL_8h_a72e45020e46f285689db51c46f273403}{R\+E\+G}(0x36)
\item 
\#define \hyperlink{group__PORTS_ga68fea88642279a70246e026e7221b0a5}{P\+O\+R\+T\+C}~\hyperlink{MCAL_8h_a72e45020e46f285689db51c46f273403}{R\+E\+G}(0x35)
\item 
\#define \hyperlink{group__PORTS_ga13004c90aa4b54f1bc3fbd25ad3fd645}{D\+D\+R\+C}~\hyperlink{MCAL_8h_a72e45020e46f285689db51c46f273403}{R\+E\+G}(0x34)
\item 
\#define \hyperlink{group__PORTS_ga0545e73dc7ae14b1f62293c1feba3983}{P\+I\+N\+C}~\hyperlink{MCAL_8h_a72e45020e46f285689db51c46f273403}{R\+E\+G}(0x33)
\item 
\#define \hyperlink{group__PORTS_ga3e6a2517db4f9cb7c9037adf0aefe79b}{P\+O\+R\+T\+D}~\hyperlink{MCAL_8h_a72e45020e46f285689db51c46f273403}{R\+E\+G}(0x32)
\item 
\#define \hyperlink{group__PORTS_gae24189eeb3ce4bccd97d46e88f494e0a}{D\+D\+R\+D}~\hyperlink{MCAL_8h_a72e45020e46f285689db51c46f273403}{R\+E\+G}(0x31)
\item 
\#define \hyperlink{group__PORTS_ga50997bc44119b844ceaab463c564bfb7}{P\+I\+N\+D}~\hyperlink{MCAL_8h_a72e45020e46f285689db51c46f273403}{R\+E\+G}(0x30)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Input Output Ports Abstraction 

\subsection{Macro Definition Documentation}
\hypertarget{group__PORTS_ga924a54df722121bc98383bdec5ae1898}{\index{Input Output Ports@{Input Output Ports}!D\+D\+R\+B@{D\+D\+R\+B}}
\index{D\+D\+R\+B@{D\+D\+R\+B}!Input Output Ports@{Input Output Ports}}
\subsubsection[{D\+D\+R\+B}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+D\+R\+B~{\bf R\+E\+G}(0x37)}}\label{group__PORTS_ga924a54df722121bc98383bdec5ae1898}
Data Direction Register of Port B \hypertarget{group__PORTS_ga13004c90aa4b54f1bc3fbd25ad3fd645}{\index{Input Output Ports@{Input Output Ports}!D\+D\+R\+C@{D\+D\+R\+C}}
\index{D\+D\+R\+C@{D\+D\+R\+C}!Input Output Ports@{Input Output Ports}}
\subsubsection[{D\+D\+R\+C}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+D\+R\+C~{\bf R\+E\+G}(0x34)}}\label{group__PORTS_ga13004c90aa4b54f1bc3fbd25ad3fd645}
Data Direction Register of Port C \hypertarget{group__PORTS_gae24189eeb3ce4bccd97d46e88f494e0a}{\index{Input Output Ports@{Input Output Ports}!D\+D\+R\+D@{D\+D\+R\+D}}
\index{D\+D\+R\+D@{D\+D\+R\+D}!Input Output Ports@{Input Output Ports}}
\subsubsection[{D\+D\+R\+D}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+D\+R\+D~{\bf R\+E\+G}(0x31)}}\label{group__PORTS_gae24189eeb3ce4bccd97d46e88f494e0a}
Data Direction Register of Port D \hypertarget{group__PORTS_ga49f0e8289e962c02128f24b94d7aea7c}{\index{Input Output Ports@{Input Output Ports}!P\+I\+N\+B@{P\+I\+N\+B}}
\index{P\+I\+N\+B@{P\+I\+N\+B}!Input Output Ports@{Input Output Ports}}
\subsubsection[{P\+I\+N\+B}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+I\+N\+B~{\bf R\+E\+G}(0x36)}}\label{group__PORTS_ga49f0e8289e962c02128f24b94d7aea7c}
Input Register of Port B \hypertarget{group__PORTS_ga0545e73dc7ae14b1f62293c1feba3983}{\index{Input Output Ports@{Input Output Ports}!P\+I\+N\+C@{P\+I\+N\+C}}
\index{P\+I\+N\+C@{P\+I\+N\+C}!Input Output Ports@{Input Output Ports}}
\subsubsection[{P\+I\+N\+C}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+I\+N\+C~{\bf R\+E\+G}(0x33)}}\label{group__PORTS_ga0545e73dc7ae14b1f62293c1feba3983}
Input Register of Port C \hypertarget{group__PORTS_ga50997bc44119b844ceaab463c564bfb7}{\index{Input Output Ports@{Input Output Ports}!P\+I\+N\+D@{P\+I\+N\+D}}
\index{P\+I\+N\+D@{P\+I\+N\+D}!Input Output Ports@{Input Output Ports}}
\subsubsection[{P\+I\+N\+D}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+I\+N\+D~{\bf R\+E\+G}(0x30)}}\label{group__PORTS_ga50997bc44119b844ceaab463c564bfb7}
Input Register of Port D \hypertarget{group__PORTS_ga09a0c85cd3da09d9cdf63a5ac4c39f77}{\index{Input Output Ports@{Input Output Ports}!P\+O\+R\+T\+B@{P\+O\+R\+T\+B}}
\index{P\+O\+R\+T\+B@{P\+O\+R\+T\+B}!Input Output Ports@{Input Output Ports}}
\subsubsection[{P\+O\+R\+T\+B}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+B~{\bf R\+E\+G}(0x38)}}\label{group__PORTS_ga09a0c85cd3da09d9cdf63a5ac4c39f77}
Output Register of Port B \hypertarget{group__PORTS_ga68fea88642279a70246e026e7221b0a5}{\index{Input Output Ports@{Input Output Ports}!P\+O\+R\+T\+C@{P\+O\+R\+T\+C}}
\index{P\+O\+R\+T\+C@{P\+O\+R\+T\+C}!Input Output Ports@{Input Output Ports}}
\subsubsection[{P\+O\+R\+T\+C}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+C~{\bf R\+E\+G}(0x35)}}\label{group__PORTS_ga68fea88642279a70246e026e7221b0a5}
Output Register of Port C \hypertarget{group__PORTS_ga3e6a2517db4f9cb7c9037adf0aefe79b}{\index{Input Output Ports@{Input Output Ports}!P\+O\+R\+T\+D@{P\+O\+R\+T\+D}}
\index{P\+O\+R\+T\+D@{P\+O\+R\+T\+D}!Input Output Ports@{Input Output Ports}}
\subsubsection[{P\+O\+R\+T\+D}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+D~{\bf R\+E\+G}(0x32)}}\label{group__PORTS_ga3e6a2517db4f9cb7c9037adf0aefe79b}
Output Register of Port D 