--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Sep 02 04:48:19 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     REU
Constraint file: REU_temp_lse.sdc 
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 976.000000 -waveform { 0.000000 488.000000 } -name PHI2 [ get_ports { PHI2 } ]
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 954.773ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \dmaseq/DMA_115  (from PHI2 +)
   Destination:    FD1S3IX    D              \reureg/REUA[18]_655  (to PHI2 -)

   Delay:                  21.067ns  (29.0% logic, 71.0% route), 13 logic levels.

 Constraint Details:

     21.067ns data_path \dmaseq/DMA_115 to \reureg/REUA[18]_655 meets
    976.000ns delay constraint less
      0.160ns L_S requirement (totaling 975.840ns) by 954.773ns

 Path Details: \dmaseq/DMA_115 to \reureg/REUA[18]_655

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dmaseq/DMA_115 (from PHI2)
Route        36   e 2.104                                  DMA
LUT4        ---     0.493              A to Z              i2045_2_lut_rep_84
Route         2   e 1.141                                  n3649
LUT4        ---     0.493              A to Z              i2110_2_lut_rep_74_3_lut_4_lut
Route        19   e 1.825                                  n3639
LUT4        ---     0.493              B to Z              \reureg/XferType_1__I_0_i1_3_lut_4_lut
Route        11   e 1.632                                  XferType[0]
LUT4        ---     0.493              B to Z              \dmaseq/i1058_4_lut_4_lut
Route         1   e 0.020                                  \dmaseq/n1264
MUXL5       ---     0.233           ALUT to Z              \dmaseq/mux_224_Mux_0_i3
Route         2   e 1.141                                  IncREUA
LUT4        ---     0.493              B to Z              \reureg/i1_2_lut_adj_167
Route         1   e 0.941                                  \reureg/n11
LUT4        ---     0.493              C to Z              \reureg/i9_4_lut
Route         2   e 1.141                                  \reureg/REUAOut_15__N_147
LUT4        ---     0.493              B to Z              \reureg/i1_2_lut_adj_166
Route         1   e 0.941                                  \reureg/n10
LUT4        ---     0.493              D to Z              \reureg/i8_4_lut
Route         3   e 1.258                                  \reureg/REUAOut_18__N_130
LUT4        ---     0.493              B to Z              \reureg/i789_2_lut_3_lut
Route         1   e 0.941                                  \reureg/n961
LUT4        ---     0.493              D to Z              \reureg/mux_173_i3_4_lut
Route         1   e 0.941                                  \reureg/REUAOut_18__N_127
LUT4        ---     0.493              D to Z              \reureg/mux_182_i3_3_lut_4_lut
Route         1   e 0.941                                  \reureg/REUAOut_18__N_126
                  --------
                   21.067  (29.0% logic, 71.0% route), 13 logic levels.


Passed:  The following path meets requirements by 954.773ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \dmaseq/DMA_115  (from PHI2 +)
   Destination:    FD1S3IX    D              \reureg/REUA[18]_655  (to PHI2 -)

   Delay:                  21.067ns  (29.0% logic, 71.0% route), 13 logic levels.

 Constraint Details:

     21.067ns data_path \dmaseq/DMA_115 to \reureg/REUA[18]_655 meets
    976.000ns delay constraint less
      0.160ns L_S requirement (totaling 975.840ns) by 954.773ns

 Path Details: \dmaseq/DMA_115 to \reureg/REUA[18]_655

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dmaseq/DMA_115 (from PHI2)
Route        36   e 2.104                                  DMA
LUT4        ---     0.493              A to Z              i2045_2_lut_rep_84
Route         2   e 1.141                                  n3649
LUT4        ---     0.493              A to Z              i2110_2_lut_rep_74_3_lut_4_lut
Route        19   e 1.825                                  n3639
LUT4        ---     0.493              B to Z              \reureg/XferType_1__I_0_i1_3_lut_4_lut
Route        11   e 1.632                                  XferType[0]
LUT4        ---     0.493              C to Z              \dmaseq/mux_224_Mux_0_i1_4_lut
Route         1   e 0.020                                  \dmaseq/n1
MUXL5       ---     0.233           BLUT to Z              \dmaseq/mux_224_Mux_0_i3
Route         2   e 1.141                                  IncREUA
LUT4        ---     0.493              B to Z              \reureg/i1_2_lut_adj_167
Route         1   e 0.941                                  \reureg/n11
LUT4        ---     0.493              C to Z              \reureg/i9_4_lut
Route         2   e 1.141                                  \reureg/REUAOut_15__N_147
LUT4        ---     0.493              B to Z              \reureg/i1_2_lut_adj_166
Route         1   e 0.941                                  \reureg/n10
LUT4        ---     0.493              D to Z              \reureg/i8_4_lut
Route         3   e 1.258                                  \reureg/REUAOut_18__N_130
LUT4        ---     0.493              B to Z              \reureg/i789_2_lut_3_lut
Route         1   e 0.941                                  \reureg/n961
LUT4        ---     0.493              D to Z              \reureg/mux_173_i3_4_lut
Route         1   e 0.941                                  \reureg/REUAOut_18__N_127
LUT4        ---     0.493              D to Z              \reureg/mux_182_i3_3_lut_4_lut
Route         1   e 0.941                                  \reureg/REUAOut_18__N_126
                  --------
                   21.067  (29.0% logic, 71.0% route), 13 logic levels.


Passed:  The following path meets requirements by 954.773ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \dmaseq/DMA_115  (from PHI2 +)
   Destination:    FD1S3IX    D              \reureg/REUA[17]_656  (to PHI2 -)

   Delay:                  21.067ns  (29.0% logic, 71.0% route), 13 logic levels.

 Constraint Details:

     21.067ns data_path \dmaseq/DMA_115 to \reureg/REUA[17]_656 meets
    976.000ns delay constraint less
      0.160ns L_S requirement (totaling 975.840ns) by 954.773ns

 Path Details: \dmaseq/DMA_115 to \reureg/REUA[17]_656

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dmaseq/DMA_115 (from PHI2)
Route        36   e 2.104                                  DMA
LUT4        ---     0.493              A to Z              i2045_2_lut_rep_84
Route         2   e 1.141                                  n3649
LUT4        ---     0.493              A to Z              i2110_2_lut_rep_74_3_lut_4_lut
Route        19   e 1.825                                  n3639
LUT4        ---     0.493              B to Z              \reureg/XferType_1__I_0_i1_3_lut_4_lut
Route        11   e 1.632                                  XferType[0]
LUT4        ---     0.493              C to Z              \dmaseq/mux_224_Mux_0_i1_4_lut
Route         1   e 0.020                                  \dmaseq/n1
MUXL5       ---     0.233           BLUT to Z              \dmaseq/mux_224_Mux_0_i3
Route         2   e 1.141                                  IncREUA
LUT4        ---     0.493              B to Z              \reureg/i1_2_lut_adj_167
Route         1   e 0.941                                  \reureg/n11
LUT4        ---     0.493              C to Z              \reureg/i9_4_lut
Route         2   e 1.141                                  \reureg/REUAOut_15__N_147
LUT4        ---     0.493              B to Z              \reureg/i1_2_lut_adj_166
Route         1   e 0.941                                  \reureg/n10
LUT4        ---     0.493              D to Z              \reureg/i8_4_lut
Route         3   e 1.258                                  \reureg/REUAOut_18__N_130
LUT4        ---     0.493              B to Z              \reureg/i781_2_lut_rep_58
Route         1   e 0.941                                  \reureg/n3623
LUT4        ---     0.493              D to Z              \reureg/mux_173_i2_4_lut
Route         1   e 0.941                                  \reureg/REUAOut_17__N_134
LUT4        ---     0.493              D to Z              \reureg/mux_182_i2_3_lut_4_lut
Route         1   e 0.941                                  \reureg/REUAOut_17__N_133
                  --------
                   21.067  (29.0% logic, 71.0% route), 13 logic levels.

Report: 21.227 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 122.000000 -waveform { 0.000000 61.000000 } -name C8M [ get_ports { C8M } ]
            207 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 111.596ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \ramctrl/InitDone_138  (from C8M +)
   Destination:    FD1S3AX    D              \ramctrl/nCS_140  (to C8M +)

   Delay:                  10.244ns  (28.4% logic, 71.6% route), 6 logic levels.

 Constraint Details:

     10.244ns data_path \ramctrl/InitDone_138 to \ramctrl/nCS_140 meets
    122.000ns delay constraint less
      0.160ns L_S requirement (totaling 121.840ns) by 111.596ns

 Path Details: \ramctrl/InitDone_138 to \ramctrl/nCS_140

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ramctrl/InitDone_138 (from C8M)
Route        12   e 1.714                                  \ramctrl/InitDone
LUT4        ---     0.493              B to Z              \ramctrl/i2061_3_lut_rep_97
Route         4   e 1.340                                  \ramctrl/n3662
LUT4        ---     0.493              B to Z              \ramctrl/i2_3_lut_rep_82
Route         3   e 1.258                                  \ramctrl/n3647
LUT4        ---     0.493              D to Z              \ramctrl/i2169_2_lut_3_lut_4_lut
Route         2   e 1.141                                  \ramctrl/n2367
LUT4        ---     0.493              B to Z              \ramctrl/S_2__I_0_174_i3_4_lut
Route         1   e 0.941                                  \ramctrl/n2407
LUT4        ---     0.493              D to Z              \ramctrl/S_2__I_0_174_i7_3_lut_4_lut
Route         1   e 0.941                                  \ramctrl/nCS_N_65
                  --------
                   10.244  (28.4% logic, 71.6% route), 6 logic levels.


Passed:  The following path meets requirements by 111.596ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \ramctrl/InitDone_138  (from C8M +)
   Destination:    FD1S3AX    D              \ramctrl/nRAS_141  (to C8M +)

   Delay:                  10.244ns  (28.4% logic, 71.6% route), 6 logic levels.

 Constraint Details:

     10.244ns data_path \ramctrl/InitDone_138 to \ramctrl/nRAS_141 meets
    122.000ns delay constraint less
      0.160ns L_S requirement (totaling 121.840ns) by 111.596ns

 Path Details: \ramctrl/InitDone_138 to \ramctrl/nRAS_141

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ramctrl/InitDone_138 (from C8M)
Route        12   e 1.714                                  \ramctrl/InitDone
LUT4        ---     0.493              B to Z              \ramctrl/i2061_3_lut_rep_97
Route         4   e 1.340                                  \ramctrl/n3662
LUT4        ---     0.493              B to Z              \ramctrl/i2_3_lut_rep_82
Route         3   e 1.258                                  \ramctrl/n3647
LUT4        ---     0.493              D to Z              \ramctrl/i2169_2_lut_3_lut_4_lut
Route         2   e 1.141                                  \ramctrl/n2367
LUT4        ---     0.493              B to Z              \ramctrl/S_2__I_0_175_i3_4_lut
Route         1   e 0.941                                  \ramctrl/n3
LUT4        ---     0.493              D to Z              \ramctrl/S_2__I_0_175_i7_3_lut_4_lut
Route         1   e 0.941                                  \ramctrl/nRAS_N_85
                  --------
                   10.244  (28.4% logic, 71.6% route), 6 logic levels.


Passed:  The following path meets requirements by 111.795ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \ramctrl/RefCnt_254__i0  (from C8M +)
   Destination:    FD1S3AX    D              \ramctrl/nCS_140  (to C8M +)

   Delay:                  10.045ns  (29.0% logic, 71.0% route), 6 logic levels.

 Constraint Details:

     10.045ns data_path \ramctrl/RefCnt_254__i0 to \ramctrl/nCS_140 meets
    122.000ns delay constraint less
      0.160ns L_S requirement (totaling 121.840ns) by 111.795ns

 Path Details: \ramctrl/RefCnt_254__i0 to \ramctrl/nCS_140

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ramctrl/RefCnt_254__i0 (from C8M)
Route         6   e 1.515                                  \ramctrl/RefCnt[0]
LUT4        ---     0.493              A to Z              \ramctrl/i2061_3_lut_rep_97
Route         4   e 1.340                                  \ramctrl/n3662
LUT4        ---     0.493              B to Z              \ramctrl/i2_3_lut_rep_82
Route         3   e 1.258                                  \ramctrl/n3647
LUT4        ---     0.493              D to Z              \ramctrl/i2169_2_lut_3_lut_4_lut
Route         2   e 1.141                                  \ramctrl/n2367
LUT4        ---     0.493              B to Z              \ramctrl/S_2__I_0_174_i3_4_lut
Route         1   e 0.941                                  \ramctrl/n2407
LUT4        ---     0.493              D to Z              \ramctrl/S_2__I_0_174_i7_3_lut_4_lut
Route         1   e 0.941                                  \ramctrl/nCS_N_65
                  --------
                   10.045  (29.0% logic, 71.0% route), 6 logic levels.

Report: 10.404 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 976.000000         |             |             |
-waveform { 0.000000 488.000000 } -name |             |             |
PHI2 [ get_ports { PHI2 } ]             |   976.000 ns|    21.227 ns|    13  
                                        |             |             |
create_clock -period 122.000000         |             |             |
-waveform { 0.000000 61.000000 } -name  |             |             |
C8M [ get_ports { C8M } ]               |   122.000 ns|    10.404 ns|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  17666 paths, 434 nets, and 1234 connections (62.6% coverage)


Peak memory: 66191360 bytes, TRCE: 7217152 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 
