library IEEE; 
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_UNSIGNED.all;
use IEEE.STD_LOGIC_ARITH.all;

entity FPU_toplevel is
 port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
 	s: out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture synth of FPU_toplevel is