
---------- Begin Simulation Statistics ----------
final_tick                               18204249972222                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 177508                       # Simulator instruction rate (inst/s)
host_mem_usage                               17498824                       # Number of bytes of host memory used
host_op_rate                                   324089                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5631.79                       # Real time elapsed on the host
host_tick_rate                               10287245                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999686067                       # Number of instructions simulated
sim_ops                                    1825200396                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057936                       # Number of seconds simulated
sim_ticks                                 57935595078                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         15                       # Number of instructions committed
system.cpu0.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          258                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1777575                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops        24507                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      3443901                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops        24507                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   9                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    19                       # Number of float alu accesses
system.cpu0.num_fp_insts                           19                       # number of float instructions
system.cpu0.num_fp_register_reads                  25                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu0.num_int_insts                          13                       # number of integer instructions
system.cpu0.num_int_register_reads                 29                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu0.num_load_insts                          5                       # Number of load instructions
system.cpu0.num_mem_refs                            6                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        7     26.92%     26.92% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     26.92% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     26.92% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      4     15.38%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       2      7.69%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  3     11.54%     61.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     61.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     61.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  1      3.85%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  1      3.85%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 2      7.69%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  5     19.23%     96.15% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1      3.85%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        26                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1776948                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops        24619                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3442561                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops        24619                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   9                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    19                       # Number of float alu accesses
system.cpu1.num_fp_insts                           19                       # number of float instructions
system.cpu1.num_fp_register_reads                  25                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu1.num_int_insts                          13                       # number of integer instructions
system.cpu1.num_int_register_reads                 29                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu1.num_load_insts                          5                       # Number of load instructions
system.cpu1.num_mem_refs                            6                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        7     26.92%     26.92% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     26.92% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     26.92% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      4     15.38%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       2      7.69%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  3     11.54%     61.54% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     61.54% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     61.54% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  1      3.85%     65.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  1      3.85%     69.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 2      7.69%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  5     19.23%     96.15% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 1      3.85%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        26                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         15                       # Number of instructions committed
system.cpu2.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          286                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1784484                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops        22163                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      3458340                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops        22163                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   9                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    19                       # Number of float alu accesses
system.cpu2.num_fp_insts                           19                       # number of float instructions
system.cpu2.num_fp_register_reads                  25                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu2.num_int_insts                          13                       # number of integer instructions
system.cpu2.num_int_register_reads                 29                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu2.num_load_insts                          5                       # Number of load instructions
system.cpu2.num_mem_refs                            6                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        7     26.92%     26.92% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     26.92% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     26.92% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      4     15.38%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       2      7.69%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  3     11.54%     61.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     61.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     61.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  1      3.85%     65.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  1      3.85%     69.23% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     69.23% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 2      7.69%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  5     19.23%     96.15% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 1      3.85%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        26                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         15                       # Number of instructions committed
system.cpu3.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          433                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1789366                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops        21941                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3467083                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops        21941                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   9                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    19                       # Number of float alu accesses
system.cpu3.num_fp_insts                           19                       # number of float instructions
system.cpu3.num_fp_register_reads                  25                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu3.num_int_insts                          13                       # number of integer instructions
system.cpu3.num_int_register_reads                 29                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu3.num_load_insts                          5                       # Number of load instructions
system.cpu3.num_mem_refs                            6                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        7     26.92%     26.92% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     26.92% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     26.92% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      4     15.38%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       2      7.69%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  3     11.54%     61.54% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     61.54% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     61.54% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  1      3.85%     65.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  1      3.85%     69.23% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     69.23% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 2      7.69%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  5     19.23%     96.15% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 1      3.85%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        26                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      4733333                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        9484138                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       892282                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1860726                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        193099682                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       110345573                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249876715                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            456223273                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.696266                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.696266                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        309310139                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       225706428                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 512129                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       619292                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        34841516                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.821085                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           107695808                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          30547566                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       22400589                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     77031544                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2131                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        14159                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     32712700                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    500027077                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     77148242                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2038761                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    490814513                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        169972                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents      6613709                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        724354                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles      6836519                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        10870                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       226328                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       392964                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        536468547                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            487416134                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.600157                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        321965178                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.801552                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             489301842                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       419850065                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      182821232                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.436232                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.436232                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      1570763      0.32%      0.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    222844693     45.22%     45.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        11443      0.00%     45.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     45.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     68828833     13.97%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      9242189      1.88%     61.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      5714956      1.16%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     23841687      4.84%     67.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp       652196      0.13%     67.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt     18089026      3.67%     71.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      5720733      1.16%     72.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     27062155      5.49%     77.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt      1016280      0.21%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     17034019      3.46%     81.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7987176      1.62%     83.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     60556866     12.29%     95.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     22680259      4.60%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     492853274                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      272153001                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    541833369                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    266645545                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    294671055                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            4770975                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009680                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1328720     27.85%     27.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     27.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     27.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        94050      1.97%     29.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        189940      3.98%     33.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     33.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     33.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc        26702      0.56%     34.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     34.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     34.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     34.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     34.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     34.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     34.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd        89390      1.87%     36.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     36.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            2      0.00%     36.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt       141330      2.96%     39.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv        14323      0.30%     39.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     39.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        96156      2.02%     41.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt         1010      0.02%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        398874      8.36%     49.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       650522     13.63%     63.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      1107109     23.21%     86.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       632847     13.26%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     223900485                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    622363441                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    220770589                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    249170439                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         499899751                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        492853274                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded       127326                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     43803765                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       250681                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved       114462                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     36355649                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    173468606                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.841167                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     3.028180                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     74770855     43.10%     43.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      8719450      5.03%     48.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      9882848      5.70%     53.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     11288788      6.51%     60.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     11564439      6.67%     67.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     12361587      7.13%     74.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     11908671      6.87%     80.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     12791697      7.37%     88.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     20180271     11.63%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    173468606                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.832804                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      3509892                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3274946                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     77031544                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     32712700                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      194592446                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               173980735                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                  12039                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        193088352                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       110339071                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249855163                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            456181880                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.696326                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.696326                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        309304717                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       225690241                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 556959                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       619708                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        34839736                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.820925                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           107686436                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          30541723                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       22262270                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     77031888                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2118                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        14185                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     32710855                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    500012300                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     77144713                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2040325                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    490786656                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        168781                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      6316308                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        724753                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      6536328                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        10863                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       226797                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       392911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        536477006                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            487389119                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.600155                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        321969427                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.801397                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             489275414                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       419826161                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182818131                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.436108                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.436108                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      1571060      0.32%      0.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    222836315     45.22%     45.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        11414      0.00%     45.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     45.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     68818260     13.96%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      9242473      1.88%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      5715473      1.16%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     23841224      4.84%     67.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       652243      0.13%     67.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt     18089284      3.67%     71.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      5720708      1.16%     72.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     27062521      5.49%     77.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt      1016341      0.21%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     17036496      3.46%     81.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7988643      1.62%     83.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     60551224     12.29%     95.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     22673302      4.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     492826981                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      272130813                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    541788336                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    266622602                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    294657136                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            4772259                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009683                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1330100     27.87%     27.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     27.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     27.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        94446      1.98%     29.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu        193900      4.06%     33.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     33.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     33.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc        26842      0.56%     34.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     34.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     34.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     34.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     34.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     34.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     34.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd        89698      1.88%     36.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     36.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            2      0.00%     36.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt       140213      2.94%     39.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv        14392      0.30%     39.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     39.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult        91924      1.93%     41.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt         1008      0.02%     41.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        399904      8.38%     49.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       649025     13.60%     63.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      1106141     23.18%     86.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       634664     13.30%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     223897367                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    622312124                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    220766517                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    249196182                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         499885015                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        492826981                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded       127285                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     43830420                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       250463                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       114421                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     36403275                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    173423776                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.841750                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     3.028525                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     74754786     43.11%     43.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      8712092      5.02%     48.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      9873814      5.69%     53.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     11271421      6.50%     60.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     11544965      6.66%     66.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     12369515      7.13%     74.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     11939416      6.88%     81.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     12773069      7.37%     88.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     20184698     11.64%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    173423776                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.832653                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      3509017                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3342510                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     77031888                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     32710855                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      194580478                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               173980735                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                  11945                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        193151031                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       110393175                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249954129                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            456356541                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.696051                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.696051                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        309335274                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       225753603                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 486225                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       619044                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        34850692                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.821797                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           107736993                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          30573268                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       22432952                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     77045360                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2131                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        14140                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     32738374                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    500142642                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     77163725                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2039318                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    490938232                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        168458                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      6926800                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        723867                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      7147595                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        10637                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       225885                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       393159                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        536584172                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            487540592                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.600147                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        322029583                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.802268                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             489426112                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       419993211                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      182863986                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.436677                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.436677                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      1570246      0.32%      0.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    222896097     45.21%     45.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        11438      0.00%     45.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     45.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     68861236     13.97%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      9242110      1.87%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      5715010      1.16%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     23841540      4.84%     67.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp       652185      0.13%     67.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     18088913      3.67%     71.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      5720793      1.16%     72.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     27062184      5.49%     77.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt      1016289      0.21%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     17032426      3.46%     81.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7986344      1.62%     83.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     60573985     12.29%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     22706754      4.61%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     492977550                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      272226512                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    541982459                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    266718924                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    294734959                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            4770357                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009677                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1329732     27.87%     27.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     27.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     27.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd        94273      1.98%     29.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu        193028      4.05%     33.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     33.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     33.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc        26666      0.56%     34.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     34.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     34.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     34.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     34.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     34.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     34.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd        89523      1.88%     36.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     36.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            2      0.00%     36.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt       140165      2.94%     39.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv        14110      0.30%     39.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     39.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult        90347      1.89%     41.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt         1007      0.02%     41.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     41.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     41.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     41.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     41.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     41.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     41.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     41.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     41.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     41.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     41.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     41.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     41.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        399289      8.37%     49.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       650289     13.63%     63.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      1107895     23.22%     86.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       634031     13.29%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     223951149                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    622488581                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    220821668                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    249204177                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         500015321                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        492977550                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded       127321                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined     43786074                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       251073                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       114457                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     36322954                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    173494510                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.841459                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     3.028312                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     74782202     43.10%     43.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      8722183      5.03%     48.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      9869185      5.69%     53.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     11291189      6.51%     60.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     11564293      6.67%     66.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12367968      7.13%     74.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     11926194      6.87%     81.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     12781114      7.37%     88.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     20190182     11.64%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    173494510                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.833518                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      3515095                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3421905                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     77045360                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     32738374                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      194650202                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               173980735                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                  12445                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        193185018                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       110426327                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            456438598                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.695923                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.695923                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        309352749                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       225792804                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 503711                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       619324                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        34857451                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.822415                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           107772578                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          30590540                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       22269782                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     77065501                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2132                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        14029                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     32760061                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    500265189                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     77182038                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2041899                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    491045820                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        168946                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      6699927                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        724268                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      6921779                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        10712                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       226035                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       393289                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        536700150                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            487645702                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.600142                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        322096528                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.802872                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             489531674                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       420116617                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      182905702                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.436941                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.436941                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1570432      0.32%      0.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    222941301     45.21%     45.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        11469      0.00%     45.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     45.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     68888115     13.97%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      9242372      1.87%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      5715393      1.16%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     23841169      4.84%     67.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp       652217      0.13%     67.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt     18089272      3.67%     71.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      5720643      1.16%     72.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     27062629      5.49%     77.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt      1016392      0.21%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     17036150      3.45%     81.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7988200      1.62%     83.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     60589267     12.29%     95.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     22722700      4.61%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     493087721                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      272288195                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    542102726                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    266773940                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    294807717                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            4770030                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.009674                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1331053     27.90%     27.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     27.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     27.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        94528      1.98%     29.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        193160      4.05%     33.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     33.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     33.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc        26907      0.56%     34.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     34.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     34.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     34.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     34.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     34.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     34.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd        89374      1.87%     36.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     36.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            2      0.00%     36.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt       140064      2.94%     39.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv        13928      0.29%     39.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     39.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        91651      1.92%     41.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt         1016      0.02%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        400196      8.39%     49.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       644976     13.52%     63.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      1108284     23.23%     86.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       634891     13.31%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     223999124                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    622571029                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    220871762                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    249294402                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         500137866                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        493087721                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded       127323                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     43826470                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       251261                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved       114459                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     36385214                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    173477024                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.842381                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     3.028740                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     74766644     43.10%     43.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      8711981      5.02%     48.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      9859859      5.68%     53.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     11287861      6.51%     60.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     11571423      6.67%     66.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     12368002      7.13%     74.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     11918770      6.87%     80.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     12785755      7.37%     88.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     20206729     11.65%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    173477024                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.834151                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      3517250                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3435930                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     77065501                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     32760061                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      194700633                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               173980735                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                  12063                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     93364026                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        93364027                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     94158566                       # number of overall hits
system.cpu0.dcache.overall_hits::total       94158567                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      3365800                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3365806                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3501905                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3501911                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 145926565578                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 145926565578                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 145926565578                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 145926565578                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     96729826                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     96729833                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     97660471                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     97660478                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.857143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.034796                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.034796                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.857143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.035858                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.035858                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 43355.685299                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43355.608011                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 41670.623726                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41670.552329                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         6880                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2274721                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1556                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7143                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     4.421594                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   318.454571                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1634529                       # number of writebacks
system.cpu0.dcache.writebacks::total          1634529                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1714725                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1714725                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1714725                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1714725                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1651075                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1651075                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1745890                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1745890                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  55822990014                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  55822990014                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  59661221274                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  59661221274                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.017069                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.017069                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.017877                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.017877                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 33810.087376                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 33810.087376                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 34172.382724                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 34172.382724                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1634529                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     67842877                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       67842878                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2676608                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2676613                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 129751962822                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 129751962822                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     70519485                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     70519491                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.833333                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.037956                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037956                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 48476.266537                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48476.175981                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1709416                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1709416                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       967192                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       967192                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  40080122091                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  40080122091                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.013715                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.013715                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 41439.674947                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41439.674947                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     25521149                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      25521149                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       689192                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       689193                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  16174602756                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  16174602756                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     26210341                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26210342                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.026295                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.026295                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 23468.935733                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 23468.901681                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         5309                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5309                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       683883                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       683883                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  15742867923                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15742867923                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.026092                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.026092                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 23019.826378                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23019.826378                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data       794540                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       794540                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data       136105                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       136105                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data       930645                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       930645                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.146248                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.146248                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data        94815                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        94815                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data   3838231260                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   3838231260                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.101881                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.101881                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 40481.266255                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 40481.266255                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.878015                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           95940103                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1635041                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            58.677491                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     18146314377810                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.005041                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.872974                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000010                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999752                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999762                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          221                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        782918865                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       782918865                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           18                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     36770401                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        36770419                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           18                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     36770401                       # number of overall hits
system.cpu0.icache.overall_hits::total       36770419                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst        34957                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         34959                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst        34957                       # number of overall misses
system.cpu0.icache.overall_misses::total        34959                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    608995062                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    608995062                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    608995062                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    608995062                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           20                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     36805358                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     36805378                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           20                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     36805358                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     36805378                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.100000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000950                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000950                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.100000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000950                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000950                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 17421.262179                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17420.265511                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 17421.262179                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17420.265511                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        30753                       # number of writebacks
system.cpu0.icache.writebacks::total            30753                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         3694                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3694                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         3694                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3694                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst        31263                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        31263                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst        31263                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        31263                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    538087374                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    538087374                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    538087374                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    538087374                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000849                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000849                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000849                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000849                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 17211.635927                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17211.635927                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 17211.635927                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17211.635927                       # average overall mshr miss latency
system.cpu0.icache.replacements                 30753                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           18                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     36770401                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       36770419                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst        34957                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        34959                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    608995062                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    608995062                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     36805358                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     36805378                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000950                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000950                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 17421.262179                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17420.265511                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         3694                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3694                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst        31263                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        31263                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    538087374                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    538087374                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000849                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000849                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 17211.635927                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17211.635927                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          508.663800                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           36801684                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            31265                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1177.088885                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.029016                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   508.634784                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000057                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.993427                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.993484                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          157                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        294474289                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       294474289                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1093268                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      2059629                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       813278                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq       112259                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp       112259                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        573039                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       573038                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1093272                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        93283                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      5129134                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            5222417                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      3969152                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    209252480                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           213221632                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      1207625                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               77288000                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       2986210                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.008293                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.090688                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             2961445     99.17%     99.17% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               24765      0.83%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         2986210                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      2255905801                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy       31389769                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1670829688                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst        12934                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       467085                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         480019                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst        12934                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       467085                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        480019                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst        18329                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      1167955                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      1186292                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst        18329                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      1167955                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      1186292                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    464788411                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  56136135326                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  56600923737                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    464788411                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  56136135326                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  56600923737                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst        31263                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1635040                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1666311                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst        31263                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1635040                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1666311                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.586284                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.714328                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.711927                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.586284                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.714328                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.711927                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 25358.088876                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 48063.611463                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 47712.471918                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 25358.088876                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 48063.611463                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 47712.471918                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      1207625                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1207625                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst        18329                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      1167955                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      1186284                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst        18329                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      1167955                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      1186284                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    458684854                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  55747207976                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  56205892830                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    458684854                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  55747207976                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  56205892830                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.586284                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.714328                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.711922                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.586284                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.714328                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.711922                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 25025.088876                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 47730.612888                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 47379.795083                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 25025.088876                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 47730.612888                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 47379.795083                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              1207625                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      1105838                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      1105838                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      1105838                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      1105838                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       559154                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       559154                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       559154                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       559154                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data       112239                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total       112239                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data           20                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total           20                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data        36630                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data       112259                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total       112259                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.000178                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.000178                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data  1831.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total  1831.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data           20                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total           20                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data       360972                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total       360972                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.000178                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 18048.600000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18048.600000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        69899                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        69899                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       503139                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       503140                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data  14570023387                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  14570023387                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       573038                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       573039                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.878020                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.878021                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 28958.246900                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 28958.189345                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       503139                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       503139                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  14402478433                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  14402478433                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.878020                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.878019                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 28625.247562                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 28625.247562                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst        12934                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       397186                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       410120                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst        18329                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       664816                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       683152                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    464788411                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  41566111939                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  42030900350                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst        31263                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1062002                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1093272                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.586284                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.626003                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.624869                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 25358.088876                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 62522.731010                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 61524.961282                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst        18329                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       664816                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       683145                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    458684854                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  41344729543                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  41803414397                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.586284                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.626003                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.624863                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 25025.088876                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 62189.733013                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61192.593662                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2425.462626                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3443539                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         1210363                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.845046                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    34.578654                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.005135                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.040251                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   359.737097                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2031.101489                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.008442                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000010                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.087826                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.495874                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.592154                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2738                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          221                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          614                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1220                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          192                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.668457                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        56307867                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       56307867                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 18146314387467                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  57935584755                       # Cumulative time (in ticks) in various power states
system.cpu0.thread29231.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread29231.numOps                      0                       # Number of Ops committed
system.cpu0.thread29231.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     93363962                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        93363963                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     94158924                       # number of overall hits
system.cpu1.dcache.overall_hits::total       94158925                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      3356618                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3356624                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3492346                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3492352                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 146015604128                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 146015604128                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 146015604128                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 146015604128                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     96720580                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     96720587                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     97651270                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     97651277                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.857143                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.034704                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.034704                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.857143                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.035763                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.035764                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 43500.810676                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 43500.732917                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 41810.176921                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41810.105089                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         7061                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2251237                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1586                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7029                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     4.452081                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   320.278418                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1633795                       # number of writebacks
system.cpu1.dcache.writebacks::total          1633795                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1706210                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1706210                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1706210                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1706210                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1650408                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1650408                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1745230                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1745230                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  55446165560                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  55446165560                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  59323150028                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  59323150028                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.017064                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.017064                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.017872                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.017872                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 33595.429470                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 33595.429470                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 33991.594247                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 33991.594247                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1633795                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     67849678                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       67849679                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2667609                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2667614                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 129609983610                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 129609983610                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     70517287                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     70517293                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.833333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.037829                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.037829                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 48586.574573                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48586.483505                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1700844                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1700844                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       966765                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       966765                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  39480994818                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  39480994818                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.013710                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.013710                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 40838.254196                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40838.254196                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     25514284                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      25514284                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       689009                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       689010                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  16405620518                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  16405620518                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     26203293                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     26203294                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.026295                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.026295                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 23810.458961                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 23810.424403                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         5366                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5366                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       683643                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       683643                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  15965170742                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  15965170742                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.026090                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.026090                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 23353.081567                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23353.081567                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       794962                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       794962                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data       135728                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       135728                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data       930690                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       930690                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.145836                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.145836                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data        94822                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        94822                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data   3876984468                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   3876984468                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.101884                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.101884                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 40886.972095                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 40886.972095                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.878217                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           95939666                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1634307                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            58.703577                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     18146314377810                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.005039                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.873179                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000010                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999752                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999762                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          449                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        782844523                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       782844523                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           18                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     36773366                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        36773384                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           18                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     36773366                       # number of overall hits
system.cpu1.icache.overall_hits::total       36773384                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst        34339                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         34341                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst        34339                       # number of overall misses
system.cpu1.icache.overall_misses::total        34341                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    615157893                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    615157893                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    615157893                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    615157893                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           20                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     36807705                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     36807725                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           20                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     36807705                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     36807725                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.100000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000933                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000933                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.100000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000933                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000933                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 17914.263461                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17913.220145                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 17914.263461                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17913.220145                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30776                       # number of writebacks
system.cpu1.icache.writebacks::total            30776                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         3053                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3053                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         3053                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3053                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst        31286                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        31286                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst        31286                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        31286                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    551810304                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    551810304                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    551810304                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    551810304                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 17637.611200                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17637.611200                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 17637.611200                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17637.611200                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30776                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           18                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     36773366                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       36773384                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst        34339                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        34341                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    615157893                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    615157893                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     36807705                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     36807725                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000933                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000933                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 17914.263461                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17913.220145                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         3053                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3053                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst        31286                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        31286                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    551810304                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    551810304                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 17637.611200                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17637.611200                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          508.666748                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           36804672                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31288                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1176.319100                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.029020                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   508.637728                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000057                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.993433                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.993490                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        294493088                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       294493088                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1092877                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      2058899                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       812861                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq       112360                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp       112360                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        572718                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       572718                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1092877                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        93352                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5127128                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5220480                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port      3972096                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    209158464                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           213130560                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1207190                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               77260160                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2985163                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.008394                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.091233                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2960106     99.16%     99.16% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1               25057      0.84%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2985163                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2254983397                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy       31413742                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1670131383                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst        13711                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       466068                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         479779                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst        13711                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       466068                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        479779                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst        17575                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1168233                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1185816                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst        17575                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1168233                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1185816                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst    475162028                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  55803412051                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  56278574079                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst    475162028                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  55803412051                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  56278574079                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst        31286                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1634301                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1665595                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst        31286                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1634301                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1665595                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.561753                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.714821                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.711947                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.561753                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.714821                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.711947                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 27036.246259                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 47767.364944                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 47459.786408                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 27036.246259                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 47767.364944                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 47459.786408                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1207190                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1207190                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst        17575                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1168233                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1185808                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst        17575                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1168233                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1185808                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst    469309553                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  55414390462                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  55883700015                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst    469309553                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  55414390462                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  55883700015                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.561753                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.714821                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.711943                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.561753                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.714821                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.711943                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 26703.246259                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 47434.364944                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 47127.106593                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 26703.246259                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 47434.364944                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 47127.106593                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1207190                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      1106144                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      1106144                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      1106144                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      1106144                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       557971                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       557971                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       557971                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       557971                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data       112357                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total       112357                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            3                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus1.data        54945                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total        54945                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data       112360                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total       112360                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.000027                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000027                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus1.data        18315                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total        18315                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            3                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        53946                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        53946                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000027                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        69508                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        69508                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       503209                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       503210                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  14793209980                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  14793209980                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       572717                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       572718                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.878635                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.878635                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 29397.745231                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 29397.686811                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       503209                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       503209                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  14625641383                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  14625641383                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.878635                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.878633                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 29064.745231                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 29064.745231                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst        13711                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       396560                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       410271                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst        17575                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       665024                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       682606                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    475162028                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  41010202071                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  41485364099                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst        31286                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1061584                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1092877                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.561753                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.626445                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.624595                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 27036.246259                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 61667.251213                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 60774.977218                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst        17575                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       665024                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       682599                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    469309553                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  40788749079                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  41258058632                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.561753                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.626445                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.624589                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 26703.246259                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 61334.251213                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60442.600461                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2402.669304                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3442070                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1209821                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.845107                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    34.163622                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.005135                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     1.035664                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   347.185276                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2020.279607                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.008341                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000253                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.084762                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.493232                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.586589                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2631                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1627                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          358                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          181                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.642334                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        56283213                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       56283213                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 18146314387467                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  57935584755                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-31516.numInsts                   0                       # Number of Instructions committed
system.cpu1.thread-31516.numOps                     0                       # Number of Ops committed
system.cpu1.thread-31516.numMemRefs                 0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     93402295                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        93402296                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     94197186                       # number of overall hits
system.cpu2.dcache.overall_hits::total       94197187                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      3372377                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3372383                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      3508133                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3508139                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 145606108667                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 145606108667                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 145606108667                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 145606108667                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            7                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     96774672                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     96774679                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            7                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     97705319                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     97705326                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.857143                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.034848                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.034848                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.857143                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.035905                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.035905                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 43176.106547                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 43176.029729                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 41505.298877                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 41505.227891                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         6697                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      2656212                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             1482                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           7381                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     4.518893                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   359.871562                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1642015                       # number of writebacks
system.cpu2.dcache.writebacks::total          1642015                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1714347                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1714347                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1714347                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1714347                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1658030                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1658030                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1752838                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1752838                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  54241912985                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  54241912985                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  57975587240                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  57975587240                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.017133                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.017133                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.017940                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.017940                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 32714.675238                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 32714.675238                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 33075.268359                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 33075.268359                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1642015                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     67856201                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       67856202                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            5                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      2681507                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2681512                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 129311407485                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 129311407485                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     70537708                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     70537714                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.833333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.038015                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038015                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 48223.408511                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 48223.318592                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1709059                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1709059                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       972448                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       972448                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  38390935302                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  38390935302                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.013786                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.013786                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 39478.651097                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 39478.651097                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     25546094                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      25546094                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       690870                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       690871                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  16294701182                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  16294701182                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     26236964                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     26236965                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.026332                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.026332                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 23585.770379                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 23585.736240                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data         5288                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         5288                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       685582                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       685582                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  15850977683                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  15850977683                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.026130                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026130                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 23120.469445                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 23120.469445                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       794891                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       794891                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data       135756                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       135756                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       930647                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       930647                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.145873                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.145873                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        94808                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        94808                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   3733674255                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   3733674255                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.101873                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.101873                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 39381.426198                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 39381.426198                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.878533                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           95985097                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1642527                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            58.437455                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     18146314377810                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.005020                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.873513                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000010                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999753                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999763                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          224                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          288                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        783285135                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       783285135                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           18                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     36779427                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        36779445                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           18                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     36779427                       # number of overall hits
system.cpu2.icache.overall_hits::total       36779445                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst        35002                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         35004                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst        35002                       # number of overall misses
system.cpu2.icache.overall_misses::total        35004                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    599546520                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    599546520                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    599546520                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    599546520                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           20                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     36814429                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     36814449                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           20                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     36814429                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     36814449                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.100000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000951                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000951                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.100000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000951                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000951                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 17128.921776                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17127.943092                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 17128.921776                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17127.943092                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        30799                       # number of writebacks
system.cpu2.icache.writebacks::total            30799                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         3693                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3693                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         3693                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3693                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst        31309                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        31309                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst        31309                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        31309                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    529443693                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    529443693                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    529443693                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    529443693                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 16910.271583                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 16910.271583                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 16910.271583                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 16910.271583                       # average overall mshr miss latency
system.cpu2.icache.replacements                 30799                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           18                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     36779427                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       36779445                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst        35002                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        35004                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    599546520                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    599546520                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     36814429                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     36814449                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000951                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000951                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 17128.921776                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17127.943092                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         3693                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3693                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst        31309                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        31309                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    529443693                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    529443693                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 16910.271583                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 16910.271583                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          508.672527                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           36810756                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            31311                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1175.649325                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     0.028966                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   508.643561                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.000057                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.993444                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.993501                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          155                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        294546903                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       294546903                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1098565                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      2068136                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       807120                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq       111641                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp       111641                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        575274                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       575273                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1098568                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        93421                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      5150355                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            5243776                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3975040                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    210210688                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           214185728                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1202442                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               76956288                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2987939                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.007513                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.086353                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2965490     99.25%     99.25% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1               22449      0.75%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2987939                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      2265727975                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy       31467595                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1678090124                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst        12969                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       477418                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         490387                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst        12969                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       477418                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        490387                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst        18340                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1165107                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1183455                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst        18340                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1165107                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1183455                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    455510700                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  54406592936                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  54862103636                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    455510700                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  54406592936                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  54862103636                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst        31309                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1642525                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1673842                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst        31309                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1642525                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1673842                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.585774                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.709339                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.707029                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.585774                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.709339                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.707029                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 24837.006543                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 46696.649266                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 46357.574759                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 24837.006543                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 46696.649266                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 46357.574759                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1202442                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1202442                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst        18340                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1165107                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1183447                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst        18340                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1165107                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1183447                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    449403480                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  54018613637                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  54468017117                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    449403480                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  54018613637                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  54468017117                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.585774                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.709339                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.707024                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.585774                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.709339                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.707024                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 24504.006543                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 46363.650409                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 46024.889257                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 24504.006543                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 46363.650409                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 46024.889257                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1202442                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      1117521                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1117521                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      1117521                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1117521                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       554998                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       554998                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       554998                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       554998                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data       111639                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total       111639                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data        36630                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data       111641                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total       111641                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.000018                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.000018                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data        18315                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total        18315                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        73822                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        73822                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       501451                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       501452                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data  14665198785                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  14665198785                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       575273                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       575274                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.871675                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.871675                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 29245.527050                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 29245.468729                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       501451                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       501451                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  14498215935                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  14498215935                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.871675                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.871673                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 28912.527715                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 28912.527715                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst        12969                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       403596                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       416565                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst        18340                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       663656                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       682003                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    455510700                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  39741394151                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  40196904851                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst        31309                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1067252                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1098568                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.585774                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.621836                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.620811                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 24837.006543                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 59882.520690                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 58939.483919                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst        18340                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       663656                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       681996                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    449403480                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  39520397702                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  39969801182                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.585774                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.621836                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.620805                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 24504.006543                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 59549.522195                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58607.090338                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2473.482514                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           3457998                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1205199                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.869234                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    31.016674                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.005096                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.040155                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   361.593105                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2080.827484                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.007572                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000001                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000010                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.088280                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.508015                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.603878                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2757                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          224                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1771                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          507                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.673096                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        56533375                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       56533375                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 18146314387467                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  57935584755                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29231.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29231.numOps                      0                       # Number of Ops committed
system.cpu2.thread29231.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     93427468                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        93427469                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     94222462                       # number of overall hits
system.cpu3.dcache.overall_hits::total       94222463                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3379137                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3379143                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      3514804                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3514810                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 144925700089                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 144925700089                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 144925700089                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 144925700089                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            7                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     96806605                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     96806612                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            7                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     97737266                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     97737273                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.857143                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.034906                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.034906                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.857143                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.035962                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.035962                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 42888.376556                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 42888.300403                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 41232.939330                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 41232.868943                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         6641                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2276756                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1436                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           7576                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     4.624652                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   300.522175                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1645884                       # number of writebacks
system.cpu3.dcache.writebacks::total          1645884                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      1716273                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1716273                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      1716273                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1716273                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1662864                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1662864                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1757688                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1757688                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  56780975380                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  56780975380                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  60493001305                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  60493001305                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.017177                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.017177                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.017984                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.017984                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 34146.493868                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 34146.493868                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 34416.233885                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 34416.233885                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1645884                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     67868203                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       67868204                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            5                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2685890                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2685895                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 128140197201                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 128140197201                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     70554093                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     70554099                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.833333                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.038069                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038069                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 47708.654189                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 47708.565376                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      1710883                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1710883                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       975007                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       975007                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  40453643862                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  40453643862                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.013819                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.013819                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 41490.618900                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 41490.618900                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     25559265                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      25559265                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       693247                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       693248                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  16785502888                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  16785502888                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     26252512                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     26252513                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.026407                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.026407                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 24212.874903                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 24212.839976                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data         5390                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5390                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       687857                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       687857                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  16327331518                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  16327331518                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.026202                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.026202                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 23736.520117                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23736.520117                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       794994                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       794994                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data       135667                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       135667                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       930661                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       930661                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.145775                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.145775                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        94824                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        94824                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   3712025925                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   3712025925                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.101889                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.101889                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 39146.481112                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 39146.481112                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.878724                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           96015363                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1646396                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            58.318511                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     18146314377810                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.005009                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.873714                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000010                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999753                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999763                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          448                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        783544580                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       783544580                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           18                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     36790322                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        36790340                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           18                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     36790322                       # number of overall hits
system.cpu3.icache.overall_hits::total       36790340                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst        34376                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         34378                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst        34376                       # number of overall misses
system.cpu3.icache.overall_misses::total        34378                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    597602466                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    597602466                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    597602466                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    597602466                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           20                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     36824698                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     36824718                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           20                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     36824698                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     36824718                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.100000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000934                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000934                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.100000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000934                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000934                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 17384.293286                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 17383.281924                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 17384.293286                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 17383.281924                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        30794                       # number of writebacks
system.cpu3.icache.writebacks::total            30794                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         3072                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3072                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         3072                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3072                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst        31304                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        31304                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst        31304                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        31304                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    534230901                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    534230901                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    534230901                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    534230901                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 17065.898959                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 17065.898959                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 17065.898959                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 17065.898959                       # average overall mshr miss latency
system.cpu3.icache.replacements                 30794                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           18                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     36790322                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       36790340                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst        34376                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        34378                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    597602466                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    597602466                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     36824698                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     36824718                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000934                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000934                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 17384.293286                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 17383.281924                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         3072                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3072                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst        31304                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        31304                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    534230901                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    534230901                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 17065.898959                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 17065.898959                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          508.677549                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           36821646                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            31306                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1176.184949                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.028969                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   508.648580                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.000057                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.993454                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.993511                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        294629050                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       294629050                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1101140                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      2075669                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       805852                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq       112656                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp       112656                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        576562                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       576562                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1101140                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        93406                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5163988                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            5257394                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port      3974400                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    210705920                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           214680320                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1204843                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               77109952                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2995216                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.007470                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.086105                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2972842     99.25%     99.25% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1               22374      0.75%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2995216                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2271215143                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy       31463264                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1682307526                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst        13729                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       477846                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         491575                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst        13729                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       477846                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        491575                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst        17575                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1168544                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1186127                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst        17575                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1168544                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1186127                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    457439436                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  56916728285                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  57374167721                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    457439436                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  56916728285                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  57374167721                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst        31304                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1646390                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1677702                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst        31304                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1646390                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1677702                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.561430                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.709761                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.706995                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.561430                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.709761                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.706995                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 26027.848421                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 48707.389953                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 48371.015685                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 26027.848421                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 48707.389953                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 48371.015685                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1204843                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1204843                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst        17575                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1168544                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1186119                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst        17575                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1168544                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1186119                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    451586961                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  56527603133                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  56979190094                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    451586961                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  56527603133                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  56979190094                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.561430                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.709761                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.706990                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.561430                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.709761                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.706990                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 25694.848421                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 48374.389953                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 48038.341932                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 25694.848421                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 48374.389953                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 48038.341932                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1204843                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      1122843                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      1122843                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      1122843                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      1122843                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       553392                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       553392                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       553392                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       553392                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data       112654                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total       112654                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data        36630                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data       112656                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total       112656                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.000018                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.000018                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data        18315                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total        18315                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        73536                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        73536                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       503025                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       503026                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  15136134044                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  15136134044                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       576561                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       576562                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.872458                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.872458                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 30090.222243                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 30090.162425                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       503025                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       503025                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  14968626719                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  14968626719                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.872458                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.872456                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 29757.222243                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 29757.222243                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst        13729                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       404310                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       418039                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst        17575                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       665519                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       683101                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    457439436                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  41780594241                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  42238033677                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst        31304                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1069829                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1101140                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.561430                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.622080                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.620358                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 26027.848421                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 62778.965350                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 61832.779746                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst        17575                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       665519                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       683094                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    451586961                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  41558976414                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  42010563375                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.561430                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.622080                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.620352                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 25694.848421                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 62445.965350                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61500.413376                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2450.115006                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3466593                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1207488                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.870913                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    27.994581                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.005073                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     1.035628                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   349.030659                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2072.049065                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.006835                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000253                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.085213                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.505871                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.598173                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2645                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          579                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1421                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          180                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.645752                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        56673136                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       56673136                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 18146314387467                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  57935584755                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             2730855                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       4309208                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        919106                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            392258                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                27                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp               27                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            2010828                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           2010826                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        2730862                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      3555898                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      3554247                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      3547200                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      3555172                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                14212517                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    151652224                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    151579200                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    151279424                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    151618624                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                606129472                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            891480                       # Total snoops (count)
system.l3bus.snoopTraffic                    31950208                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            5643090                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  5643090    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              5643090                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           4736555042                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                8.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           791587351                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           791332737                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           789557122                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           791572402                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.4                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst        16880                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data       930355                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst        16128                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       931259                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst        16884                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       921736                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst        16120                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       923106                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             3772468                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst        16880                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data       930355                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst        16128                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       931259                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst        16884                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       921736                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst        16120                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       923106                       # number of overall hits
system.l3cache.overall_hits::total            3772468                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst         1449                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       237600                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst         1447                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       236974                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst         1456                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       243371                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1455                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       245438                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            969222                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst         1449                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       237600                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst         1447                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       236974                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst         1456                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       243371                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1455                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       245438                       # number of overall misses
system.l3cache.overall_misses::total           969222                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst    148560952                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  37981517322                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst    172829990                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  37636187740                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    139273254                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  36389736695                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    155230612                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  38862757671                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 151486094236                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst    148560952                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  37981517322                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst    172829990                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  37636187740                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    139273254                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  36389736695                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    155230612                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  38862757671                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 151486094236                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst        18329                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      1167955                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst        17575                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1168233                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst        18340                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1165107                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst        17575                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1168544                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         4741690                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst        18329                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      1167955                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst        17575                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1168233                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst        18340                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1165107                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst        17575                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1168544                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        4741690                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.079055                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.203432                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.082333                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.202848                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.079389                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.208883                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.082788                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.210037                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.204404                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.079055                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.203432                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.082333                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.202848                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.079389                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.208883                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.082788                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.210037                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.204404                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 102526.536922                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 159854.870884                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 119440.214236                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 158819.903196                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 95654.707418                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 149523.717678                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 106687.705842                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 158340.426792                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 156296.590705                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 102526.536922                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 159854.870884                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 119440.214236                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 158819.903196                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 95654.707418                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 149523.717678                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 106687.705842                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 158340.426792                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 156296.590705                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         499222                       # number of writebacks
system.l3cache.writebacks::total               499222                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst         1449                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       237600                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst         1447                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       236974                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst         1456                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       243371                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1455                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       245438                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       969190                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst         1449                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       237600                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst         1447                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       236974                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst         1456                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       243371                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1455                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       245438                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       969190                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst    138910612                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  36399127962                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst    163192970                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  36057940900                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst    129576294                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  34768912475                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    145540312                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  37228140591                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 145031342116                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst    138910612                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  36399127962                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst    163192970                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  36057940900                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst    129576294                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  34768912475                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    145540312                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  37228140591                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 145031342116                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.079055                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.203432                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.082333                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.202848                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.079389                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.208883                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.082788                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.210037                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.204398                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.079055                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.203432                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.082333                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.202848                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.079389                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.208883                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.082788                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.210037                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.204398                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 95866.536922                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 153194.983005                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 112780.214236                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 152159.903196                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 88994.707418                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 142863.827140                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 100027.705842                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 151680.426792                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 149641.806164                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 95866.536922                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 153194.983005                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 112780.214236                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 152159.903196                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 88994.707418                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 142863.827140                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 100027.705842                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 151680.426792                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 149641.806164                       # average overall mshr miss latency
system.l3cache.replacements                    891480                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      3809986                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      3809986                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      3809986                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      3809986                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       919106                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       919106                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       919106                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       919106                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data           20                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            3                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total              27                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total           27                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       470246                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       470702                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       467185                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       468233                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total          1876366                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        32893                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        32507                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        34266                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        34792                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         134462                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   5795919612                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   6012282361                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   5941475373                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   6390923506                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  24140600852                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       503139                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       503209                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       501451                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       503025                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      2010828                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.065376                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.064599                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.068334                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.069166                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.066869                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 176205.259843                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 184953.467284                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 173392.732534                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 183689.454645                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 179534.744775                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        32893                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        32507                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        34266                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        34792                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       134458                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   5576858892                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   5795785741                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   5713270473                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   6159208786                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  23245123892                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.065376                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.064599                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.068334                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.069166                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.066867                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 169545.462317                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 178293.467284                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 166732.926895                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 177029.454645                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 172880.184831                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst        16880                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       460109                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst        16128                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       460557                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst        16884                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       454551                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst        16120                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       454873                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      1896102                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst         1449                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       204707                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst         1447                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       204467                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst         1456                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       209105                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1455                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       210646                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       834760                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    148560952                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  32185597710                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    172829990                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  31623905379                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    139273254                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  30448261322                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    155230612                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  32471834165                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 127345493384                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst        18329                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       664816                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst        17575                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       665024                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst        18340                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       663656                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst        17575                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       665519                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      2730862                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.079055                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.307915                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.082333                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.307458                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.079389                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.315080                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.082788                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.316514                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.305676                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 102526.536922                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 157227.636134                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 119440.214236                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 154665.082282                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 95654.707418                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 145612.306363                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 106687.705842                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 154153.575976                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 152553.420605                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1449                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       204707                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1447                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       204467                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1456                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       209105                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1455                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       210646                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       834732                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    138910612                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  30822269070                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    163192970                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  30262155159                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    129576294                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  29055642002                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    145540312                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  31068931805                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 121786218224                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.079055                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.307915                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.082333                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.307458                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.079389                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.315080                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.082788                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.316514                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.305666                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 95866.536922                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 150567.733737                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 112780.214236                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 148005.082282                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 88994.707418                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 138952.401913                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 100027.705842                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 147493.575976                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 145898.585683                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            58469.751579                       # Cycle average of tags in use
system.l3cache.tags.total_refs                8501587                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              4728964                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.797769                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         18146451976407                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 58469.751579                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.892178                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.892178                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64989                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          555                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         4105                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        38833                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        21496                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.991653                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            156261908                       # Number of tag accesses
system.l3cache.tags.data_accesses           156261908                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    499221.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      1449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    237599.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      1447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    236974.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      1456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    243370.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    245435.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003849489008                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        29969                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        29969                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1769461                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             478576                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      969190                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     499221                       # Number of write requests accepted
system.mem_ctrls.readBursts                    969190                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   499221                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.19                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        25                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                969190                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               499221                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  159801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  144081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  120338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  113550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   95340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   78723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   61639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   48723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   35582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   26989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  21134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  16516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  11776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   8897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   7021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   5844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                   1095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                    520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                    218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  15307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  17409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  19614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  21575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  23446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  25584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  27431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  29631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  31932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  34410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  36754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  37158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  13406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  10669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                   8852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                   7020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                   5750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                   4633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                   3773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                   3058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                   2550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                   2218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                   1878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   1586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   1474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   1368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   1276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   1242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                   1254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                   1202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                   1189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                   1193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                   1141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                   1115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                   1270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                   1354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                   1416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                   1547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                   1640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                   1780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                   1952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                   2118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                   2229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                   2264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                  2360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                  2407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                  2404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                  2417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                  2346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                  2313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                  2190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                  2046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                  1859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                  1736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                  1418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  1187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                   984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                   811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                   672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                   529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                   128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                    96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                    27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                    21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                    37                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        29969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.339217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    341.106458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        29957     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            8      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-58367            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29969                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.655911                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.562037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.079873                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            25248     84.25%     84.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              132      0.44%     84.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1753      5.85%     90.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              987      3.29%     93.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              550      1.84%     95.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              357      1.19%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              228      0.76%     97.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              172      0.57%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              137      0.46%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               90      0.30%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               62      0.21%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               47      0.16%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               43      0.14%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               30      0.10%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               22      0.07%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               15      0.05%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               13      0.04%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               14      0.05%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               11      0.04%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35               11      0.04%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                9      0.03%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37               12      0.04%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                3      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                3      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                2      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                3      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::51                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29969                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                62028160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             31950144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1070.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    551.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   57935300040                       # Total gap between requests
system.mem_ctrls.avgGap                      39454.42                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        92736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data     15206336                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        92608                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     15166336                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        93184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     15575680                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        93120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     15707840                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     31946304                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1600673.987643475877                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 262469661.000760674477                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 1598464.637764050858                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 261779239.163440346718                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 1608406.712221463677                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 268844740.077841758728                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 1607302.037281751167                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 271125893.828348159790                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 551410647.581853032112                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst         1449                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       237600                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst         1447                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       236974                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst         1456                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       243371                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1455                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       245438                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       499221                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     84562408                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  27474884190                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst    108916474                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  27155784360                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     74978093                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data  25628479824                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     90976258                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  28008133554                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3205073718964                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     58359.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    115635.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     75270.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    114593.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     51495.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    105306.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     62526.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    114114.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6420150.03                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        92736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data     15206400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        92608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     15166336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        93184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     15575552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        93120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     15708032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      62030016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        92736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        92608                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        93184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        93120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       372160                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     31950144                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     31950144                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst         1449                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       237600                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst         1447                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       236974                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst         1456                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       243368                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1455                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       245438                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         969219                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       499221                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        499221                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         2209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         6628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         2209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         6628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         2209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         6628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         2209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         6628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1600674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    262470766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      1598465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    261779239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst      1608407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    268842531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      1607302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    271129208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1070671940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         2209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         2209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         2209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         2209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1600674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      1598465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst      1608407                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      1607302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      6423685                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    551476928                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       551476928                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    551476928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         2209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         6628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         2209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         6628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         2209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         6628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         2209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         6628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1600674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    262470766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      1598465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    261779239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst      1608407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    268842531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      1607302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    271129208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1622148868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               969185                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              499161                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        30759                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        30422                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        30775                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        30876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        31065                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        30938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        30801                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        30624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        30295                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        30801                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        29748                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        29588                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        30112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        30237                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        29724                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        29699                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        29825                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        30016                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        29715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        29781                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        29840                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        29994                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        29774                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        29780                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        31041                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        30564                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        30410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        30521                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        30201                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        30194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        30639                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        30426                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        15459                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        15457                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        16092                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        16233                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        15858                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        15781                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        16397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        16314                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        16225                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        16196                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        15632                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        15537                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        15472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        15463                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        15461                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        15633                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        15223                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        15134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        15194                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        15125                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        14978                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        15130                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        15033                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        15050                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        15762                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        15653                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        15477                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        15488                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        15628                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        15766                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        15800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        15510                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             91673731141                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3229324420                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       108626715161                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                94588.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          112080.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              709874                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             183705                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.24                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           36.80                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       574752                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   163.499582                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   108.051233                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   203.377353                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       356120     61.96%     61.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       110729     19.27%     81.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        42691      7.43%     88.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        22076      3.84%     92.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10687      1.86%     94.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        10355      1.80%     96.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4783      0.83%     96.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         5493      0.96%     97.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        11818      2.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       574752                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              62027840                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           31946304                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1070.634381                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              551.410648                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.45                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1792555730.783994                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2383117667.481598                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   4076699147.808032                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  1876094621.856002                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 20654595043.922890                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 31002921548.928909                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 13998849707.407642                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  75784833468.188171                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1308.087599                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  21074920000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5218150000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  31642514755                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             834754                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       499221                       # Transaction distribution
system.membus.trans_dist::CleanEvict           392258                       # Transaction distribution
system.membus.trans_dist::ReadExReq            134462                       # Transaction distribution
system.membus.trans_dist::ReadExResp           134460                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         834760                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2829915                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2829915                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2829915                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     93979840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     93979840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                93979840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            969222                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  969222    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              969222                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          1284583067                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1766618680                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       38185559                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     30615189                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       554968                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     18154961                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       18128010                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.851550                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        1968491                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           44                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2007883                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      1981063                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        26820                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted         1538                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     38877346                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       554221                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    168263215                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.711367                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.414174                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     86608584     51.47%     51.47% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     13879731      8.25%     59.72% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      3424490      2.04%     61.76% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      7180463      4.27%     66.02% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      5747823      3.42%     69.44% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3965747      2.36%     71.80% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2806188      1.67%     73.46% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      2905494      1.73%     75.19% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     41744695     24.81%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    168263215                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249876715                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     456223273                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           95465180                       # Number of memory references committed
system.switch_cpus0.commit.loads             69295861                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          33068454                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         252962887                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          282310033                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      1781691                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       157010      0.03%      0.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    206205886     45.20%     45.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        10854      0.00%     45.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     45.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     65069166     14.26%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      8954656      1.96%     61.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     23220005      5.09%     67.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt     17698310      3.88%     71.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      5533646      1.21%     73.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     26610445      5.83%     78.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     15185565      3.33%     82.40% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      6521289      1.43%     83.83% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     54110296     11.86%     95.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     19648030      4.31%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    456223273                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     41744695                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         8330072                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     92044034                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         60003398                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     12366742                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        724354                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     17523624                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred         3984                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     511680027                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts        20330                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           77841700                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           30588770                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                24115                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                11389                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      1224455                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             284793026                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           38185559                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     22077564                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            171490418                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        1456538                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.tlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.miscStallCycles         3231                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles        22232                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         36805358                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        10384                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    173468606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.024460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.487944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        87369388     50.37%     50.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         5305021      3.06%     53.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         4938573      2.85%     56.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         8470874      4.88%     61.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         4967654      2.86%     64.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         6443906      3.71%     67.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         5159065      2.97%     70.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         5503438      3.17%     73.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        45310687     26.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    173468606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.219482                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.636923                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           36808885                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                 3598                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            5323415                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        7735679                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         1647                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        10870                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       6543371                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads      1005222                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache          8632                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  57935595078                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        724354                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        13183248                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       39557651                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         67095115                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     52908232                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     506599111                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      1520257                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      12028784                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      14266243                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      23820589                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    535712405                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1163471356                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       434725052                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        323025652                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    486122926                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        49589433                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         55767382                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               619529987                       # The number of ROB reads
system.switch_cpus0.rob.writes              995410612                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249876715                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          456223273                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       38185180                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     30615948                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       555030                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     18153735                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       18126750                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.851353                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        1968551                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect           44                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2007090                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      1981694                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        25396                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         1591                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     38900299                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       554705                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    168214746                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.711902                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.414223                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     86566572     51.46%     51.46% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     13877326      8.25%     59.71% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      3422059      2.03%     61.75% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      7182087      4.27%     66.02% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      5749115      3.42%     69.43% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      3966678      2.36%     71.79% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2807594      1.67%     73.46% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      2907759      1.73%     75.19% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     41735556     24.81%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    168214746                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249855163                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     456181880                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           95451597                       # Number of memory references committed
system.switch_cpus1.commit.loads             69289316                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          33066056                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         252936566                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          282281564                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      1781690                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       157009      0.03%      0.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    206190975     45.20%     45.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        10840      0.00%     45.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     45.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd     65056282     14.26%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      8954656      1.96%     61.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     23220005      5.09%     67.79% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     17698310      3.88%     71.81% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      5533646      1.21%     73.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     26610445      5.83%     78.86% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     15185461      3.33%     82.40% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      6521247      1.43%     83.83% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     54103855     11.86%     95.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     19641034      4.31%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    456181880                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     41735556                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         8308324                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     92014207                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         60021093                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     12355393                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        724753                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     17522215                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred         3916                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     511672841                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts        19894                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           77839745                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           30582926                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                24145                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                11391                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1200663                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             284791242                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           38185180                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     22076995                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            171467538                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        1457214                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.tlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.miscStallCycles         3597                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles        23370                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         36807705                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes         9899                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    173423776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.025287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.488057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        87324658     50.35%     50.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         5303763      3.06%     53.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         4935605      2.85%     56.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         8472508      4.89%     61.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         4970745      2.87%     64.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         6444031      3.72%     67.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         5157646      2.97%     70.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         5503347      3.17%     73.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        45311473     26.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    173423776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.219479                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.636913                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           36811585                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                 3951                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            5323791                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        7742572                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         1569                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        10863                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       6548574                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads      1005344                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache          8547                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  57935595078                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        724753                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        13158804                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       39399713                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         67105676                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     53034824                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     506589435                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      1525325                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      12004126                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      14169073                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      24063657                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    535705687                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1163491312                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       434742817                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        323026962                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    486080291                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        49625396                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         55706559                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               619472217                       # The number of ROB reads
system.switch_cpus1.rob.writes              995377378                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249855163                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          456181880                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       38193133                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     30623001                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       555186                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     18163942                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       18137078                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.852103                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        1968430                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           40                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2007940                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      1980850                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        27090                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted         1541                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     38859859                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       553911                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    168291707                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.711700                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.414116                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     86608718     51.46%     51.46% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     13880228      8.25%     59.71% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      3430450      2.04%     61.75% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      7185405      4.27%     66.02% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      5752569      3.42%     69.44% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      3967514      2.36%     71.79% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2806740      1.67%     73.46% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2909752      1.73%     75.19% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     41750331     24.81%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    168291707                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249954129                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     456356541                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           95508701                       # Number of memory references committed
system.switch_cpus2.commit.loads             69312756                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          33077597                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         253039699                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          282409574                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      1781692                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       157080      0.03%      0.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    206262054     45.20%     45.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        10875      0.00%     45.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     45.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     65102654     14.27%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      8954656      1.96%     61.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     23220005      5.09%     67.79% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     17698310      3.88%     71.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      5533646      1.21%     73.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     26610445      5.83%     78.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     15185716      3.33%     82.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      6521335      1.43%     83.83% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     54127040     11.86%     95.69% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     19674610      4.31%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    456356541                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     41750331                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         8344952                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     92030207                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         60032626                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     12362852                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        723867                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     17532570                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred         3953                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     511795727                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts        20437                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           77856218                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           30614471                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                24521                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                11397                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      1229754                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             284855707                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           38193133                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     22086358                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            171515192                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        1455504                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles         2663                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles        19149                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         36814429                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes        10513                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    173494510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     3.024637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.487899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        87373083     50.36%     50.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         5307931      3.06%     53.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         4943484      2.85%     56.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         8470740      4.88%     61.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         4968802      2.86%     64.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         6443967      3.71%     67.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         5164691      2.98%     70.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         5506926      3.17%     73.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        45314886     26.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    173494510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.219525                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.637283                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           36817385                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                 3027                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            5320226                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        7732601                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         1608                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        10637                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       6542422                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads      1004791                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache          8839                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  57935595078                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        723867                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        13198069                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       39554615                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         67120333                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     52897620                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     506715417                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      1537280                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      12346756                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      14090909                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      23984245                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    535837529                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1163719481                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       434853255                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        323047208                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    486267934                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps        49569563                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         55791460                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               619668624                       # The number of ROB reads
system.switch_cpus2.rob.writes              995639587                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249954129                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          456356541                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       38201940                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     30633108                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       555435                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     18171862                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       18144850                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.851353                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        1968531                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           44                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2006904                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      1981713                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        25191                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted         1547                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     38896238                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       554286                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    168268630                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.712559                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.414225                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     86567973     51.45%     51.45% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     13881092      8.25%     59.70% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      3433195      2.04%     61.74% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      7187038      4.27%     66.01% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      5757236      3.42%     69.43% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      3971684      2.36%     71.79% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2805531      1.67%     73.46% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      2909596      1.73%     75.19% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     41755285     24.81%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    168268630                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     456438598                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           95535532                       # Number of memory references committed
system.switch_cpus3.commit.loads             69324056                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          33082923                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         253088912                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          282469051                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      1781692                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       157149      0.03%      0.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    206294742     45.20%     45.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult        10887      0.00%     45.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     45.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     65125111     14.27%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      8954656      1.96%     61.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     23220005      5.09%     67.79% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     17698310      3.88%     71.81% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      5533646      1.21%     73.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     26610445      5.83%     78.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     15185787      3.33%     82.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      6521339      1.43%     83.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     54138269     11.86%     95.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     19690137      4.31%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    456438598                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     41755285                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         8327463                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     92010909                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         60055300                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     12359078                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        724268                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     17539671                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred         3943                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     511929942                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts        20343                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           77873877                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           30631744                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                24757                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                11401                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      1207585                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             284938851                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           38201940                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     22095094                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            171520011                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        1456290                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.tlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.miscStallCycles         2786                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles        18496                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         36824698                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes         9946                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    173477024                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.025840                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.488072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        87332409     50.34%     50.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         5305166      3.06%     53.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4948375      2.85%     56.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         8468274      4.88%     61.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         4975777      2.87%     64.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         6441264      3.71%     67.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         5170017      2.98%     70.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         5508456      3.18%     73.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        45327286     26.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    173477024                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.219576                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.637761                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           36827769                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                 3141                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204249972222                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            5321196                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        7741425                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         1597                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        10712                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       6548565                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads      1005171                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache          8919                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  57935595078                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        724268                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        13181518                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       38955843                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         67139269                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     53476120                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     506845038                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      1535486                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      12120399                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      14039350                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      24628564                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    535979826                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1164024153                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       435021450                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        323073606                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    486355473                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        49624219                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         55801587                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               619759029                       # The number of ROB reads
system.switch_cpus3.rob.writes              995882235                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          456438598                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
