{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1489795639188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489795639193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 18 00:07:19 2017 " "Processing started: Sat Mar 18 00:07:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489795639193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489795639193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALUDemo -c ALUDemo " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALUDemo -c ALUDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489795639193 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1489795639591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jcoel/desktop/lsd2/aula2/parte3/bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jcoel/desktop/lsd2/aula2/parte3/bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "../../Aula2/Parte3/Bin7SegDecoder.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula2/Parte3/Bin7SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489795652744 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "../../Aula2/Parte3/Bin7SegDecoder.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula2/Parte3/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489795652744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489795652744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU4-Behavioral " "Found design unit 1: ALU4-Behavioral" {  } { { "ALU4.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula5/Parte5/ALU4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489795652746 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU4 " "Found entity 1: ALU4" {  } { { "ALU4.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula5/Parte5/ALU4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489795652746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489795652746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludemo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aludemo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDemo " "Found entity 1: ALUDemo" {  } { { "ALUDemo.bdf" "" { Schematic "C:/Users/jcoel/Desktop/LSD2/Aula5/Parte5/ALUDemo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489795652748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489795652748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alun.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alun.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUN-Behavioral " "Found design unit 1: ALUN-Behavioral" {  } { { "ALUN.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula5/Parte5/ALUN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489795652749 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUN " "Found entity 1: ALUN" {  } { { "ALUN.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula5/Parte5/ALUN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489795652749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489795652749 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALUDemo " "Elaborating entity \"ALUDemo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1489795652793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUN ALUN:inst " "Elaborating entity \"ALUN\" for hierarchy \"ALUN:inst\"" {  } { { "ALUDemo.bdf" "inst" { Schematic "C:/Users/jcoel/Desktop/LSD2/Aula5/Parte5/ALUDemo.bdf" { { 224 512 680 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489795652794 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"000\" 3 4 ALUN.vhd(25) " "VHDL Expression error at ALUN.vhd(25): expression \"\"000\"\" has 3 elements ; expected 4 elements." {  } { { "ALUN.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula5/Parte5/ALUN.vhd" 25 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1489795652796 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"001\" 3 4 ALUN.vhd(26) " "VHDL Expression error at ALUN.vhd(26): expression \"\"001\"\" has 3 elements ; expected 4 elements." {  } { { "ALUN.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula5/Parte5/ALUN.vhd" 26 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1489795652796 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"010\" 3 4 ALUN.vhd(27) " "VHDL Expression error at ALUN.vhd(27): expression \"\"010\"\" has 3 elements ; expected 4 elements." {  } { { "ALUN.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula5/Parte5/ALUN.vhd" 27 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1489795652796 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"011\" 3 4 ALUN.vhd(28) " "VHDL Expression error at ALUN.vhd(28): expression \"\"011\"\" has 3 elements ; expected 4 elements." {  } { { "ALUN.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula5/Parte5/ALUN.vhd" 28 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1489795652796 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"100\" 3 4 ALUN.vhd(29) " "VHDL Expression error at ALUN.vhd(29): expression \"\"100\"\" has 3 elements ; expected 4 elements." {  } { { "ALUN.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula5/Parte5/ALUN.vhd" 29 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1489795652796 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"101\" 3 4 ALUN.vhd(30) " "VHDL Expression error at ALUN.vhd(30): expression \"\"101\"\" has 3 elements ; expected 4 elements." {  } { { "ALUN.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula5/Parte5/ALUN.vhd" 30 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1489795652796 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"110\" 3 4 ALUN.vhd(31) " "VHDL Expression error at ALUN.vhd(31): expression \"\"110\"\" has 3 elements ; expected 4 elements." {  } { { "ALUN.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula5/Parte5/ALUN.vhd" 31 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1489795652796 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"111\" 3 4 ALUN.vhd(32) " "VHDL Expression error at ALUN.vhd(32): expression \"\"111\"\" has 3 elements ; expected 4 elements." {  } { { "ALUN.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula5/Parte5/ALUN.vhd" 32 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1489795652796 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ALUN:inst " "Can't elaborate user hierarchy \"ALUN:inst\"" {  } { { "ALUDemo.bdf" "inst" { Schematic "C:/Users/jcoel/Desktop/LSD2/Aula5/Parte5/ALUDemo.bdf" { { 224 512 680 336 "inst" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489795652796 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "846 " "Peak virtual memory: 846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489795652973 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 18 00:07:32 2017 " "Processing ended: Sat Mar 18 00:07:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489795652973 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489795652973 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489795652973 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1489795652973 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 1  " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1489795653592 ""}
