// Seed: 2363157717
module module_0 (
    input tri0 id_0,
    input wire id_1,
    output wor id_2,
    input tri id_3,
    output supply0 id_4,
    input wire id_5,
    output wire id_6,
    input tri id_7,
    input supply1 id_8,
    output supply1 id_9,
    output supply0 id_10,
    output tri1 id_11,
    input tri0 id_12,
    input tri0 id_13,
    input supply0 id_14,
    input tri id_15,
    input supply0 module_0,
    input tri id_17,
    input tri1 id_18
);
  wire id_20;
  assign module_1.id_12 = 0;
endmodule
module module_1 #(
    parameter id_27 = 32'd33,
    parameter id_6  = 32'd58
) (
    output tri1 id_0,
    input wor id_1,
    output wor id_2,
    output tri id_3,
    input wand id_4,
    output wor id_5,
    input supply1 _id_6,
    input wor id_7,
    input tri0 id_8,
    input wire id_9,
    input wor id_10,
    input tri id_11,
    input wand id_12,
    input tri id_13,
    input tri0 id_14,
    input supply1 id_15,
    input supply1 id_16,
    input wor id_17,
    output tri id_18,
    output uwire id_19,
    input supply0 id_20,
    output tri1 id_21,
    output tri0 id_22,
    output tri1 id_23,
    input wire id_24,
    output tri0 id_25,
    output supply0 id_26,
    input wor _id_27
);
  assign id_23 = id_11;
  parameter id_29 = 1'h0 * 1 - 1;
  wire [id_6 : id_27] id_30;
  module_0 modCall_1 (
      id_8,
      id_20,
      id_25,
      id_1,
      id_5,
      id_13,
      id_3,
      id_20,
      id_4,
      id_26,
      id_3,
      id_23,
      id_8,
      id_9,
      id_9,
      id_17,
      id_7,
      id_1,
      id_4
  );
endmodule
