# Project F: Exploring FPGAs

This repository contains the SystemVerilog designs to accompany the Project F [Exploring FPGAs](https://projectf.io/tags/explore/) series.

* **Hello Arty**: [SystemVerilog Designs](hello-arty) - [Post 1](https://projectf.io/posts/hello-arty-1/) - [Post 2](https://projectf.io/posts/hello-arty-2/)

All the designs are open source under the permissive MIT licence, but the posts themselves are subject to normal copyright restrictions.
