part=xczu7ev-fbvb900-3-e

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
csim.code_analyzer=1
syn.top=NN
tb.file=/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/testbench.cpp
syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp
syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h
syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp
syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h
syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp
syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h
syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp
syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.h
syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp
syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.h
syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.cpp
syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h
syn.file=/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp
syn.file=/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h
syn.file=/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp
syn.file=/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h
syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.cpp
syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.h
syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad3/src/pad3.cpp
syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad3/src/pad3.h
syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad4/src/pad4.cpp
syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad4/src/pad4.h
syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp
syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.h
syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp
syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.h
syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp
syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.h
syn.file=Wrap_up.cpp
syn.file=NN.h