INFO: [VRFC 10-2263] Analyzing Verilog file "E:/STM32SSC/FPGA/Code/4_Full_Adder_Demo/4_Full_Adder_Demo.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/STM32SSC/FPGA/Code/4_Full_Adder_Demo/4_Full_Adder_Demo.srcs/sim_1/new/full_adder_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder
