/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 328 240)
	(text "AllPassEchoBlock" (rect 5 0 106 15)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 207 26 220)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "VALIDL" (rect 0 0 42 15)(font "Intel Clear" (font_size 8)))
		(text "VALIDL" (rect 21 27 63 42)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "VALIDR" (rect 0 0 43 15)(font "Intel Clear" (font_size 8)))
		(text "VALIDR" (rect 21 43 64 58)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "CLK_IN" (rect 0 0 41 15)(font "Intel Clear" (font_size 8)))
		(text "CLK_IN" (rect 21 59 62 74)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "ENABLESIMPLE" (rect 0 0 89 15)(font "Intel Clear" (font_size 8)))
		(text "ENABLESIMPLE" (rect 21 75 110 90)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "DATA_IN_1[15..0]" (rect 0 0 101 15)(font "Intel Clear" (font_size 8)))
		(text "DATA_IN_1[15..0]" (rect 21 91 122 106)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "DATA_IN_2[15..0]" (rect 0 0 101 15)(font "Intel Clear" (font_size 8)))
		(text "DATA_IN_2[15..0]" (rect 21 107 122 122)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "RESETSIMP" (rect 0 0 67 15)(font "Intel Clear" (font_size 8)))
		(text "RESETSIMP" (rect 21 123 88 138)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 144)
		(input)
		(text "GAINCOMPLEX[15..0]" (rect 0 0 123 15)(font "Intel Clear" (font_size 8)))
		(text "GAINCOMPLEX[15..0]" (rect 21 139 144 154)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 0 160)
		(input)
		(text "GAINCOMPLEX_SECOND[15..0]" (rect 0 0 179 15)(font "Intel Clear" (font_size 8)))
		(text "GAINCOMPLEX_SECOND[15..0]" (rect 21 155 200 170)(font "Intel Clear" (font_size 8)))
		(line (pt 0 160)(pt 16 160)(line_width 3))
	)
	(port
		(pt 0 176)
		(input)
		(text "size_input[11..0]" (rect 0 0 94 15)(font "Intel Clear" (font_size 8)))
		(text "size_input[11..0]" (rect 21 171 115 186)(font "Intel Clear" (font_size 8)))
		(line (pt 0 176)(pt 16 176)(line_width 3))
	)
	(port
		(pt 312 32)
		(output)
		(text "Output[16..0]" (rect 0 0 77 15)(font "Intel Clear" (font_size 8)))
		(text "Output[16..0]" (rect 214 27 291 42)(font "Intel Clear" (font_size 8)))
		(line (pt 312 32)(pt 296 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 296 208))
	)
)
