/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (C) 2021 - 2023, Shanghai Yunsilicon Technology Co., Ltd.
 * All rights reserved.
 */

#ifndef _MMC_CSR_DEFINES_H_
#define _MMC_CSR_DEFINES_H_

#define MMC_SOFT_RESET_REG_ADDR   0xa4000000
#define MMC_SOFT_RESET_REG_WIDTH  32
#define MMC_SOFT_RESET_REG_LENGTH 32
#define MMC_SOFT_RESET_REG_SOFT_RESET_MASK  0x1
#define MMC_SOFT_RESET_REG_SOFT_RESET_SHIFT 0
#define MMC_SOFT_RESET_REG_SOFT_RESET_WIDTH 1
#define MMC_SOFT_RESET_REG_SOFT_RESET_MAX_VAL 0x1
#define MMC_SOFT_RESET_REG_SOFT_RESET_MIN_VAL 0x0

#define MMC_SCRATCH_PAD_REG_ADDR   0xa400000c
#define MMC_SCRATCH_PAD_REG_WIDTH  32
#define MMC_SCRATCH_PAD_REG_LENGTH 32
#define MMC_SCRATCH_PAD_REG_SCRATCH_PAD_MASK  0xffffffff
#define MMC_SCRATCH_PAD_REG_SCRATCH_PAD_SHIFT 0
#define MMC_SCRATCH_PAD_REG_SCRATCH_PAD_WIDTH 32
#define MMC_SCRATCH_PAD_REG_SCRATCH_PAD_MAX_VAL 0xffffffff
#define MMC_SCRATCH_PAD_REG_SCRATCH_PAD_MIN_VAL 0x0

#define MMC_MET2MMC_IN_FIFO_STATUS_REG_ADDR   0xa4000010
#define MMC_MET2MMC_IN_FIFO_STATUS_REG_WIDTH  32
#define MMC_MET2MMC_IN_FIFO_STATUS_REG_LENGTH 32
#define MMC_MET2MMC_IN_FIFO_STATUS_REG_MET2MMC_IN_FIFO_EMPTY_MASK  0x1
#define MMC_MET2MMC_IN_FIFO_STATUS_REG_MET2MMC_IN_FIFO_EMPTY_SHIFT 0
#define MMC_MET2MMC_IN_FIFO_STATUS_REG_MET2MMC_IN_FIFO_EMPTY_WIDTH 1
#define MMC_MET2MMC_IN_FIFO_STATUS_REG_MET2MMC_IN_FIFO_USED_CNT_MASK  0x7e
#define MMC_MET2MMC_IN_FIFO_STATUS_REG_MET2MMC_IN_FIFO_USED_CNT_SHIFT 1
#define MMC_MET2MMC_IN_FIFO_STATUS_REG_MET2MMC_IN_FIFO_USED_CNT_WIDTH 6

#define MMC_MER2MMC_IN_FIFO_STATUS_REG_ADDR   0xa4000014
#define MMC_MER2MMC_IN_FIFO_STATUS_REG_WIDTH  32
#define MMC_MER2MMC_IN_FIFO_STATUS_REG_LENGTH 32
#define MMC_MER2MMC_IN_FIFO_STATUS_REG_MER2MMC_IN_FIFO_EMPTY_MASK  0x1
#define MMC_MER2MMC_IN_FIFO_STATUS_REG_MER2MMC_IN_FIFO_EMPTY_SHIFT 0
#define MMC_MER2MMC_IN_FIFO_STATUS_REG_MER2MMC_IN_FIFO_EMPTY_WIDTH 1
#define MMC_MER2MMC_IN_FIFO_STATUS_REG_MER2MMC_IN_FIFO_USED_CNT_MASK  0x7e
#define MMC_MER2MMC_IN_FIFO_STATUS_REG_MER2MMC_IN_FIFO_USED_CNT_SHIFT 1
#define MMC_MER2MMC_IN_FIFO_STATUS_REG_MER2MMC_IN_FIFO_USED_CNT_WIDTH 6

#define MMC_FIFO_FATAL_ERR_INT_REG_ADDR   0xa400003c
#define MMC_FIFO_FATAL_ERR_INT_REG_WIDTH  32
#define MMC_FIFO_FATAL_ERR_INT_REG_LENGTH 32
#define MMC_FIFO_FATAL_ERR_INT_REG_MET2MMC_IN_FIFO_OVFL_MASK  0x1
#define MMC_FIFO_FATAL_ERR_INT_REG_MET2MMC_IN_FIFO_OVFL_SHIFT 0
#define MMC_FIFO_FATAL_ERR_INT_REG_MET2MMC_IN_FIFO_OVFL_WIDTH 1
#define MMC_FIFO_FATAL_ERR_INT_REG_MET2MMC_IN_FIFO_UNFL_MASK  0x2
#define MMC_FIFO_FATAL_ERR_INT_REG_MET2MMC_IN_FIFO_UNFL_SHIFT 1
#define MMC_FIFO_FATAL_ERR_INT_REG_MET2MMC_IN_FIFO_UNFL_WIDTH 1
#define MMC_FIFO_FATAL_ERR_INT_REG_MER2MMC_IN_FIFO_OVFL_MASK  0x4
#define MMC_FIFO_FATAL_ERR_INT_REG_MER2MMC_IN_FIFO_OVFL_SHIFT 2
#define MMC_FIFO_FATAL_ERR_INT_REG_MER2MMC_IN_FIFO_OVFL_WIDTH 1
#define MMC_FIFO_FATAL_ERR_INT_REG_MER2MMC_IN_FIFO_UNFL_MASK  0x8
#define MMC_FIFO_FATAL_ERR_INT_REG_MER2MMC_IN_FIFO_UNFL_SHIFT 3
#define MMC_FIFO_FATAL_ERR_INT_REG_MER2MMC_IN_FIFO_UNFL_WIDTH 1
#define MMC_FIFO_FATAL_ERR_INT_REG_MPT2MTT_IN_FIFO_OVFL_MASK  0x10
#define MMC_FIFO_FATAL_ERR_INT_REG_MPT2MTT_IN_FIFO_OVFL_SHIFT 4
#define MMC_FIFO_FATAL_ERR_INT_REG_MPT2MTT_IN_FIFO_OVFL_WIDTH 1
#define MMC_FIFO_FATAL_ERR_INT_REG_MPT2MTT_IN_FIFO_UNFL_MASK  0x20
#define MMC_FIFO_FATAL_ERR_INT_REG_MPT2MTT_IN_FIFO_UNFL_SHIFT 5
#define MMC_FIFO_FATAL_ERR_INT_REG_MPT2MTT_IN_FIFO_UNFL_WIDTH 1

#define MMC_MET2MMC_IN_FIFO_CFG_REG_ADDR   0xa4000050
#define MMC_MET2MMC_IN_FIFO_CFG_REG_WIDTH  32
#define MMC_MET2MMC_IN_FIFO_CFG_REG_LENGTH 32
#define MMC_MET2MMC_IN_FIFO_CFG_REG_MET2MMC_IN_FIFO_AFUL_TH_MASK  0x3f
#define MMC_MET2MMC_IN_FIFO_CFG_REG_MET2MMC_IN_FIFO_AFUL_TH_SHIFT 0
#define MMC_MET2MMC_IN_FIFO_CFG_REG_MET2MMC_IN_FIFO_AFUL_TH_WIDTH 6
#define MMC_MET2MMC_IN_FIFO_CFG_REG_MET2MMC_IN_FIFO_AFUL_TH_MAX_VAL 0x3f
#define MMC_MET2MMC_IN_FIFO_CFG_REG_MET2MMC_IN_FIFO_AFUL_TH_MIN_VAL 0x0
#define MMC_MET2MMC_IN_FIFO_CFG_REG_MET2MMC_IN_FIFO_AMTY_TH_MASK  0xfc0
#define MMC_MET2MMC_IN_FIFO_CFG_REG_MET2MMC_IN_FIFO_AMTY_TH_SHIFT 6
#define MMC_MET2MMC_IN_FIFO_CFG_REG_MET2MMC_IN_FIFO_AMTY_TH_WIDTH 6
#define MMC_MET2MMC_IN_FIFO_CFG_REG_MET2MMC_IN_FIFO_AMTY_TH_MAX_VAL 0x3f
#define MMC_MET2MMC_IN_FIFO_CFG_REG_MET2MMC_IN_FIFO_AMTY_TH_MIN_VAL 0x0

#define MMC_MER2MMC_IN_FIFO_CFG_REG_ADDR   0xa4000054
#define MMC_MER2MMC_IN_FIFO_CFG_REG_WIDTH  32
#define MMC_MER2MMC_IN_FIFO_CFG_REG_LENGTH 32
#define MMC_MER2MMC_IN_FIFO_CFG_REG_MER2MMC_IN_FIFO_AFUL_TH_MASK  0x3f
#define MMC_MER2MMC_IN_FIFO_CFG_REG_MER2MMC_IN_FIFO_AFUL_TH_SHIFT 0
#define MMC_MER2MMC_IN_FIFO_CFG_REG_MER2MMC_IN_FIFO_AFUL_TH_WIDTH 6
#define MMC_MER2MMC_IN_FIFO_CFG_REG_MER2MMC_IN_FIFO_AFUL_TH_MAX_VAL 0x3f
#define MMC_MER2MMC_IN_FIFO_CFG_REG_MER2MMC_IN_FIFO_AFUL_TH_MIN_VAL 0x0
#define MMC_MER2MMC_IN_FIFO_CFG_REG_MER2MMC_IN_FIFO_AMTY_TH_MASK  0xfc0
#define MMC_MER2MMC_IN_FIFO_CFG_REG_MER2MMC_IN_FIFO_AMTY_TH_SHIFT 6
#define MMC_MER2MMC_IN_FIFO_CFG_REG_MER2MMC_IN_FIFO_AMTY_TH_WIDTH 6
#define MMC_MER2MMC_IN_FIFO_CFG_REG_MER2MMC_IN_FIFO_AMTY_TH_MAX_VAL 0x3f
#define MMC_MER2MMC_IN_FIFO_CFG_REG_MER2MMC_IN_FIFO_AMTY_TH_MIN_VAL 0x0

#define MMC_MET2MMC_RD_CNT_REG_ADDR   0xa4000060
#define MMC_MET2MMC_RD_CNT_REG_WIDTH  32
#define MMC_MET2MMC_RD_CNT_REG_LENGTH 32
#define MMC_MET2MMC_RD_CNT_REG_MET2MMC_RD_CNT_MASK  0xffff
#define MMC_MET2MMC_RD_CNT_REG_MET2MMC_RD_CNT_SHIFT 0
#define MMC_MET2MMC_RD_CNT_REG_MET2MMC_RD_CNT_WIDTH 16

#define MMC_MER2MMC_RD_CNT_REG_ADDR   0xa4000064
#define MMC_MER2MMC_RD_CNT_REG_WIDTH  32
#define MMC_MER2MMC_RD_CNT_REG_LENGTH 32
#define MMC_MER2MMC_RD_CNT_REG_MER2MMC_RD_CNT_MASK  0xffff
#define MMC_MER2MMC_RD_CNT_REG_MER2MMC_RD_CNT_SHIFT 0
#define MMC_MER2MMC_RD_CNT_REG_MER2MMC_RD_CNT_WIDTH 16

#define MMC_MET_KEY_MATCH_FAIL_CNT_REG_ADDR   0xa4000068
#define MMC_MET_KEY_MATCH_FAIL_CNT_REG_WIDTH  32
#define MMC_MET_KEY_MATCH_FAIL_CNT_REG_LENGTH 32
#define MMC_MET_KEY_MATCH_FAIL_CNT_REG_MET_KEY_MACTH_FAIL_CNT_MASK  0xffff
#define MMC_MET_KEY_MATCH_FAIL_CNT_REG_MET_KEY_MACTH_FAIL_CNT_SHIFT 0
#define MMC_MET_KEY_MATCH_FAIL_CNT_REG_MET_KEY_MACTH_FAIL_CNT_WIDTH 16

#define MMC_MER_KEY_MATCH_FAIL_CNT_REG_ADDR   0xa400006c
#define MMC_MER_KEY_MATCH_FAIL_CNT_REG_WIDTH  32
#define MMC_MER_KEY_MATCH_FAIL_CNT_REG_LENGTH 32
#define MMC_MER_KEY_MATCH_FAIL_CNT_REG_MER_KEY_MACTH_FAIL_CNT_MASK  0xffff
#define MMC_MER_KEY_MATCH_FAIL_CNT_REG_MER_KEY_MACTH_FAIL_CNT_SHIFT 0
#define MMC_MER_KEY_MATCH_FAIL_CNT_REG_MER_KEY_MACTH_FAIL_CNT_WIDTH 16

#define MMC_MET_PD_MATCH_FAIL_CNT_REG_ADDR   0xa4000070
#define MMC_MET_PD_MATCH_FAIL_CNT_REG_WIDTH  32
#define MMC_MET_PD_MATCH_FAIL_CNT_REG_LENGTH 32
#define MMC_MET_PD_MATCH_FAIL_CNT_REG_MET_PD_MACTH_FAIL_CNT_MASK  0xffff
#define MMC_MET_PD_MATCH_FAIL_CNT_REG_MET_PD_MACTH_FAIL_CNT_SHIFT 0
#define MMC_MET_PD_MATCH_FAIL_CNT_REG_MET_PD_MACTH_FAIL_CNT_WIDTH 16

#define MMC_MER_PD_MATCH_FAIL_CNT_REG_ADDR   0xa4000074
#define MMC_MER_PD_MATCH_FAIL_CNT_REG_WIDTH  32
#define MMC_MER_PD_MATCH_FAIL_CNT_REG_LENGTH 32
#define MMC_MER_PD_MATCH_FAIL_CNT_REG_MER_PD_MACTH_FAIL_CNT_MASK  0xffff
#define MMC_MER_PD_MATCH_FAIL_CNT_REG_MER_PD_MACTH_FAIL_CNT_SHIFT 0
#define MMC_MER_PD_MATCH_FAIL_CNT_REG_MER_PD_MACTH_FAIL_CNT_WIDTH 16

#define MMC_MET_ACC_MATCH_FAIL_CNT_REG_ADDR   0xa4000078
#define MMC_MET_ACC_MATCH_FAIL_CNT_REG_WIDTH  32
#define MMC_MET_ACC_MATCH_FAIL_CNT_REG_LENGTH 32
#define MMC_MET_ACC_MATCH_FAIL_CNT_REG_MET_ACC_MACTH_FAIL_CNT_MASK  0xffff
#define MMC_MET_ACC_MATCH_FAIL_CNT_REG_MET_ACC_MACTH_FAIL_CNT_SHIFT 0
#define MMC_MET_ACC_MATCH_FAIL_CNT_REG_MET_ACC_MACTH_FAIL_CNT_WIDTH 16

#define MMC_MER_ACC_MATCH_FAIL_CNT_REG_ADDR   0xa400007c
#define MMC_MER_ACC_MATCH_FAIL_CNT_REG_WIDTH  32
#define MMC_MER_ACC_MATCH_FAIL_CNT_REG_LENGTH 32
#define MMC_MER_ACC_MATCH_FAIL_CNT_REG_MER_ACC_MACTH_FAIL_CNT_MASK  0xffff
#define MMC_MER_ACC_MATCH_FAIL_CNT_REG_MER_ACC_MACTH_FAIL_CNT_SHIFT 0
#define MMC_MER_ACC_MATCH_FAIL_CNT_REG_MER_ACC_MACTH_FAIL_CNT_WIDTH 16

#define MMC_MET_BOUNDARY_MATCH_FAIL_CNT_REG_ADDR   0xa4000080
#define MMC_MET_BOUNDARY_MATCH_FAIL_CNT_REG_WIDTH  32
#define MMC_MET_BOUNDARY_MATCH_FAIL_CNT_REG_LENGTH 32
#define MMC_MET_BOUNDARY_MATCH_FAIL_CNT_REG_MET_BOUNDARY_MACTH_FAIL_CNT_MASK  0xffff
#define MMC_MET_BOUNDARY_MATCH_FAIL_CNT_REG_MET_BOUNDARY_MACTH_FAIL_CNT_SHIFT 0
#define MMC_MET_BOUNDARY_MATCH_FAIL_CNT_REG_MET_BOUNDARY_MACTH_FAIL_CNT_WIDTH 16

#define MMC_MER_BOUNDARY_MATCH_FAIL_CNT_REG_ADDR   0xa4000084
#define MMC_MER_BOUNDARY_MATCH_FAIL_CNT_REG_WIDTH  32
#define MMC_MER_BOUNDARY_MATCH_FAIL_CNT_REG_LENGTH 32
#define MMC_MER_BOUNDARY_MATCH_FAIL_CNT_REG_MER_BOUNDARY_MACTH_FAIL_CNT_MASK  0xffff
#define MMC_MER_BOUNDARY_MATCH_FAIL_CNT_REG_MER_BOUNDARY_MACTH_FAIL_CNT_SHIFT 0
#define MMC_MER_BOUNDARY_MATCH_FAIL_CNT_REG_MER_BOUNDARY_MACTH_FAIL_CNT_WIDTH 16

#define MMC_MMC2MET_EOP_CNT_REG_ADDR   0xa4000090
#define MMC_MMC2MET_EOP_CNT_REG_WIDTH  32
#define MMC_MMC2MET_EOP_CNT_REG_LENGTH 32
#define MMC_MMC2MET_EOP_CNT_REG_MMC2MET_EOP_CNT_MASK  0xffff
#define MMC_MMC2MET_EOP_CNT_REG_MMC2MET_EOP_CNT_SHIFT 0
#define MMC_MMC2MET_EOP_CNT_REG_MMC2MET_EOP_CNT_WIDTH 16

#define MMC_MMC2MER_EOP_CNT_REG_ADDR   0xa4000094
#define MMC_MMC2MER_EOP_CNT_REG_WIDTH  32
#define MMC_MMC2MER_EOP_CNT_REG_LENGTH 32
#define MMC_MMC2MER_EOP_CNT_REG_MMC2MER_EOP_CNT_MASK  0xffff
#define MMC_MMC2MER_EOP_CNT_REG_MMC2MER_EOP_CNT_SHIFT 0
#define MMC_MMC2MER_EOP_CNT_REG_MMC2MER_EOP_CNT_WIDTH 16

#define MMC_MMC2MET_VLD_CNT_REG_ADDR   0xa4000098
#define MMC_MMC2MET_VLD_CNT_REG_WIDTH  32
#define MMC_MMC2MET_VLD_CNT_REG_LENGTH 32
#define MMC_MMC2MET_VLD_CNT_REG_MMC2MET_VLD_CNT_MASK  0xffff
#define MMC_MMC2MET_VLD_CNT_REG_MMC2MET_VLD_CNT_SHIFT 0
#define MMC_MMC2MET_VLD_CNT_REG_MMC2MET_VLD_CNT_WIDTH 16

#define MMC_MMC2MER_VLD_CNT_REG_ADDR   0xa400009c
#define MMC_MMC2MER_VLD_CNT_REG_WIDTH  32
#define MMC_MMC2MER_VLD_CNT_REG_LENGTH 32
#define MMC_MMC2MER_VLD_CNT_REG_MMC2MER_VLD_CNT_MASK  0xffff
#define MMC_MMC2MER_VLD_CNT_REG_MMC2MER_VLD_CNT_SHIFT 0
#define MMC_MMC2MER_VLD_CNT_REG_MMC2MER_VLD_CNT_WIDTH 16

#define MMC_MER_NO_MAP_CNT_REG_ADDR   0xa40000a0
#define MMC_MER_NO_MAP_CNT_REG_WIDTH  32
#define MMC_MER_NO_MAP_CNT_REG_LENGTH 32
#define MMC_MER_NO_MAP_CNT_REG_MER_NO_MAP_CNT_MASK  0xffff
#define MMC_MER_NO_MAP_CNT_REG_MER_NO_MAP_CNT_SHIFT 0
#define MMC_MER_NO_MAP_CNT_REG_MER_NO_MAP_CNT_WIDTH 16

#define MMC_MET_NO_MAP_CNT_REG_ADDR   0xa40000a4
#define MMC_MET_NO_MAP_CNT_REG_WIDTH  32
#define MMC_MET_NO_MAP_CNT_REG_LENGTH 32
#define MMC_MET_NO_MAP_CNT_REG_MET_NO_MAP_CNT_MASK  0xffff
#define MMC_MET_NO_MAP_CNT_REG_MET_NO_MAP_CNT_SHIFT 0
#define MMC_MET_NO_MAP_CNT_REG_MET_NO_MAP_CNT_WIDTH 16

#define MMC_MMC2MET_FC_CNT_REG_ADDR   0xa40000a8
#define MMC_MMC2MET_FC_CNT_REG_WIDTH  32
#define MMC_MMC2MET_FC_CNT_REG_LENGTH 32
#define MMC_MMC2MET_FC_CNT_REG_MMC2MET_FC_CNT_MASK  0xffffffff
#define MMC_MMC2MET_FC_CNT_REG_MMC2MET_FC_CNT_SHIFT 0
#define MMC_MMC2MET_FC_CNT_REG_MMC2MET_FC_CNT_WIDTH 32

#define MMC_MMC2MER_FC_CNT_REG_ADDR   0xa40000ac
#define MMC_MMC2MER_FC_CNT_REG_WIDTH  32
#define MMC_MMC2MER_FC_CNT_REG_LENGTH 32
#define MMC_MMC2MER_FC_CNT_REG_MMC2MER_FC_CNT_MASK  0xffffffff
#define MMC_MMC2MER_FC_CNT_REG_MMC2MER_FC_CNT_SHIFT 0
#define MMC_MMC2MER_FC_CNT_REG_MMC2MER_FC_CNT_WIDTH 32

#define MMC_MPT2MTT_FC_CNT_REG_ADDR   0xa40000b0
#define MMC_MPT2MTT_FC_CNT_REG_WIDTH  32
#define MMC_MPT2MTT_FC_CNT_REG_LENGTH 32
#define MMC_MPT2MTT_FC_CNT_REG_MPT2MTT_FC_CNT_MASK  0xffffffff
#define MMC_MPT2MTT_FC_CNT_REG_MPT2MTT_FC_CNT_SHIFT 0
#define MMC_MPT2MTT_FC_CNT_REG_MPT2MTT_FC_CNT_WIDTH 32

#define MMC_MET_STG1_ERR_QP_ID_STS_REG_ADDR   0xa40000b4
#define MMC_MET_STG1_ERR_QP_ID_STS_REG_WIDTH  32
#define MMC_MET_STG1_ERR_QP_ID_STS_REG_LENGTH 32
#define MMC_MET_STG1_ERR_QP_ID_STS_REG_MET_STG1_ERR_QP_ID_STS_MASK  0x7fff
#define MMC_MET_STG1_ERR_QP_ID_STS_REG_MET_STG1_ERR_QP_ID_STS_SHIFT 0
#define MMC_MET_STG1_ERR_QP_ID_STS_REG_MET_STG1_ERR_QP_ID_STS_WIDTH 15

#define MMC_MET_STG1_ERR_MPT_ADDR_STS_REG_ADDR   0xa40000b8
#define MMC_MET_STG1_ERR_MPT_ADDR_STS_REG_WIDTH  32
#define MMC_MET_STG1_ERR_MPT_ADDR_STS_REG_LENGTH 32
#define MMC_MET_STG1_ERR_MPT_ADDR_STS_REG_MET_STG1_ERR_MPT_ADDR_STS_MASK  0x7fff
#define MMC_MET_STG1_ERR_MPT_ADDR_STS_REG_MET_STG1_ERR_MPT_ADDR_STS_SHIFT 0
#define MMC_MET_STG1_ERR_MPT_ADDR_STS_REG_MET_STG1_ERR_MPT_ADDR_STS_WIDTH 15

#define MMC_MET_STG1_ERR_MKEY_STS_REG_ADDR   0xa40000bc
#define MMC_MET_STG1_ERR_MKEY_STS_REG_WIDTH  32
#define MMC_MET_STG1_ERR_MKEY_STS_REG_LENGTH 32
#define MMC_MET_STG1_ERR_MKEY_STS_REG_MET_STG1_ERR_MKEY_STS_MASK  0xff
#define MMC_MET_STG1_ERR_MKEY_STS_REG_MET_STG1_ERR_MKEY_STS_SHIFT 0
#define MMC_MET_STG1_ERR_MKEY_STS_REG_MET_STG1_ERR_MKEY_STS_WIDTH 8

#define MMC_MET_STG1_ERR_VA_STS_REG_ADDR   0xa40000c0
#define MMC_MET_STG1_ERR_VA_STS_REG_WIDTH  64
#define MMC_MET_STG1_ERR_VA_STS_REG_LENGTH 64
#define MMC_MET_STG1_ERR_VA_STS_REG_MET_STG1_ERR_VA_STS_MASK  0xffffffffffffffff
#define MMC_MET_STG1_ERR_VA_STS_REG_MET_STG1_ERR_VA_STS_SHIFT 0
#define MMC_MET_STG1_ERR_VA_STS_REG_MET_STG1_ERR_VA_STS_WIDTH 64

#define MMC_MET_STG1_ERR_LEN_STS_REG_ADDR   0xa40000c8
#define MMC_MET_STG1_ERR_LEN_STS_REG_WIDTH  32
#define MMC_MET_STG1_ERR_LEN_STS_REG_LENGTH 32
#define MMC_MET_STG1_ERR_LEN_STS_REG_MET_STG1_ERR_LEN_STS_MASK  0xffffffff
#define MMC_MET_STG1_ERR_LEN_STS_REG_MET_STG1_ERR_LEN_STS_SHIFT 0
#define MMC_MET_STG1_ERR_LEN_STS_REG_MET_STG1_ERR_LEN_STS_WIDTH 32

#define MMC_MET_STG1_ERR_ACC_TYPE_STS_REG_ADDR   0xa40000cc
#define MMC_MET_STG1_ERR_ACC_TYPE_STS_REG_WIDTH  32
#define MMC_MET_STG1_ERR_ACC_TYPE_STS_REG_LENGTH 32
#define MMC_MET_STG1_ERR_ACC_TYPE_STS_REG_MET_STG1_ERR_ACC_TYPE_STS_MASK  0xf
#define MMC_MET_STG1_ERR_ACC_TYPE_STS_REG_MET_STG1_ERR_ACC_TYPE_STS_SHIFT 0
#define MMC_MET_STG1_ERR_ACC_TYPE_STS_REG_MET_STG1_ERR_ACC_TYPE_STS_WIDTH 4

#define MMC_MET_STG1_ERR_MPT_STS_REG_ADDR   0xa40000e0
#define MMC_MET_STG1_ERR_MPT_STS_REG_WIDTH  256
#define MMC_MET_STG1_ERR_MPT_STS_REG_LENGTH 160
#define MMC_MET_STG1_ERR_MPT_STS_REG_MET_STG1_ERR_MPT_STS_MASK  0xffffffffffffffff
#define MMC_MET_STG1_ERR_MPT_STS_REG_MET_STG1_ERR_MPT_STS_SHIFT 0
#define MMC_MET_STG1_ERR_MPT_STS_REG_MET_STG1_ERR_MPT_STS_WIDTH 153

#define MMC_MET_STG1_ERR_QPMCT_STS_REG_ADDR   0xa4000100
#define MMC_MET_STG1_ERR_QPMCT_STS_REG_WIDTH  32
#define MMC_MET_STG1_ERR_QPMCT_STS_REG_LENGTH 32
#define MMC_MET_STG1_ERR_QPMCT_STS_REG_MET_STG1_ERR_QPMCT_STS_MASK  0xffffff
#define MMC_MET_STG1_ERR_QPMCT_STS_REG_MET_STG1_ERR_QPMCT_STS_SHIFT 0
#define MMC_MET_STG1_ERR_QPMCT_STS_REG_MET_STG1_ERR_QPMCT_STS_WIDTH 24

#define MMC_MER_STG1_ERR_QP_ID_STS_REG_ADDR   0xa4000104
#define MMC_MER_STG1_ERR_QP_ID_STS_REG_WIDTH  32
#define MMC_MER_STG1_ERR_QP_ID_STS_REG_LENGTH 32
#define MMC_MER_STG1_ERR_QP_ID_STS_REG_MER_STG1_ERR_QP_ID_STS_MASK  0x7fff
#define MMC_MER_STG1_ERR_QP_ID_STS_REG_MER_STG1_ERR_QP_ID_STS_SHIFT 0
#define MMC_MER_STG1_ERR_QP_ID_STS_REG_MER_STG1_ERR_QP_ID_STS_WIDTH 15

#define MMC_MER_STG1_ERR_MPT_ADDR_STS_REG_ADDR   0xa4000108
#define MMC_MER_STG1_ERR_MPT_ADDR_STS_REG_WIDTH  32
#define MMC_MER_STG1_ERR_MPT_ADDR_STS_REG_LENGTH 32
#define MMC_MER_STG1_ERR_MPT_ADDR_STS_REG_MER_STG1_ERR_MPT_ADDR_STS_MASK  0x7fff
#define MMC_MER_STG1_ERR_MPT_ADDR_STS_REG_MER_STG1_ERR_MPT_ADDR_STS_SHIFT 0
#define MMC_MER_STG1_ERR_MPT_ADDR_STS_REG_MER_STG1_ERR_MPT_ADDR_STS_WIDTH 15

#define MMC_MER_STG1_ERR_MKEY_STS_REG_ADDR   0xa400010c
#define MMC_MER_STG1_ERR_MKEY_STS_REG_WIDTH  32
#define MMC_MER_STG1_ERR_MKEY_STS_REG_LENGTH 32
#define MMC_MER_STG1_ERR_MKEY_STS_REG_MER_STG1_ERR_MKEY_STS_MASK  0xff
#define MMC_MER_STG1_ERR_MKEY_STS_REG_MER_STG1_ERR_MKEY_STS_SHIFT 0
#define MMC_MER_STG1_ERR_MKEY_STS_REG_MER_STG1_ERR_MKEY_STS_WIDTH 8

#define MMC_MER_STG1_ERR_VA_STS_REG_ADDR   0xa4000110
#define MMC_MER_STG1_ERR_VA_STS_REG_WIDTH  64
#define MMC_MER_STG1_ERR_VA_STS_REG_LENGTH 64
#define MMC_MER_STG1_ERR_VA_STS_REG_MER_STG1_ERR_VA_STS_MASK  0xffffffffffffffff
#define MMC_MER_STG1_ERR_VA_STS_REG_MER_STG1_ERR_VA_STS_SHIFT 0
#define MMC_MER_STG1_ERR_VA_STS_REG_MER_STG1_ERR_VA_STS_WIDTH 64

#define MMC_MER_STG1_ERR_LEN_STS_REG_ADDR   0xa4000118
#define MMC_MER_STG1_ERR_LEN_STS_REG_WIDTH  32
#define MMC_MER_STG1_ERR_LEN_STS_REG_LENGTH 32
#define MMC_MER_STG1_ERR_LEN_STS_REG_MER_STG1_ERR_LEN_STS_MASK  0xffffffff
#define MMC_MER_STG1_ERR_LEN_STS_REG_MER_STG1_ERR_LEN_STS_SHIFT 0
#define MMC_MER_STG1_ERR_LEN_STS_REG_MER_STG1_ERR_LEN_STS_WIDTH 32

#define MMC_MER_STG1_ERR_ACC_TYPE_STS_REG_ADDR   0xa400011c
#define MMC_MER_STG1_ERR_ACC_TYPE_STS_REG_WIDTH  32
#define MMC_MER_STG1_ERR_ACC_TYPE_STS_REG_LENGTH 32
#define MMC_MER_STG1_ERR_ACC_TYPE_STS_REG_MER_STG1_ERR_ACC_TYPE_STS_MASK  0xf
#define MMC_MER_STG1_ERR_ACC_TYPE_STS_REG_MER_STG1_ERR_ACC_TYPE_STS_SHIFT 0
#define MMC_MER_STG1_ERR_ACC_TYPE_STS_REG_MER_STG1_ERR_ACC_TYPE_STS_WIDTH 4

#define MMC_MER_STG1_ERR_MPT_STS_REG_ADDR   0xa4000120
#define MMC_MER_STG1_ERR_MPT_STS_REG_WIDTH  256
#define MMC_MER_STG1_ERR_MPT_STS_REG_LENGTH 160
#define MMC_MER_STG1_ERR_MPT_STS_REG_MER_STG1_ERR_MPT_STS_MASK  0xffffffffffffffff
#define MMC_MER_STG1_ERR_MPT_STS_REG_MER_STG1_ERR_MPT_STS_SHIFT 0
#define MMC_MER_STG1_ERR_MPT_STS_REG_MER_STG1_ERR_MPT_STS_WIDTH 153

#define MMC_MER_STG1_ERR_QPMCT_STS_REG_ADDR   0xa4000140
#define MMC_MER_STG1_ERR_QPMCT_STS_REG_WIDTH  32
#define MMC_MER_STG1_ERR_QPMCT_STS_REG_LENGTH 32
#define MMC_MER_STG1_ERR_QPMCT_STS_REG_MER_STG1_ERR_QPMCT_STS_MASK  0xffffff
#define MMC_MER_STG1_ERR_QPMCT_STS_REG_MER_STG1_ERR_QPMCT_STS_SHIFT 0
#define MMC_MER_STG1_ERR_QPMCT_STS_REG_MER_STG1_ERR_QPMCT_STS_WIDTH 24

#define MMC_MET_STG2_ERR_MPT_PAGE_MODE_REG_ADDR   0xa4000144
#define MMC_MET_STG2_ERR_MPT_PAGE_MODE_REG_WIDTH  32
#define MMC_MET_STG2_ERR_MPT_PAGE_MODE_REG_LENGTH 32
#define MMC_MET_STG2_ERR_MPT_PAGE_MODE_REG_MET_STG2_ERR_MPT_PAGE_MODE_MASK  0x3
#define MMC_MET_STG2_ERR_MPT_PAGE_MODE_REG_MET_STG2_ERR_MPT_PAGE_MODE_SHIFT 0
#define MMC_MET_STG2_ERR_MPT_PAGE_MODE_REG_MET_STG2_ERR_MPT_PAGE_MODE_WIDTH 2

#define MMC_MET_STG2_ERR_MPT_MTT_BASE_REG_ADDR   0xa4000148
#define MMC_MET_STG2_ERR_MPT_MTT_BASE_REG_WIDTH  32
#define MMC_MET_STG2_ERR_MPT_MTT_BASE_REG_LENGTH 32
#define MMC_MET_STG2_ERR_MPT_MTT_BASE_REG_MET_STG2_ERR_MPT_MTT_BASE_MASK  0x3ffff
#define MMC_MET_STG2_ERR_MPT_MTT_BASE_REG_MET_STG2_ERR_MPT_MTT_BASE_SHIFT 0
#define MMC_MET_STG2_ERR_MPT_MTT_BASE_REG_MET_STG2_ERR_MPT_MTT_BASE_WIDTH 18

#define MMC_MET_STG2_ERR_MPT_MEM_SZ_REG_ADDR   0xa400014c
#define MMC_MET_STG2_ERR_MPT_MEM_SZ_REG_WIDTH  32
#define MMC_MET_STG2_ERR_MPT_MEM_SZ_REG_LENGTH 32
#define MMC_MET_STG2_ERR_MPT_MEM_SZ_REG_MET_STG2_ERR_MPT_MEM_SZ_MASK  0xffffffff
#define MMC_MET_STG2_ERR_MPT_MEM_SZ_REG_MET_STG2_ERR_MPT_MEM_SZ_SHIFT 0
#define MMC_MET_STG2_ERR_MPT_MEM_SZ_REG_MET_STG2_ERR_MPT_MEM_SZ_WIDTH 32

#define MMC_MET_STG2_ERR_MPT_VA_BASE_REG_ADDR   0xa4000150
#define MMC_MET_STG2_ERR_MPT_VA_BASE_REG_WIDTH  64
#define MMC_MET_STG2_ERR_MPT_VA_BASE_REG_LENGTH 64
#define MMC_MET_STG2_ERR_MPT_VA_BASE_REG_MET_STG2_ERR_MPT_VA_BASE_MASK  0xffffffffffffffff
#define MMC_MET_STG2_ERR_MPT_VA_BASE_REG_MET_STG2_ERR_MPT_VA_BASE_SHIFT 0
#define MMC_MET_STG2_ERR_MPT_VA_BASE_REG_MET_STG2_ERR_MPT_VA_BASE_WIDTH 64

#define MMC_MET_STG2_ERR_VA_STS_REG_ADDR   0xa4000158
#define MMC_MET_STG2_ERR_VA_STS_REG_WIDTH  64
#define MMC_MET_STG2_ERR_VA_STS_REG_LENGTH 64
#define MMC_MET_STG2_ERR_VA_STS_REG_MET_STG2_ERR_VA_STS_MASK  0xffffffffffffffff
#define MMC_MET_STG2_ERR_VA_STS_REG_MET_STG2_ERR_VA_STS_SHIFT 0
#define MMC_MET_STG2_ERR_VA_STS_REG_MET_STG2_ERR_VA_STS_WIDTH 64

#define MMC_MET_STG2_ERR_LEN_STS_REG_ADDR   0xa4000160
#define MMC_MET_STG2_ERR_LEN_STS_REG_WIDTH  32
#define MMC_MET_STG2_ERR_LEN_STS_REG_LENGTH 32
#define MMC_MET_STG2_ERR_LEN_STS_REG_MET_STG2_ERR_LEN_STS_MASK  0xffffffff
#define MMC_MET_STG2_ERR_LEN_STS_REG_MET_STG2_ERR_LEN_STS_SHIFT 0
#define MMC_MET_STG2_ERR_LEN_STS_REG_MET_STG2_ERR_LEN_STS_WIDTH 32

#define MMC_MER_STG2_ERR_MPT_PAGE_MODE_REG_ADDR   0xa4000164
#define MMC_MER_STG2_ERR_MPT_PAGE_MODE_REG_WIDTH  32
#define MMC_MER_STG2_ERR_MPT_PAGE_MODE_REG_LENGTH 32
#define MMC_MER_STG2_ERR_MPT_PAGE_MODE_REG_MER_STG2_ERR_MPT_PAGE_MODE_MASK  0x3
#define MMC_MER_STG2_ERR_MPT_PAGE_MODE_REG_MER_STG2_ERR_MPT_PAGE_MODE_SHIFT 0
#define MMC_MER_STG2_ERR_MPT_PAGE_MODE_REG_MER_STG2_ERR_MPT_PAGE_MODE_WIDTH 2

#define MMC_MER_STG2_ERR_MPT_MTT_BASE_REG_ADDR   0xa4000168
#define MMC_MER_STG2_ERR_MPT_MTT_BASE_REG_WIDTH  32
#define MMC_MER_STG2_ERR_MPT_MTT_BASE_REG_LENGTH 32
#define MMC_MER_STG2_ERR_MPT_MTT_BASE_REG_MER_STG2_ERR_MPT_MTT_BASE_MASK  0x3ffff
#define MMC_MER_STG2_ERR_MPT_MTT_BASE_REG_MER_STG2_ERR_MPT_MTT_BASE_SHIFT 0
#define MMC_MER_STG2_ERR_MPT_MTT_BASE_REG_MER_STG2_ERR_MPT_MTT_BASE_WIDTH 18

#define MMC_MER_STG2_ERR_MPT_MEM_SZ_REG_ADDR   0xa400016c
#define MMC_MER_STG2_ERR_MPT_MEM_SZ_REG_WIDTH  32
#define MMC_MER_STG2_ERR_MPT_MEM_SZ_REG_LENGTH 32
#define MMC_MER_STG2_ERR_MPT_MEM_SZ_REG_MER_STG2_ERR_MPT_MEM_SZ_MASK  0xffffffff
#define MMC_MER_STG2_ERR_MPT_MEM_SZ_REG_MER_STG2_ERR_MPT_MEM_SZ_SHIFT 0
#define MMC_MER_STG2_ERR_MPT_MEM_SZ_REG_MER_STG2_ERR_MPT_MEM_SZ_WIDTH 32

#define MMC_MER_STG2_ERR_MPT_VA_BASE_REG_ADDR   0xa4000170
#define MMC_MER_STG2_ERR_MPT_VA_BASE_REG_WIDTH  64
#define MMC_MER_STG2_ERR_MPT_VA_BASE_REG_LENGTH 64
#define MMC_MER_STG2_ERR_MPT_VA_BASE_REG_MER_STG2_ERR_MPT_VA_BASE_MASK  0xffffffffffffffff
#define MMC_MER_STG2_ERR_MPT_VA_BASE_REG_MER_STG2_ERR_MPT_VA_BASE_SHIFT 0
#define MMC_MER_STG2_ERR_MPT_VA_BASE_REG_MER_STG2_ERR_MPT_VA_BASE_WIDTH 64

#define MMC_MER_STG2_ERR_VA_STS_REG_ADDR   0xa4000178
#define MMC_MER_STG2_ERR_VA_STS_REG_WIDTH  64
#define MMC_MER_STG2_ERR_VA_STS_REG_LENGTH 64
#define MMC_MER_STG2_ERR_VA_STS_REG_MER_STG2_ERR_VA_STS_MASK  0xffffffffffffffff
#define MMC_MER_STG2_ERR_VA_STS_REG_MER_STG2_ERR_VA_STS_SHIFT 0
#define MMC_MER_STG2_ERR_VA_STS_REG_MER_STG2_ERR_VA_STS_WIDTH 64

#define MMC_MER_STG2_ERR_LEN_STS_REG_ADDR   0xa4000180
#define MMC_MER_STG2_ERR_LEN_STS_REG_WIDTH  32
#define MMC_MER_STG2_ERR_LEN_STS_REG_LENGTH 32
#define MMC_MER_STG2_ERR_LEN_STS_REG_MER_STG2_ERR_LEN_STS_MASK  0xffffffff
#define MMC_MER_STG2_ERR_LEN_STS_REG_MER_STG2_ERR_LEN_STS_SHIFT 0
#define MMC_MER_STG2_ERR_LEN_STS_REG_MER_STG2_ERR_LEN_STS_WIDTH 32

#define MMC_MPT_TBL_MEM_ADDR   0xa4100000
#define MMC_MPT_TBL_MEM_WIDTH  256
#define MMC_MPT_TBL_MEM_LENGTH 160
#define MMC_MPT_TBL_MEM_DEPTH  32768
#define MMC_MPT_TBL_MEM_MPT_CONTENT_MASK  0xffffffffffffffff
#define MMC_MPT_TBL_MEM_MPT_CONTENT_SHIFT 0
#define MMC_MPT_TBL_MEM_MPT_CONTENT_WIDTH 153

#define MMC_MTT_TBL_MEM_ADDR   0xa4200000
#define MMC_MTT_TBL_MEM_WIDTH  64
#define MMC_MTT_TBL_MEM_LENGTH 64
#define MMC_MTT_TBL_MEM_DEPTH  65536
#define MMC_MTT_TBL_MEM_MTT_CONTENT_MASK  0xfffffffffffff
#define MMC_MTT_TBL_MEM_MTT_CONTENT_SHIFT 0
#define MMC_MTT_TBL_MEM_MTT_CONTENT_WIDTH 52

#define MMC_QPMCT_TBL_MEM_ADDR   0xa4280000
#define MMC_QPMCT_TBL_MEM_WIDTH  32
#define MMC_QPMCT_TBL_MEM_LENGTH 32
#define MMC_QPMCT_TBL_MEM_DEPTH  32768
#define MMC_QPMCT_TBL_MEM_QPMCT_CONTENT_MASK  0xffffff
#define MMC_QPMCT_TBL_MEM_QPMCT_CONTENT_SHIFT 0
#define MMC_QPMCT_TBL_MEM_QPMCT_CONTENT_WIDTH 24

#define MMC_MEM_ERROR_INT_ADDR   0xa42a0000
#define MMC_MEM_ERROR_INT_WIDTH  32
#define MMC_MEM_ERROR_INT_LENGTH 32
#define MMC_MEM_ERROR_INT_MPT_TBL_MEM_SB_ERR_MASK  0x1
#define MMC_MEM_ERROR_INT_MPT_TBL_MEM_SB_ERR_SHIFT 0
#define MMC_MEM_ERROR_INT_MPT_TBL_MEM_SB_ERR_WIDTH 1
#define MMC_MEM_ERROR_INT_MPT_TBL_MEM_DB_ERR_MASK  0x2
#define MMC_MEM_ERROR_INT_MPT_TBL_MEM_DB_ERR_SHIFT 1
#define MMC_MEM_ERROR_INT_MPT_TBL_MEM_DB_ERR_WIDTH 1
#define MMC_MEM_ERROR_INT_MTT_TBL_MEM_SB_ERR_MASK  0x4
#define MMC_MEM_ERROR_INT_MTT_TBL_MEM_SB_ERR_SHIFT 2
#define MMC_MEM_ERROR_INT_MTT_TBL_MEM_SB_ERR_WIDTH 1
#define MMC_MEM_ERROR_INT_MTT_TBL_MEM_DB_ERR_MASK  0x8
#define MMC_MEM_ERROR_INT_MTT_TBL_MEM_DB_ERR_SHIFT 3
#define MMC_MEM_ERROR_INT_MTT_TBL_MEM_DB_ERR_WIDTH 1
#define MMC_MEM_ERROR_INT_QPMCT_TBL_MEM_SB_ERR_MASK  0x10
#define MMC_MEM_ERROR_INT_QPMCT_TBL_MEM_SB_ERR_SHIFT 4
#define MMC_MEM_ERROR_INT_QPMCT_TBL_MEM_SB_ERR_WIDTH 1
#define MMC_MEM_ERROR_INT_QPMCT_TBL_MEM_DB_ERR_MASK  0x20
#define MMC_MEM_ERROR_INT_QPMCT_TBL_MEM_DB_ERR_SHIFT 5
#define MMC_MEM_ERROR_INT_QPMCT_TBL_MEM_DB_ERR_WIDTH 1
#define MMC_MEM_ERROR_INT_MET2MMC_IN_FIFO_MEM_SB_ERR_MASK  0x40
#define MMC_MEM_ERROR_INT_MET2MMC_IN_FIFO_MEM_SB_ERR_SHIFT 6
#define MMC_MEM_ERROR_INT_MET2MMC_IN_FIFO_MEM_SB_ERR_WIDTH 1
#define MMC_MEM_ERROR_INT_MET2MMC_IN_FIFO_MEM_DB_ERR_MASK  0x80
#define MMC_MEM_ERROR_INT_MET2MMC_IN_FIFO_MEM_DB_ERR_SHIFT 7
#define MMC_MEM_ERROR_INT_MET2MMC_IN_FIFO_MEM_DB_ERR_WIDTH 1
#define MMC_MEM_ERROR_INT_MER2MMC_IN_FIFO_MEM_SB_ERR_MASK  0x100
#define MMC_MEM_ERROR_INT_MER2MMC_IN_FIFO_MEM_SB_ERR_SHIFT 8
#define MMC_MEM_ERROR_INT_MER2MMC_IN_FIFO_MEM_SB_ERR_WIDTH 1
#define MMC_MEM_ERROR_INT_MER2MMC_IN_FIFO_MEM_DB_ERR_MASK  0x200
#define MMC_MEM_ERROR_INT_MER2MMC_IN_FIFO_MEM_DB_ERR_SHIFT 9
#define MMC_MEM_ERROR_INT_MER2MMC_IN_FIFO_MEM_DB_ERR_WIDTH 1
#define MMC_MEM_ERROR_INT_MPT2MTT_IN_FIFO_MEM_SB_ERR_MASK  0x400
#define MMC_MEM_ERROR_INT_MPT2MTT_IN_FIFO_MEM_SB_ERR_SHIFT 10
#define MMC_MEM_ERROR_INT_MPT2MTT_IN_FIFO_MEM_SB_ERR_WIDTH 1
#define MMC_MEM_ERROR_INT_MPT2MTT_IN_FIFO_MEM_DB_ERR_MASK  0x800
#define MMC_MEM_ERROR_INT_MPT2MTT_IN_FIFO_MEM_DB_ERR_SHIFT 11
#define MMC_MEM_ERROR_INT_MPT2MTT_IN_FIFO_MEM_DB_ERR_WIDTH 1

#define MMC_MEM_INIT_CTRL_ADDR   0xa42a0008
#define MMC_MEM_INIT_CTRL_WIDTH  32
#define MMC_MEM_INIT_CTRL_LENGTH 32
#define MMC_MEM_INIT_CTRL_MPT_TBL_MEM_INIT_RST_N_MASK  0x1
#define MMC_MEM_INIT_CTRL_MPT_TBL_MEM_INIT_RST_N_SHIFT 0
#define MMC_MEM_INIT_CTRL_MPT_TBL_MEM_INIT_RST_N_WIDTH 1
#define MMC_MEM_INIT_CTRL_MPT_TBL_MEM_INIT_RST_N_MAX_VAL 0x1
#define MMC_MEM_INIT_CTRL_MPT_TBL_MEM_INIT_RST_N_MIN_VAL 0x0
#define MMC_MEM_INIT_CTRL_MTT_TBL_MEM_INIT_RST_N_MASK  0x2
#define MMC_MEM_INIT_CTRL_MTT_TBL_MEM_INIT_RST_N_SHIFT 1
#define MMC_MEM_INIT_CTRL_MTT_TBL_MEM_INIT_RST_N_WIDTH 1
#define MMC_MEM_INIT_CTRL_MTT_TBL_MEM_INIT_RST_N_MAX_VAL 0x1
#define MMC_MEM_INIT_CTRL_MTT_TBL_MEM_INIT_RST_N_MIN_VAL 0x0
#define MMC_MEM_INIT_CTRL_QPMCT_TBL_MEM_INIT_RST_N_MASK  0x4
#define MMC_MEM_INIT_CTRL_QPMCT_TBL_MEM_INIT_RST_N_SHIFT 2
#define MMC_MEM_INIT_CTRL_QPMCT_TBL_MEM_INIT_RST_N_WIDTH 1
#define MMC_MEM_INIT_CTRL_QPMCT_TBL_MEM_INIT_RST_N_MAX_VAL 0x1
#define MMC_MEM_INIT_CTRL_QPMCT_TBL_MEM_INIT_RST_N_MIN_VAL 0x0

#define MMC_TIMEOUT_INT_REG_ADDR   0xa42a0010
#define MMC_TIMEOUT_INT_REG_WIDTH  32
#define MMC_TIMEOUT_INT_REG_LENGTH 32
#define MMC_TIMEOUT_INT_REG_MPT_TBL_MEM_TIMEOUT_MASK  0x1
#define MMC_TIMEOUT_INT_REG_MPT_TBL_MEM_TIMEOUT_SHIFT 0
#define MMC_TIMEOUT_INT_REG_MPT_TBL_MEM_TIMEOUT_WIDTH 1
#define MMC_TIMEOUT_INT_REG_MTT_TBL_MEM_TIMEOUT_MASK  0x2
#define MMC_TIMEOUT_INT_REG_MTT_TBL_MEM_TIMEOUT_SHIFT 1
#define MMC_TIMEOUT_INT_REG_MTT_TBL_MEM_TIMEOUT_WIDTH 1
#define MMC_TIMEOUT_INT_REG_QPMCT_TBL_MEM_TIMEOUT_MASK  0x4
#define MMC_TIMEOUT_INT_REG_QPMCT_TBL_MEM_TIMEOUT_SHIFT 2
#define MMC_TIMEOUT_INT_REG_QPMCT_TBL_MEM_TIMEOUT_WIDTH 1

#define MMC_TIMEOUT_INT_MASK_REG_ADDR   0xa42a0014
#define MMC_TIMEOUT_INT_MASK_REG_WIDTH  32
#define MMC_TIMEOUT_INT_MASK_REG_LENGTH 32
#define MMC_TIMEOUT_INT_MASK_REG_MPT_TBL_MEM_TIMEOUT_INT_MASK_MASK  0x1
#define MMC_TIMEOUT_INT_MASK_REG_MPT_TBL_MEM_TIMEOUT_INT_MASK_SHIFT 0
#define MMC_TIMEOUT_INT_MASK_REG_MPT_TBL_MEM_TIMEOUT_INT_MASK_WIDTH 1
#define MMC_TIMEOUT_INT_MASK_REG_MPT_TBL_MEM_TIMEOUT_INT_MASK_MAX_VAL 0x1
#define MMC_TIMEOUT_INT_MASK_REG_MPT_TBL_MEM_TIMEOUT_INT_MASK_MIN_VAL 0x0
#define MMC_TIMEOUT_INT_MASK_REG_MTT_TBL_MEM_TIMEOUT_INT_MASK_MASK  0x2
#define MMC_TIMEOUT_INT_MASK_REG_MTT_TBL_MEM_TIMEOUT_INT_MASK_SHIFT 1
#define MMC_TIMEOUT_INT_MASK_REG_MTT_TBL_MEM_TIMEOUT_INT_MASK_WIDTH 1
#define MMC_TIMEOUT_INT_MASK_REG_MTT_TBL_MEM_TIMEOUT_INT_MASK_MAX_VAL 0x1
#define MMC_TIMEOUT_INT_MASK_REG_MTT_TBL_MEM_TIMEOUT_INT_MASK_MIN_VAL 0x0
#define MMC_TIMEOUT_INT_MASK_REG_QPMCT_TBL_MEM_TIMEOUT_INT_MASK_MASK  0x4
#define MMC_TIMEOUT_INT_MASK_REG_QPMCT_TBL_MEM_TIMEOUT_INT_MASK_SHIFT 2
#define MMC_TIMEOUT_INT_MASK_REG_QPMCT_TBL_MEM_TIMEOUT_INT_MASK_WIDTH 1
#define MMC_TIMEOUT_INT_MASK_REG_QPMCT_TBL_MEM_TIMEOUT_INT_MASK_MAX_VAL 0x1
#define MMC_TIMEOUT_INT_MASK_REG_QPMCT_TBL_MEM_TIMEOUT_INT_MASK_MIN_VAL 0x0

#define MMC_TIMEOUT_CFG_REG_ADDR   0xa42a0018
#define MMC_TIMEOUT_CFG_REG_WIDTH  32
#define MMC_TIMEOUT_CFG_REG_LENGTH 32
#define MMC_TIMEOUT_CFG_REG_TIMEOUT_PARA_MASK  0xffff
#define MMC_TIMEOUT_CFG_REG_TIMEOUT_PARA_SHIFT 0
#define MMC_TIMEOUT_CFG_REG_TIMEOUT_PARA_WIDTH 16
#define MMC_TIMEOUT_CFG_REG_TIMEOUT_PARA_MAX_VAL 0xffff
#define MMC_TIMEOUT_CFG_REG_TIMEOUT_PARA_MIN_VAL 0x0

#endif
