=====
SETUP
-2.127
14.811
12.683
u_z80/u_cz80/ir_4_s0
6.928
7.160
u_z80/u_cz80/n2626_s3
8.153
8.606
u_z80/u_cz80/n1136_s12
9.577
9.948
u_z80/n281_s20
10.855
11.226
u_z80/n281_s10
11.397
11.768
u_z80/n281_s23
11.772
12.234
u_z80/n281_s5
12.236
12.791
u_z80/d_Z_3_s
13.233
13.750
u_z80/ff_dinst_3_s0
14.811
=====
SETUP
-2.120
14.804
12.683
u_z80/u_cz80/ir_4_s0
6.928
7.160
u_z80/u_cz80/n2626_s3
8.153
8.606
u_z80/u_cz80/n1136_s12
9.577
9.948
u_z80/n281_s20
10.855
11.226
u_z80/n281_s10
11.397
11.768
u_z80/n281_s23
11.772
12.234
u_z80/n281_s5
12.236
12.791
u_z80/d_Z_5_s
13.233
13.750
u_z80/ff_dinst_5_s0
14.804
=====
SETUP
-2.117
14.800
12.683
u_z80/u_cz80/ir_4_s0
6.928
7.160
u_z80/u_cz80/n2626_s3
8.153
8.606
u_z80/u_cz80/n1136_s12
9.577
9.948
u_z80/n281_s20
10.855
11.226
u_z80/n281_s10
11.397
11.768
u_z80/n281_s23
11.772
12.234
u_z80/n281_s5
12.236
12.791
u_z80/d_Z_7_s
13.233
13.750
u_z80/ff_dinst_7_s0
14.800
=====
SETUP
-2.112
14.795
12.683
u_z80/u_cz80/ir_4_s0
6.928
7.160
u_z80/u_cz80/n2626_s3
8.153
8.606
u_z80/u_cz80/n1136_s12
9.577
9.948
u_z80/n281_s20
10.855
11.226
u_z80/n281_s10
11.397
11.768
u_z80/n281_s23
11.772
12.234
u_z80/n281_s5
12.236
12.791
u_z80/d_Z_2_s
13.221
13.592
u_z80/ff_dinst_2_s0
14.795
=====
SETUP
-2.091
14.774
12.683
u_z80/u_cz80/ir_4_s0
6.928
7.160
u_z80/u_cz80/n2626_s3
8.153
8.606
u_z80/u_cz80/n1136_s12
9.577
9.948
u_z80/n281_s20
10.855
11.226
u_z80/n281_s10
11.397
11.768
u_z80/n281_s23
11.772
12.234
u_z80/n281_s5
12.236
12.791
u_z80/d_Z_6_s
13.239
13.692
u_z80/ff_di_reg_6_s0
14.774
=====
SETUP
-2.063
14.746
12.683
u_z80/u_cz80/ir_4_s0
6.928
7.160
u_z80/u_cz80/n2626_s3
8.153
8.606
u_z80/u_cz80/n1136_s12
9.577
9.948
u_z80/n281_s20
10.855
11.226
u_z80/n281_s10
11.397
11.768
u_z80/n281_s23
11.772
12.234
u_z80/n281_s5
12.236
12.791
u_z80/d_Z_6_s
13.239
13.692
u_z80/ff_dinst_6_s0
14.746
=====
SETUP
-2.062
14.746
12.683
u_z80/u_cz80/ir_4_s0
6.928
7.160
u_z80/u_cz80/n2626_s3
8.153
8.606
u_z80/u_cz80/n1136_s12
9.577
9.948
u_z80/n281_s20
10.855
11.226
u_z80/n281_s10
11.397
11.768
u_z80/n281_s23
11.772
12.234
u_z80/n281_s5
12.236
12.791
u_z80/d_Z_4_s
13.239
13.692
u_z80/ff_dinst_4_s0
14.746
=====
SETUP
-2.058
14.742
12.683
u_z80/u_cz80/ir_4_s0
6.928
7.160
u_z80/u_cz80/n2626_s3
8.153
8.606
u_z80/u_cz80/n1136_s12
9.577
9.948
u_z80/n281_s20
10.855
11.226
u_z80/n281_s10
11.397
11.768
u_z80/n281_s23
11.772
12.234
u_z80/n281_s5
12.236
12.791
u_z80/d_Z_0_s
13.221
13.592
u_z80/ff_di_reg_0_s0
14.742
=====
SETUP
-2.044
14.727
12.683
u_z80/u_cz80/ir_4_s0
6.928
7.160
u_z80/u_cz80/n2626_s3
8.153
8.606
u_z80/u_cz80/n1136_s12
9.577
9.948
u_z80/n281_s20
10.855
11.226
u_z80/n281_s10
11.397
11.768
u_z80/n281_s23
11.772
12.234
u_z80/n281_s5
12.236
12.791
u_z80/d_Z_1_s
13.239
13.610
u_z80/ff_dinst_1_s0
14.727
=====
SETUP
-1.990
14.674
12.683
u_z80/u_cz80/ir_4_s0
6.928
7.160
u_z80/u_cz80/n2626_s3
8.153
8.606
u_z80/u_cz80/n1136_s12
9.577
9.948
u_z80/n281_s20
10.855
11.226
u_z80/n281_s10
11.397
11.768
u_z80/n281_s23
11.772
12.234
u_z80/n281_s5
12.236
12.791
u_z80/d_Z_2_s
13.221
13.592
u_z80/ff_di_reg_2_s0
14.674
=====
SETUP
-1.951
14.634
12.683
u_z80/u_cz80/ir_4_s0
6.928
7.160
u_z80/u_cz80/n2626_s3
8.153
8.606
u_z80/u_cz80/n1136_s12
9.577
9.948
u_z80/n281_s20
10.855
11.226
u_z80/n281_s10
11.397
11.768
u_z80/n281_s23
11.772
12.234
u_z80/n281_s5
12.236
12.791
u_z80/d_Z_1_s
13.239
13.610
u_z80/ff_di_reg_1_s0
14.634
=====
SETUP
-1.949
14.633
12.683
u_z80/u_cz80/ir_4_s0
6.928
7.160
u_z80/u_cz80/n2626_s3
8.153
8.606
u_z80/u_cz80/n1136_s12
9.577
9.948
u_z80/n281_s20
10.855
11.226
u_z80/n281_s10
11.397
11.768
u_z80/n281_s23
11.772
12.234
u_z80/n281_s5
12.236
12.791
u_z80/d_Z_3_s
13.233
13.750
u_z80/ff_di_reg_3_s0
14.633
=====
SETUP
-1.924
14.608
12.683
u_z80/u_cz80/ir_4_s0
6.928
7.160
u_z80/u_cz80/n2626_s3
8.153
8.606
u_z80/u_cz80/n1136_s12
9.577
9.948
u_z80/n281_s20
10.855
11.226
u_z80/n281_s10
11.397
11.768
u_z80/n281_s23
11.772
12.234
u_z80/n281_s5
12.236
12.791
u_z80/d_Z_4_s
13.239
13.692
u_z80/ff_di_reg_4_s0
14.608
=====
SETUP
-1.877
14.561
12.683
u_z80/u_cz80/ir_4_s0
6.928
7.160
u_z80/u_cz80/n2626_s3
8.153
8.606
u_z80/u_cz80/n1136_s12
9.577
9.948
u_z80/n281_s20
10.855
11.226
u_z80/n281_s10
11.397
11.768
u_z80/n281_s23
11.772
12.234
u_z80/n281_s5
12.236
12.791
u_z80/d_Z_5_s
13.233
13.750
u_z80/ff_di_reg_5_s0
14.561
=====
SETUP
-1.874
14.557
12.683
u_z80/u_cz80/ir_4_s0
6.928
7.160
u_z80/u_cz80/n2626_s3
8.153
8.606
u_z80/u_cz80/n1136_s12
9.577
9.948
u_z80/n281_s20
10.855
11.226
u_z80/n281_s10
11.397
11.768
u_z80/n281_s23
11.772
12.234
u_z80/n281_s5
12.236
12.791
u_z80/d_Z_7_s
13.233
13.750
u_z80/ff_di_reg_7_s0
14.557
=====
SETUP
-1.816
14.499
12.683
u_z80/u_cz80/ir_4_s0
6.928
7.160
u_z80/u_cz80/n2626_s3
8.153
8.606
u_z80/u_cz80/n1136_s12
9.577
9.948
u_z80/n281_s20
10.855
11.226
u_z80/n281_s10
11.397
11.768
u_z80/n281_s23
11.772
12.234
u_z80/n281_s5
12.236
12.791
u_z80/d_Z_0_s
13.221
13.592
u_z80/ff_dinst_0_s0
14.499
=====
SETUP
-1.713
20.181
18.468
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s5
13.129
13.500
u_uart/n96_s4
14.018
14.471
u_uart/n96_s2
14.922
15.293
u_z80/d_Z_5_s3
15.981
16.530
u_z80/d_Z_0_s0
16.707
17.224
u_z80/d_Z_0_s
17.621
18.176
u_ram/ff_ram_ff_ram_0_0_s
20.181
=====
SETUP
-1.482
19.950
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s5
13.129
13.500
u_uart/n96_s4
14.018
14.471
u_uart/n96_s2
14.922
15.293
u_z80/d_Z_5_s3
15.981
16.530
u_z80/d_Z_0_s0
16.707
17.224
u_z80/d_Z_0_s
17.621
18.176
u_v9958/u_v9958_core/u_vdp_register/ff_palette_data_b_0_s0
19.950
=====
SETUP
-1.420
14.104
12.683
u_z80/u_cz80/ir_0_s0
6.928
7.160
u_z80/u_cz80/u_mcode/exchangeaf_Z_s1
7.881
8.398
u_z80/u_cz80/n289_s14
8.906
9.461
u_z80/u_cz80/n289_s18
10.121
10.574
u_z80/ff_iorq_n_i_s11
11.749
12.266
u_z80/ff_iorq_n_i_s3
12.663
13.212
u_z80/ff_mreq_s3
13.389
13.959
u_z80/ff_mreq_s1
14.104
=====
SETUP
-1.382
19.850
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s5
13.129
13.500
u_uart/n96_s4
14.018
14.471
u_uart/n96_s2
14.922
15.293
u_z80/d_Z_5_s3
15.981
16.530
u_z80/d_Z_0_s0
16.707
17.224
u_z80/d_Z_0_s
17.621
18.176
u_v9958/u_v9958_core/u_vdp_register/vdp_p1_data_0_s0
19.850
=====
SETUP
-1.377
19.844
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s5
13.129
13.500
u_uart/n96_s4
14.018
14.471
u_uart/n96_s2
14.922
15.293
u_z80/d_Z_5_s3
15.981
16.530
u_z80/d_Z_0_s0
16.707
17.224
u_z80/d_Z_0_s
17.621
18.176
u_v9958/u_v9958_core/u_vdp_register/vdp_vram_wdata_cpu_0_s0
19.844
=====
SETUP
-1.361
14.044
12.683
u_z80/u_cz80/ir_0_s0
6.928
7.160
u_z80/u_cz80/u_mcode/exchangeaf_Z_s1
7.881
8.398
u_z80/u_cz80/n289_s14
8.906
9.461
u_z80/u_cz80/n289_s18
10.121
10.574
u_z80/ff_iorq_n_i_s11
11.749
12.266
u_z80/ff_iorq_n_i_s3
12.663
13.212
u_z80/ff_rd_s3
13.389
13.716
u_z80/ff_rd_s1
14.044
=====
SETUP
-1.332
19.800
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s5
13.129
13.500
u_uart/n96_s4
14.018
14.471
u_uart/n96_s2
14.922
15.293
u_z80/d_Z_5_s3
15.981
16.530
u_z80/d_Z_0_s0
16.707
17.224
u_z80/d_Z_0_s
17.621
18.176
u_uart/ff_d_0_s0
19.800
=====
SETUP
-1.323
19.791
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s5
13.129
13.500
u_uart/n96_s4
14.018
14.471
u_uart/n96_s2
14.922
15.293
u_z80/d_Z_5_s3
15.981
16.530
u_z80/d_Z_0_s0
16.707
17.224
u_z80/d_Z_0_s
17.621
18.176
u_v9958/u_v9958_core/u_vdp_register/ff_palette_data_g_0_s0
19.791
=====
SETUP
-1.281
19.749
18.468
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s5
13.129
13.500
u_uart/n96_s4
14.018
14.471
u_uart/n96_s2
14.922
15.293
u_z80/d_Z_5_s3
15.981
16.498
u_z80/d_Z_7_s0
16.927
17.497
u_z80/d_Z_7_s
17.498
17.869
u_ram/ff_ram_ff_ram_0_7_s
19.749
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
6.369
=====
HOLD
0.199
6.617
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_4_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.617
=====
HOLD
0.215
6.632
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_8_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.632
=====
HOLD
0.215
6.632
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_6_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.632
=====
HOLD
0.215
6.632
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_7_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.632
=====
HOLD
0.216
6.634
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_14_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.634
=====
HOLD
0.225
6.643
6.417
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_r_3_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.643
=====
HOLD
0.225
6.643
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_3_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.643
=====
HOLD
0.225
6.643
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_2_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.643
=====
HOLD
0.225
6.643
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.643
=====
HOLD
0.227
6.644
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_10_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.644
=====
HOLD
0.241
6.658
6.417
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_r_4_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.658
=====
HOLD
0.241
6.658
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.658
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_1_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_5_s
6.491
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_pattern_15_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_5_s
6.491
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_1_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s
6.491
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_0_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s
6.491
=====
HOLD
0.315
6.493
6.178
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_4_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s
6.493
=====
HOLD
0.315
6.493
6.178
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_0_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_5_s
6.493
=====
HOLD
0.318
6.497
6.179
ff_delay_s1
6.168
6.370
ff_reset_n_s4
6.497
=====
HOLD
0.325
6.743
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_2_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.743
