# Reading E:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do uart_parallel_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {E:/intelFPGA_lite/uart_parallel/UART_PARALLEL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:57 on Dec 29,2021
# vcom -reportprogress 300 -93 -work work E:/intelFPGA_lite/uart_parallel/UART_PARALLEL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART_PARALLEL
# -- Compiling architecture Behavioral of UART_PARALLEL
# End time: 21:23:57 on Dec 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/intelFPGA_lite/uart_parallel/uart_2_parallel.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:57 on Dec 29,2021
# vcom -reportprogress 300 -93 -work work E:/intelFPGA_lite/uart_parallel/uart_2_parallel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_2_parallel
# -- Compiling architecture Behavioral of uart_2_parallel
# End time: 21:23:57 on Dec 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/intelFPGA_lite/uart_parallel/clk_divider.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:58 on Dec 29,2021
# vcom -reportprogress 300 -93 -work work E:/intelFPGA_lite/uart_parallel/clk_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_divider
# -- Compiling architecture bhv of clk_divider
# End time: 21:23:58 on Dec 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
