/*
 * Copyright (c) 2023 Nuvoton Technology Inc.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifdef CONFIG_GPIO_NPCM4XX
/* GPIO_0 */
GPIO_SIG_DEFINE(GPIO04, E1, SIG_DESC_CLEAR(0x4D, 0), SIG_DESC_CLEAR(0x19, 1), SIG_DESC_CLEAR(0x1B, 1), SIG_DESC_CLEAR(0x14, 3))
GPIO_SIG_DEFINE(GPIO05, D2, SIG_DESC_CLEAR(0x4D, 0), SIG_DESC_CLEAR(0x19, 2), SIG_DESC_CLEAR(0x1A, 6), SIG_DESC_CLEAR(0x13, 1))
/* GPIO_1 */
GPIO_SIG_DEFINE(GPIO10, F4, SIG_DESC_CLEAR(0x1B, 5))
GPIO_SIG_DEFINE(GPIO14, H4, SIG_DESC_CLEAR(0x1B, 2), SIG_DESC_CLEAR(0x1C, 6))
GPIO_SIG_DEFINE(GPIO15, H3, SIG_DESC_CLEAR(0x1A, 7), SIG_DESC_CLEAR(0x1B, 3), SIG_DESC_CLEAR(0x1C, 7))
GPIO_SIG_DEFINE(GPIO16, H2, SIG_DESC_CLEAR(0x1B, 4))
GPIO_SIG_DEFINE(GPIO17, J4, SIG_DESC_CLEAR(0x1B, 6))
/* GPIO_2 */
GPIO_SIG_DEFINE(GPIO25, L5, SIG_DESC_CLEAR(0x16, 3), SIG_DESC_CLEAR(0x16, 2), SIG_DESC_CLEAR(0x1A, 5))
GPIO_SIG_DEFINE(GPIO26, M5, SIG_DESC_CLEAR(0x16, 3), SIG_DESC_CLEAR(0x16, 2), SIG_DESC_CLEAR(0x1A, 5))
/* GPIO_3 */
GPIO_SIG_DEFINE(GPIO34, L6, SIG_DESC_CLEAR(0x31, 0), SIG_DESC_CLEAR(0x16, 2), SIG_DESC_CLEAR(0x1A, 3))
GPIO_SIG_DEFINE(GPIO35, M6, SIG_DESC_CLEAR(0x31, 1), SIG_DESC_CLEAR(0x16, 2), SIG_DESC_CLEAR(0x16, 3), SIG_DESC_CLEAR(0x1A, 3))
GPIO_SIG_DEFINE(GPIO36, L7, SIG_DESC_CLEAR(0x16, 2), SIG_DESC_CLEAR(0x17, 5), SIG_DESC_CLEAR(0x14, 4), SIG_DESC_CLEAR(0x1A, 2))
GPIO_SIG_DEFINE(GPIO37, M7, SIG_DESC_CLEAR(0x16, 2), SIG_DESC_CLEAR(0x16, 3), SIG_DESC_CLEAR(0x13, 2), SIG_DESC_CLEAR(0x1A, 2))
/* GPIO_6 */
GPIO_SIG_DEFINE(GPIO60, K10, SIG_DESC_SET(0x5D, 2), SIG_DESC_CLEAR(0x1A, 0))
GPIO_SIG_DEFINE(GPIO61, K11, SIG_DESC_SET(0x5D, 1), SIG_DESC_CLEAR(0x1A, 0))
GPIO_SIG_DEFINE(GPIO66, D12, SIG_DESC_CLEAR(0x1c, 1))
GPIO_SIG_DEFINE(GPIO67, C12, SIG_DESC_CLEAR(0x1c, 1))
/* GPIO_7 */
GPIO_SIG_DEFINE(GPIO70, B12, SIG_DESC_CLEAR(0x1c, 1))
GPIO_SIG_DEFINE(GPIO73, A12, SIG_DESC_CLEAR(0x1c, 1))
/* GPIO_9 */
GPIO_SIG_DEFINE(GPIO96, A5, SIG_DESC_SET(0x17, 3))
GPIO_SIG_DEFINE(GPIO97, B5, SIG_DESC_SET(0x17, 4))
/* GPIO_A */
GPIO_SIG_DEFINE(GPIOA2, B3, SIG_DESC_CLEAR(0x31, 2), SIG_DESC_CLEAR(0x1A, 1))
GPIO_SIG_DEFINE(GPIOA7, B2, SIG_DESC_CLEAR(0x31, 3), SIG_DESC_CLEAR(0x1A, 1))
/* GPIO_C */
GPIO_SIG_DEFINE(GPIOC0, M2, SIG_DESC_CLEAR(0x62, 0))
GPIO_SIG_DEFINE(GPIOC1, L2, SIG_DESC_CLEAR(0x62, 1))
GPIO_SIG_DEFINE(GPIOC4, M3, SIG_DESC_CLEAR(0x62, 4))
GPIO_SIG_DEFINE(GPIOC5, L3, SIG_DESC_CLEAR(0x62, 5))
/* GPIO_D */
GPIO_SIG_DEFINE(GPIOD0, G11, SIG_DESC_CLEAR(0x66, 0))
GPIO_SIG_DEFINE(GPIOD1, F11, SIG_DESC_CLEAR(0x66, 1))
/* GPIO_F */
GPIO_SIG_DEFINE(GPIOF0, B8, SIG_DESC_CLEAR(0x34, 6))
GPIO_SIG_DEFINE(GPIOF1, A8, SIG_DESC_CLEAR(0x34, 6))
GPIO_SIG_DEFINE(GPIOF2, B7, SIG_DESC_CLEAR(0x34, 7))
GPIO_SIG_DEFINE(GPIOF3, A7, SIG_DESC_CLEAR(0x34, 7))
#endif

#if DT_NODE_HAS_STATUS(DT_NODELABEL(uart0), okay) && CONFIG_UART_NPCM4XX
/* DEVALTB, DEVALTC */
SIG_DEFINE(UARTA_CR_SIN, H4, SIG_DESC_CLEAR(0x1B, 2), SIG_DESC_SET(0x1C, 6))
/* DEVALTA, DEVLATB */
SIG_DEFINE(UARTA_CR_SOUT, H3, SIG_DESC_SET(0x1A, 7), SIG_DESC_CLEAR(0x1B, 3))
#endif

#if DT_NODE_HAS_STATUS(DT_NODELABEL(uart1), okay) && CONFIG_UART_NPCM4XX
/* EMAC_CTL, DEVALT9, DEVALTB */
SIG_DEFINE(UARTB_CR_SIN, E1, SIG_DESC_CLEAR(0x4D, 0), SIG_DESC_CLEAR(0x19, 1), SIG_DESC_SET(0x1B, 1))
/* EMAC_CTL, DEVALT9, DEVALTA */
SIG_DEFINE(UARTB_CR_SOUT, D2, SIG_DESC_CLEAR(0x4D, 0), SIG_DESC_CLEAR(0x19, 2), SIG_DESC_SET(0x1A, 6))
#endif

#if DT_NODE_HAS_STATUS(DT_NODELABEL(i2c1a), okay) && CONFIG_I2C_NPCM4XX
/* DEVALT5D, DEVALTA */
SIG_DEFINE(SCL1A, K10, SIG_DESC_SET(0x5D, 2), SIG_DESC_SET(0x1A, 0))
/* DEVALT5D, DEVALTA */
SIG_DEFINE(SDA1A, K11, SIG_DESC_SET(0x5D, 1), SIG_DESC_SET(0x1A, 0))
#endif

#if DT_NODE_HAS_STATUS(DT_NODELABEL(i2c1b), okay) && CONFIG_I2C_NPCM4XX
/* DEVALT6, DEVALT6, DEVALTA */
SIG_DEFINE(SCL1B, M5, SIG_DESC_CLEAR(0x16, 2), SIG_DESC_CLEAR(0x16, 3), SIG_DESC_SET(0x1A, 5))
/* DEVALT6, DEVALT6, DEVALTA */
SIG_DEFINE(SDA1B, L5, SIG_DESC_CLEAR(0x16, 2), SIG_DESC_CLEAR(0x16, 3), SIG_DESC_SET(0x1A, 5))
#endif

#if DT_NODE_HAS_STATUS(DT_NODELABEL(i2c3a), okay) && CONFIG_I2C_NPCM4XX
/* DEVALT31, DEVALTA */
SIG_DEFINE(SCL3A, B2, SIG_DESC_CLEAR(0x31, 3), SIG_DESC_SET(0x1A, 1))
/* DEVALT31, DEVALTA */
SIG_DEFINE(SDA3A, B3, SIG_DESC_CLEAR(0x31, 2), SIG_DESC_SET(0x1A, 1))
#endif

#if DT_NODE_HAS_STATUS(DT_NODELABEL(i2c4a), okay) && CONFIG_I2C_NPCM4XX
/* DEVALT6, DEVALT7, DEVALT4, DEVALTA */
SIG_DEFINE(SCL4A, L7, SIG_DESC_CLEAR(0x16, 2), SIG_DESC_CLEAR(0x17, 5), SIG_DESC_CLEAR(0x14, 4), SIG_DESC_SET(0x1A, 2))
/* DEVALT6, DEVALT6, DEVALT3, DEVALTA */
SIG_DEFINE(SDA4A, M7, SIG_DESC_CLEAR(0x16, 2), SIG_DESC_CLEAR(0x16, 3), SIG_DESC_CLEAR(0x13, 2), SIG_DESC_SET(0x1A, 2))
#endif

#if DT_NODE_HAS_STATUS(DT_NODELABEL(i2c5a), okay) && CONFIG_I2C_NPCM4XX
/* DEVALT31, DEVALT6 */
SIG_DEFINE(SCL5A, L6, SIG_DESC_CLEAR(0x31, 0), SIG_DESC_CLEAR(0x16, 2), SIG_DESC_SET(0x1A, 3))
/* DEVALT31, DEVALT6, DEVALT6, DEVALTA */
SIG_DEFINE(SDA5A, M6, SIG_DESC_CLEAR(0x31, 1), SIG_DESC_CLEAR(0x16, 2), SIG_DESC_CLEAR(0x16, 3), SIG_DESC_SET(0x1A, 3))
#endif

#if DT_NODE_HAS_STATUS(DT_NODELABEL(i2c6a), okay) && CONFIG_I2C_NPCM4XX
/* DEVALT7, DEVALT7 */
SIG_DEFINE(SCL6A, A5, SIG_DESC_CLEAR(0x17, 2), SIG_DESC_CLEAR(0x17, 3))
/* DEVALT7, DEVALT7, DEVALT5 */
SIG_DEFINE(SDA6A, B5, SIG_DESC_CLEAR(0x17, 2), SIG_DESC_CLEAR(0x17, 4), SIG_DESC_CLEAR(0x15, 4))
#endif

#if DT_NODE_HAS_STATUS(DT_NODELABEL(peci0), okay) && CONFIG_PECI_NPCM4XX
/* DEVALT7, DEVALT5 */
SIG_DEFINE(PECI, B5, SIG_DESC_CLEAR(0x17, 4), SIG_DESC_SET(0x15, 4))
#endif

#if DT_NODE_HAS_STATUS(DT_NODELABEL(spi_fiu0), okay) && CONFIG_SPI_NPCM4XX_FIU
/* DEVALTC, DEVCNT */
SIG_DEFINE(SHD_CS, M12, SIG_DESC_SET(0x1c, 3), SIG_DESC_CLEAR(0x0, 6))
SIG_DEFINE(SHD_SCLK, J12, SIG_DESC_SET(0x1c, 3), SIG_DESC_CLEAR(0x0, 6))
SIG_DEFINE(SHD_DIO0, L12, SIG_DESC_SET(0x1c, 3), SIG_DESC_CLEAR(0x0, 6))
SIG_DEFINE(SHD_DIO1, K12, SIG_DESC_SET(0x1c, 3), SIG_DESC_CLEAR(0x0, 6))
SIG_DEFINE(SHD_DIO2, H12, SIG_DESC_SET(0x1c, 2))
SIG_DEFINE(SHD_DIO3, G12, SIG_DESC_SET(0x1c, 2))
#endif

#if DT_NODE_HAS_STATUS(DT_NODELABEL(adc0), okay) && CONFIG_ADC_NPCM4XX
/* DEVALT1 */
SIG_DEFINE(VIN7, C8, SIG_DESC_SET(0x11, 7))
/* DEVALT1 */
SIG_DEFINE(VIN5, F7, SIG_DESC_SET(0x11, 5))
/* DEVALT2 */
SIG_DEFINE(VIN16, D7, SIG_DESC_SET(0x12, 2))
SIG_DEFINE(THR16, D7, SIG_DESC_SET(0x12, 2))
SIG_DEFINE(TD2P, D7, SIG_DESC_SET(0x12, 2))
/* DEVALT2 */
SIG_DEFINE(VIN15, C7, SIG_DESC_SET(0x12, 1))
SIG_DEFINE(THR15, C7, SIG_DESC_SET(0x12, 1))
SIG_DEFINE(TD1P, C7, SIG_DESC_SET(0x12, 1))
/* DEVALT2 */
SIG_DEFINE(VIN14, A6, SIG_DESC_SET(0x12, 0))
SIG_DEFINE(THR14, A6, SIG_DESC_SET(0x12, 0))
SIG_DEFINE(TD0P, A6, SIG_DESC_SET(0x12, 0))
/* DEVALT1 */
SIG_DEFINE(VIN1, B6, SIG_DESC_SET(0x11, 1))
SIG_DEFINE(THR1, B6, SIG_DESC_SET(0x11, 1))
SIG_DEFINE(TD3P, B6, SIG_DESC_SET(0x11, 1))
/* DEVALT1 */
SIG_DEFINE(VIN2, C6, SIG_DESC_SET(0x11, 2))
SIG_DEFINE(THR2, C6, SIG_DESC_SET(0x11, 2))
SIG_DEFINE(TD4P, C6, SIG_DESC_SET(0x11, 2))
/* DEVALT1 */
SIG_DEFINE(VIN3, D6, SIG_DESC_CLEAR(0x11, 4), SIG_DESC_SET(0x11, 3))
#endif

#if DT_NODE_HAS_STATUS(DT_NODELABEL(spip1), okay) && CONFIG_SPIP_NPCM4XX
/* DEVALTC, DEV_CTL3 */
SIG_DEFINE(SPIP1_CS, A12, SIG_DESC_SET(0x1c, 1))
SIG_DEFINE(SPIP1_SCLK, D12, SIG_DESC_SET(0x1c, 1))
SIG_DEFINE(SPIP1_DIO0, C12, SIG_DESC_SET(0x1c, 1))
SIG_DEFINE(SPIP1_DIO1, B12, SIG_DESC_SET(0x1c, 1))
SIG_DEFINE(SPIP1_DIO2, A11, SIG_DESC_SET(0x1c, 1), SIG_DESC_CLEAR(0x04, 2))
SIG_DEFINE(SPIP1_DIO3, A10, SIG_DESC_SET(0x1c, 1))
#endif

#if DT_NODE_HAS_STATUS(DT_NODELABEL(usbd0), okay) && CONFIG_USB_DC_NPCM4XX
/* DEVALT2E */
SIG_DEFINE(USBD_PHY_ICLK, A4, SIG_DESC_SET(0x2e, 4), SIG_DESC_CLEAR(0x2e, 6))
SIG_DEFINE(USBD_PHY_XCLK, A4, SIG_DESC_SET(0x2e, 4), SIG_DESC_SET(0x2e, 6))
#endif

#if DT_NODE_HAS_STATUS(DT_NODELABEL(i3c0), okay) && CONFIG_I3C_NPCM4XX
/* DEVALT7.3=0, DEVALT7.2=1 */
SIG_DEFINE(I3C1_SCL, A5, SIG_DESC_CLEAR(0x17, 3), SIG_DESC_SET(0x17, 2))
/* DEVALT7.4=0, DEVALT5.4=0, DEVALT7.2=1 */
SIG_DEFINE(I3C1_SDA, B5, SIG_DESC_CLEAR(0x17, 4), SIG_DESC_CLEAR(0x15, 4), SIG_DESC_SET(0x29, 2))
#endif

#if DT_NODE_HAS_STATUS(DT_NODELABEL(i3c1), okay) && CONFIG_I3C_NPCM4XX
/* DEVALTA.4=1 */
SIG_DEFINE(I3C2_SCL, B9, SIG_DESC_SET(0x1A, 4))
/* DEVALTA.4=1 */
SIG_DEFINE(I3C2_SDA, A9, SIG_DESC_SET(0x1A, 4))
#endif
