Analysis & Synthesis report for soc_eq_solver
Sat Jul 28 20:52:16 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 13. State Machine - |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 14. State Machine - |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 22. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 23. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 24. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 25. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 26. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 27. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 28. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 29. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 30. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 31. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 32. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated
 33. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
 34. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated
 35. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|a_graycounter_nv6:rdptr_g1p
 36. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|a_graycounter_jdc:wrptr_g1p
 37. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|altsyncram_46d1:fifo_ram
 38. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|dffpipe_3dc:rdaclr
 39. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|dffpipe_oe9:rs_brp
 40. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|dffpipe_oe9:rs_bwp
 41. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 42. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe15
 43. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|dffpipe_3dc:wraclr
 44. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|dffpipe_oe9:ws_brp
 45. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|dffpipe_oe9:ws_bwp
 46. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 47. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe18
 48. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i
 49. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i
 50. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_demux:cmd_demux
 51. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_demux:cmd_demux_001
 52. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_rsp_demux:rsp_demux
 53. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_rsp_demux:rsp_demux_001
 54. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_demux:cmd_demux
 55. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_demux:cmd_demux_001
 56. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_rsp_demux:rsp_demux
 57. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001:rsp_demux_001
 58. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 59. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 60. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 61. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 62. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 63. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 64. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 65. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 66. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller
 67. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 68. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 69. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001|altera_reset_controller:rst_controller
 70. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 71. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 72. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 73. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 74. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 75. Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 76. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps
 77. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 78. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 79. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
 80. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
 81. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
 82. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 83. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
 84. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
 85. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
 86. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
 87. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
 88. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
 89. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
 90. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
 91. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
 92. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
 93. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
 94. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
 95. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
 96. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
 97. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
 98. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
 99. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
100. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
101. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
102. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
103. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
104. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
105. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
106. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
107. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
108. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
109. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
110. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
111. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
112. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
113. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
114. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
115. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
116. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
117. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
118. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
119. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
120. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
121. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
122. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
123. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
124. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
125. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram
126. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_System_PLL:system_pll|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i
127. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
128. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i
129. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i
130. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator
131. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator
132. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent
133. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
134. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent
135. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor
136. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo
137. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo
138. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent
139. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor
140. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo
141. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo
142. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_router:router|soc_eq_solver_hps_mm_interconnect_0_router_default_decode:the_default_decode
143. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_router:router_001|soc_eq_solver_hps_mm_interconnect_0_router_default_decode:the_default_decode
144. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_router_002:router_002|soc_eq_solver_hps_mm_interconnect_0_router_002_default_decode:the_default_decode
145. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_router_002:router_003|soc_eq_solver_hps_mm_interconnect_0_router_002_default_decode:the_default_decode
146. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter
147. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter
148. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter
149. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
150. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
151. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
152. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
153. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
154. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
155. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
156. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
157. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
158. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
159. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
160. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
161. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
162. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
163. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
164. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
165. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter
166. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
167. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
168. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
169. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
170. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
171. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
172. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
173. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
174. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
175. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
176. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
177. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
178. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
179. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
180. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
181. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
182. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
183. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
184. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
185. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
186. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
187. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
188. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
189. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
190. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter
191. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
192. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter
193. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
194. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter
195. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size
196. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter
197. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size
198. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
199. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
200. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator
201. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ready_s1_translator
202. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent
203. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
204. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent
205. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor
206. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo
207. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo
208. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ready_s1_agent
209. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor
210. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rsp_fifo
211. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo
212. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_router:router|soc_eq_solver_hps_mm_interconnect_1_router_default_decode:the_default_decode
213. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_router:router_001|soc_eq_solver_hps_mm_interconnect_1_router_default_decode:the_default_decode
214. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_router_002:router_002|soc_eq_solver_hps_mm_interconnect_1_router_002_default_decode:the_default_decode
215. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_router_002:router_003|soc_eq_solver_hps_mm_interconnect_1_router_002_default_decode:the_default_decode
216. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter
217. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter
218. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter
219. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
220. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
221. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
222. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
223. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
224. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
225. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
226. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
227. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
228. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
229. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
230. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
231. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
232. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
233. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
234. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
235. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter
236. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
237. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
238. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
239. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
240. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
241. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
242. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
243. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
244. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
245. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
246. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
247. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
248. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
249. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
250. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
251. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
252. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
253. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
254. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
255. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
256. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
257. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
258. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
259. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
260. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser
261. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
262. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
263. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
264. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001
265. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
266. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
267. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
268. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002
269. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
270. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
271. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
272. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003
273. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
274. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
275. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
276. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
277. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
278. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller
279. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller
280. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
281. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
282. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001
283. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001|altera_reset_controller:rst_controller
284. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
285. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
286. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_002
287. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002
288. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
289. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
290. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_003
291. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002
292. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
293. Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
294. altsyncram Parameter Settings by Entity Instance
295. dcfifo Parameter Settings by Entity Instance
296. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_003"
297. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
298. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002"
299. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_002"
300. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001"
301. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
302. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller"
303. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller"
304. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003"
305. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002"
306. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001"
307. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser"
308. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
309. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
310. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
311. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
312. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
313. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
314. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
315. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
316. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
317. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_router_002:router_002|soc_eq_solver_hps_mm_interconnect_1_router_002_default_decode:the_default_decode"
318. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_router:router|soc_eq_solver_hps_mm_interconnect_1_router_default_decode:the_default_decode"
319. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo"
320. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rsp_fifo"
321. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ready_s1_agent"
322. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo"
323. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo"
324. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent"
325. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
326. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent"
327. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ready_s1_translator"
328. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator"
329. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter"
330. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size"
331. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter"
332. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter"
333. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
334. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter"
335. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
336. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
337. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
338. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
339. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
340. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
341. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
342. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
343. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
344. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
345. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
346. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_router_002:router_002|soc_eq_solver_hps_mm_interconnect_0_router_002_default_decode:the_default_decode"
347. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_router:router|soc_eq_solver_hps_mm_interconnect_0_router_default_decode:the_default_decode"
348. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo"
349. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo"
350. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent"
351. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo"
352. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo"
353. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent"
354. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
355. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent"
356. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator"
357. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator"
358. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_System_PLL:system_pll|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i"
359. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_Onchip_SRAM:onchip_sram"
360. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
361. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
362. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
363. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
364. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
365. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
366. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
367. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
368. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
369. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
370. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
371. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
372. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
373. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
374. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
375. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
376. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
377. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
378. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
379. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
380. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
381. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
382. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
383. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
384. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
385. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
386. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
387. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
388. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
389. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
390. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
391. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
392. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
393. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
394. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
395. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
396. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst"
397. Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps"
398. Port Connectivity Checks: "soc_eq_solver_hps:u2"
399. Port Connectivity Checks: "write_sram_data:u7"
400. Post-Synthesis Netlist Statistics for Top Partition
401. Post-Synthesis Netlist Statistics for Partition soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border
402. Elapsed Time Per Partition
403. Analysis & Synthesis Messages
404. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Jul 28 20:52:16 2018       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; soc_eq_solver                               ;
; Top-level Entity Name           ; soc_eq_solver_system                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 12099                                       ;
; Total pins                      ; 323                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 24,576                                      ;
; Total DSP Blocks                ; 80                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                               ;
+---------------------------------------------------------------------------------+----------------------+--------------------+
; Option                                                                          ; Setting              ; Default Value      ;
+---------------------------------------------------------------------------------+----------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6         ;                    ;
; Top-level entity name                                                           ; soc_eq_solver_system ; soc_eq_solver      ;
; Family name                                                                     ; Cyclone V            ; Cyclone V          ;
; Use smart compilation                                                           ; Off                  ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                   ; On                 ;
; Enable compact report table                                                     ; Off                  ; Off                ;
; Restructure Multiplexers                                                        ; Auto                 ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                  ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                  ; Off                ;
; Preserve fewer node names                                                       ; On                   ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable               ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001         ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993            ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                 ; Auto               ;
; Safe State Machine                                                              ; Off                  ; Off                ;
; Extract Verilog State Machines                                                  ; On                   ; On                 ;
; Extract VHDL State Machines                                                     ; On                   ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                  ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                   ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                   ; On                 ;
; Parallel Synthesis                                                              ; On                   ; On                 ;
; DSP Block Balancing                                                             ; Auto                 ; Auto               ;
; NOT Gate Push-Back                                                              ; On                   ; On                 ;
; Power-Up Don't Care                                                             ; On                   ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                  ; Off                ;
; Remove Duplicate Registers                                                      ; On                   ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                  ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                  ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                  ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                  ; Off                ;
; Ignore SOFT Buffers                                                             ; On                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                  ; Off                ;
; Optimization Technique                                                          ; Balanced             ; Balanced           ;
; Carry Chain Length                                                              ; 70                   ; 70                 ;
; Auto Carry Chains                                                               ; On                   ; On                 ;
; Auto Open-Drain Pins                                                            ; On                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                  ; Off                ;
; Auto ROM Replacement                                                            ; On                   ; On                 ;
; Auto RAM Replacement                                                            ; On                   ; On                 ;
; Auto DSP Block Replacement                                                      ; On                   ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                 ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                   ; On                 ;
; Strict RAM Replacement                                                          ; Off                  ; Off                ;
; Allow Synchronous Control Signals                                               ; On                   ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                  ; Off                ;
; Auto Resource Sharing                                                           ; Off                  ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                  ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                  ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                   ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                  ; Off                ;
; Timing-Driven Synthesis                                                         ; On                   ; On                 ;
; Report Parameter Settings                                                       ; On                   ; On                 ;
; Report Source Assignments                                                       ; On                   ; On                 ;
; Report Connectivity Checks                                                      ; On                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                  ; Off                ;
; Synchronization Register Chain Length                                           ; 3                    ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation   ; Normal compilation ;
; HDL message level                                                               ; Level2               ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                  ; 100                ;
; Clock MUX Protection                                                            ; On                   ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                  ; Off                ;
; Block Design Naming                                                             ; Auto                 ; Auto               ;
; SDC constraint protection                                                       ; Off                  ; Off                ;
; Synthesis Effort                                                                ; Auto                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                  ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium               ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                 ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                   ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                   ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                  ; Off                ;
+---------------------------------------------------------------------------------+----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.90        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  29.9%      ;
;     Processor 3            ;  29.9%      ;
;     Processor 4            ;  29.9%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; File Name with User-Entered Path                                                                                ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                                                           ; Library           ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; vhdl_design_files/soc_eq_solver_pack.vhd                                                                        ; yes             ; User VHDL File               ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_pack.vhd                                                                        ;                   ;
; soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd                                                               ; yes             ; User VHDL File               ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd                                                               ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller.vhd                                                ; yes             ; User VHDL File               ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller.vhd                                                ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd                                            ; yes             ; User VHDL File               ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd                                            ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/altera_reset_controller.v                                                ; yes             ; User Verilog HDL File        ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_reset_controller.v                                                ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/altera_reset_synchronizer.v                                              ; yes             ; User Verilog HDL File        ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_reset_synchronizer.v                                              ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_irq_mapper.sv                                          ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v                                    ; yes             ; User Verilog HDL File        ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v                                    ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File        ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter.v                  ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                               ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                               ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_clock_crosser.v                                         ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_clock_crosser.v                                         ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/altera_std_synchronizer_nocut.v                                          ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_std_synchronizer_nocut.v                                          ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_mux.sv                           ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv                                              ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv                                              ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001.sv                     ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux.sv                         ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_mux.sv                           ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_demux.sv                         ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter.sv                                           ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter.sv                                           ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                      ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                      ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/altera_merlin_address_alignment.sv                                       ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_address_alignment.sv                                       ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/altera_merlin_traffic_limiter.sv                                         ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_traffic_limiter.sv                                         ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/altera_avalon_sc_fifo.v                                                  ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_avalon_sc_fifo.v                                                  ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv                        ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv                            ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_agent.sv                                             ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_agent.sv                                             ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                      ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                      ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv                                           ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv                                           ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_translator.sv                                        ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_translator.sv                                        ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File        ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v                                    ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv                                           ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv                                           ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_mux.sv                           ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_demux.sv                         ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_mux.sv                           ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_demux.sv                         ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv                        ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv                            ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ready.v                                                ; yes             ; User Verilog HDL File        ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ready.v                                                ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v                                     ; yes             ; User Verilog HDL File        ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v                                     ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL.v                                           ; yes             ; User Verilog HDL File        ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL.v                                           ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                              ; yes             ; User Verilog HDL File        ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                              ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL_sys_pll.v                                   ; yes             ; User Verilog HDL File        ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL_sys_pll.v                                   ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_Onchip_SRAM.v                                          ; yes             ; User Verilog HDL File        ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_Onchip_SRAM.v                                          ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS.v                                           ; yes             ; User Verilog HDL File        ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS.v                                           ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io.v                                    ; yes             ; User Verilog HDL File        ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io.v                                    ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/hps_sdram.v                                                              ; yes             ; User Verilog HDL File        ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram.v                                                              ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                           ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                            ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                            ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                     ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                       ; yes             ; User Verilog HDL File        ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                       ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                            ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                            ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sv                                                          ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sv                                                          ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                    ; yes             ; User Verilog HDL File        ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                    ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                          ; yes             ; User Verilog HDL File        ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                          ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                           ; yes             ; User Verilog HDL File        ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                           ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                   ; yes             ; User Verilog HDL File        ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                   ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                                  ; yes             ; User Verilog HDL File        ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                                  ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                      ; yes             ; User Verilog HDL File        ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                      ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                              ; yes             ; User Verilog HDL File        ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                              ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv                                                         ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv                                                         ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sv                            ; soc_eq_solver_hps ;
; soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces.sv                          ; soc_eq_solver_hps ;
; vhdl_design_files/soc_eq_solver_system.vhd                                                                      ; yes             ; User VHDL File               ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd                                                                      ;                   ;
; vhdl_design_files/write_sram_data.vhd                                                                           ; yes             ; User VHDL File               ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/write_sram_data.vhd                                                                           ;                   ;
; vhdl_design_files/read_fifo_data.vhd                                                                            ; yes             ; User VHDL File               ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/read_fifo_data.vhd                                                                            ;                   ;
; vhdl_design_files/parallel_solver.vhd                                                                           ; yes             ; User VHDL File               ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/parallel_solver.vhd                                                                           ;                   ;
; vhdl_design_files/eq_reducer.vhd                                                                                ; yes             ; User VHDL File               ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/eq_reducer.vhd                                                                                ;                   ;
; vhdl_design_files/eq_rearrange.vhd                                                                              ; yes             ; User VHDL File               ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/eq_rearrange.vhd                                                                              ;                   ;
; altddio_out.tdf                                                                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altddio_out.tdf                                                                                                                                 ;                   ;
; aglobal180.inc                                                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                                                                                                  ;                   ;
; stratix_ddio.inc                                                                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                                                                ;                   ;
; cyclone_ddio.inc                                                                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                                                                ;                   ;
; lpm_mux.inc                                                                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                     ;                   ;
; stratix_lcell.inc                                                                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_lcell.inc                                                                                                                               ;                   ;
; db/ddio_out_uqe.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/ddio_out_uqe.tdf                                                                                             ;                   ;
; altsyncram.tdf                                                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                                  ;                   ;
; stratix_ram_block.inc                                                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                           ;                   ;
; lpm_decode.inc                                                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                                  ;                   ;
; a_rdenreg.inc                                                                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                                   ;                   ;
; altrom.inc                                                                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                                                                                                                      ;                   ;
; altram.inc                                                                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                                                                                                                                      ;                   ;
; altdpram.inc                                                                                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                                                                                                                    ;                   ;
; db/altsyncram_1k52.tdf                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/altsyncram_1k52.tdf                                                                                          ;                   ;
; altera_pll.v                                                                                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v                                                                                                                                    ;                   ;
; dcfifo.tdf                                                                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                                                      ;                   ;
; lpm_counter.inc                                                                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                                                 ;                   ;
; lpm_add_sub.inc                                                                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                                 ;                   ;
; a_graycounter.inc                                                                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_graycounter.inc                                                                                                                               ;                   ;
; a_fefifo.inc                                                                                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                                                    ;                   ;
; a_gray2bin.inc                                                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                                                                  ;                   ;
; dffpipe.inc                                                                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dffpipe.inc                                                                                                                                     ;                   ;
; alt_sync_fifo.inc                                                                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                                                               ;                   ;
; lpm_compare.inc                                                                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                                                 ;                   ;
; altsyncram_fifo.inc                                                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                                                             ;                   ;
; db/dcfifo_h482.tdf                                                                                              ; yes             ; Auto-Generated Megafunction  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/dcfifo_h482.tdf                                                                                              ;                   ;
; db/a_gray2bin_oab.tdf                                                                                           ; yes             ; Auto-Generated Megafunction  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/a_gray2bin_oab.tdf                                                                                           ;                   ;
; db/a_graycounter_nv6.tdf                                                                                        ; yes             ; Auto-Generated Megafunction  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/a_graycounter_nv6.tdf                                                                                        ;                   ;
; db/a_graycounter_jdc.tdf                                                                                        ; yes             ; Auto-Generated Megafunction  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/a_graycounter_jdc.tdf                                                                                        ;                   ;
; db/altsyncram_46d1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/altsyncram_46d1.tdf                                                                                          ;                   ;
; db/dffpipe_3dc.tdf                                                                                              ; yes             ; Auto-Generated Megafunction  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/dffpipe_3dc.tdf                                                                                              ;                   ;
; db/dffpipe_oe9.tdf                                                                                              ; yes             ; Auto-Generated Megafunction  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/dffpipe_oe9.tdf                                                                                              ;                   ;
; db/alt_synch_pipe_8pl.tdf                                                                                       ; yes             ; Auto-Generated Megafunction  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/alt_synch_pipe_8pl.tdf                                                                                       ;                   ;
; db/dffpipe_pe9.tdf                                                                                              ; yes             ; Auto-Generated Megafunction  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/dffpipe_pe9.tdf                                                                                              ;                   ;
; db/alt_synch_pipe_9pl.tdf                                                                                       ; yes             ; Auto-Generated Megafunction  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/alt_synch_pipe_9pl.tdf                                                                                       ;                   ;
; db/dffpipe_qe9.tdf                                                                                              ; yes             ; Auto-Generated Megafunction  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/dffpipe_qe9.tdf                                                                                              ;                   ;
; db/cmpr_906.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/cmpr_906.tdf                                                                                                 ;                   ;
; altera_std_synchronizer.v                                                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                                                       ;                   ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 16936          ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 24144          ;
;     -- 7 input functions                    ; 132            ;
;     -- 6 input functions                    ; 6462           ;
;     -- 5 input functions                    ; 6215           ;
;     -- 4 input functions                    ; 4453           ;
;     -- <=3 input functions                  ; 6882           ;
;                                             ;                ;
; Dedicated logic registers                   ; 11913          ;
;                                             ;                ;
; I/O pins                                    ; 323            ;
; I/O registers                               ; 186            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 24576          ;
;                                             ;                ;
; Total DSP Blocks                            ; 80             ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Total DLLs                                  ; 1              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 10875          ;
; Total fan-out                               ; 170086         ;
; Average fan-out                             ; 4.52           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------------+
; Compilation Hierarchy Node                                                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                             ; Library Name      ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------------+
; |soc_eq_solver_system                                                                         ; 24144 (0)           ; 11913 (0)                 ; 24576             ; 80         ; 323  ; 0            ; |soc_eq_solver_system                                                                                                                                                                                                                                                                                                                                                                                                    ; soc_eq_solver_system                                    ; work              ;
;    |parallel_solver:u1|                                                                       ; 21373 (11898)       ; 8899 (3089)               ; 0                 ; 80         ; 0    ; 0            ; |soc_eq_solver_system|parallel_solver:u1                                                                                                                                                                                                                                                                                                                                                                                 ; parallel_solver                                         ; work              ;
;       |eq_rearrange:u1|                                                                       ; 1352 (1352)         ; 1650 (1650)               ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|parallel_solver:u1|eq_rearrange:u1                                                                                                                                                                                                                                                                                                                                                                 ; eq_rearrange                                            ; work              ;
;       |eq_reducer:\GEN_EQ_REDUCER:0:ERX|                                                      ; 1015 (1015)         ; 520 (520)                 ; 0                 ; 10         ; 0    ; 0            ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX                                                                                                                                                                                                                                                                                                                                                ; eq_reducer                                              ; work              ;
;       |eq_reducer:\GEN_EQ_REDUCER:1:ERX|                                                      ; 1015 (1015)         ; 520 (520)                 ; 0                 ; 10         ; 0    ; 0            ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX                                                                                                                                                                                                                                                                                                                                                ; eq_reducer                                              ; work              ;
;       |eq_reducer:\GEN_EQ_REDUCER:2:ERX|                                                      ; 1015 (1015)         ; 520 (520)                 ; 0                 ; 10         ; 0    ; 0            ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX                                                                                                                                                                                                                                                                                                                                                ; eq_reducer                                              ; work              ;
;       |eq_reducer:\GEN_EQ_REDUCER:3:ERX|                                                      ; 1015 (1015)         ; 520 (520)                 ; 0                 ; 10         ; 0    ; 0            ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX                                                                                                                                                                                                                                                                                                                                                ; eq_reducer                                              ; work              ;
;       |eq_reducer:\GEN_EQ_REDUCER:4:ERX|                                                      ; 1015 (1015)         ; 520 (520)                 ; 0                 ; 10         ; 0    ; 0            ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX                                                                                                                                                                                                                                                                                                                                                ; eq_reducer                                              ; work              ;
;       |eq_reducer:\GEN_EQ_REDUCER:5:ERX|                                                      ; 1018 (1018)         ; 520 (520)                 ; 0                 ; 10         ; 0    ; 0            ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX                                                                                                                                                                                                                                                                                                                                                ; eq_reducer                                              ; work              ;
;       |eq_reducer:\GEN_EQ_REDUCER:6:ERX|                                                      ; 1015 (1015)         ; 520 (520)                 ; 0                 ; 10         ; 0    ; 0            ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX                                                                                                                                                                                                                                                                                                                                                ; eq_reducer                                              ; work              ;
;       |eq_reducer:\GEN_EQ_REDUCER:7:ERX|                                                      ; 1015 (1015)         ; 520 (520)                 ; 0                 ; 10         ; 0    ; 0            ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX                                                                                                                                                                                                                                                                                                                                                ; eq_reducer                                              ; work              ;
;    |read_fifo_data:u0|                                                                        ; 165 (165)           ; 1516 (1516)               ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|read_fifo_data:u0                                                                                                                                                                                                                                                                                                                                                                                  ; read_fifo_data                                          ; work              ;
;    |soc_eq_solver_hps:u2|                                                                     ; 2058 (0)            ; 1421 (0)                  ; 24576             ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2                                                                                                                                                                                                                                                                                                                                                                               ; soc_eq_solver_hps                                       ; soc_eq_solver_hps ;
;       |soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|                                               ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps                                                                                                                                                                                                                                                                                                                                       ; soc_eq_solver_hps_ARM_A9_HPS                            ; soc_eq_solver_hps ;
;          |soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                          ; soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces            ; soc_eq_solver_hps ;
;          |soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|                                         ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io                                                                                                                                                                                                                                                                                            ; soc_eq_solver_hps_ARM_A9_HPS_hps_io                     ; soc_eq_solver_hps ;
;             |soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|                               ; 1 (1)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border                                                                                                                                                                                                                                          ; soc_eq_solver_hps_ARM_A9_HPS_hps_io_border              ; soc_eq_solver_hps ;
;                |hps_sdram:hps_sdram_inst|                                                     ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                               ; soc_eq_solver_hps ;
;                   |altera_mem_if_dll_cyclonev:dll|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                              ; soc_eq_solver_hps ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev       ; soc_eq_solver_hps ;
;                   |altera_mem_if_oct_cyclonev:oct|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                              ; soc_eq_solver_hps ;
;                   |hps_sdram_p0:p0|                                                           ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                            ; soc_eq_solver_hps ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                            ; soc_eq_solver_hps ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                           ; soc_eq_solver_hps ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads                     ; soc_eq_solver_hps ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                             ; work              ;
;                                  |ddio_out_uqe:auto_generated|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                            ; work              ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                    ; soc_eq_solver_hps ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                    ; soc_eq_solver_hps ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                    ; soc_eq_solver_hps ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                    ; soc_eq_solver_hps ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                    ; soc_eq_solver_hps ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                    ; soc_eq_solver_hps ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                    ; soc_eq_solver_hps ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                    ; soc_eq_solver_hps ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                    ; soc_eq_solver_hps ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                    ; soc_eq_solver_hps ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                    ; soc_eq_solver_hps ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                    ; soc_eq_solver_hps ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                    ; soc_eq_solver_hps ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                    ; soc_eq_solver_hps ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                    ; soc_eq_solver_hps ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                    ; soc_eq_solver_hps ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                    ; soc_eq_solver_hps ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                    ; soc_eq_solver_hps ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                    ; soc_eq_solver_hps ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                    ; soc_eq_solver_hps ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                    ; soc_eq_solver_hps ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                    ; soc_eq_solver_hps ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                    ; soc_eq_solver_hps ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                    ; soc_eq_solver_hps ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                    ; soc_eq_solver_hps ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                       ; soc_eq_solver_hps ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                               ; soc_eq_solver_hps ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                               ; soc_eq_solver_hps ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                               ; soc_eq_solver_hps ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                               ; soc_eq_solver_hps ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                   ; soc_eq_solver_hps ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev             ; soc_eq_solver_hps ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                   ; soc_eq_solver_hps ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev             ; soc_eq_solver_hps ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                   ; soc_eq_solver_hps ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev             ; soc_eq_solver_hps ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                   ; soc_eq_solver_hps ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev             ; soc_eq_solver_hps ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                                    ; soc_eq_solver_hps ;
;                   |hps_sdram_pll:pll|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                           ; soc_eq_solver_hps ;
;       |soc_eq_solver_hps_Onchip_SRAM:onchip_sram|                                             ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_Onchip_SRAM:onchip_sram                                                                                                                                                                                                                                                                                                                                     ; soc_eq_solver_hps_Onchip_SRAM                           ; soc_eq_solver_hps ;
;          |altsyncram:the_altsyncram|                                                          ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                           ; altsyncram                                              ; work              ;
;             |altsyncram_1k52:auto_generated|                                                  ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated                                                                                                                                                                                                                                                                            ; altsyncram_1k52                                         ; work              ;
;       |soc_eq_solver_hps_System_PLL:system_pll|                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_System_PLL:system_pll                                                                                                                                                                                                                                                                                                                                       ; soc_eq_solver_hps_System_PLL                            ; soc_eq_solver_hps ;
;          |soc_eq_solver_hps_System_PLL_sys_pll:sys_pll|                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_System_PLL:system_pll|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll                                                                                                                                                                                                                                                                                          ; soc_eq_solver_hps_System_PLL_sys_pll                    ; soc_eq_solver_hps ;
;             |altera_pll:altera_pll_i|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_System_PLL:system_pll|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                  ; altera_pll                                              ; work              ;
;       |soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|                                   ; 192 (0)             ; 198 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga                                                                                                                                                                                                                                                                                                                           ; soc_eq_solver_hps_fifo_HPS_to_FPGA                      ; soc_eq_solver_hps ;
;          |soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|   ; 192 (81)            ; 198 (58)                  ; 16384             ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                                                                                          ; soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls ; soc_eq_solver_hps ;
;             |altera_std_synchronizer:rdreq_sync_i|                                            ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i                                                                                                                                                                                                     ; altera_std_synchronizer                                 ; work              ;
;             |soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|                   ; 111 (8)             ; 136 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo                                                                                                                                                                            ; soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo      ; soc_eq_solver_hps ;
;                |dcfifo:dual_clock_fifo|                                                       ; 103 (0)             ; 136 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo                                                                                                                                                     ; dcfifo                                                  ; work              ;
;                   |dcfifo_h482:auto_generated|                                                ; 103 (24)            ; 136 (30)                  ; 16384             ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated                                                                                                                          ; dcfifo_h482                                             ; work              ;
;                      |a_gray2bin_oab:rdptr_g_gray2bin|                                        ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin                                                                                          ; a_gray2bin_oab                                          ; work              ;
;                      |a_gray2bin_oab:rs_dgwp_gray2bin|                                        ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin                                                                                          ; a_gray2bin_oab                                          ; work              ;
;                      |a_gray2bin_oab:wrptr_g_gray2bin|                                        ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin                                                                                          ; a_gray2bin_oab                                          ; work              ;
;                      |a_gray2bin_oab:ws_dgrp_gray2bin|                                        ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin                                                                                          ; a_gray2bin_oab                                          ; work              ;
;                      |a_graycounter_jdc:wrptr_g1p|                                            ; 16 (16)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|a_graycounter_jdc:wrptr_g1p                                                                                              ; a_graycounter_jdc                                       ; work              ;
;                      |a_graycounter_nv6:rdptr_g1p|                                            ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                              ; a_graycounter_nv6                                       ; work              ;
;                      |alt_synch_pipe_8pl:rs_dgwp|                                             ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                               ; alt_synch_pipe_8pl                                      ; work              ;
;                         |dffpipe_pe9:dffpipe15|                                               ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe15                                                                         ; dffpipe_pe9                                             ; work              ;
;                      |alt_synch_pipe_9pl:ws_dgrp|                                             ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                               ; alt_synch_pipe_9pl                                      ; work              ;
;                         |dffpipe_qe9:dffpipe18|                                               ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe18                                                                         ; dffpipe_qe9                                             ; work              ;
;                      |altsyncram_46d1:fifo_ram|                                               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|altsyncram_46d1:fifo_ram                                                                                                 ; altsyncram_46d1                                         ; work              ;
;                      |cmpr_906:rdempty_eq_comp|                                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|cmpr_906:rdempty_eq_comp                                                                                                 ; cmpr_906                                                ; work              ;
;                      |cmpr_906:wrempty_eq_comp|                                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|cmpr_906:wrempty_eq_comp                                                                                                 ; cmpr_906                                                ; work              ;
;                      |cmpr_906:wrfull_eq_comp|                                                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|cmpr_906:wrfull_eq_comp                                                                                                  ; cmpr_906                                                ; work              ;
;                      |dffpipe_3dc:rdaclr|                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|dffpipe_3dc:rdaclr                                                                                                       ; dffpipe_3dc                                             ; work              ;
;                      |dffpipe_3dc:wraclr|                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|dffpipe_3dc:wraclr                                                                                                       ; dffpipe_3dc                                             ; work              ;
;                      |dffpipe_oe9:rs_brp|                                                     ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|dffpipe_oe9:rs_brp                                                                                                       ; dffpipe_oe9                                             ; work              ;
;                      |dffpipe_oe9:rs_bwp|                                                     ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|dffpipe_oe9:rs_bwp                                                                                                       ; dffpipe_oe9                                             ; work              ;
;                      |dffpipe_oe9:ws_brp|                                                     ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|dffpipe_oe9:ws_brp                                                                                                       ; dffpipe_oe9                                             ; work              ;
;                      |dffpipe_oe9:ws_bwp|                                                     ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|dffpipe_oe9:ws_bwp                                                                                                       ; dffpipe_oe9                                             ; work              ;
;       |soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|                                 ; 1291 (0)            ; 613 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                         ; soc_eq_solver_hps_mm_interconnect_0                     ; soc_eq_solver_hps ;
;          |altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                   ; soc_eq_solver_hps ;
;          |altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|                           ; 33 (33)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                   ; soc_eq_solver_hps ;
;          |altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|                              ; 70 (70)             ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                   ; soc_eq_solver_hps ;
;          |altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|                                ; 42 (42)             ; 76 (76)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                   ; soc_eq_solver_hps ;
;          |altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|                        ; 142 (67)            ; 34 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent                                                                                                                                                                                                                                                             ; altera_merlin_axi_master_ni                             ; soc_eq_solver_hps ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 75 (75)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                       ; altera_merlin_address_alignment                         ; soc_eq_solver_hps ;
;          |altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|                      ; 69 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter                                                                                                                                                                                                                                                           ; altera_merlin_burst_adapter                             ; soc_eq_solver_hps ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 69 (68)             ; 90 (90)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                           ; altera_merlin_burst_adapter_13_1                        ; soc_eq_solver_hps ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                     ; altera_merlin_address_alignment                         ; soc_eq_solver_hps ;
;          |altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|                           ; 121 (0)             ; 118 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter                                                                                                                                                                                                                                                                ; altera_merlin_burst_adapter                             ; soc_eq_solver_hps ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 121 (120)           ; 118 (118)                 ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                ; altera_merlin_burst_adapter_13_1                        ; soc_eq_solver_hps ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                          ; altera_merlin_address_alignment                         ; soc_eq_solver_hps ;
;          |altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|                                ; 20 (3)              ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                               ; soc_eq_solver_hps ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 17 (17)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                       ; altera_merlin_burst_uncompressor                        ; soc_eq_solver_hps ;
;          |altera_merlin_slave_agent:onchip_sram_s2_agent|                                     ; 60 (9)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                               ; soc_eq_solver_hps ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 51 (51)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                        ; soc_eq_solver_hps ;
;          |altera_merlin_slave_translator:onchip_sram_s2_translator|                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                          ; soc_eq_solver_hps ;
;          |altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|                 ; 8 (8)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter                                                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                           ; soc_eq_solver_hps ;
;          |altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|                 ; 11 (11)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter                                                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                           ; soc_eq_solver_hps ;
;          |altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|                  ; 62 (61)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter                                                                                                                                                                                                                                                       ; altera_merlin_width_adapter                             ; soc_eq_solver_hps ;
;             |altera_merlin_address_alignment:check_and_align_address_to_size|                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size                                                                                                                                                                                       ; altera_merlin_address_alignment                         ; soc_eq_solver_hps ;
;          |altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|                  ; 11 (11)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter                                                                                                                                                                                                                                                       ; altera_merlin_width_adapter                             ; soc_eq_solver_hps ;
;          |altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|                       ; 105 (105)           ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                             ; soc_eq_solver_hps ;
;          |altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|                       ; 114 (114)           ; 96 (96)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                             ; soc_eq_solver_hps ;
;          |soc_eq_solver_hps_mm_interconnect_0_cmd_demux:cmd_demux|                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                 ; soc_eq_solver_hps_mm_interconnect_0_cmd_demux           ; soc_eq_solver_hps ;
;          |soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|                            ; 92 (86)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                 ; soc_eq_solver_hps_mm_interconnect_0_cmd_mux             ; soc_eq_solver_hps ;
;             |altera_merlin_arbitrator:arb|                                                    ; 6 (6)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                                ; soc_eq_solver_hps ;
;          |soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux|                                ; 22 (20)             ; 4 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                     ; soc_eq_solver_hps_mm_interconnect_0_cmd_mux             ; soc_eq_solver_hps ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                                ; soc_eq_solver_hps ;
;          |soc_eq_solver_hps_mm_interconnect_0_router:router|                                  ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                       ; soc_eq_solver_hps_mm_interconnect_0_router              ; soc_eq_solver_hps ;
;          |soc_eq_solver_hps_mm_interconnect_0_rsp_demux:rsp_demux_001|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                             ; soc_eq_solver_hps_mm_interconnect_0_rsp_demux           ; soc_eq_solver_hps ;
;          |soc_eq_solver_hps_mm_interconnect_0_rsp_demux:rsp_demux|                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                 ; soc_eq_solver_hps_mm_interconnect_0_rsp_demux           ; soc_eq_solver_hps ;
;          |soc_eq_solver_hps_mm_interconnect_0_rsp_mux:rsp_mux_001|                            ; 257 (257)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                 ; soc_eq_solver_hps_mm_interconnect_0_rsp_mux             ; soc_eq_solver_hps ;
;          |soc_eq_solver_hps_mm_interconnect_0_rsp_mux:rsp_mux|                                ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                     ; soc_eq_solver_hps_mm_interconnect_0_rsp_mux             ; soc_eq_solver_hps ;
;       |soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|                                 ; 558 (0)             ; 535 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                         ; soc_eq_solver_hps_mm_interconnect_1                     ; soc_eq_solver_hps ;
;          |altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|                     ; 15 (15)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                   ; soc_eq_solver_hps ;
;          |altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|                       ; 26 (26)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                   ; soc_eq_solver_hps ;
;          |altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|                                    ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                   ; soc_eq_solver_hps ;
;          |altera_avalon_sc_fifo:ready_s1_agent_rsp_fifo|                                      ; 27 (27)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                   ; soc_eq_solver_hps ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                               ; 5 (0)               ; 64 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser                ; soc_eq_solver_hps ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                        ; 5 (5)               ; 64 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                          ; soc_eq_solver_hps ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                      ; altera_std_synchronizer_nocut                           ; soc_eq_solver_hps ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                      ; altera_std_synchronizer_nocut                           ; soc_eq_solver_hps ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                               ; 4 (0)               ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser                ; soc_eq_solver_hps ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                        ; 4 (4)               ; 32 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                          ; soc_eq_solver_hps ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                      ; altera_std_synchronizer_nocut                           ; soc_eq_solver_hps ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                      ; altera_std_synchronizer_nocut                           ; soc_eq_solver_hps ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                               ; 4 (0)               ; 34 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser                ; soc_eq_solver_hps ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                        ; 4 (4)               ; 34 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                          ; soc_eq_solver_hps ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                      ; altera_std_synchronizer_nocut                           ; soc_eq_solver_hps ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                      ; altera_std_synchronizer_nocut                           ; soc_eq_solver_hps ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                   ; 3 (0)               ; 76 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                        ; altera_avalon_st_handshake_clock_crosser                ; soc_eq_solver_hps ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                        ; 3 (3)               ; 76 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                               ; altera_avalon_st_clock_crosser                          ; soc_eq_solver_hps ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                          ; altera_std_synchronizer_nocut                           ; soc_eq_solver_hps ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                          ; altera_std_synchronizer_nocut                           ; soc_eq_solver_hps ;
;          |altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|                     ; 84 (51)             ; 12 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent                                                                                                                                                                                                                                                          ; altera_merlin_axi_master_ni                             ; soc_eq_solver_hps ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 33 (33)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                    ; altera_merlin_address_alignment                         ; soc_eq_solver_hps ;
;          |altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|                  ; 74 (0)              ; 94 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter                                                                                                                                                                                                                                                       ; altera_merlin_burst_adapter                             ; soc_eq_solver_hps ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 74 (73)             ; 94 (94)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                       ; altera_merlin_burst_adapter_13_1                        ; soc_eq_solver_hps ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                 ; altera_merlin_address_alignment                         ; soc_eq_solver_hps ;
;          |altera_merlin_burst_adapter:ready_s1_burst_adapter|                                 ; 77 (0)              ; 59 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter                                                                                                                                                                                                                                                                      ; altera_merlin_burst_adapter                             ; soc_eq_solver_hps ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 77 (76)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                      ; altera_merlin_burst_adapter_13_1                        ; soc_eq_solver_hps ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                ; altera_merlin_address_alignment                         ; soc_eq_solver_hps ;
;          |altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|                            ; 26 (9)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                               ; soc_eq_solver_hps ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 17 (17)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                        ; soc_eq_solver_hps ;
;          |altera_merlin_slave_agent:ready_s1_agent|                                           ; 29 (11)             ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ready_s1_agent                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                               ; soc_eq_solver_hps ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 18 (18)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                        ; soc_eq_solver_hps ;
;          |altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|                  ; 3 (3)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                          ; soc_eq_solver_hps ;
;          |altera_merlin_slave_translator:ready_s1_translator|                                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ready_s1_translator                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                          ; soc_eq_solver_hps ;
;          |altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|              ; 13 (13)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                                                   ; altera_merlin_traffic_limiter                           ; soc_eq_solver_hps ;
;          |altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter|              ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                                                   ; altera_merlin_traffic_limiter                           ; soc_eq_solver_hps ;
;          |soc_eq_solver_hps_mm_interconnect_1_cmd_demux:cmd_demux_001|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                             ; soc_eq_solver_hps_mm_interconnect_1_cmd_demux           ; soc_eq_solver_hps ;
;          |soc_eq_solver_hps_mm_interconnect_1_cmd_demux:cmd_demux|                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                 ; soc_eq_solver_hps_mm_interconnect_1_cmd_demux           ; soc_eq_solver_hps ;
;          |soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux_001|                            ; 34 (29)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                 ; soc_eq_solver_hps_mm_interconnect_1_cmd_mux             ; soc_eq_solver_hps ;
;             |altera_merlin_arbitrator:arb|                                                    ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                                ; soc_eq_solver_hps ;
;          |soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux|                                ; 67 (63)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                     ; soc_eq_solver_hps_mm_interconnect_1_cmd_mux             ; soc_eq_solver_hps ;
;             |altera_merlin_arbitrator:arb|                                                    ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                                ; soc_eq_solver_hps ;
;          |soc_eq_solver_hps_mm_interconnect_1_router:router_001|                              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_router:router_001                                                                                                                                                                                                                                                                   ; soc_eq_solver_hps_mm_interconnect_1_router              ; soc_eq_solver_hps ;
;          |soc_eq_solver_hps_mm_interconnect_1_router:router|                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                       ; soc_eq_solver_hps_mm_interconnect_1_router              ; soc_eq_solver_hps ;
;          |soc_eq_solver_hps_mm_interconnect_1_rsp_demux:rsp_demux|                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                 ; soc_eq_solver_hps_mm_interconnect_1_rsp_demux           ; soc_eq_solver_hps ;
;          |soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001:rsp_demux_001|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                         ; soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001       ; soc_eq_solver_hps ;
;          |soc_eq_solver_hps_mm_interconnect_1_rsp_mux:rsp_mux_001|                            ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                 ; soc_eq_solver_hps_mm_interconnect_1_rsp_mux             ; soc_eq_solver_hps ;
;          |soc_eq_solver_hps_mm_interconnect_1_rsp_mux:rsp_mux|                                ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                     ; soc_eq_solver_hps_mm_interconnect_1_rsp_mux             ; soc_eq_solver_hps ;
;       |soc_eq_solver_hps_ready:ready|                                                         ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ready:ready                                                                                                                                                                                                                                                                                                                                                 ; soc_eq_solver_hps_ready                                 ; soc_eq_solver_hps ;
;       |soc_eq_solver_hps_rst_controller:rst_controller_001|                                   ; 7 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                           ; soc_eq_solver_hps_rst_controller                        ; soc_eq_solver_hps ;
;          |altera_reset_controller:rst_controller|                                             ; 7 (6)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                    ; altera_reset_controller                                 ; soc_eq_solver_hps ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                  ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                     ; altera_reset_synchronizer                               ; soc_eq_solver_hps ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                         ; altera_reset_synchronizer                               ; soc_eq_solver_hps ;
;       |soc_eq_solver_hps_rst_controller:rst_controller|                                       ; 6 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                                               ; soc_eq_solver_hps_rst_controller                        ; soc_eq_solver_hps ;
;          |altera_reset_controller:rst_controller|                                             ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                        ; altera_reset_controller                                 ; soc_eq_solver_hps ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                  ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                         ; altera_reset_synchronizer                               ; soc_eq_solver_hps ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                             ; altera_reset_synchronizer                               ; soc_eq_solver_hps ;
;       |soc_eq_solver_hps_rst_controller_002:rst_controller_002|                               ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_002                                                                                                                                                                                                                                                                                                                       ; soc_eq_solver_hps_rst_controller_002                    ; soc_eq_solver_hps ;
;          |altera_reset_controller:rst_controller_002|                                         ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                            ; altera_reset_controller                                 ; soc_eq_solver_hps ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                 ; altera_reset_synchronizer                               ; soc_eq_solver_hps ;
;       |soc_eq_solver_hps_rst_controller_002:rst_controller_003|                               ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_003                                                                                                                                                                                                                                                                                                                       ; soc_eq_solver_hps_rst_controller_002                    ; soc_eq_solver_hps ;
;          |altera_reset_controller:rst_controller_002|                                         ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                            ; altera_reset_controller                                 ; soc_eq_solver_hps ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                 ; altera_reset_synchronizer                               ; soc_eq_solver_hps ;
;    |write_sram_data:u7|                                                                       ; 548 (548)           ; 77 (77)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_eq_solver_system|write_sram_data:u7                                                                                                                                                                                                                                                                                                                                                                                 ; write_sram_data                                         ; work              ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; soc_eq_solver_hps:u2|soc_eq_solver_hps_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|ALTSYNCRAM                                                                                                                                                                            ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 40          ;
; Sum of two 18x18                  ; 40          ;
; Total number of DSP blocks        ; 80          ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 40          ;
; Fixed Point Mixed Sign Multiplier ; 80          ;
+-----------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                    ; IP Include File        ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; N/A    ; Qsys                                     ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2                                                                                                                                                                                                                         ; soc_eq_solver_hps.qsys ;
; Altera ; altera_hps                               ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps                                                                                                                                                                                 ; soc_eq_solver_hps.qsys ;
; Altera ; altera_hps_io                            ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io                                                                                                                                      ; soc_eq_solver_hps.qsys ;
; Altera ; altera_avalon_fifo                       ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga                                                                                                                                                                     ; soc_eq_solver_hps.qsys ;
; Altera ; altera_irq_mapper                        ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_irq_mapper:irq_mapper                                                                                                                                                                                 ; soc_eq_solver_hps.qsys ;
; Altera ; altera_irq_mapper                        ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_irq_mapper:irq_mapper_001                                                                                                                                                                             ; soc_eq_solver_hps.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                   ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_axi_master_ni              ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent                                                                                                       ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter                                                                                                ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter                                                                                                ; soc_eq_solver_hps.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                           ; soc_eq_solver_hps.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; soc_eq_solver_hps.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                       ; soc_eq_solver_hps.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                           ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                       ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                               ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                           ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent                                                                                                               ; soc_eq_solver_hps.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo                                                                                                        ; soc_eq_solver_hps.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo                                                                                                          ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter                                                                                                     ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter                                                                                                 ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter                                                                                                 ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator                                                                                                     ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent                                                                                                                    ; soc_eq_solver_hps.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo                                                                                                             ; soc_eq_solver_hps.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo                                                                                                               ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter                                                                                                          ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter                                                                                                      ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter                                                                                                      ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator                                                                                                          ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_router:router                                                                                                                 ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_router:router_001                                                                                                             ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_router_002:router_002                                                                                                         ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_router_002:router_003                                                                                                         ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                           ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                       ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                               ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                           ; soc_eq_solver_hps.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                   ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_axi_master_ni              ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent                                                                                                    ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter                                                                                             ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter                                                                                             ; soc_eq_solver_hps.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                           ; soc_eq_solver_hps.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; soc_eq_solver_hps.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                       ; soc_eq_solver_hps.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                           ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                       ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                               ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                           ; soc_eq_solver_hps.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                  ; soc_eq_solver_hps.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                              ; soc_eq_solver_hps.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                              ; soc_eq_solver_hps.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                              ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent                                                                                                           ; soc_eq_solver_hps.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo                                                                                                    ; soc_eq_solver_hps.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo                                                                                                      ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter                                                                                                 ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator                                                                                                 ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ready_s1_agent                                                                                                                          ; soc_eq_solver_hps.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo                                                                                                                   ; soc_eq_solver_hps.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rsp_fifo                                                                                                                     ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter                                                                                                                ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ready_s1_translator                                                                                                                ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_router:router                                                                                                                 ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_router:router_001                                                                                                             ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_router_002:router_002                                                                                                         ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_router_002:router_003                                                                                                         ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                           ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001:rsp_demux_001                                                                                                   ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                               ; soc_eq_solver_hps.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                           ; soc_eq_solver_hps.qsys ;
; Altera ; altera_avalon_onchip_memory2             ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_Onchip_SRAM:onchip_sram                                                                                                                                                                               ; soc_eq_solver_hps.qsys ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ready:ready                                                                                                                                                                                           ; soc_eq_solver_hps.qsys ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                  ; soc_eq_solver_hps.qsys ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001|altera_reset_controller:rst_controller                                                                                                                              ; soc_eq_solver_hps.qsys ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002                                                                                                                      ; soc_eq_solver_hps.qsys ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002                                                                                                                      ; soc_eq_solver_hps.qsys ;
; Altera ; altera_pll                               ; 18.0    ; N/A          ; N/A          ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_System_PLL:system_pll|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll                                                                                                                                    ; soc_eq_solver_hps.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                   ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                     ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                     ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                     ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                     ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                                  ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                                    ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                                    ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                                    ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                                    ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                         ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                           ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                           ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                           ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                           ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                                ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                                ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                                ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                                ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                 ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                     ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                  ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                      ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                 ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                 ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                 ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                     ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                  ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                  ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[8] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[9] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[6] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[7] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[4] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[5] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[2] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[3] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[0] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe18|dffe20a[1] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                  ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                      ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                 ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                 ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[8] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[9] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[6] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[7] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[4] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[5] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[2] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[3] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[0] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe18|dffe19a[1] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                  ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                  ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i|dreg[2]                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i|dreg[1]                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i|dreg[0]                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[8] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[9] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[6] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[7] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[4] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[5] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[2] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[3] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[0] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe15|dffe17a[1] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i|din_s1                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[8] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[9] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[6] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[7] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[4] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[5] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[2] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[3] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[0] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe15|dffe16a[1] ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                         ; yes                                                              ; yes                                        ;
; Total number of protected registers is 82                                                                                                                                                                                                                                                                                             ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0,58,59,61,63,64,86]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0,58,59,61,63,64,86]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57,58,60,61,86]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57,58,60,61,86]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ready_s1_translator|av_readdata_pre[1..31]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ready_s1_translator|av_chipselect_pre                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_use_reg                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..9]                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_use_reg                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..9]                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67,99]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67,99]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator|av_chipselect_pre                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[1,4,6,8,13,17,20,22,24,29]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[10..31]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[1..9]                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[0]                                                                                         ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[9]                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[2..8]                                                                                       ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[0,1]                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_ienable_register[0..5]                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[9..30]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[10..31]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|last_channel[0]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|last_dest_id[0]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_status_full_q                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_status_empty_q                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_status_almostfull_q                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_status_almostempty_q                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_status_overflow_q                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_status_underflow_q                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..8]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..8]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66,69]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|waitrequest_reset_override                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|read_latency_shift_reg[0]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[0..31]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_address_field[2,3]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_byte_cnt_field[0..8]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[65..76]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_response_status_field[0,1]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[0..31]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_address_field[2,3]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_byte_cnt_field[0..8]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_last_field[65..76]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_response_status_field[0,1]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_empty_n_reg                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_full_n_reg                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_n_reg                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_n_reg                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_event_underflow_q                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_event_overflow_q                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_event_almostempty_q                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_event_almostfull_q                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_event_empty_q                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_event_full_q                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|dreg[0]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|din_s1                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|dreg[1,2]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem_used[1]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][33]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][32]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][31]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][30]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][29]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][28]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][27]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][26]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][25]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][24]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][23]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][22]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][21]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][20]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][19]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][18]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][17]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][16]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][15]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][14]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][13]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][12]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][11]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][10]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][9]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][8]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][7]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][6]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][5]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][4]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][3]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][2]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][1]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][0]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][33]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][32]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][29]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][24]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][22]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][20]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][17]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][13]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][8]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][6]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][4]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][1]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem_used[0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|dffpipe_oe9:ws_bwp|dffe14a[9] ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|dffpipe_oe9:ws_brp|dffe14a[9] ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[9] ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|dffpipe_oe9:rs_brp|dffe14a[9] ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator|waitrequest_reset_override                                                                                                                                          ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|waitrequest_reset_override                                                                                 ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[10]                                                                                                                                            ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[11]                                                                                            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[11]                                                                                                                                            ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[12]                                                                                            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[12]                                                                                                                                            ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[14]                                                                                            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[14]                                                                                                                                            ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[15]                                                                                            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[15]                                                                                                                                            ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[16]                                                                                            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[16]                                                                                                                                            ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[18]                                                                                            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[18]                                                                                                                                            ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[19]                                                                                            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[19]                                                                                                                                            ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[21]                                                                                            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[21]                                                                                                                                            ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[23]                                                                                            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[23]                                                                                                                                            ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[26]                                                                                            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[26]                                                                                                                                            ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[27]                                                                                            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[27]                                                                                                                                            ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[28]                                                                                            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[28]                                                                                                                                            ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[30]                                                                                            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[30]                                                                                                                                            ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[25]                                                                                            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[25]                                                                                                                                            ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[0]                                                                                             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[0]                                                                                                                                             ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[2]                                                                                             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[2]                                                                                                                                             ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                  ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[31]                                                                                            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[31]                                                                                                                                            ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                       ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[3]                                                                                             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[3]                                                                                                                                             ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[5]                                                                                             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[5]                                                                                                                                             ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[7]                                                                                             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[7]                                                                                                                                             ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[9]                                                                                             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[9]                                                                                                                                             ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                                                                                             ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                                             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                                                                                             ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                                             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                                                                                             ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                                             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                                                                                             ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                                                                             ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                                                             ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[112]                                                            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32..35,57,60]                                                                                                  ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[112]                                                           ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                                        ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                                        ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                                                            ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                         ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                         ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_channel[1]                                                                                                                                        ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_dest_id[0]                                                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter|last_channel[1]                                                                                                                                        ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter|last_dest_id[0]                                                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][1]                                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][7]                                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][4]                                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][10]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][2]                                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][11]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][14]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][6]                                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][9]                                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][5]                                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][3]                                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][8]                                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][19]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][14]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][21]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][15]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][18]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][25]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][10]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][12]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][17]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][22]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][30]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][23]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][11]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][28]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][13]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][26]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][24]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][27]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][16]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][31]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][20]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[0]                                                                                                                                            ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|response_status_reg[0]                                                                                                                                     ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|response_status_reg[1]                                                                                     ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                      ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]                     ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                      ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]                     ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                      ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]                     ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66]                                                                     ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                     ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                                  ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                                  ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                 ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]                ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                 ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]                ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                 ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]                ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                             ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                             ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][9]                                                                                                                                                         ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][7]                                                                                                                                                         ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][5]                                                                                                                                                         ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][3]                                                                                                                                                         ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][2]                                                                                                                                                         ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][0]                                                                                                                                                         ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][25]                                                                                                                                                        ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][30]                                                                                                                                                        ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][28]                                                                                                                                                        ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][27]                                                                                                                                                        ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][26]                                                                                                                                                        ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][23]                                                                                                                                                        ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][21]                                                                                                                                                        ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][19]                                                                                                                                                        ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][18]                                                                                                                                                        ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][16]                                                                                                                                                        ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][15]                                                                                                                                                        ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][14]                                                                                                                                                        ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][12]                                                                                                                                                        ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][11]                                                                                                                                                        ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][10]                                                                                                                                                        ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][69]                                                                                                                                                          ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][99]                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][66]                                                                                                                                                          ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][99]                                                                                                          ;
; write_sram_data:u7|state[4]                                                                                                                                                                                                                                                                             ; Merged with write_sram_data:u7|state[3]                                                                                                                                                                                                                             ;
; parallel_solver:u1|state[5]                                                                                                                                                                                                                                                                             ; Merged with parallel_solver:u1|state[4]                                                                                                                                                                                                                             ;
; parallel_solver:u1|eq_rearrange:u1|state[4]                                                                                                                                                                                                                                                             ; Merged with parallel_solver:u1|eq_rearrange:u1|state[3]                                                                                                                                                                                                             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][32]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][57]                                                                                                                                                      ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][60]                                                                                                      ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|mem[1][32]                                                                                                                                                             ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|mem[1][33]                                                                                                             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|last_dest_id[0]                                                                                                                                           ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|last_channel[0]                                                                                           ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][60]                                                                                                                                                      ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][11]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][12]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][13]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][14]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][15]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][16]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][17]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][18]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][19]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][20]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][21]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][22]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][23]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][24]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][25]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][26]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][27]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][28]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][29]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][30]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][31]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][32]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][33]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[108]                                                                                                           ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                           ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1..9,11..31]                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[108]                                                                                                           ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                           ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][69]                                                                                                                                                          ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][66]                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][99]                                                                                                                                                          ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][66]                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][69]                                                                                                                                                               ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][66]                                                                                                               ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|mem[0][33]                                                                                                                                                             ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|mem[0][32]                                                                                                             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|response_status_reg[1]                                                                                                                                          ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|response_status_reg[0]                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                           ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                           ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                           ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                           ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                     ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rsp_fifo|mem[0][57]                                                                                                                     ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                            ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                            ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                            ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                                                     ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                                                     ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                                     ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                                     ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                                     ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                                     ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                     ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                     ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]                                                               ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]                                                               ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]                                                               ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]                                                               ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]                                                               ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]                                                               ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]                                                               ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]                                                               ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]                                                               ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                                                               ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                                                               ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                                                               ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                                                               ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                                                               ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                                                               ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                                                               ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                                                               ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                                                               ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                                                               ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                                               ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                                                ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                                                ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                                ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                                ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                                ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                                ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][29]                                                                                                    ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[108]                                                                                                            ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1..9,11..31]                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[108]                                                                                                            ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][69]                                                                                                                                                               ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][66]                                                                                                               ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                 ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                 ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                     ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rsp_fifo|mem[1][57]                                                                                                                     ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][12]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][13]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][15]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][1]                                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][2]                                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][32]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][33]                                                                                                                                                                   ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][3]                                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][4]                                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][5]                                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][6]                                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][7]                                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][8]                                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][9]                                                                                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[1][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[2][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[3][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[4][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[1][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[2][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[3][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[4][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[1][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[2][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[3][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[4][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[1][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[2][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[3][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[4][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[1][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[2][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[3][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[4][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[1][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[2][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[3][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[4][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[1][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[2][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[3][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[4][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][31]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][31]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][30]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][30]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][29]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][29]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][28]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][28]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][27]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][27]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][26]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][26]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][25]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][25]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][24]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][24]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][23]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][23]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][22]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][22]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][21]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][21]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][20]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][20]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][19]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][19]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][18]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][18]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][17]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][17]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][16]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][16]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][15]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][15]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][14]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][14]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][13]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][13]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][12]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][12]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][11]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][11]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][10]                                                                                                                                                                                                                                  ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][10]                                                                                                                                                                                  ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][9]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][9]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][8]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][8]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][7]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][7]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][6]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][6]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][5]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][5]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][4]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][4]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][3]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][3]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][2]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][2]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][1]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][1]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[1][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[2][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[3][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[4][0]                                                                                                                                                                                                                                   ; Merged with parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|const_value[0][0]                                                                                                                                                                                   ;
; parallel_solver:u1|state[4]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; parallel_solver:u1|eq_rearrange:u1|state[3]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; read_fifo_data:u0|state[4]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|waitrequest_reset_override                                                                                                                                 ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                     ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rsp_fifo|mem[1][64]                                                                                                                     ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10,107]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10,107]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; write_sram_data:u7|state[3]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ready_s1_translator|waitrequest_reset_override                                                                                                                                                ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]                                                             ; Lost fanout                                                                                                                                                                                                                                                         ;
; write_sram_data:u7|address[8..10]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                                       ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]                                                                   ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                                       ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                                                       ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                       ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                                                       ; Lost fanout                                                                                                                                                                                                                                                         ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|state[5]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|state[5]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|state[5]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|state[5]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|state[5]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|state[5]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|state[5]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|state[5]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                 ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                 ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                          ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                     ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]     ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][72]                                                                                                                                                               ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][73]                                                                                                               ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][72]                                                                                                                                                          ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][73]                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][29]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][86]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][99]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][99]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][86]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][99]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][66]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][64]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][63]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][73]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][73]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][64]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][63]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][73]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][72]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][73]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][72]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[0,1]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|byte_cnt_reg[0,1]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                                                             ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                                                             ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[112]                                                            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40,41]                                                                                                         ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[112]                                                           ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5..20]                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5,6]                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]                                                    ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|response_status_reg[1]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|mem[1][33]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|mem[0][32]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|response_status_reg[0]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|data_reg[1,4,6,8,13,17,20,22,24,29,33,36,38,40,45,49,52,54,56,61,65,68,70,72,77,81,84,86,88,93]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|data_reg[2,3,5,7,9..12,14..16,18,19,21,23,25..28,30,31]                                                                                                    ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|data_reg[0]                                                                                                ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|data_reg[34,35,37,39,41..44,46..48,50,51,53,55,57..60,62,63]                                                                                               ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|data_reg[32]                                                                                               ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|data_reg[66,67,69,71,73..76,78..80,82,83,85,87,89..92,94,95]                                                                                               ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|data_reg[64]                                                                                               ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4..29]                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4..29]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][65]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][64]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][63]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][62]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][61]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][60]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][59]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][58]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][57]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][56]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][55]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][54]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][53]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][52]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][51]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][50]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][49]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][48]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][47]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][46]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][45]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][44]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][43]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][42]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][41]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][40]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][65]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][64]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][63]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][62]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][61]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][60]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][59]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][58]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][57]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][56]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][55]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][54]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][53]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][52]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][51]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][50]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][49]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][48]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][47]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][46]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][45]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][44]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][43]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][42]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][41]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][40]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][89]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][88]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][87]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][86]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][85]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][89]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][88]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][87]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][86]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][85]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4,5,8,9]                                                                                     ; Stuck at GND due to stuck port sclear                                                                                                                                                                                                                               ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][80]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                           ; Stuck at GND due to stuck port sclear                                                                                                                                                                                                                               ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][79]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                           ; Stuck at GND due to stuck port sclear                                                                                                                                                                                                                               ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][78]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][77]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][76]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2,3]                                                                                         ; Stuck at GND due to stuck port sclear                                                                                                                                                                                                                               ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][75]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][74]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; parallel_solver:u1|eq_rearrange:u1|min_int[31]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10..29]                                                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..29]                                                    ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29]                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[29]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]                                                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[28]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27]                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[27]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[26]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25]                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[25]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[24]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[23]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22]                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[22]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[21]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[20]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[19]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[18]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[17]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[16]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[15]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[14]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[13]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12]                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[12]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11]                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[11]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]                                                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[10]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8]                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]                                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[29]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]                                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[28]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27]                                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[27]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[26]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25]                                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[25]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]                                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[24]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]                                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[23]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22]                                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[22]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]                                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[21]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]                                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[20]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]                                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[19]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]                                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[18]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]                                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[17]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]                                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[16]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]                                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[15]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]                                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[14]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]                                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[13]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12]                                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[12]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11]                                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[11]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]                                                           ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[10]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[9]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[8]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7]                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[7]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[6]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[5]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[4]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..7]                                                  ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                ; Merged with soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..7]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6..20]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                          ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|byte_cnt_reg[2..8]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2..8]                                                  ; Lost fanout                                                                                                                                                                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[9]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[9]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[9]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[9]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][9]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][9]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                  ; Lost fanout                                                                                                                                                                                                                                                         ;
; Total Number of Removed Registers = 2460                                                                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                         ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_use_reg                                                                                                    ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                  ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                  ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                  ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                  ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                              ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[31],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[30],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[29],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[28],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[27],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[26],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[25],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[24],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[23],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[22],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[21],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[20],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[19],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[18],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[17],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[16],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[14],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[13],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_address_field[2],                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_byte_cnt_field[8],                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_byte_cnt_field[5],                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[76],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[75],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[74],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[73],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[72],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[71],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[70],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[69],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[68],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[67],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[66],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[65],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_response_status_field[1],                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_response_status_field[0],                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_last_field[76],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_last_field[75],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_last_field[74],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_last_field[73],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_last_field[72],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_last_field[71],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_last_field[70],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_last_field[69],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_last_field[68],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_last_field[67],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_last_field[66],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_last_field[65],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][99],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][73],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][72],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|mem[0][32],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|response_status_reg[0],                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                 ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_use_reg                                                                                               ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                             ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                             ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                             ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                             ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[31],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[30],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[29],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[28],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[27],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[26],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[25],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[24],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[23],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[22],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[21],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[20],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[19],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[18],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[17],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[16],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[14],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[13],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_address_field[2],                                                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_byte_cnt_field[8],                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_byte_cnt_field[5],                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_response_status_field[1],                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_response_status_field[0],                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem_used[1],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][33],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][32],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][29],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][24],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][22],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][20],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][17],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][13],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][8],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][6],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][4],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][1],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][66],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][73],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][72],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|response_status_reg[1],                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|data_reg[93],                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][80],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][79],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][78],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][77],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][76],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][75],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][74]                                                                                                                                                           ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux|locked[1]                                                                                                              ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|last_channel[0],                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69],                                                                ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66],                                                                ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|waitrequest_reset_override,                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|read_latency_shift_reg[0],                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem_used[0],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8],                                                     ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28],                                                                                          ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[29],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[28],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[27],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[24],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[23],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[22],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[21],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[20],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[19],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[18],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[17],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[16],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[15],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[14],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[13],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[12],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[11],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[10],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[9],                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[8],                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[7],                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[6],                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[5],                                                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[4]                                                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                                   ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                                   ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                                   ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                                   ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                                   ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                                   ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                                   ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                                   ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                                   ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                                                   ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                                                    ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                                                    ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                                                    ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                                    ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                                                    ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                                 ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                 ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16],                                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15],                                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14],                                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13],                                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12],                                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11],                                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10],                                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9],                                                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8],                                                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7],                                                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                                                  ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                                                  ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                                                  ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                                                  ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                                                  ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                                                  ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                                                  ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                                                  ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                                                  ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                                                                  ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                                                                   ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                                                                   ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                                                                   ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                                                   ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                                                                   ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                                                                   ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                                                ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                                ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                                                ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[8]          ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                                                     ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|byte_cnt_reg[8],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|byte_cnt_reg[7],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|byte_cnt_reg[4],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|byte_cnt_reg[5],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|byte_cnt_reg[6],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|byte_cnt_reg[3],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ready_s1_translator|av_readdata_pre[10]                                                                                                     ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo|mem[0][10],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107],                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                             ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107],                                                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107],                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                                                            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                      ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                             ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                             ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                             ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                             ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                             ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][64],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][63],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][64],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][63],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                           ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                  ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                  ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                  ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                  ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                  ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8]        ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29],                                                                                          ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[29],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[28],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[27],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]                                                                 ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                           ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                            ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],                                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                           ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86],                                                                                                            ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86],                                                                           ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rsp_fifo|mem[1][86],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                      ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[9]                                        ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[9],                                                                                                               ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[9],                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][9],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][9]                                                                                                                                                      ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]                   ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                          ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                                          ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],                                                          ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4]                                                           ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[4]                                       ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_status_overflow_q,                                                                                                         ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_event_overflow_q,                                                                                                          ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|dreg[2],                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|dreg[1]                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|byte_cnt_reg[0]                                                                                          ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0],                                                     ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|byte_cnt_reg[2],                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3],                                                     ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                      ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][51]                                                                                                             ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                                                ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[15]                                                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                           ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],                                                                                                            ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux_001|locked[1],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][50]                                                                                                             ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                                                ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[14]                                                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][49]                                                                                                             ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                                                ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[13]                                                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][48]                                                                                                             ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                                                ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[12]                                                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][47]                                                                                                             ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                                                ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[11]                                                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][46]                                                                                                             ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                                                ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[10]                                                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS          ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6],                                                     ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8],                                                     ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]                                                      ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][55]                                                                                                             ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                                                ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[19]                                                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][62]                                                                                                             ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                                                ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[26]                                                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                     ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rsp_fifo|mem[1][64],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][61]                                                                                                             ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                                                ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[25]                                                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][59]                                                                                                             ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                                                ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[23]                                                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][58]                                                                                                             ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                                                ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[22]                                                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][57]                                                                                                             ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                                                ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[21]                                                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][56]                                                                                                             ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                                                ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[20]                                                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][54]                                                                                                             ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                                                ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[18]                                                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][53]                                                                                                             ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                                                ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[17]                                                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][52]                                                                                                             ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                                                ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[16]                                                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                           ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                            ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                 ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[29]                                                            ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[29],                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][29]                                                                                                                                                     ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                           ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],                                                                                                            ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]                                                                            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[10]                                                            ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[10],                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                                                                     ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[9]                                       ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[9],                                                                                                               ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_n_reg                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                               ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],                                                                                                                ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux_001|locked[0]                                                                                                                                                             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                               ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60],                                                                                                                ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[8]                                       ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|dffpipe_oe9:rs_bwp|dffe14a[9], ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|dffpipe_oe9:rs_brp|dffe14a[9]  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[5]                                       ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_status_underflow_q,                                                                                                        ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_event_underflow_q                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]          ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][86],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][86]                                                                                                                                                       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[2]                                       ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_status_almostfull_q,                                                                                                       ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_event_almostfull_q                                                                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[1]                                       ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_status_empty_q,                                                                                                            ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_event_empty_q                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]              ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][99],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                           ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[0]                                       ; Stuck at VCC                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_status_full_q,                                                                                                             ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_event_full_q                                                                                                               ;
; write_sram_data:u7|address[10]                                                                                                                                                                                                                        ; Lost Fanouts                   ; write_sram_data:u7|address[9], write_sram_data:u7|address[8]                                                                                                                                                                                                                                             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[31]                                                            ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[31],                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                                                             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[3]                                        ; Stuck at VCC                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_status_almostempty_q,                                                                                                      ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_event_almostempty_q                                                                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][65]                                                                                                             ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]                                                                 ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][64]                                                                                                             ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]                                                                 ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][63]                                                                                                             ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27]                                                                 ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][60]                                                                                                             ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                                            ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[24]                                                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][65]                                                                                                        ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]                                                            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][64]                                                                                                        ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]                                                            ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][62]                                                                                                        ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[26]                                                                                                                                             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][61]                                                                                                        ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                                       ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[25]                                                                                                                                             ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][44]                                                                                                        ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7]                                                      ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][43]                                                                                                        ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6]                                                      ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][42]                                                                                                        ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5]                                                      ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][41]                                                                                                        ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                                                        ;
;                                                                                                                                                                                                                                                       ;                                ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4]                                                      ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[26]                                                            ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[26]                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[25]                                                            ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[25]                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[24]                                                            ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[24]                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[23]                                                            ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[23]                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[22]                                                            ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[22]                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[21]                                                            ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[21]                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[20]                                                            ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[20]                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[19]                                                            ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[19]                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[18]                                                            ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[18]                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[17]                                                            ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[17]                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[16]                                                            ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[16]                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[15]                                                            ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[15]                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[14]                                                            ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[14]                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[13]                                                            ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[13]                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[12]                                                            ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[12]                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[11]                                                            ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[11]                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[9]                                        ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_n_reg                                                                                                           ;
;                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]      ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                  ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[8]               ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                           ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|dreg[0]                                               ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|din_s1                                                                                                   ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                               ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                 ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[0]                                                                                               ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                           ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                  ; Stuck at VCC                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                              ; Stuck at VCC                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                        ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                  ; Stuck at VCC                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                              ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                          ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                              ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                          ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                              ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                          ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                          ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                              ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                          ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                              ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                          ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                              ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                          ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                              ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                          ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                              ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                              ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                          ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                              ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                           ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                                                                                             ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                            ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                              ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                               ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                 ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                          ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                              ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                               ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                                                                 ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                          ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                              ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                          ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                              ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                          ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                          ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                              ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                          ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                              ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                          ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                              ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                          ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                              ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                          ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                                                              ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                               ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                                                                                 ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]                   ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][99]                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][63]                                                                                                        ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg          ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][73]                                                                                                                                                                ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg     ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][73]                                                                                                                                                           ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][60]                                                                                                        ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][59]                                                                                                        ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][58]                                                                                                        ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][57]                                                                                                        ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                              ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][55]                                                                                                        ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][54]                                                                                                        ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][53]                                                                                                        ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][52]                                                                                                        ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][51]                                                                                                        ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][50]                                                                                                        ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][49]                                                                                                        ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][48]                                                                                                        ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][47]                                                                                                        ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][46]                                                                                                        ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                                                        ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][45]                                                                                                        ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator|av_chipselect_pre                                                                                                 ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|last_dest_id[0]                                                                                                                                            ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[30]                                                            ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[30]                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[28]                                                            ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[28]                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[27]                                                            ; Stuck at GND                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[27]                                                                                                                                         ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][40]                                                                                                        ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                         ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                              ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                              ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                                                                                  ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][56]                                                                                                        ; Lost Fanouts                   ; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 11913 ;
; Number of registers using Synchronous Clear  ; 4495  ;
; Number of registers using Synchronous Load   ; 5724  ;
; Number of registers using Asynchronous Clear ; 1359  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 11295 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|sop_enable                                                                                                                                                                ; 85      ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                             ; 25      ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                              ; 2       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                       ; 170     ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0 ; 8       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                  ; 1       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                  ; 2       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                              ; 1       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                        ; 1       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                  ; 1       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9    ; 6       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                  ; 2       ;
; soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                              ; 2       ;
; parallel_solver:u1|ram_out[0][0][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[0][1][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[0][2][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[0][3][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[4][0][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[4][1][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[4][2][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[4][3][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[0][4][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[4][4][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[2][0][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[2][1][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[2][2][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[2][3][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[6][0][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[6][1][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[6][2][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[6][3][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[2][4][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[6][4][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[1][0][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[1][1][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[1][2][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[1][3][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[5][0][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[5][1][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[5][2][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[5][3][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[1][4][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[5][4][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[3][0][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[3][1][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[3][2][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[3][3][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[7][0][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[7][1][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[7][2][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[7][3][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[3][4][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[7][4][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[8][0][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[8][1][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[8][2][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[8][3][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[8][4][0]                                                                                                                                                                                                                                                                              ; 1       ;
; parallel_solver:u1|ram_out[0][0][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[0][1][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[0][2][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[0][3][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[4][0][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[4][1][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[4][2][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[4][3][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[0][4][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[4][4][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[2][0][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[2][1][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[2][2][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[2][3][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[6][0][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[6][1][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[6][2][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[6][3][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[2][4][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[6][4][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[1][0][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[1][1][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[1][2][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[1][3][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[5][0][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[5][1][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[5][2][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[5][3][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[1][4][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[5][4][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[3][0][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[3][1][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[3][2][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[3][3][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[7][0][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[7][1][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[7][2][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[7][3][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[3][4][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[7][4][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[8][0][31]                                                                                                                                                                                                                                                                             ; 1       ;
; parallel_solver:u1|ram_out[8][1][31]                                                                                                                                                                                                                                                                             ; 1       ;
; Total number of inverted registers = 240*                                                                                                                                                                                                                                                                        ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|row_index[6]                                                                                                                                                                                                                              ;
; 5:1                ; 160 bits  ; 480 LEs       ; 320 LEs              ; 160 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|ram[0][3][30]                                                                                                                                                                                                                             ;
; 7:1                ; 160 bits  ; 640 LEs       ; 320 LEs              ; 320 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|ram[1][1][25]                                                                                                                                                                                                                             ;
; 9:1                ; 160 bits  ; 960 LEs       ; 640 LEs              ; 320 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|ram[2][1][1]                                                                                                                                                                                                                              ;
; 11:1               ; 160 bits  ; 1120 LEs      ; 960 LEs              ; 160 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|ram[3][4][10]                                                                                                                                                                                                                             ;
; 13:1               ; 160 bits  ; 1280 LEs      ; 1120 LEs             ; 160 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|ram[4][4][18]                                                                                                                                                                                                                             ;
; 15:1               ; 160 bits  ; 1600 LEs      ; 1280 LEs             ; 320 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|ram[5][4][5]                                                                                                                                                                                                                              ;
; 18:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|state[2]                                                                                                                                                                                                                                  ;
; 17:1               ; 160 bits  ; 1760 LEs      ; 1600 LEs             ; 160 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|ram[6][0][10]                                                                                                                                                                                                                             ;
; 19:1               ; 160 bits  ; 1920 LEs      ; 1760 LEs             ; 160 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|ram[7][2][19]                                                                                                                                                                                                                             ;
; 21:1               ; 160 bits  ; 2240 LEs      ; 1920 LEs             ; 320 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|ram[8][2][21]                                                                                                                                                                                                                             ;
; 3:1                ; 320 bits  ; 640 LEs       ; 640 LEs              ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|Mux2200                                                                                                                                                                                                                                   ;
; 4:1                ; 320 bits  ; 640 LEs       ; 640 LEs              ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|Mux798                                                                                                                                                                                                                                    ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_rearrange:u1|min_int[28]                                                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_rearrange:u1|counter_i[1]                                                                                                                                                                                                              ;
; 4:1                ; 160 bits  ; 320 LEs       ; 0 LEs                ; 320 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_rearrange:u1|ram[8][3][8]                                                                                                                                                                                                              ;
; 4:1                ; 160 bits  ; 320 LEs       ; 0 LEs                ; 320 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_rearrange:u1|ram[7][3][7]                                                                                                                                                                                                              ;
; 4:1                ; 160 bits  ; 320 LEs       ; 0 LEs                ; 320 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_rearrange:u1|ram[6][3][6]                                                                                                                                                                                                              ;
; 4:1                ; 160 bits  ; 320 LEs       ; 0 LEs                ; 320 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_rearrange:u1|ram[5][3][5]                                                                                                                                                                                                              ;
; 4:1                ; 160 bits  ; 320 LEs       ; 0 LEs                ; 320 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_rearrange:u1|ram[4][3][4]                                                                                                                                                                                                              ;
; 4:1                ; 160 bits  ; 320 LEs       ; 0 LEs                ; 320 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_rearrange:u1|ram[3][3][3]                                                                                                                                                                                                              ;
; 4:1                ; 160 bits  ; 320 LEs       ; 0 LEs                ; 320 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_rearrange:u1|ram[2][3][2]                                                                                                                                                                                                              ;
; 4:1                ; 160 bits  ; 320 LEs       ; 0 LEs                ; 320 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_rearrange:u1|ram[1][3][1]                                                                                                                                                                                                              ;
; 4:1                ; 160 bits  ; 320 LEs       ; 0 LEs                ; 320 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_rearrange:u1|ram[0][3][0]                                                                                                                                                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_rearrange:u1|counter_i[7]                                                                                                                                                                                                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_rearrange:u1|state[3]                                                                                                                                                                                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_rearrange:u1|state[0]                                                                                                                                                                                                                  ;
; 45:1               ; 31 bits   ; 930 LEs       ; 930 LEs              ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|eq_rearrange:u1|Mux315                                                                                                                                                                                                                    ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[8][4][30]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[8][3][28]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[8][2][3]                                                                                                                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[8][1][25]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[8][0][22]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[7][4][8]                                                                                                                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[7][3][18]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[7][2][16]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[7][1][11]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[7][0][20]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[6][4][10]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[6][3][23]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[6][2][21]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[6][1][1]                                                                                                                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[6][0][9]                                                                                                                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[5][4][30]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[5][3][20]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[5][2][13]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[5][1][17]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[5][0][13]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[4][4][23]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[4][3][10]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[4][2][17]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[4][1][14]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[4][0][26]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[3][4][15]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[3][3][9]                                                                                                                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[3][2][6]                                                                                                                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[3][1][2]                                                                                                                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[3][0][1]                                                                                                                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[2][4][5]                                                                                                                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[2][3][5]                                                                                                                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[2][2][20]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[2][1][24]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[2][0][22]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[1][4][4]                                                                                                                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[1][3][16]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[1][2][16]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[1][1][6]                                                                                                                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[1][0][13]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[0][4][16]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[0][3][15]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[0][2][14]                                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[0][1][1]                                                                                                                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[0][0][1]                                                                                                                                                                                                                               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|row_index[3]                                                                                                                                                                                                                               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|col_len_reg[0]                                                                                                                                                                                                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|row_len_reg[8]                                                                                                                                                                                                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|data_count[0]                                                                                                                                                                                                                              ;
; 5:1                ; 11 bits   ; 33 LEs        ; 0 LEs                ; 33 LEs                 ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|col_index[9]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[8][4][0]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[8][3][0]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[8][2][31]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[8][1][31]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[8][0][0]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[7][4][31]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[7][3][31]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[7][2][31]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[7][1][31]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[7][0][0]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[6][4][31]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[6][3][31]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[6][2][31]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[6][1][31]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[6][0][31]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[5][4][0]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[5][3][0]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[5][2][31]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[5][1][31]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[5][0][0]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[4][4][31]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[4][3][31]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[4][2][0]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[4][1][0]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[4][0][0]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[3][4][0]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[3][3][31]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[3][2][31]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[3][1][31]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[3][0][0]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[2][4][0]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[2][3][0]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[2][2][0]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[2][1][31]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[2][0][0]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[1][4][31]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[1][3][0]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[1][2][0]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[1][1][31]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[1][0][0]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[0][4][31]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[0][3][31]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[0][2][0]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[0][1][0]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|read_fifo_data:u0|ram[0][0][31]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ready_s1_translator|wait_latency_counter[0]                                                                                                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |soc_eq_solver_system|write_sram_data:u7|data_count[10]                                                                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                           ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |soc_eq_solver_system|write_sram_data:u7|row_index[9]                                                                                                                                                                                                                              ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |soc_eq_solver_system|write_sram_data:u7|address[6]                                                                                                                                                                                                                                ;
; 5:1                ; 11 bits   ; 33 LEs        ; 0 LEs                ; 33 LEs                 ; Yes        ; |soc_eq_solver_system|write_sram_data:u7|col_index[7]                                                                                                                                                                                                                              ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |soc_eq_solver_system|write_sram_data:u7|state[3]                                                                                                                                                                                                                                  ;
; 47:1               ; 21 bits   ; 651 LEs       ; 630 LEs              ; 21 LEs                 ; Yes        ; |soc_eq_solver_system|write_sram_data:u7|sram_writedata[13]                                                                                                                                                                                                                        ;
; 48:1               ; 11 bits   ; 352 LEs       ; 330 LEs              ; 22 LEs                 ; Yes        ; |soc_eq_solver_system|write_sram_data:u7|sram_writedata[5]                                                                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rsp_fifo|mem                                                                                                                                 ;
; 3:1                ; 160 bits  ; 320 LEs       ; 0 LEs                ; 320 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|inputa[4][31]                                                                                                                                                                                            ;
; 5:1                ; 160 bits  ; 480 LEs       ; 320 LEs              ; 160 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|temp[3][7]                                                                                                                                                                                               ;
; 7:1                ; 160 bits  ; 640 LEs       ; 320 LEs              ; 320 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|inputb[4][0]                                                                                                                                                                                             ;
; 17:1               ; 2 bits    ; 22 LEs        ; 20 LEs               ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|state[5]                                                                                                                                                                                                 ;
; 5:1                ; 94 bits   ; 282 LEs       ; 282 LEs              ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|Mux33                                                                                                                                                                                                    ;
; 3:1                ; 160 bits  ; 320 LEs       ; 0 LEs                ; 320 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|inputa[4][31]                                                                                                                                                                                            ;
; 5:1                ; 160 bits  ; 480 LEs       ; 320 LEs              ; 160 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|temp[3][7]                                                                                                                                                                                               ;
; 7:1                ; 160 bits  ; 640 LEs       ; 320 LEs              ; 320 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|inputb[4][0]                                                                                                                                                                                             ;
; 17:1               ; 2 bits    ; 22 LEs        ; 20 LEs               ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|state[5]                                                                                                                                                                                                 ;
; 5:1                ; 94 bits   ; 282 LEs       ; 282 LEs              ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:1:ERX|Mux33                                                                                                                                                                                                    ;
; 3:1                ; 160 bits  ; 320 LEs       ; 0 LEs                ; 320 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|inputa[4][31]                                                                                                                                                                                            ;
; 5:1                ; 160 bits  ; 480 LEs       ; 320 LEs              ; 160 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|temp[3][7]                                                                                                                                                                                               ;
; 7:1                ; 160 bits  ; 640 LEs       ; 320 LEs              ; 320 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|inputb[4][0]                                                                                                                                                                                             ;
; 17:1               ; 2 bits    ; 22 LEs        ; 20 LEs               ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|state[5]                                                                                                                                                                                                 ;
; 5:1                ; 94 bits   ; 282 LEs       ; 282 LEs              ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:2:ERX|Mux33                                                                                                                                                                                                    ;
; 3:1                ; 160 bits  ; 320 LEs       ; 0 LEs                ; 320 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|inputa[4][31]                                                                                                                                                                                            ;
; 5:1                ; 160 bits  ; 480 LEs       ; 320 LEs              ; 160 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|temp[3][7]                                                                                                                                                                                               ;
; 7:1                ; 160 bits  ; 640 LEs       ; 320 LEs              ; 320 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|inputb[4][0]                                                                                                                                                                                             ;
; 17:1               ; 2 bits    ; 22 LEs        ; 20 LEs               ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|state[5]                                                                                                                                                                                                 ;
; 5:1                ; 94 bits   ; 282 LEs       ; 282 LEs              ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:3:ERX|Mux33                                                                                                                                                                                                    ;
; 3:1                ; 160 bits  ; 320 LEs       ; 0 LEs                ; 320 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|inputa[4][31]                                                                                                                                                                                            ;
; 5:1                ; 160 bits  ; 480 LEs       ; 320 LEs              ; 160 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|temp[3][7]                                                                                                                                                                                               ;
; 7:1                ; 160 bits  ; 640 LEs       ; 320 LEs              ; 320 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|inputb[4][0]                                                                                                                                                                                             ;
; 17:1               ; 2 bits    ; 22 LEs        ; 20 LEs               ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|state[5]                                                                                                                                                                                                 ;
; 5:1                ; 94 bits   ; 282 LEs       ; 282 LEs              ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:4:ERX|Mux33                                                                                                                                                                                                    ;
; 3:1                ; 160 bits  ; 320 LEs       ; 0 LEs                ; 320 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|inputa[4][31]                                                                                                                                                                                            ;
; 5:1                ; 160 bits  ; 480 LEs       ; 320 LEs              ; 160 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|temp[3][7]                                                                                                                                                                                               ;
; 7:1                ; 160 bits  ; 640 LEs       ; 320 LEs              ; 320 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|inputb[4][0]                                                                                                                                                                                             ;
; 17:1               ; 2 bits    ; 22 LEs        ; 20 LEs               ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|state[5]                                                                                                                                                                                                 ;
; 5:1                ; 94 bits   ; 282 LEs       ; 282 LEs              ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:5:ERX|Mux33                                                                                                                                                                                                    ;
; 3:1                ; 160 bits  ; 320 LEs       ; 0 LEs                ; 320 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|inputa[4][31]                                                                                                                                                                                            ;
; 5:1                ; 160 bits  ; 480 LEs       ; 320 LEs              ; 160 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|temp[3][7]                                                                                                                                                                                               ;
; 7:1                ; 160 bits  ; 640 LEs       ; 320 LEs              ; 320 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|inputb[4][0]                                                                                                                                                                                             ;
; 17:1               ; 2 bits    ; 22 LEs        ; 20 LEs               ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|state[5]                                                                                                                                                                                                 ;
; 5:1                ; 94 bits   ; 282 LEs       ; 282 LEs              ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:6:ERX|Mux33                                                                                                                                                                                                    ;
; 3:1                ; 160 bits  ; 320 LEs       ; 0 LEs                ; 320 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|inputa[4][31]                                                                                                                                                                                            ;
; 5:1                ; 160 bits  ; 480 LEs       ; 320 LEs              ; 160 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|temp[3][7]                                                                                                                                                                                               ;
; 7:1                ; 160 bits  ; 640 LEs       ; 320 LEs              ; 320 LEs                ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|inputb[4][0]                                                                                                                                                                                             ;
; 17:1               ; 2 bits    ; 22 LEs        ; 20 LEs               ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|state[5]                                                                                                                                                                                                 ;
; 5:1                ; 94 bits   ; 282 LEs       ; 282 LEs              ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|Mux33                                                                                                                                                                                                    ;
; 4:1                ; 187 bits  ; 374 LEs       ; 374 LEs              ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|Mux1249                                                                                                                                                                                                                                   ;
; 4:1                ; 187 bits  ; 374 LEs       ; 374 LEs              ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|Mux1184                                                                                                                                                                                                                                   ;
; 3:1                ; 187 bits  ; 374 LEs       ; 374 LEs              ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|Mux1711                                                                                                                                                                                                                                   ;
; 4:1                ; 187 bits  ; 374 LEs       ; 374 LEs              ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|Mux1487                                                                                                                                                                                                                                   ;
; 5:1                ; 187 bits  ; 561 LEs       ; 561 LEs              ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|Mux1391                                                                                                                                                                                                                                   ;
; 9:1                ; 28 bits   ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|eq_rearrange:u1|Mux487                                                                                                                                                                                                                    ;
; 5:1                ; 187 bits  ; 561 LEs       ; 561 LEs              ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|Mux1836                                                                                                                                                                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX|Mux32                                                                                                                                                                                                    ;
; 6:1                ; 159 bits  ; 636 LEs       ; 636 LEs              ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|Mux1182                                                                                                                                                                                                                                   ;
; 6:1                ; 28 bits   ; 112 LEs       ; 112 LEs              ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|Mux960                                                                                                                                                                                                                                    ;
; 9:1                ; 28 bits   ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_rearrange:u1|temp_row[0][4]                                                                                                                                                                                                            ;
; 3:1                ; 131 bits  ; 262 LEs       ; 262 LEs              ; 0 LEs                  ; Yes        ; |soc_eq_solver_system|parallel_solver:u1|eq_rearrange:u1|temp_row[4][2]                                                                                                                                                                                                            ;
; 4:1                ; 262 bits  ; 524 LEs       ; 524 LEs              ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|Mux995                                                                                                                                                                                                                                    ;
; 4:1                ; 131 bits  ; 262 LEs       ; 262 LEs              ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|Mux1009                                                                                                                                                                                                                                   ;
; 3:1                ; 131 bits  ; 262 LEs       ; 262 LEs              ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|Mux458                                                                                                                                                                                                                                    ;
; 4:1                ; 131 bits  ; 262 LEs       ; 262 LEs              ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|Mux1072                                                                                                                                                                                                                                   ;
; 5:1                ; 131 bits  ; 393 LEs       ; 393 LEs              ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|Mux93                                                                                                                                                                                                                                     ;
; 9:1                ; 131 bits  ; 786 LEs       ; 786 LEs              ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|eq_rearrange:u1|Mux578                                                                                                                                                                                                                    ;
; 5:1                ; 131 bits  ; 393 LEs       ; 393 LEs              ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|Mux639                                                                                                                                                                                                                                    ;
; 3:1                ; 131 bits  ; 262 LEs       ; 262 LEs              ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|Mux1004                                                                                                                                                                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:7:ERX|Mux64                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|wait_latency_counter[0]                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|Mux988                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|ShiftLeft0                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|out_data[72]                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|ShiftLeft0                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|out_data[72]                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_threshold_writedata[1]                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|Mux988                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|Mux348                                                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|Mux188                                                                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|Mux28                                                                                                                                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|Selector3                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|Selector11                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |soc_eq_solver_system|parallel_solver:u1|Mux1919                                                                                                                                                                                                                                   ;
; 4:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                         ;
; 4:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                ;
; 4:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_router_002:router_003|src_channel[0]                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|out_data[37]                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|int_output_sel[1]                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|ShiftRight0                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|ShiftRight0                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|Selector8                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|Selector13                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                                                                                   ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                                                                                    ;
; IP_TOOL_VERSION                       ; 18.0                  ; -    ; -                                                                                                                                                    ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                                                                                    ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                                                                                    ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                                                                                    ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                                                                                    ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                                                                                      ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                                                                                       ;
; IP_TOOL_VERSION                       ; 18.0                             ; -    ; -                                                                                                                                       ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                                                                                       ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                                                      ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                                                                       ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                                                    ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                                                                                     ;
; IP_TOOL_VERSION                       ; 18.0              ; -    ; -                                                                                                                                                                     ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                                                     ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                                                     ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                                                    ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                                                                                     ;
; IP_TOOL_VERSION                       ; 18.0              ; -    ; -                                                                                                                                                                     ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                                                     ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                                                     ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                                                                                                         ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                                                                                                                                   ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|altsyncram_46d1:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe15 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe18 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                  ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                       ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                    ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                           ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                        ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                       ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                    ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                           ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                        ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                       ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                    ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                           ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                        ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                       ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                    ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; F2S_Width      ; 2     ; Signed Integer                                                                   ;
; S2F_Width      ; 3     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                                                                                     ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                                                                                   ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                                                                                   ;
; GENERIC_PLL                ; true      ; String                                                                                                                                                                                                   ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                                                                                   ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                                                                                           ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                                                                                   ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                                                                                   ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                                                                                   ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                                                                                   ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                                                                                   ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                                                                                   ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                                                                                   ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                                                                                   ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                                                                                   ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                                                                                  ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                                                                                ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                                                                                ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                                                                        ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                                                                        ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                                                                        ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                                                                        ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                                                                        ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                                                                        ;
; MR1_ODS                              ; 1                ; Signed Integer                                                                                                                                                                        ;
; MR1_RTT                              ; 1                ; Signed Integer                                                                                                                                                                        ;
; MR2_RTT_WR                           ; 1                ; Signed Integer                                                                                                                                                                        ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                                                                        ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                                                                        ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                                                                                ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                                                                                ;
; TB_RATE                              ; FULL             ; String                                                                                                                                                                                ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                                                                                ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                                                                                ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                                                                                ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                                                                                ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                                                                                ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                                                                                ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                                                                            ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                                                                          ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                                                                          ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                                                                                  ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                                                                                  ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                                                                                  ;
; MR1_ODS                         ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MR1_RTT                         ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MR2_RTT_WR                      ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                                                                          ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                                                                                          ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                                                                          ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                                                                          ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                                                                          ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                                                                          ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                                                                                  ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                                                                          ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                                                                                  ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                                                                          ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                                                                          ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                                                                          ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                                                                        ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                                                                                ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                                                                        ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                                                                        ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                                                                     ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                              ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                                                                          ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                                                                          ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                                                                          ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                                                                          ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                                                                                    ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                                                                          ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                                                                          ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                                                                                          ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                                                                          ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                                                          ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                                                                          ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                                                                                  ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                                                                                  ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                                                                                  ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                                                                                  ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                                                                                  ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                                                                                  ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                                                                                  ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                                                                                  ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                                                                                  ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                                                                                  ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                                                                                  ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                                                                                  ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                                                                                  ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                                                                                  ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                                                                                  ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                                                                                  ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                                                                                  ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                                                                                  ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                                                                                  ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TCL                         ; TCL_11                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TCWL                        ; TCWL_8                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TFAW                        ; TFAW_12                                                          ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                                                                                  ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                                                                                  ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                                                                                  ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                                                                                  ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                                                                                  ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                                  ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                                  ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                                  ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                                                                                  ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                                                                                  ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                                                                          ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                                                                                          ;
; INTG_MEM_IF_TRFC                        ; 104                                                              ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                         ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                         ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                         ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                         ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                                                                         ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                                                          ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                                                                                ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                                                                    ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                                                                          ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                                                                                  ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                                                                          ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                                                                                  ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                                                                          ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                            ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                            ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 256                  ; Signed Integer                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_1k52      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_System_PLL:system_pll|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                                           ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                                         ;
; fractional_vco_multiplier            ; false                  ; String                                                                                                         ;
; pll_type                             ; General                ; String                                                                                                         ;
; pll_subtype                          ; General                ; String                                                                                                         ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                                                                 ;
; operation_mode                       ; direct                 ; String                                                                                                         ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                                 ;
; data_rate                            ; 0                      ; Signed Integer                                                                                                 ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                                 ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                                                                                         ;
; phase_shift0                         ; 0 ps                   ; String                                                                                                         ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                                                                                         ;
; phase_shift1                         ; -3000 ps               ; String                                                                                                         ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                                                         ;
; phase_shift2                         ; 0 ps                   ; String                                                                                                         ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                                         ;
; phase_shift3                         ; 0 ps                   ; String                                                                                                         ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                                         ;
; phase_shift4                         ; 0 ps                   ; String                                                                                                         ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                                         ;
; phase_shift5                         ; 0 ps                   ; String                                                                                                         ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                                         ;
; phase_shift6                         ; 0 ps                   ; String                                                                                                         ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                                         ;
; phase_shift7                         ; 0 ps                   ; String                                                                                                         ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                                         ;
; phase_shift8                         ; 0 ps                   ; String                                                                                                         ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                                         ;
; phase_shift9                         ; 0 ps                   ; String                                                                                                         ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                                         ;
; phase_shift10                        ; 0 ps                   ; String                                                                                                         ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                                         ;
; phase_shift11                        ; 0 ps                   ; String                                                                                                         ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                                         ;
; phase_shift12                        ; 0 ps                   ; String                                                                                                         ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                                         ;
; phase_shift13                        ; 0 ps                   ; String                                                                                                         ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                                         ;
; phase_shift14                        ; 0 ps                   ; String                                                                                                         ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                                         ;
; phase_shift15                        ; 0 ps                   ; String                                                                                                         ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                                         ;
; phase_shift16                        ; 0 ps                   ; String                                                                                                         ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                                         ;
; phase_shift17                        ; 0 ps                   ; String                                                                                                         ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                                 ;
; clock_name_0                         ;                        ; String                                                                                                         ;
; clock_name_1                         ;                        ; String                                                                                                         ;
; clock_name_2                         ;                        ; String                                                                                                         ;
; clock_name_3                         ;                        ; String                                                                                                         ;
; clock_name_4                         ;                        ; String                                                                                                         ;
; clock_name_5                         ;                        ; String                                                                                                         ;
; clock_name_6                         ;                        ; String                                                                                                         ;
; clock_name_7                         ;                        ; String                                                                                                         ;
; clock_name_8                         ;                        ; String                                                                                                         ;
; clock_name_global_0                  ; false                  ; String                                                                                                         ;
; clock_name_global_1                  ; false                  ; String                                                                                                         ;
; clock_name_global_2                  ; false                  ; String                                                                                                         ;
; clock_name_global_3                  ; false                  ; String                                                                                                         ;
; clock_name_global_4                  ; false                  ; String                                                                                                         ;
; clock_name_global_5                  ; false                  ; String                                                                                                         ;
; clock_name_global_6                  ; false                  ; String                                                                                                         ;
; clock_name_global_7                  ; false                  ; String                                                                                                         ;
; clock_name_global_8                  ; false                  ; String                                                                                                         ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                 ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                 ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                                         ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                                         ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                 ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                 ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                                         ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                                         ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                                         ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                                         ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                                         ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                                         ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                                         ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                                         ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                                         ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                                         ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                                         ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                                         ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                                         ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                                         ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                                         ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                                         ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                                         ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                                         ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                                         ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                                         ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                                         ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                                         ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                                         ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                                         ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                                         ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                                         ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                                         ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                                         ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                                         ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                                         ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                                         ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                                         ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                                         ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                                         ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                                         ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                                         ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                                         ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                                         ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                                 ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                                 ;
; pll_slf_rst                          ; false                  ; String                                                                                                         ;
; pll_bw_sel                           ; low                    ; String                                                                                                         ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                                         ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                                 ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                                 ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                                 ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                                 ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                                         ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                                         ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                                         ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                                         ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                                         ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                                 ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                                         ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                                         ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                                         ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                                         ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                                         ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                                         ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                                 ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                         ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                         ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                      ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                                                                                                                                                                      ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                                                                                                                                                                                      ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                                                                                                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                                             ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                                                                                                                                      ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                                                                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                                                                                                             ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                                                                                                                                                                                             ;
; READ_ACLR_SYNCH         ; ON          ; Untyped                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_h482 ; Untyped                                                                                                                                                                                                                                             ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 4     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 4     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                                  ;
; ADDR_WIDTH                ; 30    ; Signed Integer                                                                                                                                  ;
; RDATA_WIDTH               ; 128   ; Signed Integer                                                                                                                                  ;
; WDATA_WIDTH               ; 128   ; Signed Integer                                                                                                                                  ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                                  ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                                  ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                                  ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                                  ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                                  ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                                  ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                                          ;
; PKT_THREAD_ID_H           ; 220   ; Signed Integer                                                                                                                                  ;
; PKT_THREAD_ID_L           ; 209   ; Signed Integer                                                                                                                                  ;
; PKT_QOS_H                 ; 206   ; Signed Integer                                                                                                                                  ;
; PKT_QOS_L                 ; 206   ; Signed Integer                                                                                                                                  ;
; PKT_BEGIN_BURST           ; 205   ; Signed Integer                                                                                                                                  ;
; PKT_CACHE_H               ; 227   ; Signed Integer                                                                                                                                  ;
; PKT_CACHE_L               ; 224   ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 203   ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 203   ; Signed Integer                                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 204   ; Signed Integer                                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 204   ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_H          ; 223   ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_L          ; 221   ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 200   ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 198   ; Signed Integer                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 202   ; Signed Integer                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 201   ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 228   ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 229   ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 197   ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 189   ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 188   ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 180   ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 173   ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 179   ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 178   ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 174   ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 175   ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 176   ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 177   ; Signed Integer                                                                                                                                  ;
; PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 207   ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 207   ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 208   ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 208   ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 232   ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 230   ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 233   ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 9     ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 9     ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_W                ; 30    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_W                ; 128   ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_W              ; 16    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                ;
; BURSTWRAP_W       ; 9     ; Signed Integer                                                                                                                                                                                                ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                                ;
; NUMSYMBOLS        ; 16    ; Signed Integer                                                                                                                                                                                                ;
; SELECT_BITS       ; 4     ; Signed Integer                                                                                                                                                                                                ;
; IN_DATA_W         ; 43    ; Signed Integer                                                                                                                                                                                                ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 99    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 99    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 100   ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 115   ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 113   ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 121   ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 120   ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 122   ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 124   ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                          ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                          ;
; FIFO_DATA_W               ; 126   ; Signed Integer                                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 126   ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 99    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 99    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 100   ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 115   ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 113   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 121   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 120   ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 122   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 124   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 126   ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 126   ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                  ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                  ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_router:router|soc_eq_solver_hps_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_router:router_001|soc_eq_solver_hps_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_router_002:router_002|soc_eq_solver_hps_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_router_002:router_003|soc_eq_solver_hps_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 175   ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_H             ; 208   ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_L             ; 208   ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_H              ; 207   ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_L              ; 207   ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 188   ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 180   ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 176   ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                         ;
; ST_DATA_W                 ; 233   ; Signed Integer                                                                                                                                         ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                         ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                                         ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                         ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                         ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                                         ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                         ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                         ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                         ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 175   ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_H             ; 208   ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_L             ; 208   ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_H              ; 207   ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_L              ; 207   ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 188   ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 180   ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 176   ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                         ;
; ST_DATA_W                 ; 233   ; Signed Integer                                                                                                                                         ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                         ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                                         ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                         ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                         ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                                         ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                         ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                         ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                         ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                            ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                    ;
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                    ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                                    ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                    ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                    ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                    ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                    ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                    ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                    ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                    ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                    ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                    ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                    ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                    ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                    ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                                                                                                    ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                                                                                                                    ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                                                                    ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; IN_DATA_W         ; 33    ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                              ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 9     ; Signed Integer                                                                                                                                                                                                                                                                    ;
; PKT_BURSTWRAP_W   ; 9     ; Signed Integer                                                                                                                                                                                                                                                                    ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                       ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                               ;
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                               ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                               ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                               ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                               ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                               ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                               ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                               ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                               ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                               ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                               ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                               ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                               ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                               ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                                                                                               ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                               ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                                                                                                               ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                               ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                               ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                                                               ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                                                                             ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; IN_DATA_W         ; 33    ; Signed Integer                                                                                                                                                                                                                                                                             ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                         ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 9     ; Signed Integer                                                                                                                                                                                                                                                               ;
; PKT_BURSTWRAP_W   ; 9     ; Signed Integer                                                                                                                                                                                                                                                               ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                      ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                            ;
; SCHEME         ; round-robin ; String                                                                                                                                                                    ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                            ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                 ;
; SCHEME         ; no-arb ; String                                                                                                                                                                         ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                     ;
; SCHEME         ; no-arb ; String                                                                                                                                                                             ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                              ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                    ;
; IN_PKT_ADDR_H                 ; 65    ; Signed Integer                                                                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                    ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                    ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                    ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 66    ; Signed Integer                                                                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 72    ; Signed Integer                                                                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 80    ; Signed Integer                                                                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 81    ; Signed Integer                                                                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 89    ; Signed Integer                                                                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 90    ; Signed Integer                                                                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 92    ; Signed Integer                                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 120   ; Signed Integer                                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 121   ; Signed Integer                                                                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 71    ; Signed Integer                                                                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 93    ; Signed Integer                                                                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 94    ; Signed Integer                                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_L       ; 122   ; Signed Integer                                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_H       ; 124   ; Signed Integer                                                                                                                                    ;
; IN_PKT_TRANS_WRITE            ; 68    ; Signed Integer                                                                                                                                    ;
; IN_ST_DATA_W                  ; 125   ; Signed Integer                                                                                                                                    ;
; OUT_PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                                    ;
; OUT_PKT_ADDR_H                ; 173   ; Signed Integer                                                                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                    ;
; OUT_PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 174   ; Signed Integer                                                                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 180   ; Signed Integer                                                                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 188   ; Signed Integer                                                                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 198   ; Signed Integer                                                                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 200   ; Signed Integer                                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 228   ; Signed Integer                                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 229   ; Signed Integer                                                                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 179   ; Signed Integer                                                                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 201   ; Signed Integer                                                                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 202   ; Signed Integer                                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 230   ; Signed Integer                                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 232   ; Signed Integer                                                                                                                                    ;
; OUT_ST_DATA_W                 ; 233   ; Signed Integer                                                                                                                                    ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                    ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                    ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                                    ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                    ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                                    ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                               ;
; IN_PKT_ADDR_H                 ; 65    ; Signed Integer                                                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                               ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 66    ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 72    ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 80    ; Signed Integer                                                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 81    ; Signed Integer                                                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 89    ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 90    ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 92    ; Signed Integer                                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 120   ; Signed Integer                                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 121   ; Signed Integer                                                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 71    ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 93    ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 94    ; Signed Integer                                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 122   ; Signed Integer                                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 124   ; Signed Integer                                                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 68    ; Signed Integer                                                                                                                               ;
; IN_ST_DATA_W                  ; 125   ; Signed Integer                                                                                                                               ;
; OUT_PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                               ;
; OUT_PKT_ADDR_H                ; 173   ; Signed Integer                                                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; OUT_PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 174   ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 180   ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 188   ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 198   ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 200   ; Signed Integer                                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 228   ; Signed Integer                                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 229   ; Signed Integer                                                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 179   ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 201   ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 202   ; Signed Integer                                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 230   ; Signed Integer                                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 232   ; Signed Integer                                                                                                                               ;
; OUT_ST_DATA_W                 ; 233   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                               ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                               ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                               ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                              ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 144   ; Signed Integer                                                                                                                                    ;
; IN_PKT_ADDR_H                 ; 173   ; Signed Integer                                                                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                    ;
; IN_PKT_DATA_H                 ; 127   ; Signed Integer                                                                                                                                    ;
; IN_PKT_BYTEEN_L               ; 128   ; Signed Integer                                                                                                                                    ;
; IN_PKT_BYTEEN_H               ; 143   ; Signed Integer                                                                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 174   ; Signed Integer                                                                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 180   ; Signed Integer                                                                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 188   ; Signed Integer                                                                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 189   ; Signed Integer                                                                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 197   ; Signed Integer                                                                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 198   ; Signed Integer                                                                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 200   ; Signed Integer                                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 228   ; Signed Integer                                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 229   ; Signed Integer                                                                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 179   ; Signed Integer                                                                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 201   ; Signed Integer                                                                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 202   ; Signed Integer                                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_L       ; 230   ; Signed Integer                                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_H       ; 232   ; Signed Integer                                                                                                                                    ;
; IN_PKT_TRANS_WRITE            ; 176   ; Signed Integer                                                                                                                                    ;
; IN_ST_DATA_W                  ; 233   ; Signed Integer                                                                                                                                    ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                    ;
; OUT_PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                    ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 120   ; Signed Integer                                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 121   ; Signed Integer                                                                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 122   ; Signed Integer                                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 124   ; Signed Integer                                                                                                                                    ;
; OUT_ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                                    ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                    ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                                    ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                                    ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                    ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                                    ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                ;
; BURSTWRAP_W       ; 9     ; Signed Integer                                                                                                                                                                                                                ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                                ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; NUMSYMBOLS        ; 16    ; Signed Integer                                                                                                                                                                                                                ;
; SELECT_BITS       ; 4     ; Signed Integer                                                                                                                                                                                                                ;
; IN_DATA_W         ; 43    ; Signed Integer                                                                                                                                                                                                                ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 144   ; Signed Integer                                                                                                                               ;
; IN_PKT_ADDR_H                 ; 173   ; Signed Integer                                                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                               ;
; IN_PKT_DATA_H                 ; 127   ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTEEN_L               ; 128   ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTEEN_H               ; 143   ; Signed Integer                                                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 174   ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 180   ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 188   ; Signed Integer                                                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 189   ; Signed Integer                                                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 197   ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 198   ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 200   ; Signed Integer                                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 228   ; Signed Integer                                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 229   ; Signed Integer                                                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 179   ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 201   ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 202   ; Signed Integer                                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 230   ; Signed Integer                                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 232   ; Signed Integer                                                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 176   ; Signed Integer                                                                                                                               ;
; IN_ST_DATA_W                  ; 233   ; Signed Integer                                                                                                                               ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; OUT_PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 120   ; Signed Integer                                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 121   ; Signed Integer                                                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 122   ; Signed Integer                                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 124   ; Signed Integer                                                                                                                               ;
; OUT_ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                               ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                               ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                               ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                               ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                           ;
; BURSTWRAP_W       ; 9     ; Signed Integer                                                                                                                                                                                                           ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                           ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                           ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; NUMSYMBOLS        ; 16    ; Signed Integer                                                                                                                                                                                                           ;
; SELECT_BITS       ; 4     ; Signed Integer                                                                                                                                                                                                           ;
; IN_DATA_W         ; 43    ; Signed Integer                                                                                                                                                                                                           ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                  ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ready_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                                     ;
; ADDR_WIDTH                ; 21    ; Signed Integer                                                                                                                                     ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                                     ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                                     ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                                     ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                                     ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                                     ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                                     ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                                     ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                                     ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                                             ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                                                     ;
; PKT_THREAD_ID_L           ; 88    ; Signed Integer                                                                                                                                     ;
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                                     ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                                     ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                     ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                                                     ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                                     ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                     ;
; ID                        ; 0     ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                   ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                                                   ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                   ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                   ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                                   ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                   ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                   ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                                   ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                              ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                              ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                           ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                           ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ready_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_router:router|soc_eq_solver_hps_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_router:router_001|soc_eq_solver_hps_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_router_002:router_002|soc_eq_solver_hps_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_router_002:router_003|soc_eq_solver_hps_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                            ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                            ;
; MAX_OUTSTANDING_RESPONSES ; 7     ; Signed Integer                                                                                                                                            ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                            ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                            ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                                            ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                            ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                            ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                            ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                            ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                            ;
; MAX_OUTSTANDING_RESPONSES ; 7     ; Signed Integer                                                                                                                                            ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                            ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                            ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                                            ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                            ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                            ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                            ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                        ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                        ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                        ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                        ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                                        ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                                                                                                        ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                 ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                         ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                         ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                         ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                         ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                         ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                         ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                         ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                         ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                         ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                         ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                         ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                         ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                                                                                         ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                         ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                         ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                       ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                       ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                         ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                         ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                         ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                      ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                            ;
; SCHEME         ; round-robin ; String                                                                                                                                                                    ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                            ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                 ;
; SCHEME         ; no-arb ; String                                                                                                                                                                         ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                     ;
; SCHEME         ; no-arb ; String                                                                                                                                                                             ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 2     ; Signed Integer                                                                                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 116   ; Signed Integer                                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 2     ; Signed Integer                                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 116   ; Signed Integer                                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 2     ; Signed Integer                                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 116   ; Signed Integer                                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 2     ; Signed Integer                                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 116   ; Signed Integer                                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                  ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                       ;
+---------------------------+----------+----------------------------------------------------------------------------+
; num_reset_inputs          ; 2        ; Signed Integer                                                             ;
; output_reset_sync_edges   ; deassert ; String                                                                     ;
; sync_depth                ; 2        ; Signed Integer                                                             ;
; reset_request_present     ; 1        ; Signed Integer                                                             ;
; reset_req_wait_time       ; 1        ; Signed Integer                                                             ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                                             ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                                             ;
; use_reset_request_in0     ; 0        ; Signed Integer                                                             ;
; use_reset_request_in1     ; 0        ; Signed Integer                                                             ;
; use_reset_request_in2     ; 0        ; Signed Integer                                                             ;
; use_reset_request_in3     ; 0        ; Signed Integer                                                             ;
; use_reset_request_in4     ; 0        ; Signed Integer                                                             ;
; use_reset_request_in5     ; 0        ; Signed Integer                                                             ;
; use_reset_request_in6     ; 0        ; Signed Integer                                                             ;
; use_reset_request_in7     ; 0        ; Signed Integer                                                             ;
; use_reset_request_in8     ; 0        ; Signed Integer                                                             ;
; use_reset_request_in9     ; 0        ; Signed Integer                                                             ;
; use_reset_request_in10    ; 0        ; Signed Integer                                                             ;
; use_reset_request_in11    ; 0        ; Signed Integer                                                             ;
; use_reset_request_in12    ; 0        ; Signed Integer                                                             ;
; use_reset_request_in13    ; 0        ; Signed Integer                                                             ;
; use_reset_request_in14    ; 0        ; Signed Integer                                                             ;
; use_reset_request_in15    ; 0        ; Signed Integer                                                             ;
; adapt_reset_request       ; 0        ; Signed Integer                                                             ;
+---------------------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                              ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                    ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                    ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                           ;
+---------------------------+----------+--------------------------------------------------------------------------------+
; num_reset_inputs          ; 2        ; Signed Integer                                                                 ;
; output_reset_sync_edges   ; deassert ; String                                                                         ;
; sync_depth                ; 2        ; Signed Integer                                                                 ;
; reset_request_present     ; 1        ; Signed Integer                                                                 ;
; reset_req_wait_time       ; 1        ; Signed Integer                                                                 ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                                                 ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                                                 ;
; use_reset_request_in0     ; 0        ; Signed Integer                                                                 ;
; use_reset_request_in1     ; 0        ; Signed Integer                                                                 ;
; use_reset_request_in2     ; 0        ; Signed Integer                                                                 ;
; use_reset_request_in3     ; 0        ; Signed Integer                                                                 ;
; use_reset_request_in4     ; 0        ; Signed Integer                                                                 ;
; use_reset_request_in5     ; 0        ; Signed Integer                                                                 ;
; use_reset_request_in6     ; 0        ; Signed Integer                                                                 ;
; use_reset_request_in7     ; 0        ; Signed Integer                                                                 ;
; use_reset_request_in8     ; 0        ; Signed Integer                                                                 ;
; use_reset_request_in9     ; 0        ; Signed Integer                                                                 ;
; use_reset_request_in10    ; 0        ; Signed Integer                                                                 ;
; use_reset_request_in11    ; 0        ; Signed Integer                                                                 ;
; use_reset_request_in12    ; 0        ; Signed Integer                                                                 ;
; use_reset_request_in13    ; 0        ; Signed Integer                                                                 ;
; use_reset_request_in14    ; 0        ; Signed Integer                                                                 ;
; use_reset_request_in15    ; 0        ; Signed Integer                                                                 ;
; adapt_reset_request       ; 0        ; Signed Integer                                                                 ;
+---------------------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                  ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                        ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                                                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_002 ;
+---------------------------+----------+------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                               ;
+---------------------------+----------+------------------------------------------------------------------------------------+
; num_reset_inputs          ; 1        ; Signed Integer                                                                     ;
; output_reset_sync_edges   ; deassert ; String                                                                             ;
; sync_depth                ; 2        ; Signed Integer                                                                     ;
; reset_request_present     ; 0        ; Signed Integer                                                                     ;
; reset_req_wait_time       ; 1        ; Signed Integer                                                                     ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                                                     ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                                                     ;
; use_reset_request_in0     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in1     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in2     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in3     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in4     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in5     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in6     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in7     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in8     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in9     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in10    ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in11    ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in12    ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in13    ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in14    ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in15    ; 0        ; Signed Integer                                                                     ;
; adapt_reset_request       ; 0        ; Signed Integer                                                                     ;
+---------------------------+----------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                          ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                                ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                                ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_003 ;
+---------------------------+----------+------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                               ;
+---------------------------+----------+------------------------------------------------------------------------------------+
; num_reset_inputs          ; 1        ; Signed Integer                                                                     ;
; output_reset_sync_edges   ; deassert ; String                                                                             ;
; sync_depth                ; 2        ; Signed Integer                                                                     ;
; reset_request_present     ; 0        ; Signed Integer                                                                     ;
; reset_req_wait_time       ; 1        ; Signed Integer                                                                     ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                                                     ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                                                     ;
; use_reset_request_in0     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in1     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in2     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in3     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in4     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in5     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in6     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in7     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in8     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in9     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in10    ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in11    ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in12    ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in13    ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in14    ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in15    ; 0        ; Signed Integer                                                                     ;
; adapt_reset_request       ; 0        ; Signed Integer                                                                     ;
+---------------------------+----------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                          ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                                ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                                ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                     ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                        ;
; Entity Instance                           ; soc_eq_solver_hps:u2|soc_eq_solver_hps_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 32                                                                                       ;
;     -- NUMWORDS_B                         ; 256                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                                ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                                              ;
; Entity Instance            ; soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                                                                                     ;
;     -- LPM_WIDTH           ; 32                                                                                                                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 512                                                                                                                                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                             ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_003"                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                        ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_002"                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller_001" ;
+----------------+-------+----------+------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                          ;
+----------------+-------+----------+------------------------------------------------------------------+
; reset_in10     ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                     ;
+----------------+-------+----------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                             ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                      ;
+----------------+-------+----------+--------------------------------------------------------------+
; reset_in10     ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                 ;
+----------------+-------+----------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                     ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                     ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                     ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                             ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                        ;
; b[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                        ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                         ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                    ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                            ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                            ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                            ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                            ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                            ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                  ;
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_router_002:router_002|soc_eq_solver_hps_mm_interconnect_1_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_router:router|soc_eq_solver_hps_mm_interconnect_1_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ready_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ready_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                             ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                        ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                              ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ready_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                   ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                              ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                           ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[42..33]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; out_data[33..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                               ;
; in_valid         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; in_sop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; in_eop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                        ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                   ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                              ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                     ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                        ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                            ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                            ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                         ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                    ;
; b[9] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                    ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                   ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                              ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                              ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                   ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                              ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                              ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                   ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                              ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                              ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                   ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                              ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                              ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                     ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                   ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                              ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                              ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[8..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                    ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                             ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                              ;
; out_data[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                 ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_router_002:router_002|soc_eq_solver_hps_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_router:router|soc_eq_solver_hps_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                         ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                    ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[33..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_readdata[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; av_readdata[28..25]    ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; av_readdata[19..18]    ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; av_readdata[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; av_readdata[29]        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_readdata[24]        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_readdata[23]        ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; av_readdata[22]        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_readdata[21]        ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; av_readdata[20]        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_readdata[17]        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_System_PLL:system_pll|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i"                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_Onchip_SRAM:onchip_sram" ;
+--------+-------+----------+----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                        ;
+--------+-------+----------+----------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                   ;
+--------+-------+----------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                                                               ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                              ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                              ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                    ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                    ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                    ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                      ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                        ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                        ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                                                                               ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                              ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                              ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                              ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                                                                        ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                    ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                               ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                               ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                               ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps"                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; f2h_AWREADY ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_WREADY  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_BID     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_BRESP   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_BVALID  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_ARREADY ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RID     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RDATA   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RRESP   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RLAST   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RVALID  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_eq_solver_hps:u2"                                                                                           ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                             ; Type   ; Severity ; Details                                                                             ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; fifo_hps_to_fpga_out_waitrequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fifo_hps_to_fpga_out_csr_address ; Input  ; Info     ; Stuck at GND                                                                        ;
; fifo_hps_to_fpga_out_csr_write   ; Input  ; Info     ; Stuck at GND                                                                        ;
; onchip_sram_s1_clken             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; onchip_sram_s1_chipselect        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; onchip_sram_s1_byteenable        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sdram_clk_clk                    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; system_pll_ref_reset_reset       ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "write_sram_data:u7"                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; store_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition                      ;
+------------------------------------------------------------------+-------+
; Type                                                             ; Count ;
+------------------------------------------------------------------+-------+
; arriav_ff                                                        ; 11877 ;
;     CLR                                                          ; 468   ;
;     ENA                                                          ; 2147  ;
;     ENA CLR                                                      ; 743   ;
;     ENA CLR SCLR                                                 ; 107   ;
;     ENA CLR SLD                                                  ; 41    ;
;     ENA SCLR                                                     ; 2583  ;
;     ENA SCLR SLD                                                 ; 1760  ;
;     ENA SLD                                                      ; 3914  ;
;     SCLR                                                         ; 45    ;
;     SLD                                                          ; 9     ;
;     plain                                                        ; 60    ;
; arriav_hps_interface_boot_from_fpga                              ; 1     ;
; arriav_hps_interface_clocks_resets                               ; 1     ;
; arriav_hps_interface_dbg_apb                                     ; 1     ;
; arriav_hps_interface_fpga2hps                                    ; 1     ;
; arriav_hps_interface_fpga2sdram                                  ; 1     ;
; arriav_hps_interface_hps2fpga                                    ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight                       ; 1     ;
; arriav_hps_interface_interrupts                                  ; 1     ;
; arriav_hps_interface_tpiu_trace                                  ; 1     ;
; arriav_io_obuf                                                   ; 93    ;
; arriav_lcell_comb                                                ; 24144 ;
;     arith                                                        ; 2686  ;
;         0 data inputs                                            ; 21    ;
;         1 data inputs                                            ; 204   ;
;         2 data inputs                                            ; 581   ;
;         3 data inputs                                            ; 1305  ;
;         4 data inputs                                            ; 557   ;
;         5 data inputs                                            ; 18    ;
;     extend                                                       ; 132   ;
;         7 data inputs                                            ; 132   ;
;     normal                                                       ; 21287 ;
;         0 data inputs                                            ; 3     ;
;         1 data inputs                                            ; 166   ;
;         2 data inputs                                            ; 348   ;
;         3 data inputs                                            ; 4217  ;
;         4 data inputs                                            ; 3894  ;
;         5 data inputs                                            ; 6197  ;
;         6 data inputs                                            ; 6462  ;
;     shared                                                       ; 39    ;
;         1 data inputs                                            ; 18    ;
;         2 data inputs                                            ; 19    ;
;         4 data inputs                                            ; 2     ;
; arriav_mac                                                       ; 80    ;
; blackbox                                                         ; 1     ;
;                 oc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border ; 1     ;
; boundary_port                                                    ; 323   ;
; generic_pll                                                      ; 1     ;
; stratixv_ram_block                                               ; 64    ;
;                                                                  ;       ;
; Max LUT depth                                                    ; 12.70 ;
; Average LUT depth                                                ; 4.91  ;
+------------------------------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border ;
+------------------------------------+--------------------------------------------------------------+
; Type                               ; Count                                                        ;
+------------------------------------+--------------------------------------------------------------+
; arriav_clk_phase_select            ; 46                                                           ;
; arriav_ddio_in                     ; 32                                                           ;
; arriav_ddio_oe                     ; 4                                                            ;
; arriav_ddio_out                    ; 252                                                          ;
; arriav_delay_chain                 ; 124                                                          ;
; arriav_dll                         ; 1                                                            ;
; arriav_dqs_config                  ; 4                                                            ;
; arriav_dqs_delay_chain             ; 4                                                            ;
; arriav_dqs_enable_ctrl             ; 4                                                            ;
; arriav_ff                          ; 36                                                           ;
;     plain                          ; 36                                                           ;
; arriav_hps_peripheral_emac         ; 1                                                            ;
; arriav_hps_peripheral_gpio         ; 1                                                            ;
; arriav_hps_peripheral_i2c          ; 2                                                            ;
; arriav_hps_peripheral_qspi         ; 1                                                            ;
; arriav_hps_peripheral_sdmmc        ; 1                                                            ;
; arriav_hps_peripheral_spi_master   ; 1                                                            ;
; arriav_hps_peripheral_uart         ; 1                                                            ;
; arriav_hps_peripheral_usb          ; 1                                                            ;
; arriav_hps_sdram_pll               ; 1                                                            ;
; arriav_io_config                   ; 40                                                           ;
; arriav_io_ibuf                     ; 36                                                           ;
; arriav_io_obuf                     ; 77                                                           ;
; arriav_ir_fifo_userdes             ; 32                                                           ;
; arriav_lcell_comb                  ; 1                                                            ;
;     normal                         ; 1                                                            ;
;         0 data inputs              ; 1                                                            ;
; arriav_leveling_delay_chain        ; 40                                                           ;
; arriav_lfifo                       ; 4                                                            ;
; arriav_mem_phy                     ; 1                                                            ;
; arriav_read_fifo_read_clock_select ; 32                                                           ;
; arriav_vfifo                       ; 4                                                            ;
; boundary_port                      ; 128                                                          ;
; cyclonev_hmc                       ; 1                                                            ;
; cyclonev_termination               ; 1                                                            ;
; cyclonev_termination_logic         ; 1                                                            ;
; stratixv_pseudo_diff_out           ; 5                                                            ;
;                                    ;                                                              ;
; Max LUT depth                      ; 0.00                                                         ;
; Average LUT depth                  ; 0.00                                                         ;
+------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------+
; Elapsed Time Per Partition                                       ;
+---------------------------------------------------+--------------+
; Partition Name                                    ; Elapsed Time ;
+---------------------------------------------------+--------------+
; Top                                               ; 00:00:39     ;
; soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border ; 00:00:00     ;
+---------------------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sat Jul 28 20:48:57 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off soc_eq_solver -c soc_eq_solver
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 0 entities, in source file vhdl_design_files/soc_eq_solver_pack.vhd
    Info (12022): Found design unit 1: soc_eq_solver_pack File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_pack.vhd Line: 5
    Info (12022): Found design unit 2: soc_eq_solver_pack-body File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_pack.vhd Line: 230
Info (12021): Found 2 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd
    Info (12022): Found design unit 1: soc_eq_solver_hps-rtl File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd Line: 106
    Info (12023): Found entity 1: soc_eq_solver_hps File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller.vhd
    Info (12022): Found design unit 1: soc_eq_solver_hps_rst_controller-rtl File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller.vhd Line: 75
    Info (12023): Found entity 1: soc_eq_solver_hps_rst_controller File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd
    Info (12022): Found design unit 1: soc_eq_solver_hps_rst_controller_002-rtl File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd Line: 75
    Info (12023): Found entity 1: soc_eq_solver_hps_rst_controller_002 File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_irq_mapper.sv
    Info (12023): Found entity 1: soc_eq_solver_hps_irq_mapper File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v
    Info (12023): Found entity 1: soc_eq_solver_hps_mm_interconnect_1 File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: soc_eq_solver_hps_mm_interconnect_1_rsp_mux File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001.sv
    Info (12023): Found entity 1: soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001 File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: soc_eq_solver_hps_mm_interconnect_1_rsp_demux File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: soc_eq_solver_hps_mm_interconnect_1_cmd_mux File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: soc_eq_solver_hps_mm_interconnect_1_cmd_demux File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: soc_eq_solver_hps_mm_interconnect_1_router_002_default_decode File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_eq_solver_hps_mm_interconnect_1_router_002 File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: soc_eq_solver_hps_mm_interconnect_1_router_default_decode File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: soc_eq_solver_hps_mm_interconnect_1_router File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_eq_solver_hps_mm_interconnect_0 File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_eq_solver_hps_mm_interconnect_0_rsp_mux File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: soc_eq_solver_hps_mm_interconnect_0_rsp_demux File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_eq_solver_hps_mm_interconnect_0_cmd_mux File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_eq_solver_hps_mm_interconnect_0_cmd_demux File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_eq_solver_hps_mm_interconnect_0_router_002_default_decode File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_eq_solver_hps_mm_interconnect_0_router_002 File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_eq_solver_hps_mm_interconnect_0_router_default_decode File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_eq_solver_hps_mm_interconnect_0_router File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ready.v
    Info (12023): Found entity 1: soc_eq_solver_hps_ready File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ready.v Line: 21
Info (12021): Found 3 design units, including 3 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_hps_to_fpga.v
    Info (12023): Found entity 1: soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v Line: 21
    Info (12023): Found entity 2: soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v Line: 113
    Info (12023): Found entity 3: soc_eq_solver_hps_fifo_HPS_to_FPGA File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v Line: 831
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_system_pll.v
    Info (12023): Found entity 1: soc_eq_solver_hps_System_PLL File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_system_pll_sys_pll.v
    Info (12023): Found entity 1: soc_eq_solver_hps_System_PLL_sys_pll File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL_sys_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_onchip_sram.v
    Info (12023): Found entity 1: soc_eq_solver_hps_Onchip_SRAM File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_Onchip_SRAM.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_arm_a9_hps.v
    Info (12023): Found entity 1: soc_eq_solver_hps_ARM_A9_HPS File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_arm_a9_hps_hps_io.v
    Info (12023): Found entity 1: soc_eq_solver_hps_ARM_A9_HPS_hps_io File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_arm_a9_hps_hps_io_border.sv
    Info (12023): Found entity 1: soc_eq_solver_hps_ARM_A9_HPS_hps_io_border File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_arm_a9_hps_fpga_interfaces.sv
    Info (12023): Found entity 1: soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces.sv Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file vhdl_design_files/soc_eq_solver_system.vhd
    Info (12022): Found design unit 1: soc_eq_solver_system-behave File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 136
    Info (12023): Found entity 1: soc_eq_solver_system File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file vhdl_design_files/write_sram_data.vhd
    Info (12022): Found design unit 1: write_sram_data-behave File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/write_sram_data.vhd Line: 24
    Info (12023): Found entity 1: write_sram_data File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/write_sram_data.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file vhdl_design_files/serial_solver.vhd
    Info (12022): Found design unit 1: serial_solver-behave File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/serial_solver.vhd Line: 25
    Info (12023): Found entity 1: serial_solver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/serial_solver.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file vhdl_design_files/read_fifo_data.vhd
    Info (12022): Found design unit 1: read_fifo_data-behave File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/read_fifo_data.vhd Line: 23
    Info (12023): Found entity 1: read_fifo_data File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/read_fifo_data.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file vhdl_design_files/parallel_solver.vhd
    Info (12022): Found design unit 1: parallel_solver-behave File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/parallel_solver.vhd Line: 25
    Info (12023): Found entity 1: parallel_solver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/parallel_solver.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file vhdl_design_files/eq_reducer.vhd
    Info (12022): Found design unit 1: eq_reducer-behave File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/eq_reducer.vhd Line: 24
    Info (12023): Found entity 1: eq_reducer File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/eq_reducer.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file vhdl_design_files/eq_rearrange.vhd
    Info (12022): Found design unit 1: eq_rearrange-behave File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/eq_rearrange.vhd Line: 21
    Info (12023): Found entity 1: eq_rearrange File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/eq_rearrange.vhd Line: 6
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "soc_eq_solver_system" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at soc_eq_solver_system.vhd(17): used implicit default value for signal "ADC_DIN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 17
Warning (10541): VHDL Signal Declaration warning at soc_eq_solver_system.vhd(19): used implicit default value for signal "ADC_SCLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 19
Warning (10541): VHDL Signal Declaration warning at soc_eq_solver_system.vhd(25): used implicit default value for signal "AUD_DACDAT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 25
Warning (10541): VHDL Signal Declaration warning at soc_eq_solver_system.vhd(27): used implicit default value for signal "AUD_XCK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 27
Warning (10541): VHDL Signal Declaration warning at soc_eq_solver_system.vhd(30): used implicit default value for signal "DRAM_ADDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 30
Warning (10541): VHDL Signal Declaration warning at soc_eq_solver_system.vhd(31): used implicit default value for signal "DRAM_BA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 31
Warning (10541): VHDL Signal Declaration warning at soc_eq_solver_system.vhd(32): used implicit default value for signal "DRAM_CAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 32
Warning (10541): VHDL Signal Declaration warning at soc_eq_solver_system.vhd(33): used implicit default value for signal "DRAM_CKE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 33
Warning (10541): VHDL Signal Declaration warning at soc_eq_solver_system.vhd(34): used implicit default value for signal "DRAM_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 34
Warning (10541): VHDL Signal Declaration warning at soc_eq_solver_system.vhd(35): used implicit default value for signal "DRAM_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 35
Warning (10541): VHDL Signal Declaration warning at soc_eq_solver_system.vhd(37): used implicit default value for signal "DRAM_LDQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 37
Warning (10541): VHDL Signal Declaration warning at soc_eq_solver_system.vhd(38): used implicit default value for signal "DRAM_RAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 38
Warning (10541): VHDL Signal Declaration warning at soc_eq_solver_system.vhd(39): used implicit default value for signal "DRAM_UDQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 39
Warning (10541): VHDL Signal Declaration warning at soc_eq_solver_system.vhd(40): used implicit default value for signal "DRAM_WE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 40
Warning (10541): VHDL Signal Declaration warning at soc_eq_solver_system.vhd(43): used implicit default value for signal "FPGA_I2C_SCLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 43
Warning (10541): VHDL Signal Declaration warning at soc_eq_solver_system.vhd(60): used implicit default value for signal "IRDA_TXD" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 60
Warning (10541): VHDL Signal Declaration warning at soc_eq_solver_system.vhd(65): used implicit default value for signal "LEDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 65
Warning (10540): VHDL Signal Declaration warning at soc_eq_solver_system.vhd(140): used explicit default value for signal "hps_to_fpga_out_csr_address" because signal was never assigned a value File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 140
Warning (10036): Verilog HDL or VHDL warning at soc_eq_solver_system.vhd(153): object "store_done" assigned a value but never read File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 153
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ram_fifo" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ram_out" into its bus
Info (12128): Elaborating entity "read_fifo_data" for hierarchy "read_fifo_data:u0" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 163
Warning (10542): VHDL Variable Declaration warning at soc_eq_solver_pack.vhd(233): used initial value expression for variable "arrayCode" because variable was never assigned a value File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_pack.vhd Line: 233
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ram" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ram" into its bus
Info (12128): Elaborating entity "parallel_solver" for hierarchy "parallel_solver:u1" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 179
Warning (10541): VHDL Signal Declaration warning at parallel_solver.vhd(15): used implicit default value for signal "HEX0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/parallel_solver.vhd Line: 15
Warning (10541): VHDL Signal Declaration warning at parallel_solver.vhd(16): used implicit default value for signal "HEX1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/parallel_solver.vhd Line: 16
Warning (10541): VHDL Signal Declaration warning at parallel_solver.vhd(17): used implicit default value for signal "HEX2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/parallel_solver.vhd Line: 17
Warning (10541): VHDL Signal Declaration warning at parallel_solver.vhd(18): used implicit default value for signal "HEX3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/parallel_solver.vhd Line: 18
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ram_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ram_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ram" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ram_reduc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ram_eq_sort" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ram_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ram_out" into its bus
Info (12128): Elaborating entity "eq_rearrange" for hierarchy "parallel_solver:u1|eq_rearrange:u1" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/parallel_solver.vhd Line: 121
Warning (10639): VHDL warning at eq_rearrange.vhd(94): constant value overflow File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/eq_rearrange.vhd Line: 94
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ram_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ram_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ram" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ram_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ram_out" into its bus
Info (12128): Elaborating entity "eq_reducer" for hierarchy "parallel_solver:u1|eq_reducer:\GEN_EQ_REDUCER:0:ERX" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/parallel_solver.vhd Line: 135
Info (12128): Elaborating entity "write_sram_data" for hierarchy "write_sram_data:u7" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 214
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ram" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ram" into its bus
Info (12128): Elaborating entity "soc_eq_solver_hps" for hierarchy "soc_eq_solver_hps:u2" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 231
Info (12128): Elaborating entity "soc_eq_solver_hps_ARM_A9_HPS" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd Line: 739
Info (12128): Elaborating entity "soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces:fpga_interfaces" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS.v Line: 346
Info (12128): Elaborating entity "soc_eq_solver_hps_ARM_A9_HPS_hps_io" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS.v Line: 421
Info (12128): Elaborating entity "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io.v Line: 157
Info (12128): Elaborating entity "hps_sdram" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sv Line: 461
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/ddio_out_uqe.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "soc_eq_solver_hps_Onchip_SRAM" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_Onchip_SRAM:onchip_sram" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd Line: 935
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_Onchip_SRAM.v Line: 98
Info (12130): Elaborated megafunction instantiation "soc_eq_solver_hps:u2|soc_eq_solver_hps_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_Onchip_SRAM.v Line: 98
Info (12133): Instantiated megafunction "soc_eq_solver_hps:u2|soc_eq_solver_hps_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram" with the following parameter: File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_Onchip_SRAM.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "256"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1k52.tdf
    Info (12023): Found entity 1: altsyncram_1k52 File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/altsyncram_1k52.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1k52" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_eq_solver_hps_System_PLL" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_System_PLL:system_pll" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd Line: 960
Info (12128): Elaborating entity "soc_eq_solver_hps_System_PLL_sys_pll" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_System_PLL:system_pll|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_System_PLL:system_pll|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL_sys_pll.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "soc_eq_solver_hps:u2|soc_eq_solver_hps_System_PLL:system_pll|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL_sys_pll.v Line: 88
Info (12133): Instantiated megafunction "soc_eq_solver_hps:u2|soc_eq_solver_hps_System_PLL:system_pll|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL_sys_pll.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-3000 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_System_PLL:system_pll|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL.v Line: 30
Info (12128): Elaborating entity "soc_eq_solver_hps_fifo_HPS_to_FPGA" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd Line: 969
Info (12128): Elaborating entity "soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v Line: 916
Info (12128): Elaborating entity "soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v Line: 284
Info (12128): Elaborating entity "dcfifo" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v Line: 82
Info (12130): Elaborated megafunction instantiation "soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v Line: 82
Info (12133): Instantiated megafunction "soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" with the following parameter: File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v Line: 82
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "CYCLONEV"
    Info (12134): Parameter "lpm_hint" = "DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_h482.tdf
    Info (12023): Found entity 1: dcfifo_h482 File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/dcfifo_h482.tdf Line: 42
Info (12128): Elaborating entity "dcfifo_h482" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf
    Info (12023): Found entity 1: a_gray2bin_oab File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/a_gray2bin_oab.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_oab" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/dcfifo_h482.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf
    Info (12023): Found entity 1: a_graycounter_nv6 File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/a_graycounter_nv6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_nv6" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|a_graycounter_nv6:rdptr_g1p" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/dcfifo_h482.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf
    Info (12023): Found entity 1: a_graycounter_jdc File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/a_graycounter_jdc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_jdc" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|a_graycounter_jdc:wrptr_g1p" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/dcfifo_h482.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_46d1.tdf
    Info (12023): Found entity 1: altsyncram_46d1 File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/altsyncram_46d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_46d1" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|altsyncram_46d1:fifo_ram" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/dcfifo_h482.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/dffpipe_3dc.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|dffpipe_3dc:rdaclr" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/dcfifo_h482.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/dffpipe_oe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|dffpipe_oe9:rs_brp" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/dcfifo_h482.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/alt_synch_pipe_8pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/dcfifo_h482.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe15" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/alt_synch_pipe_8pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/alt_synch_pipe_9pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/dcfifo_h482.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe18" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/alt_synch_pipe_9pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf
    Info (12023): Found entity 1: cmpr_906 File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/cmpr_906.tdf Line: 22
Info (12128): Elaborating entity "cmpr_906" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_h482:auto_generated|cmpr_906:rdempty_eq_comp" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/db/dcfifo_h482.tdf Line: 86
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v Line: 292
Info (12130): Elaborated megafunction instantiation "soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v Line: 292
Info (12133): Instantiated megafunction "soc_eq_solver_hps:u2|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i" with the following parameter: File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v Line: 292
    Info (12134): Parameter "depth" = "4"
Info (12128): Elaborating entity "soc_eq_solver_hps_ready" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_ready:ready" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd Line: 993
Info (12128): Elaborating entity "soc_eq_solver_hps_mm_interconnect_0" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd Line: 1005
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v Line: 362
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v Line: 426
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v Line: 554
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v Line: 638
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v Line: 679
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v Line: 720
Info (12128): Elaborating entity "soc_eq_solver_hps_mm_interconnect_0_router" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_router:router" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v Line: 902
Info (12128): Elaborating entity "soc_eq_solver_hps_mm_interconnect_0_router_default_decode" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_router:router|soc_eq_solver_hps_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv Line: 185
Info (12128): Elaborating entity "soc_eq_solver_hps_mm_interconnect_0_router_002" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_router_002:router_002" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v Line: 934
Info (12128): Elaborating entity "soc_eq_solver_hps_mm_interconnect_0_router_002_default_decode" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_router_002:router_002|soc_eq_solver_hps_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v Line: 1000
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v Line: 1100
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "soc_eq_solver_hps_mm_interconnect_0_cmd_demux" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v Line: 1173
Info (12128): Elaborating entity "soc_eq_solver_hps_mm_interconnect_0_cmd_mux" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v Line: 1219
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_eq_solver_hps_mm_interconnect_0_rsp_demux" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v Line: 1265
Info (12128): Elaborating entity "soc_eq_solver_hps_mm_interconnect_0_rsp_mux" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v Line: 1311
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v Line: 1400
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v Line: 1532
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv Line: 388
Info (12128): Elaborating entity "soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v Line: 1627
Info (12128): Elaborating entity "soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "soc_eq_solver_hps_mm_interconnect_1" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd Line: 1058
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v Line: 364
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ready_s1_translator" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v Line: 428
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v Line: 556
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v Line: 640
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v Line: 681
Info (12128): Elaborating entity "soc_eq_solver_hps_mm_interconnect_1_router" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_router:router" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v Line: 904
Info (12128): Elaborating entity "soc_eq_solver_hps_mm_interconnect_1_router_default_decode" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_router:router|soc_eq_solver_hps_mm_interconnect_1_router_default_decode:the_default_decode" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv Line: 180
Info (12128): Elaborating entity "soc_eq_solver_hps_mm_interconnect_1_router_002" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_router_002:router_002" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v Line: 936
Info (12128): Elaborating entity "soc_eq_solver_hps_mm_interconnect_1_router_002_default_decode" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_router_002:router_002|soc_eq_solver_hps_mm_interconnect_1_router_002_default_decode:the_default_decode" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v Line: 1002
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v Line: 1102
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "soc_eq_solver_hps_mm_interconnect_1_cmd_demux" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_demux:cmd_demux" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v Line: 1175
Info (12128): Elaborating entity "soc_eq_solver_hps_mm_interconnect_1_cmd_mux" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v Line: 1221
Info (12128): Elaborating entity "soc_eq_solver_hps_mm_interconnect_1_rsp_demux" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_rsp_demux:rsp_demux" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v Line: 1267
Info (12128): Elaborating entity "soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001:rsp_demux_001" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v Line: 1290
Info (12128): Elaborating entity "soc_eq_solver_hps_mm_interconnect_1_rsp_mux" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|soc_eq_solver_hps_mm_interconnect_1_rsp_mux:rsp_mux" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v Line: 1313
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v Line: 1370
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "soc_eq_solver_hps_irq_mapper" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_irq_mapper:irq_mapper" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd Line: 1113
Info (12128): Elaborating entity "soc_eq_solver_hps_rst_controller" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd Line: 1127
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller.vhd Line: 144
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "soc_eq_solver_hps_rst_controller_002" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_002" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd Line: 1257
Warning (10541): VHDL Signal Declaration warning at soc_eq_solver_hps_rst_controller_002.vhd(55): used implicit default value for signal "reset_req" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd Line: 55
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd Line: 144
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "soc_eq_solver_hps:u2|soc_eq_solver_hps_System_PLL:system_pll|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 748
Warning (12241): 33 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ADC_CS_N" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 16
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 23
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 24
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 26
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 36
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 36
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 36
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 36
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 36
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 36
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 36
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 36
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 36
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 36
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 36
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 36
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 36
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 36
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 36
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 36
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 48
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[8]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[9]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[10]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[11]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[12]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[13]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[14]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[15]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[16]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[17]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[18]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[19]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[20]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[21]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[22]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[23]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[24]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[25]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[26]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[27]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[28]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[29]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[30]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQ[31]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 78
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 79
    Warning (13010): Node "HPS_DDR3_DQS_N[1]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 79
    Warning (13010): Node "HPS_DDR3_DQS_N[2]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 79
    Warning (13010): Node "HPS_DDR3_DQS_N[3]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 79
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 80
    Warning (13010): Node "HPS_DDR3_DQS_P[1]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 80
    Warning (13010): Node "HPS_DDR3_DQS_P[2]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 80
    Warning (13010): Node "HPS_DDR3_DQS_P[3]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 80
    Warning (13010): Node "HPS_ENET_INT_N~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 88
    Warning (13010): Node "HPS_ENET_MDIO~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 90
    Warning (13010): Node "HPS_FLASH_DATA[0]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 97
    Warning (13010): Node "HPS_FLASH_DATA[1]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 97
    Warning (13010): Node "HPS_FLASH_DATA[2]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 97
    Warning (13010): Node "HPS_FLASH_DATA[3]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 97
    Warning (13010): Node "HPS_GSENSOR_INT~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 101
    Warning (13010): Node "HPS_GPIO[0]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 103
    Warning (13010): Node "HPS_GPIO[1]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 103
    Warning (13010): Node "HPS_I2C_CONTROL~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 105
    Warning (13010): Node "HPS_I2C1_SCLK~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 106
    Warning (13010): Node "HPS_I2C1_SDAT~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 107
    Warning (13010): Node "HPS_I2C2_SCLK~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 108
    Warning (13010): Node "HPS_I2C2_SDAT~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 109
    Warning (13010): Node "HPS_KEY~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 111
    Warning (13010): Node "HPS_LED~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 113
    Warning (13010): Node "HPS_SD_CMD~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 116
    Warning (13010): Node "HPS_SD_DATA[0]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 117
    Warning (13010): Node "HPS_SD_DATA[1]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 117
    Warning (13010): Node "HPS_SD_DATA[2]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 117
    Warning (13010): Node "HPS_SD_DATA[3]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 117
    Warning (13010): Node "HPS_SPIM_SS~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 122
    Warning (13010): Node "HPS_CONV_USB_N~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 127
    Warning (13010): Node "HPS_USB_DATA[0]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 129
    Warning (13010): Node "HPS_USB_DATA[1]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 129
    Warning (13010): Node "HPS_USB_DATA[2]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 129
    Warning (13010): Node "HPS_USB_DATA[3]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 129
    Warning (13010): Node "HPS_USB_DATA[4]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 129
    Warning (13010): Node "HPS_USB_DATA[5]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 129
    Warning (13010): Node "HPS_USB_DATA[6]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 129
    Warning (13010): Node "HPS_USB_DATA[7]~synth" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 129
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 65
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 65
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 65
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 17
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 19
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 25
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 27
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 30
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 30
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 30
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 30
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 30
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 30
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 30
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 30
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 30
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 30
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 30
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 30
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 30
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 31
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 31
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 32
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 33
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 34
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 35
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 37
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 38
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 39
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 40
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 43
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 53
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 53
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 53
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 53
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 53
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 53
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 53
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 54
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 54
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 54
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 54
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 54
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 54
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 54
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 55
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 55
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 55
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 55
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 55
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 55
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 55
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 56
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 56
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 56
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 56
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 56
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 56
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 56
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 60
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 65
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 65
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 65
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 65
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 65
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 65
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 65
Info (17049): 642 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/output_files/soc_eq_solver.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance soc_eq_solver_hps:u2|soc_eq_solver_hps_System_PLL:system_pll|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 20 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 11
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 12
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 13
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 18
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 22
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 59
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 63
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 63
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 63
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 63
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 67
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 67
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 67
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 67
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 67
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 67
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 67
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 67
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 67
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/vhdl_design_files/soc_eq_solver_system.vhd Line: 67
Info (21057): Implemented 32168 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 33 input pins
    Info (21059): Implemented 126 output pins
    Info (21060): Implemented 164 bidirectional pins
    Info (21061): Implemented 31049 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 80 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 311 warnings
    Info: Peak virtual memory: 5441 megabytes
    Info: Processing ended: Sat Jul 28 20:52:16 2018
    Info: Elapsed time: 00:03:19
    Info: Total CPU time (on all processors): 00:04:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/output_files/soc_eq_solver.map.smsg.


