###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       130604   # Number of WRITE/WRITEP commands
num_reads_done                 =       624424   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       467783   # Number of read row buffer hits
num_read_cmds                  =       624419   # Number of READ/READP commands
num_writes_done                =       130621   # Number of read requests issued
num_write_row_hits             =        98029   # Number of write row buffer hits
num_act_cmds                   =       190008   # Number of ACT commands
num_pre_cmds                   =       189979   # Number of PRE commands
num_ondemand_pres              =       167427   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9352941   # Cyles of rank active rank.0
rank_active_cycles.1           =      9050128   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       647059   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       949872   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       714949   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7374   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2778   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2631   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          633   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          584   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          731   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          886   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          852   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1123   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22505   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =          143   # Write cmd latency (cycles)
write_latency[40-59]           =          214   # Write cmd latency (cycles)
write_latency[60-79]           =          431   # Write cmd latency (cycles)
write_latency[80-99]           =          972   # Write cmd latency (cycles)
write_latency[100-119]         =         1888   # Write cmd latency (cycles)
write_latency[120-139]         =         3346   # Write cmd latency (cycles)
write_latency[140-159]         =         4765   # Write cmd latency (cycles)
write_latency[160-179]         =         5681   # Write cmd latency (cycles)
write_latency[180-199]         =         6303   # Write cmd latency (cycles)
write_latency[200-]            =       106851   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       230052   # Read request latency (cycles)
read_latency[40-59]            =        76068   # Read request latency (cycles)
read_latency[60-79]            =        97678   # Read request latency (cycles)
read_latency[80-99]            =        41457   # Read request latency (cycles)
read_latency[100-119]          =        31009   # Read request latency (cycles)
read_latency[120-139]          =        24104   # Read request latency (cycles)
read_latency[140-159]          =        14859   # Read request latency (cycles)
read_latency[160-179]          =        11330   # Read request latency (cycles)
read_latency[180-199]          =         8811   # Read request latency (cycles)
read_latency[200-]             =        89052   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.51975e+08   # Write energy
read_energy                    =  2.51766e+09   # Read energy
act_energy                     =  5.19862e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.10588e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.55939e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83624e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.64728e+09   # Active standby energy rank.1
average_read_latency           =      121.933   # Average read request latency (cycles)
average_interarrival           =       13.244   # Average request interarrival latency (cycles)
total_energy                   =  1.66442e+10   # Total energy (pJ)
average_power                  =      1664.42   # Average power (mW)
average_bandwidth              =      6.44305   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       139311   # Number of WRITE/WRITEP commands
num_reads_done                 =       620856   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       450401   # Number of read row buffer hits
num_read_cmds                  =       620858   # Number of READ/READP commands
num_writes_done                =       139335   # Number of read requests issued
num_write_row_hits             =        97844   # Number of write row buffer hits
num_act_cmds                   =       212739   # Number of ACT commands
num_pre_cmds                   =       212712   # Number of PRE commands
num_ondemand_pres              =       190682   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9201948   # Cyles of rank active rank.0
rank_active_cycles.1           =      9139785   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       798052   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       860215   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       719634   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7987   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2817   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2495   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          638   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          580   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          733   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          862   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          854   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1174   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22420   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           13   # Write cmd latency (cycles)
write_latency[20-39]           =          252   # Write cmd latency (cycles)
write_latency[40-59]           =          263   # Write cmd latency (cycles)
write_latency[60-79]           =          419   # Write cmd latency (cycles)
write_latency[80-99]           =         1036   # Write cmd latency (cycles)
write_latency[100-119]         =         1964   # Write cmd latency (cycles)
write_latency[120-139]         =         3676   # Write cmd latency (cycles)
write_latency[140-159]         =         5180   # Write cmd latency (cycles)
write_latency[160-179]         =         6719   # Write cmd latency (cycles)
write_latency[180-199]         =         7214   # Write cmd latency (cycles)
write_latency[200-]            =       112575   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       221353   # Read request latency (cycles)
read_latency[40-59]            =        74543   # Read request latency (cycles)
read_latency[60-79]            =       106461   # Read request latency (cycles)
read_latency[80-99]            =        43506   # Read request latency (cycles)
read_latency[100-119]          =        32772   # Read request latency (cycles)
read_latency[120-139]          =        25731   # Read request latency (cycles)
read_latency[140-159]          =        14675   # Read request latency (cycles)
read_latency[160-179]          =        10894   # Read request latency (cycles)
read_latency[180-199]          =         8469   # Read request latency (cycles)
read_latency[200-]             =        82451   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.95441e+08   # Write energy
read_energy                    =   2.5033e+09   # Read energy
act_energy                     =  5.82054e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.83065e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.12903e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.74202e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.70323e+09   # Active standby energy rank.1
average_read_latency           =      115.811   # Average read request latency (cycles)
average_interarrival           =      13.1543   # Average request interarrival latency (cycles)
total_energy                   =  1.67267e+10   # Total energy (pJ)
average_power                  =      1672.67   # Average power (mW)
average_bandwidth              =      6.48696   # Average bandwidth
