bank:
- address: '0xa0040000'
  name: VCU_PL_SLCR
description: VCU System-Level Control
register:
- default: '0x00000000'
  description: Enable/Disable a error response
  field:
  - bits: '31:1'
    name: RESERVED
    type: raz
  - bits: '0'
    name: APB_ERR_RES
    type: rw
  name: VCU_ERR_CTRL
  offset: '0x00000000'
  type: mixed
  width: 32
- default: '0x00000002'
  description: VCU Version Control Register
  field:
  - bits: '31:4'
    name: RESERVED
    type: raz
  - bits: '3:0'
    longdesc: '0 silicon has this register reset value. 2: 2.0 silicon has this register
      reset value.'
    name: CTRL
    shortdesc: '1: 1.'
    type: ro
  name: VCU_VERSION
  offset: '0x00000014'
  type: mixed
  width: 32
- default: '0x00000000'
  description: CRL SLCR Write protection register
  field:
  - bits: '0'
    name: ACTIVE
    type: rw
  name: CRL_WPROT
  offset: '0x00000020'
  type: rw
  width: 1
- default: '0x0001510F'
  description: PLL Basic Control
  field:
  - bits: '31:27'
    name: RESERVED
    type: raz
  - bits: '26:18'
    name: RESERVED
    type: raz
  - bits: '15'
    name: RESERVED
    type: raz
  - bits: '14:8'
    name: FBDIV
    type: rw
  - bits: '7:4'
    name: RESERVED
    type: raz
  - bits: '3'
    longdesc: The usable clock will be determined from the POST_SRC field. (This signal
      may only be toggled after 4 cycles of the old clock and 4 cycles of the new
      clock. This is not usually an issue, but designers must be aware.)
    name: BYPASS
    shortdesc: Bypasses the PLL clock.
    type: rw
  - bits: '2'
    longdesc: An invertor is there before PLL on this bit. 1will keep in reset mode.
    name: PCTRL_POR_IN
    shortdesc: Drives pctrl_por_b_in pin of PLL.
    type: rw
  - bits: '1'
    longdesc: An invertor is there before PLL on this bit.1will keep in reset mode.
    name: PSS_PWR_POR
    shortdesc: Drives pss_pwr_por_b pin of PLL.
    type: rw
  - bits: '0'
    longdesc: 1will keep PLL in reset mode.
    name: RESET
    shortdesc: Asserts Reset to the PLL.
    type: rw
  name: VCU_PLL_CTRL
  offset: '0x00000024'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Helper data. Values are to be looked up in a table from Data Sheet
  field:
  - bits: '31:25'
    name: LOCK_DLY
    type: rw
  - bits: '24:23'
    name: RESERVED
    type: raz
  - bits: '22:13'
    name: LOCK_CNT
    type: rw
  - bits: '12'
    name: RESERVED
    type: raz
  - bits: '11:10'
    name: LFHF
    type: rw
  - bits: '9'
    name: RESERVED
    type: raz
  - bits: '8:5'
    name: CP
    type: rw
  - bits: '4'
    name: RESERVED
    type: raz
  - bits: '3:0'
    name: RES
    type: rw
  name: VCU_PLL_CFG
  offset: '0x00000028'
  type: mixed
  width: 32
- default: '0x00001000'
  description: Reference clock control.
  field:
  - bits: '12'
    longdesc: Switch to 0 to disable the clock
    name: CLKACT
    shortdesc: Clock active signal.
    type: rw
  - bits: '11:10'
    name: RESERVED
    type: raz
  - bits: '9:4'
    name: DIVISOR0
    type: rw
  - bits: '3:1'
    name: RESERVED
    type: raz
  - bits: '0'
    longdesc: '1: clock derived from VCU PLL to be used as encoder core clock'
    name: SRCSEL
    shortdesc: '0: clock input from PL to be used as encoder core clock.'
    type: rw
  name: ENC_CORE_CTRL
  offset: '0x00000030'
  type: mixed
  width: 32
- default: '0x00001000'
  description: This register controls this reference clock
  field:
  - bits: '12'
    longdesc: Switch to 0 to disable the clock
    name: CLKACT
    shortdesc: Clock active signal.
    type: rw
  - bits: '11:10'
    name: RESERVED
    type: raz
  - bits: '9:4'
    name: DIVISOR0
    type: rw
  - bits: '3:1'
    name: RESERVED
    type: raz
  - bits: '0'
    longdesc: '1: clock derived from VCU PLL to be used as encoder mcu clock'
    name: SRCSEL
    shortdesc: '0: clock input from PL to be used as encoder mcu clock.'
    type: rw
  name: ENC_MCU_CTRL
  offset: '0x00000034'
  type: mixed
  width: 32
- default: '0x00001000'
  description: This register controls this reference clock
  field:
  - bits: '12'
    longdesc: Switch to 0 to disable the clock
    name: CLKACT
    shortdesc: Clock active signal.
    type: rw
  - bits: '11:10'
    name: RESERVED
    type: raz
  - bits: '9:4'
    name: DIVISOR0
    type: rw
  - bits: '3:1'
    name: RESERVED
    type: raz
  - bits: '0'
    longdesc: '1: clock derived from VCU PLL to be used as decoder core clock'
    name: SRCSEL
    shortdesc: '0: clock input from PL to be used as decoder core clock.'
    type: rw
  name: DEC_CORE_CTRL
  offset: '0x00000038'
  type: mixed
  width: 32
- default: '0x00001000'
  description: This register controls this reference clock
  field:
  - bits: '12'
    longdesc: Switch to 0 to disable the clock
    name: CLKACT
    shortdesc: Clock active signal.
    type: rw
  - bits: '11:10'
    name: RESERVED
    type: raz
  - bits: '9:4'
    name: DIVISOR0
    type: rw
  - bits: '3:1'
    name: RESERVED
    type: raz
  - bits: '0'
    longdesc: '1: clock derived from VCU PLL to be used as decoder mcu clock'
    name: SRCSEL
    shortdesc: '0: clock input from PL to be used as decoder mcu clock.'
    type: rw
  name: DEC_MCU_CTRL
  offset: '0x0000003C'
  type: mixed
  width: 32
- default: '0x0000F000'
  description: This register controls this reference clock
  field:
  - bits: '18'
    name: RESERVED
    type: raz
  - bits: '17'
    longdesc: '1: Decoder MCU clock selected on output port for monitoring purpose.'
    name: MCU_CLK_SEL
    shortdesc: '0: Encoder MCU clock selected on output port for monitoring purpose.'
    type: rw
  - bits: '16'
    longdesc: '1: Decoder core clock selected on output port for monitoring purpose.'
    name: CORE_CLK_SEL
    shortdesc: '0: Encoder core clock selected on output port for monitoring purpose.'
    type: rw
  - bits: '15'
    longdesc: Switch to 0 to disable the clock
    name: MCU_CLKACT
    shortdesc: Clock active signal.
    type: rw
  - bits: '14'
    longdesc: Switch to 0 to disable the clock
    name: DEC_CLKACT
    shortdesc: Clock active signal.
    type: rw
  - bits: '13'
    longdesc: Switch to 0 to disable the clock
    name: ENC_CACHE_CLKACT
    shortdesc: Clock active signal.
    type: rw
  - bits: '12'
    longdesc: Switch to 0 to disable the clock
    name: ENC_CLKACT
    shortdesc: Clock active signal.
    type: rw
  - bits: '11:0'
    name: RESERVED
    type: raz
  name: VCU_AXI_CTRL
  offset: '0x00000040'
  type: mixed
  width: 32
- default: '0x00000008'
  description: Tells the status of the PLLs
  field:
  - bits: '31:4'
    name: RESERVED
    type: raz
  - bits: '3'
    name: PLL_STABLE
    type: ro
  - bits: '2:1'
    name: RESERVED
    type: raz
  - bits: '0'
    name: PLL_LOCK
    type: ro
  name: PLL_STATUS
  offset: '0x00000060'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Interrupt Status Register for intrN. This is a sticky register that
    holds the value of the interrupt until cleared by a value of 1.
  field:
  - bits: '19'
    longdesc: This is for second Decoder AXI4 Bus.
    name: APM3_FIFO3_OVFL
    shortdesc: Overflow occured on 2nd read latency measurement FIFO.
    type: wtc
  - bits: '18'
    longdesc: This is for second Decoder AXI4 Bus.
    name: APM3_FIFO2_OVFL
    shortdesc: Overflow occured on 1st read latency measurement FIFO.
    type: wtc
  - bits: '17'
    longdesc: This is for second Decoder AXI4 Bus.
    name: APM3_FIFO1_OVFL
    shortdesc: Overflow occured on 2nd write latency measurement FIFO.
    type: wtc
  - bits: '16'
    longdesc: This is for second Decoder AXI4 Bus.
    name: APM3_FIFO0_OVFL
    shortdesc: Overflow occured on 1st write latency measurement FIFO.
    type: wtc
  - bits: '15'
    longdesc: This indicates that performance measurement results are available for
      read. This is for second Decoder AXI4 Bus.
    name: APM3_RESULT_VALID
    shortdesc: Timing window completion interrupt.
    type: wtc
  - bits: '14'
    longdesc: This is for first Decoder AXI4 Bus.
    name: APM2_FIFO3_OVFL
    shortdesc: Overflow occured on 2nd read latency measurement FIFO.
    type: wtc
  - bits: '13'
    longdesc: This is for first Decoder AXI4 Bus.
    name: APM2_FIFO2_OVFL
    shortdesc: Overflow occured on 1st read latency measurement FIFO.
    type: wtc
  - bits: '12'
    longdesc: This is for first Decoder AXI4 Bus.
    name: APM2_FIFO1_OVFL
    shortdesc: Overflow occured on 2nd write latency measurement FIFO.
    type: wtc
  - bits: '11'
    longdesc: This is for first Decoder AXI4 Bus.
    name: APM2_FIFO0_OVFL
    shortdesc: Overflow occured on 1st write latency measurement FIFO.
    type: wtc
  - bits: '10'
    longdesc: This indicates that performance measurement results are available for
      read. This is for first Decoder AXI4 Bus.
    name: APM2_RESULT_VALID
    shortdesc: Timing window completion interrupt.
    type: wtc
  - bits: '9'
    longdesc: This for is second Encoder AXI4 Bus.
    name: APM1_FIFO3_OVFL
    shortdesc: Overflow occured on 2nd read latency measurement FIFO.
    type: wtc
  - bits: '8'
    longdesc: This is for second Encoder AXI4 Bus.
    name: APM1_FIFO2_OVFL
    shortdesc: Overflow occured on 1st read latency measurement FIFO.
    type: wtc
  - bits: '7'
    longdesc: This is for second Encoder AXI4 Bus.
    name: APM1_FIFO1_OVFL
    shortdesc: Overflow occured on 2nd write latency measurement FIFO.
    type: wtc
  - bits: '6'
    longdesc: This is for second Encoder AXI4 Bus.
    name: APM1_FIFO0_OVFL
    shortdesc: Overflow occured on 1st write latency measurement FIFO.
    type: wtc
  - bits: '5'
    longdesc: This indicates that performance measurement results are available for
      read. This is for second Encoder AXI4 Bus.
    name: APM1_RESULT_VALID
    shortdesc: Timing window completion interrupt.
    type: wtc
  - bits: '4'
    longdesc: This is for first Encoder AXI4 Bus.
    name: APM0_FIFO3_OVFL
    shortdesc: Overflow occured on 2nd read latency measurement FIFO.
    type: wtc
  - bits: '3'
    longdesc: This is for first Encoder AXI4 Bus.
    name: APM0_FIFO2_OVFL
    shortdesc: Overflow occured on 1st read latency measurement FIFO.
    type: wtc
  - bits: '2'
    longdesc: This is for first Encoder AXI4 Bus.
    name: APM0_FIFO1_OVFL
    shortdesc: Overflow occured on 2nd write latency measurement FIFO.
    type: wtc
  - bits: '1'
    longdesc: This is for first Encoder AXI4 Bus.
    name: APM0_FIFO0_OVFL
    shortdesc: Overflow occured on 1st write latency measurement FIFO.
    type: wtc
  - bits: '0'
    longdesc: This indicates that performance measurement results are available for
      read. This is first Encoder AXI4 Bus.
    name: APM0_RESULT_VALID
    shortdesc: Timing window completion interrupt.
    type: wtc
  name: VCU_ISR
  offset: '0x00000070'
  type: wtc
  width: 32
- default: '0x000FFFFF'
  description: Interrupt Mask Register for intrN. This is a read-only location and
    can be atomically altered by either the IDR or the IER.
  field:
  - bits: '19'
    longdesc: This is for 2nd Decoder AXI4 Bus.
    name: APM3_FIFO3_OVFL
    shortdesc: Overflow occured on 2nd read latency measurement FIFO.
    type: ro
  - bits: '18'
    longdesc: This is for 2nd Decoder AXI4 Bus.
    name: APM3_FIFO2_OVFL
    shortdesc: Overflow occured on 1st read latency measurement FIFO.
    type: ro
  - bits: '17'
    longdesc: This is for 2nd Decoder AXI4 Bus.
    name: APM3_FIFO1_OVFL
    shortdesc: Overflow occured on 2nd write latency measurement FIFO.
    type: ro
  - bits: '16'
    longdesc: This is for 2nd Decoder AXI4 Bus.
    name: APM3_FIFO0_OVFL
    shortdesc: Overflow occured on 1st write latency measurement FIFO.
    type: ro
  - bits: '15'
    longdesc: This indicates that performance measurement results are available for
      read. This is for 2nd Decoder AXI4 Bus.
    name: APM3_RESULT_VALID
    shortdesc: Timing window completion interrupt.
    type: ro
  - bits: '14'
    longdesc: This is for 1st Decoder AXI4 Bus.
    name: APM2_FIFO3_OVFL
    shortdesc: Overflow occured on 2nd read latency measurement FIFO.
    type: ro
  - bits: '13'
    longdesc: This is for 1st Decoder AXI4 Bus.
    name: APM2_FIFO2_OVFL
    shortdesc: Overflow occured on 1st read latency measurement FIFO.
    type: ro
  - bits: '12'
    longdesc: This is for 1st Decoder AXI4 Bus.
    name: APM2_FIFO1_OVFL
    shortdesc: Overflow occured on 2nd write latency measurement FIFO.
    type: ro
  - bits: '11'
    longdesc: This is for 1st Decoder AXI4 Bus.
    name: APM2_FIFO0_OVFL
    shortdesc: Overflow occured on 1st write latency measurement FIFO.
    type: ro
  - bits: '10'
    longdesc: This indicates that performance measurement results are available for
      read. This is for 1st Decoder AXI4 Bus.
    name: APM2_RESULT_VALID
    shortdesc: Timing window completion interrupt.
    type: ro
  - bits: '9'
    longdesc: This for is 2nd Encoder AXI4 Bus.
    name: APM1_FIFO3_OVFL
    shortdesc: Overflow occured on 2nd read latency measurement FIFO.
    type: ro
  - bits: '8'
    longdesc: This is for 2nd Encoder AXI4 Bus.
    name: APM1_FIFO2_OVFL
    shortdesc: Overflow occured on 1st read latency measurement FIFO.
    type: ro
  - bits: '7'
    longdesc: This is for 2nd Encoder AXI4 Bus.
    name: APM1_FIFO1_OVFL
    shortdesc: Overflow occured on 2nd write latency measurement FIFO.
    type: ro
  - bits: '6'
    longdesc: This is for 2nd Encoder AXI4 Bus.
    name: APM1_FIFO0_OVFL
    shortdesc: Overflow occured on 1st write latency measurement FIFO.
    type: ro
  - bits: '5'
    longdesc: This indicates that performance measurement results are available for
      read. This is for 2nd Encoder AXI4 Bus.
    name: APM1_RESULT_VALID
    shortdesc: Timing window completion interrupt.
    type: ro
  - bits: '4'
    longdesc: This is for 1st Encoder AXI4 Bus.
    name: APM0_FIFO3_OVFL
    shortdesc: Overflow occured on 2nd read latency measurement FIFO.
    type: ro
  - bits: '3'
    longdesc: This is for 1st Encoder AXI4 Bus.
    name: APM0_FIFO2_OVFL
    shortdesc: Overflow occured on 1st read latency measurement FIFO.
    type: ro
  - bits: '2'
    longdesc: This is for 1st Encoder AXI4 Bus.
    name: APM0_FIFO1_OVFL
    shortdesc: Overflow occured on 2nd write latency measurement FIFO.
    type: ro
  - bits: '1'
    longdesc: This is for 1st Encoder AXI4 Bus.
    name: APM0_FIFO0_OVFL
    shortdesc: Overflow occured on 1st write latency measurement FIFO.
    type: ro
  - bits: '0'
    longdesc: This indicates that performance measurement results are available for
      read. This is 1st Encoder AXI4 Bus.
    name: APM0_RESULT_VALID
    shortdesc: Timing window completion interrupt.
    type: ro
  name: VCU_IMR
  offset: '0x00000074'
  type: ro
  width: 32
- default: '0x00000000'
  description: 'Interrupt Enable Register. A write of 1 to this location will unmask
    the interrupt. (IMR: 0)'
  field:
  - bits: '19'
    longdesc: This is for 2nd Decoder AXI4 Bus.
    name: APM3_FIFO3_OVFL
    shortdesc: Overflow occured on 2nd read latency measurement FIFO.
    type: wo
  - bits: '18'
    longdesc: This is for 2nd Decoder AXI4 Bus.
    name: APM3_FIFO2_OVFL
    shortdesc: Overflow occured on 1st read latency measurement FIFO.
    type: wo
  - bits: '17'
    longdesc: This is for 2nd Decoder AXI4 Bus.
    name: APM3_FIFO1_OVFL
    shortdesc: Overflow occured on 2nd write latency measurement FIFO.
    type: wo
  - bits: '16'
    longdesc: This is for 2nd Decoder AXI4 Bus.
    name: APM3_FIFO0_OVFL
    shortdesc: Overflow occured on 1st write latency measurement FIFO.
    type: wo
  - bits: '15'
    longdesc: This indicates that performance measurement results are available for
      read. This is for 2nd Decoder AXI4 Bus.
    name: APM3_RESULT_VALID
    shortdesc: Timing window completion interrupt.
    type: wo
  - bits: '14'
    longdesc: This is for 1st Decoder AXI4 Bus.
    name: APM2_FIFO3_OVFL
    shortdesc: Overflow occured on 2nd read latency measurement FIFO.
    type: wo
  - bits: '13'
    longdesc: This is for 1st Decoder AXI4 Bus.
    name: APM2_FIFO2_OVFL
    shortdesc: Overflow occured on 1st read latency measurement FIFO.
    type: wo
  - bits: '12'
    longdesc: This is for 1st Decoder AXI4 Bus.
    name: APM2_FIFO1_OVFL
    shortdesc: Overflow occured on 2nd write latency measurement FIFO.
    type: wo
  - bits: '11'
    longdesc: This is for 1st Decoder AXI4 Bus.
    name: APM2_FIFO0_OVFL
    shortdesc: Overflow occured on 1st write latency measurement FIFO.
    type: wo
  - bits: '10'
    longdesc: This indicates that performance measurement results are available for
      read. This is for 1st Decoder AXI4 Bus.
    name: APM2_RESULT_VALID
    shortdesc: Timing window completion interrupt.
    type: wo
  - bits: '9'
    longdesc: This for is 2nd Encoder AXI4 Bus.
    name: APM1_FIFO3_OVFL
    shortdesc: Overflow occured on 2nd read latency measurement FIFO.
    type: wo
  - bits: '8'
    longdesc: This is for 2nd Encoder AXI4 Bus.
    name: APM1_FIFO2_OVFL
    shortdesc: Overflow occured on 1st read latency measurement FIFO.
    type: wo
  - bits: '7'
    longdesc: This is for 2nd Encoder AXI4 Bus.
    name: APM1_FIFO1_OVFL
    shortdesc: Overflow occured on 2nd write latency measurement FIFO.
    type: wo
  - bits: '6'
    longdesc: This is for 2nd Encoder AXI4 Bus.
    name: APM1_FIFO0_OVFL
    shortdesc: Overflow occured on 1st write latency measurement FIFO.
    type: wo
  - bits: '5'
    longdesc: This indicates that performance measurement results are available for
      read. This is for 2nd Encoder AXI4 Bus.
    name: APM1_RESULT_VALID
    shortdesc: Timing window completion interrupt.
    type: wo
  - bits: '4'
    longdesc: This is for 1st Encoder AXI4 Bus.
    name: APM0_FIFO3_OVFL
    shortdesc: Overflow occured on 2nd read latency measurement FIFO.
    type: wo
  - bits: '3'
    longdesc: This is for 1st Encoder AXI4 Bus.
    name: APM0_FIFO2_OVFL
    shortdesc: Overflow occured on 1st read latency measurement FIFO.
    type: wo
  - bits: '2'
    longdesc: This is for 1st Encoder AXI4 Bus.
    name: APM0_FIFO1_OVFL
    shortdesc: Overflow occured on 2nd write latency measurement FIFO.
    type: wo
  - bits: '1'
    longdesc: This is for 1st Encoder AXI4 Bus.
    name: APM0_FIFO0_OVFL
    shortdesc: Overflow occured on 1st write latency measurement FIFO.
    type: wo
  - bits: '0'
    longdesc: This indicates that performance measurement results are available for
      read. This is 1st Encoder AXI4 Bus.
    name: APM0_RESULT_VALID
    shortdesc: Timing window completion interrupt.
    type: wo
  name: VCU_IEN
  offset: '0x00000078'
  type: wo
  width: 32
- default: '0x00000000'
  description: 'Interrupt Disable Register. A write of 1 one to this location will
    mask the interrupt. (IMR: 1)'
  field:
  - bits: '19'
    longdesc: This is for 2nd Decoder AXI4 Bus.
    name: APM3_FIFO3_OVFL
    shortdesc: Overflow occured on 2nd read latency measurement FIFO.
    type: wo
  - bits: '18'
    longdesc: This is for 2nd Decoder AXI4 Bus.
    name: APM3_FIFO2_OVFL
    shortdesc: Overflow occured on 1st read latency measurement FIFO.
    type: wo
  - bits: '17'
    longdesc: This is for 2nd Decoder AXI4 Bus.
    name: APM3_FIFO1_OVFL
    shortdesc: Overflow occured on 2nd write latency measurement FIFO.
    type: wo
  - bits: '16'
    longdesc: This is for 2nd Decoder AXI4 Bus.
    name: APM3_FIFO0_OVFL
    shortdesc: Overflow occured on 1st write latency measurement FIFO.
    type: wo
  - bits: '15'
    longdesc: This indicates that performance measurement results are available for
      read. This is for 2nd Decoder AXI4 Bus.
    name: APM3_RESULT_VALID
    shortdesc: Timing window completion interrupt.
    type: wo
  - bits: '14'
    longdesc: This is for 1st Decoder AXI4 Bus.
    name: APM2_FIFO3_OVFL
    shortdesc: Overflow occured on 2nd read latency measurement FIFO.
    type: wo
  - bits: '13'
    longdesc: This is for 1st Decoder AXI4 Bus.
    name: APM2_FIFO2_OVFL
    shortdesc: Overflow occured on 1st read latency measurement FIFO.
    type: wo
  - bits: '12'
    longdesc: This is for 1st Decoder AXI4 Bus.
    name: APM2_FIFO1_OVFL
    shortdesc: Overflow occured on 2nd write latency measurement FIFO.
    type: wo
  - bits: '11'
    longdesc: This is for 1st Decoder AXI4 Bus.
    name: APM2_FIFO0_OVFL
    shortdesc: Overflow occured on 1st write latency measurement FIFO.
    type: wo
  - bits: '10'
    longdesc: This indicates that performance measurement results are available for
      read. This is for 1st Decoder AXI4 Bus.
    name: APM2_RESULT_VALID
    shortdesc: Timing window completion interrupt.
    type: wo
  - bits: '9'
    longdesc: This for is 2nd Encoder AXI4 Bus.
    name: APM1_FIFO3_OVFL
    shortdesc: Overflow occured on 2nd read latency measurement FIFO.
    type: wo
  - bits: '8'
    longdesc: This is for 2nd Encoder AXI4 Bus.
    name: APM1_FIFO2_OVFL
    shortdesc: Overflow occured on 1st read latency measurement FIFO.
    type: wo
  - bits: '7'
    longdesc: This is for 2nd Encoder AXI4 Bus.
    name: APM1_FIFO1_OVFL
    shortdesc: Overflow occured on 2nd write latency measurement FIFO.
    type: wo
  - bits: '6'
    longdesc: This is for 2nd Encoder AXI4 Bus.
    name: APM1_FIFO0_OVFL
    shortdesc: Overflow occured on 1st write latency measurement FIFO.
    type: wo
  - bits: '5'
    longdesc: This indicates that performance measurement results are available for
      read. This is for 2nd Encoder AXI4 Bus.
    name: APM1_RESULT_VALID
    shortdesc: Timing window completion interrupt.
    type: wo
  - bits: '4'
    longdesc: This is for 1st Encoder AXI4 Bus.
    name: APM0_FIFO3_OVFL
    shortdesc: Overflow occured on 2nd read latency measurement FIFO.
    type: wo
  - bits: '3'
    longdesc: This is for 1st Encoder AXI4 Bus.
    name: APM0_FIFO2_OVFL
    shortdesc: Overflow occured on 1st read latency measurement FIFO.
    type: wo
  - bits: '2'
    longdesc: This is for 1st Encoder AXI4 Bus.
    name: APM0_FIFO1_OVFL
    shortdesc: Overflow occured on 2nd write latency measurement FIFO.
    type: wo
  - bits: '1'
    longdesc: This is for 1st Encoder AXI4 Bus.
    name: APM0_FIFO0_OVFL
    shortdesc: Overflow occured on 1st write latency measurement FIFO.
    type: wo
  - bits: '0'
    longdesc: This indicates that performance measurement results are available for
      read. This is 1st Encoder AXI4 Bus.
    name: APM0_RESULT_VALID
    shortdesc: Timing window completion interrupt.
    type: wo
  name: VCU_IDS
  offset: '0x0000007C'
  type: wo
  width: 32
- default: '0x00000002'
  description: APM0_CFG
  field:
  - bits: '31:28'
    name: RD_ID_LAT_FF1
    type: rw
  - bits: '27:24'
    name: WR_ID_LAT_FF1
    type: rw
  - bits: '23:20'
    name: RD_ID_LAT_FF0
    type: rw
  - bits: '19:16'
    name: WR_ID_LAT_FF0
    type: rw
  - bits: '15:8'
    name: RESERVED
    type: raz
  - bits: '7'
    name: SEL_RD_ID_LAT_FF1
    type: rw
  - bits: '6'
    name: SEL_WR_ID_LAT_FF1
    type: rw
  - bits: '5'
    name: SEL_RD_ID_LAT_FF0
    type: rw
  - bits: '4'
    name: SEL_WR_ID_LAT_FF0
    type: rw
  - bits: '3'
    name: RESERVED
    type: raz
  - bits: '2'
    longdesc: 'Mode 1 in the APM specification 1: Burst Timing Mode. Mode 2 in the
      APM specification'
    name: MODE
    shortdesc: '0: Contineous Timing Mode.'
    type: rw
  - bits: '1'
    name: ENABLE
    type: rw
  - bits: '0'
    name: RESERVED
    type: raz
  name: APM0_CFG
  offset: '0x00000100'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM0_TIMER
  field:
  - bits: '31:0'
    longdesc: This is number of AXI clock cycles. Timing window counter will restart
      once it attains the maximum value. A new timing window start after that.
    name: BURST_MAX_VAL
    shortdesc: Maximum value of clock ticks in timing mode window in case of Mode
      2.
    type: rw
  name: APM0_TIMER
  offset: '0x00000104'
  type: rw
  width: 32
- default: '0x00000000'
  description: APM0_TRG
  field:
  - bits: '31:1'
    name: RESERVED
    type: raz
  - bits: '0'
    longdesc: Rising edge (Updating this register from 0 to 1) and falling edge (Updating
      this register from 1 to 0) will be used as start and stop trigger for operating
      timing mode 2.
    name: START_STOP
    shortdesc: '1: on this register will define the active operating window in case
      of Mode 1.'
    type: rw
  name: APM0_TRG
  offset: '0x00000108'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM0_RESULT0
  field:
  - bits: '31:0'
    name: WR_TRANSAC_COUNT
    type: ro
  name: APM0_RESULT0
  offset: '0x0000010C'
  type: ro
  width: 32
- default: '0x00000000'
  description: APM0_RESULT1
  field:
  - bits: '31:0'
    name: RD_TRANSAC_COUNT
    type: ro
  name: APM0_RESULT1
  offset: '0x00000110'
  type: ro
  width: 32
- default: '0x00000000'
  description: APM0_RESULT2
  field:
  - bits: '31:0'
    name: WRDATABEAT_COUNT
    type: ro
  name: APM0_RESULT2
  offset: '0x00000114'
  type: ro
  width: 32
- default: '0x00000000'
  description: APM0_RESULT3
  field:
  - bits: '31:0'
    name: RDDATABEAT_COUNT
    type: ro
  name: APM0_RESULT3
  offset: '0x00000118'
  type: ro
  width: 32
- default: '0x00000000'
  description: APM0_RESULT4
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:28'
    name: RESERVED
    type: raz
  - bits: '27:0'
    name: ACCUM_WR_LAT0
    type: ro
  name: APM0_RESULT4
  offset: '0x0000011C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM0_RESULT5
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:17'
    name: RESERVED
    type: raz
  - bits: '16:0'
    name: ACCUM_WR_LAT0
    type: ro
  name: APM0_RESULT5
  offset: '0x00000120'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM0_RESULT6
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_WR_LAT0
    type: ro
  name: APM0_RESULT6
  offset: '0x00000124'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM0_RESULT7
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_WR_LAT0
    type: ro
  name: APM0_RESULT7
  offset: '0x00000128'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM0_RESULT8
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:28'
    name: RESERVED
    type: raz
  - bits: '27:0'
    name: ACCUM_RD_LAT0
    type: ro
  name: APM0_RESULT8
  offset: '0x0000012C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM0_RESULT9
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:17'
    name: RESERVED
    type: raz
  - bits: '16:0'
    name: ACCUM_RD_LAT0
    type: ro
  name: APM0_RESULT9
  offset: '0x00000130'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM0_RESULT10
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_RD_LAT0
    type: ro
  name: APM0_RESULT10
  offset: '0x00000134'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM0_RESULT11
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_RD_LAT0
    type: ro
  name: APM0_RESULT11
  offset: '0x00000138'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM0_RESULT12
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:28'
    name: RESERVED
    type: raz
  - bits: '27:0'
    name: ACCUM_WR_LAT1
    type: ro
  name: APM0_RESULT12
  offset: '0x0000013C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM0_RESULT13
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:17'
    name: RESERVED
    type: raz
  - bits: '16:0'
    name: ACCUM_WR_LAT1
    type: ro
  name: APM0_RESULT13
  offset: '0x00000140'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM0_RESULT14
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_WR_LAT1
    type: ro
  name: APM0_RESULT14
  offset: '0x00000144'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM0_RESULT15
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_WR_LAT1
    type: ro
  name: APM0_RESULT15
  offset: '0x00000148'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM0_RESULT16
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:28'
    name: RESERVED
    type: raz
  - bits: '27:0'
    name: ACCUM_RD_LAT1
    type: ro
  name: APM0_RESULT16
  offset: '0x0000014C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM0_RESULT17
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:17'
    name: RESERVED
    type: raz
  - bits: '16:0'
    name: ACCUM_RD_LAT1
    type: ro
  name: APM0_RESULT17
  offset: '0x00000150'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM0_RESULT18
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_RD_LAT1
    type: ro
  name: APM0_RESULT18
  offset: '0x00000154'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM0_RESULT19
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_RD_LAT1
    type: ro
  name: APM0_RESULT19
  offset: '0x00000158'
  type: mixed
  width: 32
- default: '0x1FFF0000'
  description: APM0_RESULT20
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:29'
    name: RESERVED
    type: raz
  - bits: '28:16'
    name: MIN_WR_LAT0
    type: ro
  - bits: '15:13'
    name: RESERVED
    type: raz
  - bits: '12:0'
    name: MAX_WR_LAT0
    type: ro
  name: APM0_RESULT20
  offset: '0x0000015C'
  type: mixed
  width: 32
- default: '0x1FFF0000'
  description: APM0_RESULT21
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:29'
    name: RESERVED
    type: raz
  - bits: '28:16'
    name: MIN_RD_LAT0
    type: ro
  - bits: '15:13'
    name: RESERVED
    type: raz
  - bits: '12:0'
    name: MAX_RD_LAT0
    type: ro
  name: APM0_RESULT21
  offset: '0x00000160'
  type: mixed
  width: 32
- default: '0x1FFF0000'
  description: APM0_RESULT22
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:29'
    name: RESERVED
    type: raz
  - bits: '28:16'
    name: MIN_WR_LAT1
    type: ro
  - bits: '15:13'
    name: RESERVED
    type: raz
  - bits: '12:0'
    name: MAX_WR_LAT1
    type: ro
  name: APM0_RESULT22
  offset: '0x00000164'
  type: mixed
  width: 32
- default: '0x1FFF0000'
  description: APM0_RESULT23
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:29'
    name: RESERVED
    type: raz
  - bits: '28:16'
    name: MIN_RD_LAT1
    type: ro
  - bits: '15:13'
    name: RESERVED
    type: raz
  - bits: '12:0'
    name: MAX_RD_LAT1
    type: ro
  name: APM0_RESULT23
  offset: '0x00000168'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM0_RESULT24
  field:
  - bits: '31'
    name: RESERVED
    type: raz
  - bits: '30:24'
    longdesc: of samples present in 2nd read latency measurement FIFO. This represent
      the no. of outstanding transactions at the end of the configured timing window.
      This is for debug purpose.
    name: RD_FIFO1_SAMPLE_PRESENT
    shortdesc: No.
    type: ro
  - bits: '23'
    name: RESERVED
    type: raz
  - bits: '22:16'
    longdesc: of samples present in 1st read latency measurement FIFO. This represent
      the no. of outstanding transactions at the end of the configured timing window.
      This is for debug purpose.
    name: RD_FIFO0_SAMPLE_PRESENT
    shortdesc: No.
    type: ro
  - bits: '15'
    name: RESERVED
    type: raz
  - bits: '14:8'
    longdesc: of samples present in 2nd write latency measurement FIFO. This represent
      the no. of outstanding transactions at the end of the configured timing window.
      This is for debug purpose.
    name: WR_FIFO1_SAMPLE_PRESENT
    shortdesc: No.
    type: ro
  - bits: '7'
    name: RESERVED
    type: raz
  - bits: '6:0'
    longdesc: of samples present in 1st write latency measurement FIFO. This represent
      the no. of outstanding transactions at the end of the configured timing window.
      This is for debug purpose.
    name: WR_FIFO0_SAMPLE_PRESENT
    shortdesc: No.
    type: ro
  name: APM0_RESULT24
  offset: '0x0000016C'
  type: mixed
  width: 32
- default: '0x00000002'
  description: APM1_CFG
  field:
  - bits: '31:28'
    name: RD_ID_LAT_FF1
    type: rw
  - bits: '27:24'
    name: WR_ID_LAT_FF1
    type: rw
  - bits: '23:20'
    name: RD_ID_LAT_FF0
    type: rw
  - bits: '19:16'
    name: WR_ID_LAT_FF0
    type: rw
  - bits: '15:8'
    name: RESERVED
    type: raz
  - bits: '7'
    name: SEL_RD_ID_LAT_FF1
    type: rw
  - bits: '6'
    name: SEL_WR_ID_LAT_FF1
    type: rw
  - bits: '5'
    name: SEL_RD_ID_LAT_FF0
    type: rw
  - bits: '4'
    name: SEL_WR_ID_LAT_FF0
    type: rw
  - bits: '3'
    name: RESERVED
    type: raz
  - bits: '2'
    longdesc: 'Mode 1 in the APM specification 1: Burst Timing Mode. Mode 2 in the
      APM specification'
    name: MODE
    shortdesc: '0: Contineous Timing Mode.'
    type: rw
  - bits: '1'
    name: ENABLE
    type: rw
  - bits: '0'
    name: RESERVED
    type: raz
  name: APM1_CFG
  offset: '0x00000200'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM1_TIMER
  field:
  - bits: '31:0'
    longdesc: This is number of AXI clock cycles. Timing window counter will restart
      once it attains the maximum value. A new timing window start after that.
    name: BURST_MAX_VAL
    shortdesc: Maximum value of clock ticks in timing mode window in case of Mode
      2.
    type: rw
  name: APM1_TIMER
  offset: '0x00000204'
  type: rw
  width: 32
- default: '0x00000000'
  description: APM1_TRG
  field:
  - bits: '31:1'
    name: RESERVED
    type: raz
  - bits: '0'
    longdesc: Rising edge(Updating this register from 0 to 1) and falling edge (Updating
      this register from 1 to 0) will be used as start and stop trigger for operating
      timing mode 2.
    name: START_STOP
    shortdesc: '1: defines the active operating window in case of Mode 1.'
    type: rw
  name: APM1_TRG
  offset: '0x00000208'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM1_RESULT0
  field:
  - bits: '31:0'
    name: WR_TRANSAC_COUNT
    type: ro
  name: APM1_RESULT0
  offset: '0x0000020C'
  type: ro
  width: 32
- default: '0x00000000'
  description: APM1_RESULT1
  field:
  - bits: '31:0'
    name: RD_TRANSAC_COUNT
    type: ro
  name: APM1_RESULT1
  offset: '0x00000210'
  type: ro
  width: 32
- default: '0x00000000'
  description: APM1_RESULT2
  field:
  - bits: '31:0'
    name: WRDATABEAT_COUNT
    type: ro
  name: APM1_RESULT2
  offset: '0x00000214'
  type: ro
  width: 32
- default: '0x00000000'
  description: APM1_RESULT3
  field:
  - bits: '31:0'
    name: RDDATABEAT_COUNT
    type: ro
  name: APM1_RESULT3
  offset: '0x00000218'
  type: ro
  width: 32
- default: '0x00000000'
  description: APM1_RESULT4
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:28'
    name: RESERVED
    type: raz
  - bits: '27:0'
    name: ACCUM_WR_LAT0
    type: ro
  name: APM1_RESULT4
  offset: '0x0000021C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM1_RESULT5
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:17'
    name: RESERVED
    type: raz
  - bits: '16:0'
    name: ACCUM_WR_LAT0
    type: ro
  name: APM1_RESULT5
  offset: '0x00000220'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM1_RESULT6
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_WR_LAT0
    type: ro
  name: APM1_RESULT6
  offset: '0x00000224'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM1_RESULT7
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_WR_LAT0
    type: ro
  name: APM1_RESULT7
  offset: '0x00000228'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM1_RESULT8
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:28'
    name: RESERVED
    type: raz
  - bits: '27:0'
    name: ACCUM_RD_LAT0
    type: ro
  name: APM1_RESULT8
  offset: '0x0000022C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM1_RESULT9
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:17'
    name: RESERVED
    type: raz
  - bits: '16:0'
    name: ACCUM_RD_LAT0
    type: ro
  name: APM1_RESULT9
  offset: '0x00000230'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM1_RESULT10
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_RD_LAT0
    type: ro
  name: APM1_RESULT10
  offset: '0x00000234'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM1_RESULT11
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_RD_LAT0
    type: ro
  name: APM1_RESULT11
  offset: '0x00000238'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM1_RESULT12
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:28'
    name: RESERVED
    type: raz
  - bits: '27:0'
    name: ACCUM_WR_LAT1
    type: ro
  name: APM1_RESULT12
  offset: '0x0000023C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM1_RESULT13
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:17'
    name: RESERVED
    type: raz
  - bits: '16:0'
    name: ACCUM_WR_LAT1
    type: ro
  name: APM1_RESULT13
  offset: '0x00000240'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM1_RESULT14
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_WR_LAT1
    type: ro
  name: APM1_RESULT14
  offset: '0x00000244'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM1_RESULT15
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_WR_LAT1
    type: ro
  name: APM1_RESULT15
  offset: '0x00000248'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM1_RESULT16
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:28'
    name: RESERVED
    type: raz
  - bits: '27:0'
    name: ACCUM_RD_LAT1
    type: ro
  name: APM1_RESULT16
  offset: '0x0000024C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM1_RESULT17
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:17'
    name: RESERVED
    type: raz
  - bits: '16:0'
    name: ACCUM_RD_LAT1
    type: ro
  name: APM1_RESULT17
  offset: '0x00000250'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM1_RESULT18
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_RD_LAT1
    type: ro
  name: APM1_RESULT18
  offset: '0x00000254'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM1_RESULT19
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_RD_LAT1
    type: ro
  name: APM1_RESULT19
  offset: '0x00000258'
  type: mixed
  width: 32
- default: '0x1FFF0000'
  description: APM1_RESULT20
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:29'
    name: RESERVED
    type: raz
  - bits: '28:16'
    name: MIN_WR_LAT0
    type: ro
  - bits: '15:13'
    name: RESERVED
    type: raz
  - bits: '12:0'
    name: MAX_WR_LAT0
    type: ro
  name: APM1_RESULT20
  offset: '0x0000025C'
  type: mixed
  width: 32
- default: '0x1FFF0000'
  description: APM1_RESULT21
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:29'
    name: RESERVED
    type: raz
  - bits: '28:16'
    name: MIN_RD_LAT0
    type: ro
  - bits: '15:13'
    name: RESERVED
    type: raz
  - bits: '12:0'
    name: MAX_RD_LAT0
    type: ro
  name: APM1_RESULT21
  offset: '0x00000260'
  type: mixed
  width: 32
- default: '0x1FFF0000'
  description: APM1_RESULT22
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:29'
    name: RESERVED
    type: raz
  - bits: '28:16'
    name: MIN_WR_LAT1
    type: ro
  - bits: '15:13'
    name: RESERVED
    type: raz
  - bits: '12:0'
    name: MAX_WR_LAT1
    type: ro
  name: APM1_RESULT22
  offset: '0x00000264'
  type: mixed
  width: 32
- default: '0x1FFF0000'
  description: APM1_RESULT23
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:29'
    name: RESERVED
    type: raz
  - bits: '28:16'
    name: MIN_RD_LAT1
    type: ro
  - bits: '15:13'
    name: RESERVED
    type: raz
  - bits: '12:0'
    name: MAX_RD_LAT1
    type: ro
  name: APM1_RESULT23
  offset: '0x00000268'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM1_RESULT24
  field:
  - bits: '31'
    name: RESERVED
    type: raz
  - bits: '30:24'
    longdesc: of samples present in 2nd read latency measurement FIFO. This represent
      the no. of outstanding transactions at the end of the configured timing window.
      This is for debug purpose.
    name: RD_FIFO1_SAMPLE_PRESENT
    shortdesc: No.
    type: ro
  - bits: '23'
    name: RESERVED
    type: raz
  - bits: '22:16'
    longdesc: of samples present in 1st read latency measurement FIFO. This represent
      the no. of outstanding transactions at the end of the configured timing window.
      This is for debug purpose.
    name: RD_FIFO0_SAMPLE_PRESENT
    shortdesc: No.
    type: ro
  - bits: '15'
    name: RESERVED
    type: raz
  - bits: '14:8'
    longdesc: of samples present in 2nd write latency measurement FIFO. This represent
      the no. of outstanding transactions at the end of the configured timing window.
      This is for debug purpose.
    name: WR_FIFO1_SAMPLE_PRESENT
    shortdesc: No.
    type: ro
  - bits: '7'
    name: RESERVED
    type: raz
  - bits: '6:0'
    longdesc: of samples present in 1st write latency measurement FIFO. This represent
      the no. of outstanding transactions at the end of the configured timing window.
      This is for debug purpose.
    name: WR_FIFO0_SAMPLE_PRESENT
    shortdesc: No.
    type: ro
  name: APM1_RESULT24
  offset: '0x0000026C'
  type: mixed
  width: 32
- default: '0x00000002'
  description: APM2_CFG
  field:
  - bits: '31:28'
    name: RD_ID_LAT_FF1
    type: rw
  - bits: '27:24'
    name: WR_ID_LAT_FF1
    type: rw
  - bits: '23:20'
    name: RD_ID_LAT_FF0
    type: rw
  - bits: '19:16'
    name: WR_ID_LAT_FF0
    type: rw
  - bits: '15:8'
    name: RESERVED
    type: raz
  - bits: '7'
    name: SEL_RD_ID_LAT_FF1
    type: rw
  - bits: '6'
    name: SEL_WR_ID_LAT_FF1
    type: rw
  - bits: '5'
    name: SEL_RD_ID_LAT_FF0
    type: rw
  - bits: '4'
    name: SEL_WR_ID_LAT_FF0
    type: rw
  - bits: '3'
    name: RESERVED
    type: raz
  - bits: '2'
    longdesc: 'Mode 1 in the APM specification 1: Burst Timing Mode. Mode 2 in the
      APM specification'
    name: MODE
    shortdesc: '0: Contineous Timing Mode.'
    type: rw
  - bits: '1'
    name: ENABLE
    type: rw
  - bits: '0'
    name: RESERVED
    type: raz
  name: APM2_CFG
  offset: '0x00000300'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM2_TIMER
  field:
  - bits: '31:0'
    longdesc: This is number of AXI clock cycles. Timing window counter will restart
      once it attains the maximum value. A new timing window start after that.
    name: BURST_MAX_VAL
    shortdesc: Maximum value of clock ticks in timing mode window in case of Mode
      2.
    type: rw
  name: APM2_TIMER
  offset: '0x00000304'
  type: rw
  width: 32
- default: '0x00000000'
  description: APM2_TRG
  field:
  - bits: '31:1'
    name: RESERVED
    type: raz
  - bits: '0'
    longdesc: Rising edge(Updating this register from 0 to 1) and falling edge (Updating
      this register from 1 to 0) will be used as start and stop trigger for operating
      timing mode 2.
    name: START_STOP
    shortdesc: '1: define the active operating window in case of Mode 1.'
    type: rw
  name: APM2_TRG
  offset: '0x00000308'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM2_RESULT0
  field:
  - bits: '31:0'
    name: WR_TRANSAC_COUNT
    type: ro
  name: APM2_RESULT0
  offset: '0x0000030C'
  type: ro
  width: 32
- default: '0x00000000'
  description: APM2_RESULT1
  field:
  - bits: '31:0'
    name: RD_TRANSAC_COUNT
    type: ro
  name: APM2_RESULT1
  offset: '0x00000310'
  type: ro
  width: 32
- default: '0x00000000'
  description: APM2_RESULT2
  field:
  - bits: '31:0'
    name: WRDATABEAT_COUNT
    type: ro
  name: APM2_RESULT2
  offset: '0x00000314'
  type: ro
  width: 32
- default: '0x00000000'
  description: APM2_RESULT3
  field:
  - bits: '31:0'
    name: RDDATABEAT_COUNT
    type: ro
  name: APM2_RESULT3
  offset: '0x00000318'
  type: ro
  width: 32
- default: '0x00000000'
  description: APM2_RESULT4
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:28'
    name: RESERVED
    type: raz
  - bits: '27:0'
    name: ACCUM_WR_LAT0
    type: ro
  name: APM2_RESULT4
  offset: '0x0000031C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM2_RESULT5
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:17'
    name: RESERVED
    type: raz
  - bits: '16:0'
    name: ACCUM_WR_LAT0
    type: ro
  name: APM2_RESULT5
  offset: '0x00000320'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM2_RESULT6
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_WR_LAT0
    type: ro
  name: APM2_RESULT6
  offset: '0x00000324'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM2_RESULT7
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_WR_LAT0
    type: ro
  name: APM2_RESULT7
  offset: '0x00000328'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM2_RESULT8
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:28'
    name: RESERVED
    type: raz
  - bits: '27:0'
    name: ACCUM_RD_LAT0
    type: ro
  name: APM2_RESULT8
  offset: '0x0000032C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM2_RESULT9
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:17'
    name: RESERVED
    type: raz
  - bits: '16:0'
    name: ACCUM_RD_LAT0
    type: ro
  name: APM2_RESULT9
  offset: '0x00000330'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM2_RESULT10
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_RD_LAT0
    type: ro
  name: APM2_RESULT10
  offset: '0x00000334'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM2_RESULT11
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_RD_LAT0
    type: ro
  name: APM2_RESULT11
  offset: '0x00000338'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM2_RESULT12
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:28'
    name: RESERVED
    type: raz
  - bits: '27:0'
    name: ACCUM_WR_LAT1
    type: ro
  name: APM2_RESULT12
  offset: '0x0000033C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM2_RESULT13
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:17'
    name: RESERVED
    type: raz
  - bits: '16:0'
    name: ACCUM_WR_LAT1
    type: ro
  name: APM2_RESULT13
  offset: '0x00000340'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM2_RESULT14
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_WR_LAT1
    type: ro
  name: APM2_RESULT14
  offset: '0x00000344'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM2_RESULT15
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_WR_LAT1
    type: ro
  name: APM2_RESULT15
  offset: '0x00000348'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM2_RESULT16
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:28'
    name: RESERVED
    type: raz
  - bits: '27:0'
    name: ACCUM_RD_LAT1
    type: ro
  name: APM2_RESULT16
  offset: '0x0000034C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM2_RESULT17
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:17'
    name: RESERVED
    type: raz
  - bits: '16:0'
    name: ACCUM_RD_LAT1
    type: ro
  name: APM2_RESULT17
  offset: '0x00000350'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM2_RESULT18
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_RD_LAT1
    type: ro
  name: APM2_RESULT18
  offset: '0x00000354'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM2_RESULT19
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_RD_LAT1
    type: ro
  name: APM2_RESULT19
  offset: '0x00000358'
  type: mixed
  width: 32
- default: '0x1FFF0000'
  description: APM2_RESULT20
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:29'
    name: RESERVED
    type: raz
  - bits: '28:16'
    name: MIN_WR_LAT0
    type: ro
  - bits: '15:13'
    name: RESERVED
    type: raz
  - bits: '12:0'
    name: MAX_WR_LAT0
    type: ro
  name: APM2_RESULT20
  offset: '0x0000035C'
  type: mixed
  width: 32
- default: '0x1FFF0000'
  description: APM2_RESULT21
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:29'
    name: RESERVED
    type: raz
  - bits: '28:16'
    name: MIN_RD_LAT0
    type: ro
  - bits: '15:13'
    name: RESERVED
    type: raz
  - bits: '12:0'
    name: MAX_RD_LAT0
    type: ro
  name: APM2_RESULT21
  offset: '0x00000360'
  type: mixed
  width: 32
- default: '0x1FFF0000'
  description: APM2_RESULT22
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:29'
    name: RESERVED
    type: raz
  - bits: '28:16'
    name: MIN_WR_LAT1
    type: ro
  - bits: '15:13'
    name: RESERVED
    type: raz
  - bits: '12:0'
    name: MAX_WR_LAT1
    type: ro
  name: APM2_RESULT22
  offset: '0x00000364'
  type: mixed
  width: 32
- default: '0x1FFF0000'
  description: APM2_RESULT23
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:29'
    name: RESERVED
    type: raz
  - bits: '28:16'
    name: MIN_RD_LAT1
    type: ro
  - bits: '15:13'
    name: RESERVED
    type: raz
  - bits: '12:0'
    name: MAX_RD_LAT1
    type: ro
  name: APM2_RESULT23
  offset: '0x00000368'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM2_RESULT24
  field:
  - bits: '31'
    name: RESERVED
    type: raz
  - bits: '30:24'
    longdesc: of samples present in 2nd read latency measurement FIFO. This represent
      the no. of outstanding transactions at the end of the configured timing window.
      This is for debug purpose.
    name: RD_FIFO1_SAMPLE_PRESENT
    shortdesc: No.
    type: ro
  - bits: '23'
    name: RESERVED
    type: raz
  - bits: '22:16'
    longdesc: of samples present in 1st read latency measurement FIFO. This represent
      the no. of outstanding transactions at the end of the configured timing window.
      This is for debug purpose.
    name: RD_FIFO0_SAMPLE_PRESENT
    shortdesc: No.
    type: ro
  - bits: '15'
    name: RESERVED
    type: raz
  - bits: '14:8'
    longdesc: of samples present in 2nd write latency measurement FIFO. This represent
      the no. of outstanding transactions at the end of the configured timing window.
      This is for debug purpose.
    name: WR_FIFO1_SAMPLE_PRESENT
    shortdesc: No.
    type: ro
  - bits: '7'
    name: RESERVED
    type: raz
  - bits: '6:0'
    longdesc: of samples present in 1st write latency measurement FIFO. This represent
      the no. of outstanding transactions at the end of the configured timing window.
      This is for debug purpose.
    name: WR_FIFO0_SAMPLE_PRESENT
    shortdesc: No.
    type: ro
  name: APM2_RESULT24
  offset: '0x0000036C'
  type: mixed
  width: 32
- default: '0x00000002'
  description: APM3_CFG
  field:
  - bits: '31:28'
    name: RD_ID_LAT_FF1
    type: rw
  - bits: '27:24'
    name: WR_ID_LAT_FF1
    type: rw
  - bits: '23:20'
    name: RD_ID_LAT_FF0
    type: rw
  - bits: '19:16'
    name: WR_ID_LAT_FF0
    type: rw
  - bits: '15:8'
    name: RESERVED
    type: raz
  - bits: '7'
    name: SEL_RD_ID_LAT_FF1
    type: rw
  - bits: '6'
    name: SEL_WR_ID_LAT_FF1
    type: rw
  - bits: '5'
    name: SEL_RD_ID_LAT_FF0
    type: rw
  - bits: '4'
    name: SEL_WR_ID_LAT_FF0
    type: rw
  - bits: '3'
    name: RESERVED
    type: raz
  - bits: '2'
    longdesc: 'Mode 1 in the APM specification 1: Burst Timing Mode. Mode 2 in the
      APM specification'
    name: MODE
    shortdesc: '0: Contineous Timing Mode.'
    type: rw
  - bits: '1'
    name: ENABLE
    type: rw
  - bits: '0'
    name: RESERVED
    type: raz
  name: APM3_CFG
  offset: '0x00000400'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM3_TIMER
  field:
  - bits: '31:0'
    longdesc: This is number of AXI clock cycles. Timing window counter will restart
      once it attains the maximum value. A new timing window start after that.
    name: BURST_MAX_VAL
    shortdesc: Maximum value of clock ticks in timing mode window in case of Mode
      2.
    type: rw
  name: APM3_TIMER
  offset: '0x00000404'
  type: rw
  width: 32
- default: '0x00000000'
  description: APM3_TRG
  field:
  - bits: '31:1'
    name: RESERVED
    type: raz
  - bits: '0'
    longdesc: Rising edge(Updating this register from 0 to 1) and falling edge (Updating
      this register from 1 to 0) will be used as start and stop trigger for operating
      timing mode 2.
    name: START_STOP
    shortdesc: '1: define the active operating window in case of Mode 1.'
    type: rw
  name: APM3_TRG
  offset: '0x00000408'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM3_RESULT0
  field:
  - bits: '31:0'
    name: WR_TRANSAC_COUNT
    type: ro
  name: APM3_RESULT0
  offset: '0x0000040C'
  type: ro
  width: 32
- default: '0x00000000'
  description: APM3_RESULT1
  field:
  - bits: '31:0'
    name: RD_TRANSAC_COUNT
    type: ro
  name: APM3_RESULT1
  offset: '0x00000410'
  type: ro
  width: 32
- default: '0x00000000'
  description: APM3_RESULT2
  field:
  - bits: '31:0'
    name: WRDATABEAT_COUNT
    type: ro
  name: APM3_RESULT2
  offset: '0x00000414'
  type: ro
  width: 32
- default: '0x00000000'
  description: APM3_RESULT3
  field:
  - bits: '31:0'
    name: RDDATABEAT_COUNT
    type: ro
  name: APM3_RESULT3
  offset: '0x00000418'
  type: ro
  width: 32
- default: '0x00000000'
  description: APM3_RESULT4
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:28'
    name: RESERVED
    type: raz
  - bits: '27:0'
    name: ACCUM_WR_LAT0
    type: ro
  name: APM3_RESULT4
  offset: '0x0000041C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM3_RESULT5
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:17'
    name: RESERVED
    type: raz
  - bits: '16:0'
    name: ACCUM_WR_LAT0
    type: ro
  name: APM3_RESULT5
  offset: '0x00000420'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM3_RESULT6
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_WR_LAT0
    type: ro
  name: APM3_RESULT6
  offset: '0x00000424'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM3_RESULT7
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_WR_LAT0
    type: ro
  name: APM3_RESULT7
  offset: '0x00000428'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM3_RESULT8
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:28'
    name: RESERVED
    type: raz
  - bits: '27:0'
    name: ACCUM_RD_LAT0
    type: ro
  name: APM3_RESULT8
  offset: '0x0000042C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM3_RESULT9
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:17'
    name: RESERVED
    type: raz
  - bits: '16:0'
    name: ACCUM_RD_LAT0
    type: ro
  name: APM3_RESULT9
  offset: '0x00000430'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM3_RESULT10
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_RD_LAT0
    type: ro
  name: APM3_RESULT10
  offset: '0x00000434'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM3_RESULT11
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_RD_LAT0
    type: ro
  name: APM3_RESULT11
  offset: '0x00000438'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM3_RESULT12
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:28'
    name: RESERVED
    type: raz
  - bits: '27:0'
    name: ACCUM_WR_LAT1
    type: ro
  name: APM3_RESULT12
  offset: '0x0000043C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM3_RESULT13
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:17'
    name: RESERVED
    type: raz
  - bits: '16:0'
    name: ACCUM_WR_LAT1
    type: ro
  name: APM3_RESULT13
  offset: '0x00000440'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM3_RESULT14
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_WR_LAT1
    type: ro
  name: APM3_RESULT14
  offset: '0x00000444'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM3_RESULT15
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_WR_LAT1
    type: ro
  name: APM3_RESULT15
  offset: '0x00000448'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM3_RESULT16
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:28'
    name: RESERVED
    type: raz
  - bits: '27:0'
    name: ACCUM_RD_LAT1
    type: ro
  name: APM3_RESULT16
  offset: '0x0000044C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM3_RESULT17
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:17'
    name: RESERVED
    type: raz
  - bits: '16:0'
    name: ACCUM_RD_LAT1
    type: ro
  name: APM3_RESULT17
  offset: '0x00000450'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM3_RESULT18
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_RD_LAT1
    type: ro
  name: APM3_RESULT18
  offset: '0x00000454'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM3_RESULT19
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:16'
    name: RESERVED
    type: raz
  - bits: '15:0'
    name: COUNT_RD_LAT1
    type: ro
  name: APM3_RESULT19
  offset: '0x00000458'
  type: mixed
  width: 32
- default: '0x1FFF0000'
  description: APM3_RESULT20
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:29'
    name: RESERVED
    type: raz
  - bits: '28:16'
    name: MIN_WR_LAT0
    type: ro
  - bits: '15:13'
    name: RESERVED
    type: raz
  - bits: '12:0'
    name: MAX_WR_LAT0
    type: ro
  name: APM3_RESULT20
  offset: '0x0000045C'
  type: mixed
  width: 32
- default: '0x1FFF0000'
  description: APM3_RESULT21
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:29'
    name: RESERVED
    type: raz
  - bits: '28:16'
    name: MIN_RD_LAT0
    type: ro
  - bits: '15:13'
    name: RESERVED
    type: raz
  - bits: '12:0'
    name: MAX_RD_LAT0
    type: ro
  name: APM3_RESULT21
  offset: '0x00000460'
  type: mixed
  width: 32
- default: '0x1FFF0000'
  description: APM3_RESULT22
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:29'
    name: RESERVED
    type: raz
  - bits: '28:16'
    name: MIN_WR_LAT1
    type: ro
  - bits: '15:13'
    name: RESERVED
    type: raz
  - bits: '12:0'
    name: MAX_WR_LAT1
    type: ro
  name: APM3_RESULT22
  offset: '0x00000464'
  type: mixed
  width: 32
- default: '0x1FFF0000'
  description: APM3_RESULT23
  field:
  - bits: '31'
    longdesc: This is required for safe reading of accumulated read and write latencies
      parameters which requires more then one APM access. This bit field is read with
      all the latency related APB registers and this is expected to be same for all
      those registers.
    name: VALIDITY_CHECK
    shortdesc: This signal will toggle in alternate timing window.
    type: ro
  - bits: '30:29'
    name: RESERVED
    type: raz
  - bits: '28:16'
    name: MIN_RD_LAT1
    type: ro
  - bits: '15:13'
    name: RESERVED
    type: raz
  - bits: '12:0'
    name: MAX_RD_LAT1
    type: ro
  name: APM3_RESULT23
  offset: '0x00000468'
  type: mixed
  width: 32
- default: '0x00000000'
  description: APM3_RESULT24
  field:
  - bits: '31'
    name: RESERVED
    type: raz
  - bits: '30:24'
    longdesc: of samples present in 2nd read latency measurement FIFO. This represent
      the no. of outstanding transactions at the end of the configured timing window.
      This is for debug purpose.
    name: RD_FIFO1_SAMPLE_PRESENT
    shortdesc: No.
    type: ro
  - bits: '23'
    name: RESERVED
    type: raz
  - bits: '22:16'
    longdesc: of samples present in 1st read latency measurement FIFO. This represent
      the no. of outstanding transactions at the end of the configured timing window.
      This is for debug purpose.
    name: RD_FIFO0_SAMPLE_PRESENT
    shortdesc: No.
    type: ro
  - bits: '15'
    name: RESERVED
    type: raz
  - bits: '14:8'
    longdesc: of samples present in 2nd write latency measurement FIFO. This represent
      the no. of outstanding transactions at the end of the configured timing window.
      This is for debug purpose.
    name: WR_FIFO1_SAMPLE_PRESENT
    shortdesc: No.
    type: ro
  - bits: '7'
    name: RESERVED
    type: raz
  - bits: '6:0'
    longdesc: of samples present in 1st write latency measurement FIFO. This represent
      the no. of outstanding transactions at the end of the configured timing window.
      This is for debug purpose.
    name: WR_FIFO0_SAMPLE_PRESENT
    shortdesc: No.
    type: ro
  name: APM3_RESULT24
  offset: '0x0000046C'
  type: mixed
  width: 32
