#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002f78bf0 .scope module, "CLOCK_GENERATION_" "CLOCK_GENERATION_" 2 3;
 .timescale -9 -9;
v0000000002fd6630_0 .net "c_out", 31 0, v0000000002f3d480_0;  1 drivers
v0000000002fd6450_0 .var "clock", 0 0;
v0000000002fd57d0_0 .var/i "k", 31 0;
v0000000002fd59b0_0 .var "reset", 0 0;
S_0000000002f78d70 .scope module, "u1" "INSTRUCTION_CONNECTION" 2 12, 3 3 0, S_0000000002f78bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "c_out"
v0000000002fd6ef0_0 .net "a_data", 31 0, v0000000002f51d00_0;  1 drivers
v0000000002fd69f0_0 .net "alu_opcode", 5 0, v0000000002fd4810_0;  1 drivers
v0000000002fd5690_0 .net "b_data", 31 0, v0000000002f605c0_0;  1 drivers
v0000000002fd5910_0 .net "b_select", 3 0, v0000000002fd41d0_0;  1 drivers
v0000000002fd5d70_0 .net "c_out", 31 0, v0000000002f3d480_0;  alias, 1 drivers
v0000000002fd6c70_0 .net "c_select", 8 0, v0000000002fd4d10_0;  1 drivers
v0000000002fd5870_0 .net "clock", 0 0, v0000000002fd6450_0;  1 drivers
v0000000002fd5e10_0 .net "instruction_address", 8 0, v0000000002fd4950_0;  1 drivers
v0000000002fd6f90_0 .net "jam", 2 0, v0000000002fd4590_0;  1 drivers
v0000000002fd6950_0 .net "m", 2 0, v0000000002fd46d0_0;  1 drivers
v0000000002fd63b0_0 .net "n", 0 0, v0000000002f3d660_0;  1 drivers
v0000000002fd6a90_0 .net "reset", 0 0, v0000000002fd59b0_0;  1 drivers
v0000000002fd5eb0_0 .net "shifter_opcode", 1 0, v0000000002fd4770_0;  1 drivers
v0000000002fd5730_0 .net "z", 0 0, v0000000002f51ae0_0;  1 drivers
E_0000000002f730e0 .event edge, v0000000002f763a0_0;
S_0000000002f3d300 .scope module, "f1" "ALU" 3 20, 4 1 0, S_0000000002f78d70;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "alu_opcode"
    .port_info 1 /INPUT 2 "shifter_opcode"
    .port_info 2 /INPUT 32 "in_a"
    .port_info 3 /INPUT 32 "in_b"
    .port_info 4 /OUTPUT 32 "alu_out"
    .port_info 5 /OUTPUT 1 "n"
    .port_info 6 /OUTPUT 1 "z"
v0000000002f763a0_0 .net "alu_opcode", 5 0, v0000000002fd4810_0;  alias, 1 drivers
v0000000002f3d480_0 .var "alu_out", 31 0;
v0000000002f3d520_0 .net "in_a", 31 0, v0000000002f51d00_0;  alias, 1 drivers
v0000000002f3d5c0_0 .net "in_b", 31 0, v0000000002f605c0_0;  alias, 1 drivers
v0000000002f3d660_0 .var "n", 0 0;
v0000000002f519a0_0 .net "shifter_opcode", 1 0, v0000000002fd4770_0;  alias, 1 drivers
v0000000002f51a40_0 .var "temp_out", 31 0;
v0000000002f51ae0_0 .var "z", 0 0;
E_0000000002f72920/0 .event edge, v0000000002f763a0_0, v0000000002f3d520_0, v0000000002f3d5c0_0, v0000000002f51a40_0;
E_0000000002f72920/1 .event edge, v0000000002f519a0_0;
E_0000000002f72920 .event/or E_0000000002f72920/0, E_0000000002f72920/1;
S_0000000002f51b80 .scope module, "f2" "REGESTERBANK" 3 29, 5 3 0, S_0000000002f78d70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 9 "c_select"
    .port_info 3 /INPUT 4 "b_select_encoded"
    .port_info 4 /INPUT 32 "bus_c_data"
    .port_info 5 /OUTPUT 32 "a_data"
    .port_info 6 /OUTPUT 32 "b_data"
v0000000002f51d00_0 .var "a_data", 31 0;
v0000000002f605c0_0 .var "b_data", 31 0;
v0000000002f60660_0 .var "b_select_decoded", 8 0;
v0000000002fd4bd0_0 .net "b_select_encoded", 3 0, v0000000002fd41d0_0;  alias, 1 drivers
v0000000002fd4db0_0 .net "bus_c_data", 31 0, v0000000002f3d480_0;  alias, 1 drivers
v0000000002fd4f90_0 .net "c_select", 8 0, v0000000002fd4d10_0;  alias, 1 drivers
v0000000002fd4630_0 .net "clock", 0 0, v0000000002fd6450_0;  alias, 1 drivers
v0000000002fd49f0_0 .var "cpp", 31 0;
v0000000002fd4ef0_0 .var "h", 31 0;
v0000000002fd4090_0 .var "lv", 31 0;
v0000000002fd4a90_0 .var "mar", 31 0;
v0000000002fd4270_0 .var "mbr", 31 0;
v0000000002fd4e50_0 .var "mdr", 31 0;
v0000000002fd44f0_0 .var "opc", 31 0;
v0000000002fd4450_0 .var "pc", 31 0;
v0000000002fd4b30_0 .net "reset", 0 0, v0000000002fd59b0_0;  alias, 1 drivers
v0000000002fd48b0_0 .var "sp", 31 0;
v0000000002fd4c70_0 .var "tos", 31 0;
E_0000000002f723a0 .event negedge, v0000000002fd4630_0;
E_0000000002f72460 .event posedge, v0000000002fd4630_0;
E_0000000002f72c20 .event edge, v0000000002fd4bd0_0;
S_0000000002f60810 .scope module, "f3" "CODE_CONTROL" 3 32, 6 3 0, S_0000000002f78d70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 9 "current_instruction"
    .port_info 2 /INPUT 32 "c_out"
    .port_info 3 /OUTPUT 9 "next_instruction"
    .port_info 4 /OUTPUT 6 "alu_opcode"
    .port_info 5 /OUTPUT 2 "shifter_opcode"
    .port_info 6 /OUTPUT 9 "c_select"
    .port_info 7 /OUTPUT 4 "b_select"
    .port_info 8 /OUTPUT 3 "jam"
    .port_info 9 /OUTPUT 3 "m"
v0000000002fd4810_0 .var "alu_opcode", 5 0;
v0000000002fd41d0_0 .var "b_select", 3 0;
v0000000002fd4130_0 .net "c_out", 31 0, v0000000002f3d480_0;  alias, 1 drivers
v0000000002fd4d10_0 .var "c_select", 8 0;
v0000000002fd4310_0 .net "clock", 0 0, v0000000002fd6450_0;  alias, 1 drivers
v0000000002fd43b0_0 .net "current_instruction", 8 0, v0000000002fd4950_0;  alias, 1 drivers
v0000000002fd4590_0 .var "jam", 2 0;
v0000000002fd46d0_0 .var "m", 2 0;
v0000000002fd4950_0 .var "next_instruction", 8 0;
v0000000002fd4770_0 .var "shifter_opcode", 1 0;
    .scope S_0000000002f3d300;
T_0 ;
    %wait E_0000000002f72920;
    %load/vec4 v0000000002f763a0_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 61, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002f51a40_0, 0, 32;
    %jmp T_0.17;
T_0.0 ;
    %load/vec4 v0000000002f3d520_0;
    %store/vec4 v0000000002f51a40_0, 0, 32;
    %jmp T_0.17;
T_0.1 ;
    %load/vec4 v0000000002f3d5c0_0;
    %store/vec4 v0000000002f51a40_0, 0, 32;
    %jmp T_0.17;
T_0.2 ;
    %load/vec4 v0000000002f3d520_0;
    %inv;
    %store/vec4 v0000000002f51a40_0, 0, 32;
    %jmp T_0.17;
T_0.3 ;
    %load/vec4 v0000000002f3d5c0_0;
    %inv;
    %store/vec4 v0000000002f51a40_0, 0, 32;
    %jmp T_0.17;
T_0.4 ;
    %load/vec4 v0000000002f3d520_0;
    %load/vec4 v0000000002f3d5c0_0;
    %add;
    %store/vec4 v0000000002f51a40_0, 0, 32;
    %jmp T_0.17;
T_0.5 ;
    %load/vec4 v0000000002f3d520_0;
    %load/vec4 v0000000002f3d5c0_0;
    %add;
    %addi 1, 0, 32;
    %store/vec4 v0000000002f51a40_0, 0, 32;
    %jmp T_0.17;
T_0.6 ;
    %load/vec4 v0000000002f3d520_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002f51a40_0, 0, 32;
    %jmp T_0.17;
T_0.7 ;
    %load/vec4 v0000000002f3d5c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002f51a40_0, 0, 32;
    %jmp T_0.17;
T_0.8 ;
    %load/vec4 v0000000002f3d5c0_0;
    %load/vec4 v0000000002f3d520_0;
    %sub;
    %store/vec4 v0000000002f51a40_0, 0, 32;
    %jmp T_0.17;
T_0.9 ;
    %load/vec4 v0000000002f3d5c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002f51a40_0, 0, 32;
    %jmp T_0.17;
T_0.10 ;
    %load/vec4 v0000000002f3d520_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000000002f51a40_0, 0, 32;
    %jmp T_0.17;
T_0.11 ;
    %load/vec4 v0000000002f3d520_0;
    %load/vec4 v0000000002f3d5c0_0;
    %and;
    %store/vec4 v0000000002f51a40_0, 0, 32;
    %jmp T_0.17;
T_0.12 ;
    %load/vec4 v0000000002f3d520_0;
    %load/vec4 v0000000002f3d5c0_0;
    %or;
    %store/vec4 v0000000002f51a40_0, 0, 32;
    %jmp T_0.17;
T_0.13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002f51a40_0, 0, 32;
    %jmp T_0.17;
T_0.14 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002f51a40_0, 0, 32;
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002f51a40_0, 0, 32;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %load/vec4 v0000000002f51a40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002f51ae0_0, 0, 1;
    %jmp T_0.19;
T_0.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002f51ae0_0, 0, 1;
T_0.19 ;
    %load/vec4 v0000000002f51a40_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002f3d660_0, 0, 1;
    %jmp T_0.21;
T_0.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002f3d660_0, 0, 1;
T_0.21 ;
    %load/vec4 v0000000002f519a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %load/vec4 v0000000002f51a40_0;
    %store/vec4 v0000000002f3d480_0, 0, 32;
    %jmp T_0.25;
T_0.22 ;
    %load/vec4 v0000000002f51a40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002f3d480_0, 0, 32;
    %jmp T_0.25;
T_0.23 ;
    %load/vec4 v0000000002f51a40_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002f3d480_0, 0, 32;
    %jmp T_0.25;
T_0.25 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000002f51b80;
T_1 ;
    %wait E_0000000002f72c20;
    %load/vec4 v0000000002fd4bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000000002f60660_0, 0, 9;
    %jmp T_1.10;
T_1.0 ;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0000000002f60660_0, 0, 9;
    %jmp T_1.10;
T_1.1 ;
    %pushi/vec4 2, 0, 9;
    %store/vec4 v0000000002f60660_0, 0, 9;
    %jmp T_1.10;
T_1.2 ;
    %pushi/vec4 4, 0, 9;
    %store/vec4 v0000000002f60660_0, 0, 9;
    %jmp T_1.10;
T_1.3 ;
    %pushi/vec4 8, 0, 9;
    %store/vec4 v0000000002f60660_0, 0, 9;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 16, 0, 9;
    %store/vec4 v0000000002f60660_0, 0, 9;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 32, 0, 9;
    %store/vec4 v0000000002f60660_0, 0, 9;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 64, 0, 9;
    %store/vec4 v0000000002f60660_0, 0, 9;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 128, 0, 9;
    %store/vec4 v0000000002f60660_0, 0, 9;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v0000000002f60660_0, 0, 9;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000002f51b80;
T_2 ;
    %wait E_0000000002f72460;
    %load/vec4 v0000000002fd4b30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002fd4a90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002fd4e50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002fd4450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002fd4270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002fd48b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002fd4090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002fd49f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002fd4c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002fd44f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002fd4ef0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000002fd4f90_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000000002fd4db0_0;
    %store/vec4 v0000000002fd4a90_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000000002fd4f90_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0000000002fd4db0_0;
    %store/vec4 v0000000002fd4e50_0, 0, 32;
T_2.4 ;
    %load/vec4 v0000000002fd4f90_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0000000002fd4db0_0;
    %store/vec4 v0000000002fd4450_0, 0, 32;
T_2.6 ;
    %load/vec4 v0000000002fd4f90_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0000000002fd4db0_0;
    %store/vec4 v0000000002fd48b0_0, 0, 32;
T_2.8 ;
    %load/vec4 v0000000002fd4f90_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0000000002fd4db0_0;
    %store/vec4 v0000000002fd4090_0, 0, 32;
T_2.10 ;
    %load/vec4 v0000000002fd4f90_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %load/vec4 v0000000002fd4db0_0;
    %store/vec4 v0000000002fd49f0_0, 0, 32;
T_2.12 ;
    %load/vec4 v0000000002fd4f90_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0000000002fd4db0_0;
    %store/vec4 v0000000002fd4c70_0, 0, 32;
T_2.14 ;
    %load/vec4 v0000000002fd4f90_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %load/vec4 v0000000002fd4db0_0;
    %store/vec4 v0000000002fd44f0_0, 0, 32;
T_2.16 ;
    %load/vec4 v0000000002fd4f90_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %load/vec4 v0000000002fd4db0_0;
    %store/vec4 v0000000002fd4ef0_0, 0, 32;
T_2.18 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000002f51b80;
T_3 ;
    %wait E_0000000002f723a0;
    %load/vec4 v0000000002fd4b30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002fd4a90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002fd4e50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002fd4450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002fd4270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002fd48b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002fd4090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002fd49f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002fd4c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002fd44f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002fd4ef0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000002fd4ef0_0;
    %store/vec4 v0000000002f51d00_0, 0, 32;
    %load/vec4 v0000000002f60660_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 9;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 9;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 9;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 9;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 9;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 9;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 9;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 9;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 9;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.2 ;
    %load/vec4 v0000000002fd4e50_0;
    %store/vec4 v0000000002f605c0_0, 0, 32;
    %jmp T_3.11;
T_3.3 ;
    %load/vec4 v0000000002fd4450_0;
    %store/vec4 v0000000002f605c0_0, 0, 32;
    %jmp T_3.11;
T_3.4 ;
    %load/vec4 v0000000002fd4270_0;
    %store/vec4 v0000000002f605c0_0, 0, 32;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v0000000002fd4270_0;
    %store/vec4 v0000000002f605c0_0, 0, 32;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v0000000002fd48b0_0;
    %store/vec4 v0000000002f605c0_0, 0, 32;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0000000002fd4090_0;
    %store/vec4 v0000000002f605c0_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0000000002fd49f0_0;
    %store/vec4 v0000000002f605c0_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0000000002fd4c70_0;
    %store/vec4 v0000000002f605c0_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0000000002fd44f0_0;
    %store/vec4 v0000000002f605c0_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000002f60810;
T_4 ;
    %wait E_0000000002f723a0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002fd4770_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002fd4590_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002fd46d0_0, 0, 3;
    %load/vec4 v0000000002fd43b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 9;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 9;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 9;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 9;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 9;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 9;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 9;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %vpi_call 6 67 "$display", "Step 1" {0 0 0};
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0000000002fd4950_0, 0, 9;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0000000002fd4810_0, 0, 6;
    %pushi/vec4 448, 0, 9;
    %store/vec4 v0000000002fd4d10_0, 0, 9;
    %jmp T_4.8;
T_4.0 ;
    %vpi_call 6 24 "$display", "Step 2" {0 0 0};
    %pushi/vec4 2, 0, 9;
    %store/vec4 v0000000002fd4950_0, 0, 9;
    %pushi/vec4 49, 0, 6;
    %store/vec4 v0000000002fd4810_0, 0, 6;
    %pushi/vec4 128, 0, 9;
    %store/vec4 v0000000002fd4d10_0, 0, 9;
    %jmp T_4.8;
T_4.1 ;
    %vpi_call 6 30 "$display", "Step 3" {0 0 0};
    %pushi/vec4 4, 0, 9;
    %store/vec4 v0000000002fd4950_0, 0, 9;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000000002fd41d0_0, 0, 4;
    %pushi/vec4 60, 0, 6;
    %store/vec4 v0000000002fd4810_0, 0, 6;
    %pushi/vec4 64, 0, 9;
    %store/vec4 v0000000002fd4d10_0, 0, 9;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 9, 0, 9;
    %store/vec4 v0000000002fd4950_0, 0, 9;
    %jmp T_4.8;
T_4.3 ;
    %vpi_call 6 41 "$display", "Step 4" {0 0 0};
    %pushi/vec4 8, 0, 9;
    %store/vec4 v0000000002fd4950_0, 0, 9;
    %vpi_call 6 43 "$display", "Next number is series: %d", v0000000002fd4130_0 {0 0 0};
    %jmp T_4.8;
T_4.4 ;
    %vpi_call 6 46 "$display", "Step 5" {0 0 0};
    %pushi/vec4 16, 0, 9;
    %store/vec4 v0000000002fd4950_0, 0, 9;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000000002fd41d0_0, 0, 4;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0000000002fd4810_0, 0, 6;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v0000000002fd4d10_0, 0, 9;
    %jmp T_4.8;
T_4.5 ;
    %vpi_call 6 53 "$display", "Step 6" {0 0 0};
    %pushi/vec4 32, 0, 9;
    %store/vec4 v0000000002fd4950_0, 0, 9;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000000002fd41d0_0, 0, 4;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0000000002fd4810_0, 0, 6;
    %pushi/vec4 128, 0, 9;
    %store/vec4 v0000000002fd4d10_0, 0, 9;
    %jmp T_4.8;
T_4.6 ;
    %vpi_call 6 60 "$display", "Step 7" {0 0 0};
    %pushi/vec4 4, 0, 9;
    %store/vec4 v0000000002fd4950_0, 0, 9;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000000002fd41d0_0, 0, 4;
    %pushi/vec4 60, 0, 6;
    %store/vec4 v0000000002fd4810_0, 0, 6;
    %pushi/vec4 64, 0, 9;
    %store/vec4 v0000000002fd4d10_0, 0, 9;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000002f78d70;
T_5 ;
    %wait E_0000000002f730e0;
    %vpi_call 3 27 "$display", "alu opcode: %b", v0000000002fd69f0_0 {0 0 0};
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000002f78bf0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002fd57d0_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0000000002f78bf0;
T_7 ;
    %delay 25, 0;
    %load/vec4 v0000000002fd6450_0;
    %inv;
    %store/vec4 v0000000002fd6450_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000002f78bf0;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002fd6450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002fd59b0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002fd59b0_0, 0, 1;
    %delay 2500, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "CLOCK_GENERATION.v";
    "INSTRUCTION_CONNECTION.v";
    "ALU.v";
    "REGESTERBANK.v";
    "CODE_CONTROL.v";
