# Hi there, I'm Nguyen Dinh Tuan! ðŸ‘‹

### ðŸ‘¨â€ðŸ’» Electronics Engineering Student | RTL Design | VLSI Enthusiast

I am a final-year student majoring in **Electronics and Communications Engineering Technology** at **HCMC University of Technology and Education (HCMUTE)**. I have a strong passion for **RTL Design**, **FPGA**, and **VLSI** integrated circuit design. My goal is to become a professional RTL Design and Verification Engineer.

- ðŸ”­ **Iâ€™m currently working on:** RTL Design, Verification methodologies, and VLSI Design.
- ðŸŒ± **Iâ€™m currently learning:** SystemVerilog, VLSI Design, and Advanced FPGA prototyping.
- ðŸŽ“ **Education:** HO CHI MINH CITY UNIVERSITY OF TECHNOLOGY AND EDUCATION (HCMUTE).
- ðŸ“« **How to reach me:** [tuandinhnguyen2004@gmail.com](mailto:tuandinhnguyen2004@gmail.com)

---

## ðŸ› ï¸ Tech Stack & Skills

### Languages
![Verilog](https://img.shields.io/badge/-Verilog-blue?style=flat-square&logo=verilog)
![C](https://img.shields.io/badge/-C-00599C?style=flat-square&logo=c&logoColor=white)
![MATLAB](https://img.shields.io/badge/-MATLAB-orange?style=flat-square&logo=mathworks)

### Tools & Frameworks
![Vivado](https://img.shields.io/badge/-Vivado-red?style=flat-square)
![Cadence](https://img.shields.io/badge/-Cadence%20Virtuoso-black?style=flat-square)
![ModelSim](https://img.shields.io/badge/-ModelSim-green?style=flat-square)
![Proteus](https://img.shields.io/badge/-Proteus-blueviolet?style=flat-square)
![Linux](https://img.shields.io/badge/-Embedded%20Linux-FCC624?style=flat-square&logo=linux&logoColor=black)

### Networking
![Cisco](https://img.shields.io/badge/-Cisco%20Packet%20Tracer-1BA0D7?style=flat-square&logo=cisco&logoColor=white)
> *Foundational knowledge of IP addressing, Subnetting, and network simulation.*
