Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:48:31 MST 2014
| Date             : Tue Jan 24 22:40:06 2017
| Host             : verratnix.zmk.uni-kl.de running 64-bit CentOS release 6.7 (Final)
| Command          : report_power -file zed_wrapper_power_routed.rpt -pb zed_wrapper_power_summary_routed.pb
| Design           : zed_wrapper
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.837 |
| Dynamic (W)              | 1.674 |
| Device Static (W)        | 0.163 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 63.8  |
| Junction Temperature (C) | 46.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.048 |        6 |       --- |             --- |
| Slice Logic              |     0.035 |    40275 |       --- |             --- |
|   LUT as Logic           |     0.029 |    14445 |     53200 |           27.15 |
|   Register               |     0.003 |    17841 |    106400 |           16.76 |
|   CARRY4                 |     0.002 |     1357 |     13300 |           10.20 |
|   LUT as Shift Register  |    <0.001 |      416 |     17400 |            2.39 |
|   LUT as Distributed RAM |    <0.001 |      426 |     17400 |            2.44 |
|   F7/F8 Muxes            |    <0.001 |       90 |     53200 |            0.16 |
|   Others                 |     0.000 |     2199 |       --- |             --- |
| Signals                  |     0.046 |    30723 |       --- |             --- |
| Block RAM                |     0.008 |     16.5 |       140 |           11.78 |
| DSPs                     |     0.010 |       36 |       220 |           16.36 |
| PS7                      |     1.528 |        1 |       --- |             --- |
| Static Power             |     0.163 |          |           |                 |
| Total                    |     1.837 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.163 |       0.146 |      0.017 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.754 |       0.722 |      0.032 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+---------------------------------------+-----------------+
| Clock      | Domain                                | Constraint (ns) |
+------------+---------------------------------------+-----------------+
| clk_fpga_2 | zed_i/ps7/inst/FCLK_CLK_unbuffered[2] |            10.0 |
+------------+---------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| zed_wrapper                                                                        |     1.674 |
|   zed_i                                                                            |     1.674 |
|     axi_interconnect_M_AXI_GP0                                                     |     0.008 |
|       m00_couplers                                                                 |    <0.001 |
|         m00_regslice                                                               |    <0.001 |
|           inst                                                                     |    <0.001 |
|             ar_pipe                                                                |    <0.001 |
|             aw_pipe                                                                |    <0.001 |
|             b_pipe                                                                 |    <0.001 |
|             r_pipe                                                                 |    <0.001 |
|             w_pipe                                                                 |    <0.001 |
|       m01_couplers                                                                 |    <0.001 |
|         m01_regslice                                                               |    <0.001 |
|           inst                                                                     |    <0.001 |
|             ar_pipe                                                                |    <0.001 |
|             aw_pipe                                                                |    <0.001 |
|             b_pipe                                                                 |    <0.001 |
|             r_pipe                                                                 |    <0.001 |
|             w_pipe                                                                 |    <0.001 |
|       m02_couplers                                                                 |    <0.001 |
|         m02_regslice                                                               |    <0.001 |
|           inst                                                                     |    <0.001 |
|             ar_pipe                                                                |    <0.001 |
|             aw_pipe                                                                |    <0.001 |
|             b_pipe                                                                 |    <0.001 |
|             r_pipe                                                                 |    <0.001 |
|             w_pipe                                                                 |    <0.001 |
|       s00_couplers                                                                 |     0.006 |
|         auto_pc                                                                    |     0.005 |
|           inst                                                                     |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                   |     0.005 |
|               RD.ar_channel_0                                                      |    <0.001 |
|                 ar_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               RD.r_channel_0                                                       |     0.002 |
|                 rd_data_fifo_0                                                     |     0.001 |
|                 transaction_fifo_0                                                 |    <0.001 |
|               SI_REG                                                               |     0.001 |
|                 ar_pipe                                                            |    <0.001 |
|                 aw_pipe                                                            |    <0.001 |
|                 b_pipe                                                             |    <0.001 |
|                 r_pipe                                                             |    <0.001 |
|               WR.aw_channel_0                                                      |    <0.001 |
|                 aw_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               WR.b_channel_0                                                       |    <0.001 |
|                 bid_fifo_0                                                         |    <0.001 |
|                 bresp_fifo_0                                                       |    <0.001 |
|         s00_data_fifo                                                              |     0.000 |
|         s00_regslice                                                               |     0.001 |
|           inst                                                                     |     0.001 |
|             ar_pipe                                                                |    <0.001 |
|             aw_pipe                                                                |    <0.001 |
|             b_pipe                                                                 |    <0.001 |
|             r_pipe                                                                 |    <0.001 |
|             w_pipe                                                                 |    <0.001 |
|       xbar                                                                         |     0.001 |
|         inst                                                                       |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                 |     0.001 |
|             addr_arbiter_inst                                                      |    <0.001 |
|             gen_decerr.decerr_slave_inst                                           |    <0.001 |
|             reg_slice_r                                                            |    <0.001 |
|             splitter_ar                                                            |    <0.001 |
|             splitter_aw                                                            |    <0.001 |
|     axi_interconnect_S_AXI_HP0                                                     |     0.031 |
|       m00_couplers                                                                 |     0.010 |
|         auto_pc                                                                    |     0.002 |
|           inst                                                                     |     0.002 |
|             gen_axi4_axi3.axi3_conv_inst                                           |     0.002 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                  |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                            |    <0.001 |
|                   inst                                                             |    <0.001 |
|                     fifo_gen_inst                                                  |    <0.001 |
|                       inst_fifo_gen                                                |    <0.001 |
|                         gconvfifo.rf                                               |    <0.001 |
|                           grf.rf                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                               |    <0.001 |
|                               gr1.rfwft                                            |    <0.001 |
|                               grss.rsts                                            |    <0.001 |
|                               rpntr                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                               |    <0.001 |
|                               gwss.wsts                                            |    <0.001 |
|                               wpntr                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                  |    <0.001 |
|                               gdm.dm                                               |    <0.001 |
|                                 RAM_reg_0_31_0_0                                   |    <0.001 |
|                             rstblk                                                 |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                |    <0.001 |
|               USE_WRITE.write_addr_inst                                            |     0.001 |
|                 USE_BURSTS.cmd_queue                                               |    <0.001 |
|                   inst                                                             |    <0.001 |
|                     fifo_gen_inst                                                  |    <0.001 |
|                       inst_fifo_gen                                                |    <0.001 |
|                         gconvfifo.rf                                               |    <0.001 |
|                           grf.rf                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                               |    <0.001 |
|                               gr1.rfwft                                            |    <0.001 |
|                               grss.rsts                                            |    <0.001 |
|                               rpntr                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                               |    <0.001 |
|                               gwss.wsts                                            |    <0.001 |
|                               wpntr                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                  |    <0.001 |
|                               gdm.dm                                               |    <0.001 |
|                                 RAM_reg_0_31_0_5                                   |    <0.001 |
|                             rstblk                                                 |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                          |    <0.001 |
|                   inst                                                             |    <0.001 |
|                     fifo_gen_inst                                                  |    <0.001 |
|                       inst_fifo_gen                                                |    <0.001 |
|                         gconvfifo.rf                                               |    <0.001 |
|                           grf.rf                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                               |    <0.001 |
|                               gr1.rfwft                                            |    <0.001 |
|                               grss.rsts                                            |    <0.001 |
|                               rpntr                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                               |    <0.001 |
|                               gwss.wsts                                            |    <0.001 |
|                               wpntr                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                  |    <0.001 |
|                               gdm.dm                                               |    <0.001 |
|                                 RAM_reg_0_31_0_4                                   |    <0.001 |
|                             rstblk                                                 |    <0.001 |
|               USE_WRITE.write_data_inst                                            |    <0.001 |
|         m00_data_fifo                                                              |     0.006 |
|           inst                                                                     |     0.006 |
|             gen_fifo.fifo_gen_inst                                                 |     0.006 |
|               inst_fifo_gen                                                        |     0.006 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                            |    <0.001 |
|                   grf.rf                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                       gr1.rfwft                                                    |    <0.001 |
|                       grss.rsts                                                    |    <0.001 |
|                       rpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                       gwss.wsts                                                    |    <0.001 |
|                       wpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                          |    <0.001 |
|                       gdm.dm                                                       |    <0.001 |
|                         RAM_reg_0_31_0_5                                           |    <0.001 |
|                         RAM_reg_0_31_12_17                                         |    <0.001 |
|                         RAM_reg_0_31_18_23                                         |    <0.001 |
|                         RAM_reg_0_31_24_29                                         |    <0.001 |
|                         RAM_reg_0_31_30_35                                         |    <0.001 |
|                         RAM_reg_0_31_36_41                                         |    <0.001 |
|                         RAM_reg_0_31_42_47                                         |    <0.001 |
|                         RAM_reg_0_31_48_53                                         |    <0.001 |
|                         RAM_reg_0_31_54_59                                         |    <0.001 |
|                         RAM_reg_0_31_60_63                                         |    <0.001 |
|                         RAM_reg_0_31_6_11                                          |    <0.001 |
|                     rstblk                                                         |    <0.001 |
|                 gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice       |    <0.001 |
|                   rstblk                                                           |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                            |     0.002 |
|                   grf.rf                                                           |     0.002 |
|                     gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                       gr1.rfwft                                                    |    <0.001 |
|                       grss.rsts                                                    |    <0.001 |
|                         c1                                                         |    <0.001 |
|                         c2                                                         |    <0.001 |
|                       rpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                       gwss.wsts                                                    |    <0.001 |
|                         c0                                                         |    <0.001 |
|                         c1                                                         |    <0.001 |
|                       wpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                          |     0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                     |     0.001 |
|                         inst_blk_mem_gen                                           |     0.001 |
|                           gnativebmg.native_blk_mem_gen                            |     0.001 |
|                             valid.cstr                                             |     0.001 |
|                               ramloop[0].ram.r                                     |     0.001 |
|                                 prim_noinit.ram                                    |     0.001 |
|                     rstblk                                                         |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                           |    <0.001 |
|                   grf.rf                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                       gr1.rfwft                                                    |    <0.001 |
|                       grss.rsts                                                    |    <0.001 |
|                       rpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                       gwss.wsts                                                    |    <0.001 |
|                       wpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                          |    <0.001 |
|                       gdm.dm                                                       |    <0.001 |
|                         RAM_reg_0_31_0_5                                           |    <0.001 |
|                         RAM_reg_0_31_12_17                                         |    <0.001 |
|                         RAM_reg_0_31_18_23                                         |    <0.001 |
|                         RAM_reg_0_31_24_29                                         |    <0.001 |
|                         RAM_reg_0_31_30_35                                         |    <0.001 |
|                         RAM_reg_0_31_36_41                                         |    <0.001 |
|                         RAM_reg_0_31_42_47                                         |    <0.001 |
|                         RAM_reg_0_31_48_53                                         |    <0.001 |
|                         RAM_reg_0_31_54_59                                         |    <0.001 |
|                         RAM_reg_0_31_60_63                                         |    <0.001 |
|                         RAM_reg_0_31_6_11                                          |    <0.001 |
|                     rstblk                                                         |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice |    <0.001 |
|                   rstblk                                                           |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                           |     0.001 |
|                   grf.rf                                                           |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                       gr1.rfwft                                                    |    <0.001 |
|                       grss.rsts                                                    |    <0.001 |
|                         c1                                                         |    <0.001 |
|                         c2                                                         |    <0.001 |
|                       rpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                       gwss.wsts                                                    |    <0.001 |
|                         c0                                                         |    <0.001 |
|                         c1                                                         |    <0.001 |
|                       wpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                          |     0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                     |    <0.001 |
|                         inst_blk_mem_gen                                           |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                            |    <0.001 |
|                             valid.cstr                                             |    <0.001 |
|                               ramloop[0].ram.r                                     |    <0.001 |
|                                 prim_noinit.ram                                    |    <0.001 |
|                               ramloop[1].ram.r                                     |    <0.001 |
|                                 prim_noinit.ram                                    |    <0.001 |
|                     rstblk                                                         |    <0.001 |
|         m00_regslice                                                               |     0.002 |
|           inst                                                                     |     0.002 |
|             ar_pipe                                                                |    <0.001 |
|             aw_pipe                                                                |    <0.001 |
|             b_pipe                                                                 |    <0.001 |
|             r_pipe                                                                 |    <0.001 |
|             w_pipe                                                                 |    <0.001 |
|       s00_couplers                                                                 |     0.011 |
|         auto_us_df                                                                 |     0.010 |
|           inst                                                                     |     0.010 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                          |     0.010 |
|               USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst                |     0.006 |
|                 dw_fifogen_ar                                                      |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gaxi_full_lite.gread_ch.grach2.axi_rach                        |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.rfwft                                                |    <0.001 |
|                           grss.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwss.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm                                                   |    <0.001 |
|                             RAM_reg_0_31_0_5                                       |    <0.001 |
|                             RAM_reg_0_31_12_17                                     |    <0.001 |
|                             RAM_reg_0_31_18_23                                     |    <0.001 |
|                             RAM_reg_0_31_24_29                                     |    <0.001 |
|                             RAM_reg_0_31_30_35                                     |    <0.001 |
|                             RAM_reg_0_31_36_41                                     |    <0.001 |
|                             RAM_reg_0_31_42_47                                     |    <0.001 |
|                             RAM_reg_0_31_48_53                                     |    <0.001 |
|                             RAM_reg_0_31_54_59                                     |    <0.001 |
|                             RAM_reg_0_31_60_60                                     |    <0.001 |
|                             RAM_reg_0_31_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                 dw_fifogen_rresp                                                   |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.rfwft                                                |    <0.001 |
|                           grss.rsts                                                |    <0.001 |
|                             c1                                                     |    <0.001 |
|                             c2                                                     |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwss.wsts                                                |    <0.001 |
|                             c0                                                     |    <0.001 |
|                             c1                                                     |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm                                                   |    <0.001 |
|                             RAM_reg_0_63_0_2                                       |    <0.001 |
|                             RAM_reg_128_191_0_2                                    |    <0.001 |
|                             RAM_reg_192_255_0_2                                    |    <0.001 |
|                             RAM_reg_256_319_0_2                                    |    <0.001 |
|                             RAM_reg_320_383_0_2                                    |    <0.001 |
|                             RAM_reg_384_447_0_2                                    |    <0.001 |
|                             RAM_reg_448_511_0_2                                    |    <0.001 |
|                             RAM_reg_64_127_0_2                                     |    <0.001 |
|                 m_cmd_fifo                                                         |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.rfwft                                                |    <0.001 |
|                           grss.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwss.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm                                                   |    <0.001 |
|                             RAM_reg_0_31_0_5                                       |    <0.001 |
|                             RAM_reg_0_31_12_17                                     |    <0.001 |
|                             RAM_reg_0_31_18_19                                     |    <0.001 |
|                             RAM_reg_0_31_6_11                                      |    <0.001 |
|                 s_cmd_fifo                                                         |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.rfwft                                                |    <0.001 |
|                           grss.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwss.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm                                                   |    <0.001 |
|                             RAM_reg_0_31_0_5                                       |    <0.001 |
|                             RAM_reg_0_31_12_17                                     |    <0.001 |
|                             RAM_reg_0_31_18_23                                     |    <0.001 |
|                             RAM_reg_0_31_24_27                                     |    <0.001 |
|                             RAM_reg_0_31_6_11                                      |    <0.001 |
|               USE_READ.read_addr_inst                                              |    <0.001 |
|               USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst              |     0.004 |
|                 dw_fifogen_aw                                                      |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gaxi_full_lite.gwrite_ch.gwach2.axi_wach                       |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.rfwft                                                |    <0.001 |
|                           grss.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwss.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm                                                   |    <0.001 |
|                             RAM_reg_0_31_0_5                                       |    <0.001 |
|                             RAM_reg_0_31_12_17                                     |    <0.001 |
|                             RAM_reg_0_31_18_23                                     |    <0.001 |
|                             RAM_reg_0_31_24_29                                     |    <0.001 |
|                             RAM_reg_0_31_30_35                                     |    <0.001 |
|                             RAM_reg_0_31_36_41                                     |    <0.001 |
|                             RAM_reg_0_31_42_47                                     |    <0.001 |
|                             RAM_reg_0_31_48_53                                     |    <0.001 |
|                             RAM_reg_0_31_54_59                                     |    <0.001 |
|                             RAM_reg_0_31_60_63                                     |    <0.001 |
|                             RAM_reg_0_31_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                 s_aw_reg                                                           |    <0.001 |
|                   aw_pipe                                                          |    <0.001 |
|                 w_buffer                                                           |     0.001 |
|                   inst_blk_mem_gen                                                 |     0.001 |
|                     gnativebmg.native_blk_mem_gen                                  |     0.001 |
|                       valid.cstr                                                   |     0.001 |
|                         ramloop[0].ram.r                                           |     0.001 |
|                           prim_noinit.ram                                          |     0.001 |
|               USE_WRITE.write_addr_inst                                            |    <0.001 |
|               si_register_slice_inst                                               |    <0.001 |
|                 ar_pipe                                                            |    <0.001 |
|                 aw_pipe                                                            |    <0.001 |
|         s00_regslice                                                               |    <0.001 |
|           inst                                                                     |    <0.001 |
|             ar_pipe                                                                |    <0.001 |
|             aw_pipe                                                                |    <0.001 |
|             b_pipe                                                                 |    <0.001 |
|             r_pipe                                                                 |    <0.001 |
|             w_pipe                                                                 |    <0.001 |
|       s01_couplers                                                                 |     0.003 |
|         s01_data_fifo                                                              |     0.003 |
|           inst                                                                     |     0.003 |
|             gen_fifo.fifo_gen_inst                                                 |     0.003 |
|               inst_fifo_gen                                                        |     0.003 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                            |     0.001 |
|                   grf.rf                                                           |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                       gr1.rfwft                                                    |    <0.001 |
|                       grss.rsts                                                    |    <0.001 |
|                       rpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                       gwss.wsts                                                    |    <0.001 |
|                       wpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                          |    <0.001 |
|                       gdm.dm                                                       |    <0.001 |
|                         RAM_reg_0_31_0_5                                           |    <0.001 |
|                         RAM_reg_0_31_12_17                                         |    <0.001 |
|                         RAM_reg_0_31_18_23                                         |    <0.001 |
|                         RAM_reg_0_31_24_29                                         |    <0.001 |
|                         RAM_reg_0_31_30_35                                         |    <0.001 |
|                         RAM_reg_0_31_36_41                                         |    <0.001 |
|                         RAM_reg_0_31_42_47                                         |    <0.001 |
|                         RAM_reg_0_31_48_53                                         |    <0.001 |
|                         RAM_reg_0_31_54_59                                         |    <0.001 |
|                         RAM_reg_0_31_60_62                                         |    <0.001 |
|                         RAM_reg_0_31_6_11                                          |    <0.001 |
|                     rstblk                                                         |    <0.001 |
|                 gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice       |    <0.001 |
|                   rstblk                                                           |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                            |     0.001 |
|                   grf.rf                                                           |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                       gr1.rfwft                                                    |    <0.001 |
|                       grss.rsts                                                    |    <0.001 |
|                         c1                                                         |    <0.001 |
|                         c2                                                         |    <0.001 |
|                       rpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                       gwss.wsts                                                    |    <0.001 |
|                         c0                                                         |    <0.001 |
|                         c1                                                         |    <0.001 |
|                       wpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                          |     0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                     |    <0.001 |
|                         inst_blk_mem_gen                                           |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                            |    <0.001 |
|                             valid.cstr                                             |    <0.001 |
|                               ramloop[0].ram.r                                     |    <0.001 |
|                                 prim_noinit.ram                                    |    <0.001 |
|                     rstblk                                                         |    <0.001 |
|         s01_regslice                                                               |    <0.001 |
|           inst                                                                     |    <0.001 |
|             ar_pipe                                                                |    <0.001 |
|             r_pipe                                                                 |    <0.001 |
|       s02_couplers                                                                 |     0.003 |
|         s02_data_fifo                                                              |     0.002 |
|           inst                                                                     |     0.002 |
|             gen_fifo.fifo_gen_inst                                                 |     0.002 |
|               inst_fifo_gen                                                        |     0.002 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                           |     0.001 |
|                   grf.rf                                                           |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                       gr1.rfwft                                                    |    <0.001 |
|                       grss.rsts                                                    |    <0.001 |
|                       rpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                       gwss.wsts                                                    |    <0.001 |
|                       wpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                          |    <0.001 |
|                       gdm.dm                                                       |    <0.001 |
|                         RAM_reg_0_31_0_5                                           |    <0.001 |
|                         RAM_reg_0_31_12_17                                         |    <0.001 |
|                         RAM_reg_0_31_18_23                                         |    <0.001 |
|                         RAM_reg_0_31_24_29                                         |    <0.001 |
|                         RAM_reg_0_31_30_35                                         |    <0.001 |
|                         RAM_reg_0_31_36_41                                         |    <0.001 |
|                         RAM_reg_0_31_42_47                                         |    <0.001 |
|                         RAM_reg_0_31_48_53                                         |    <0.001 |
|                         RAM_reg_0_31_54_59                                         |    <0.001 |
|                         RAM_reg_0_31_60_62                                         |    <0.001 |
|                         RAM_reg_0_31_6_11                                          |    <0.001 |
|                     rstblk                                                         |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice |    <0.001 |
|                   rstblk                                                           |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                           |     0.001 |
|                   grf.rf                                                           |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                       gr1.rfwft                                                    |    <0.001 |
|                       grss.rsts                                                    |    <0.001 |
|                         c1                                                         |    <0.001 |
|                         c2                                                         |    <0.001 |
|                       rpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                       gwss.wsts                                                    |    <0.001 |
|                         c0                                                         |    <0.001 |
|                         c1                                                         |    <0.001 |
|                       wpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                          |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                     |    <0.001 |
|                         inst_blk_mem_gen                                           |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                            |    <0.001 |
|                             valid.cstr                                             |    <0.001 |
|                               ramloop[0].ram.r                                     |    <0.001 |
|                                 prim_noinit.ram                                    |    <0.001 |
|                               ramloop[1].ram.r                                     |    <0.001 |
|                                 prim_noinit.ram                                    |    <0.001 |
|                     rstblk                                                         |    <0.001 |
|         s02_regslice                                                               |    <0.001 |
|           inst                                                                     |    <0.001 |
|             aw_pipe                                                                |    <0.001 |
|             b_pipe                                                                 |    <0.001 |
|             w_pipe                                                                 |    <0.001 |
|       xbar                                                                         |     0.003 |
|         inst                                                                       |     0.003 |
|           gen_samd.crossbar_samd                                                   |     0.003 |
|             addr_arbiter_ar                                                        |    <0.001 |
|             addr_arbiter_aw                                                        |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                     |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                           |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                     |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                     |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                       |     0.001 |
|               b_pipe                                                               |    <0.001 |
|               r_pipe                                                               |     0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                           |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                     |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                     |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                       |    <0.001 |
|               b_pipe                                                               |    <0.001 |
|               r_pipe                                                               |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                        |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                       |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                         |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                         |    <0.001 |
|               wrouter_aw_fifo                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                     |    <0.001 |
|             gen_slave_slots[1].gen_si_read.si_transactor_ar                        |    <0.001 |
|             gen_slave_slots[2].gen_si_write.si_transactor_aw                       |    <0.001 |
|             gen_slave_slots[2].gen_si_write.splitter_aw_si                         |    <0.001 |
|             gen_slave_slots[2].gen_si_write.wdata_router_w                         |    <0.001 |
|               wrouter_aw_fifo                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                     |    <0.001 |
|             splitter_aw_mi                                                         |    <0.001 |
|     axis_dwc_datamover_0_txd_0                                                     |     0.001 |
|       inst                                                                         |     0.001 |
|         gen_downsizer_conversion.axisc_downsizer_0                                 |     0.001 |
|     axis_dwc_datamover_1_rxd_0                                                     |    <0.001 |
|       inst                                                                         |    <0.001 |
|         gen_upsizer_conversion.axisc_upsizer_0                                     |    <0.001 |
|     axis_rtr_datamover_0                                                           |    <0.001 |
|       U0                                                                           |    <0.001 |
|         SPLITTER_CTRL_I                                                            |    <0.001 |
|     correlation_accel_v2_0                                                         |     0.085 |
|       inst                                                                         |     0.085 |
|         acc_return_U                                                               |    <0.001 |
|           correlation_accel_v2_acc_return_ram_U                                    |    <0.001 |
|         acc_weight_returnA_returnB_U                                               |    <0.001 |
|           correlation_accel_v2_acc_return_ram_U                                    |    <0.001 |
|         acc_weight_returnSquare_U                                                  |    <0.001 |
|           correlation_accel_v2_acc_return_ram_U                                    |    <0.001 |
|         acc_weight_return_U                                                        |    <0.001 |
|           correlation_accel_v2_acc_return_ram_U                                    |    <0.001 |
|         correlation_accel_v2_fadd_32ns_32ns_32_5_full_dsp_U2                       |     0.003 |
|           correlation_accel_v2_ap_fadd_3_full_dsp_32_u                             |     0.003 |
|             U0                                                                     |     0.003 |
|               i_synth                                                              |     0.003 |
|                 ADDSUB_OP.ADDSUB                                                   |     0.003 |
|                   SPEED_OP.DSP.OP                                                  |     0.003 |
|                     A_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     B_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                         |     0.001 |
|                       DSP2                                                         |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                                        |    <0.001 |
|                       ZERO_14_DET.ZERO_DET                                         |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                       Z_14_LZD_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                          |     0.001 |
|                       LOD                                                          |    <0.001 |
|                       MSBS_DELAY                                                   |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       ROUND_BIT_DELAY                                              |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       SHIFT_RND                                                    |     0.001 |
|                     EXP                                                            |    <0.001 |
|                       A_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       A_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       BMA_EXP_DELAY                                                |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       CANCELLATION_DELAY                                           |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       COND_DET_A                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       COND_DET_B                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       DET_SIGN_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                        |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                           |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                     |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       NUMB_CMP                                                     |    <0.001 |
|                         NOT_FAST.CMP                                               |    <0.001 |
|                           C_CHAIN                                                  |    <0.001 |
|                       STATE_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       SUB_DELAY                                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|         correlation_accel_v2_fadd_32ns_32ns_32_5_full_dsp_U3                       |    <0.001 |
|           correlation_accel_v2_ap_fadd_3_full_dsp_32_u                             |    <0.001 |
|             U0                                                                     |    <0.001 |
|               i_synth                                                              |    <0.001 |
|                 ADDSUB_OP.ADDSUB                                                   |    <0.001 |
|                   SPEED_OP.DSP.OP                                                  |    <0.001 |
|                     A_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     B_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                         |    <0.001 |
|                       DSP2                                                         |    <0.001 |
|                       ZERO_14_DET.CARRY_MUX                                        |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                         |     0.000 |
|                         CARRY_ZERO_DET                                             |     0.000 |
|                       Z_14_LZD_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                          |    <0.001 |
|                       LOD                                                          |     0.000 |
|                       MSBS_DELAY                                                   |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       ROUND_BIT_DELAY                                              |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       SHIFT_RND                                                    |    <0.001 |
|                     EXP                                                            |    <0.001 |
|                       A_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       A_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       BMA_EXP_DELAY                                                |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       CANCELLATION_DELAY                                           |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       COND_DET_A                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       COND_DET_B                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       DET_SIGN_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                        |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                           |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                     |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       NUMB_CMP                                                     |    <0.001 |
|                         NOT_FAST.CMP                                               |    <0.001 |
|                           C_CHAIN                                                  |    <0.001 |
|                       STATE_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       SUB_DELAY                                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|         correlation_accel_v2_fadd_32ns_32ns_32_5_full_dsp_U4                       |    <0.001 |
|           correlation_accel_v2_ap_fadd_3_full_dsp_32_u                             |    <0.001 |
|             U0                                                                     |    <0.001 |
|               i_synth                                                              |    <0.001 |
|                 ADDSUB_OP.ADDSUB                                                   |    <0.001 |
|                   SPEED_OP.DSP.OP                                                  |    <0.001 |
|                     A_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     B_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                         |    <0.001 |
|                       DSP2                                                         |    <0.001 |
|                       ZERO_14_DET.CARRY_MUX                                        |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                         |     0.000 |
|                         CARRY_ZERO_DET                                             |     0.000 |
|                       Z_14_LZD_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                          |    <0.001 |
|                       LOD                                                          |     0.000 |
|                       MSBS_DELAY                                                   |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       ROUND_BIT_DELAY                                              |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       SHIFT_RND                                                    |    <0.001 |
|                     EXP                                                            |    <0.001 |
|                       A_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       A_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       BMA_EXP_DELAY                                                |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       CANCELLATION_DELAY                                           |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       COND_DET_A                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       COND_DET_B                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       DET_SIGN_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                        |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                           |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                     |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       NUMB_CMP                                                     |    <0.001 |
|                         NOT_FAST.CMP                                               |    <0.001 |
|                           C_CHAIN                                                  |    <0.001 |
|                       STATE_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       SUB_DELAY                                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|         correlation_accel_v2_faddfsub_32ns_32ns_32_5_full_dsp_U1                   |     0.005 |
|           correlation_accel_v2_ap_faddfsub_3_full_dsp_32_u                         |     0.004 |
|             U0                                                                     |     0.004 |
|               i_synth                                                              |     0.004 |
|                 ADDSUB_OP.ADDSUB                                                   |     0.004 |
|                   SPEED_OP.DSP.OP                                                  |     0.004 |
|                     A_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     B_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                         |     0.001 |
|                       DSP2                                                         |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                                        |    <0.001 |
|                       ZERO_14_DET.ZERO_DET                                         |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                       Z_14_LZD_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                          |     0.001 |
|                       LOD                                                          |    <0.001 |
|                       MSBS_DELAY                                                   |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       ROUND_BIT_DELAY                                              |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       SHIFT_RND                                                    |    <0.001 |
|                     EXP                                                            |     0.001 |
|                       A_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       A_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       BMA_EXP_DELAY                                                |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       CANCELLATION_DELAY                                           |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       COND_DET_A                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       COND_DET_B                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       DET_SIGN_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                        |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                           |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                     |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       NUMB_CMP                                                     |    <0.001 |
|                         NOT_FAST.CMP                                               |    <0.001 |
|                           C_CHAIN                                                  |    <0.001 |
|                       STATE_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       SUB_DELAY                                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|         correlation_accel_v2_fdiv_32ns_32ns_32_16_U10                              |     0.003 |
|           correlation_accel_v2_ap_fdiv_14_no_dsp_32_u                              |     0.003 |
|             U0                                                                     |     0.003 |
|               i_synth                                                              |     0.003 |
|                 DIV_OP.SPD.OP                                                      |     0.003 |
|                   EXP                                                              |    <0.001 |
|                     DIV_BY_ZERO_DEL                                                |     0.000 |
|                       i_pipe                                                       |     0.000 |
|                     EXP_PRE_RND_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     EXP_SIG_DEL                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     FLOW_DEC_DEL                                                   |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     IP_SIGN_DELAY                                                  |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     SIGN_UP_DELAY                                                  |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     STATE_DELAY                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     STATE_UP_DELAY                                                 |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   MANT_DIV                                                         |     0.002 |
|                     MSB_DEL                                                        |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[0].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[10].ADDSUB                                                  |     0.000 |
|                       ADDSUB                                                       |     0.000 |
|                     RT[11].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[11].MANT_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[12].ADDSUB                                                  |     0.000 |
|                       ADDSUB                                                       |     0.000 |
|                     RT[13].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[13].MANT_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[14].ADDSUB                                                  |     0.000 |
|                       ADDSUB                                                       |     0.000 |
|                     RT[15].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[15].MANT_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[16].ADDSUB                                                  |     0.000 |
|                       ADDSUB                                                       |     0.000 |
|                     RT[17].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[17].MANT_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[18].ADDSUB                                                  |     0.000 |
|                       ADDSUB                                                       |     0.000 |
|                     RT[19].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[19].MANT_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[1].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[1].MANT_DEL                                                 |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[20].ADDSUB                                                  |     0.000 |
|                       ADDSUB                                                       |     0.000 |
|                     RT[21].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[21].MANT_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[22].ADDSUB                                                  |     0.000 |
|                       ADDSUB                                                       |     0.000 |
|                     RT[23].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[23].MANT_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[23].Q_DEL                                                   |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[24].ADDSUB                                                  |     0.000 |
|                       ADDSUB                                                       |     0.000 |
|                     RT[25].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[25].Q_DEL                                                   |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[2].ADDSUB                                                   |     0.000 |
|                       ADDSUB                                                       |     0.000 |
|                     RT[3].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[3].MANT_DEL                                                 |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[4].ADDSUB                                                   |     0.000 |
|                       ADDSUB                                                       |     0.000 |
|                     RT[5].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[5].MANT_DEL                                                 |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[6].ADDSUB                                                   |     0.000 |
|                       ADDSUB                                                       |     0.000 |
|                     RT[7].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[7].MANT_DEL                                                 |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[8].ADDSUB                                                   |     0.000 |
|                       ADDSUB                                                       |     0.000 |
|                     RT[9].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[9].MANT_DEL                                                 |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   OP                                                               |     0.001 |
|                   ROUND                                                            |     0.000 |
|                     EXP_ADD.ADD                                                    |     0.000 |
|                     LOGIC.RND1                                                     |     0.000 |
|                     LOGIC.RND2                                                     |     0.000 |
|                     RND_BIT_GEN                                                    |     0.000 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                          |     0.000 |
|         correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14                     |     0.001 |
|           correlation_accel_v2_ap_flog_11_full_dsp_32_u                            |     0.001 |
|             U0                                                                     |     0.001 |
|               i_synth                                                              |     0.001 |
|                 LOG_OP.OP                                                          |     0.001 |
|                   exp_select_add                                                   |     0.000 |
|                   exp_sign_to_recombination_delay                                  |    <0.001 |
|                     i_pipe                                                         |    <0.001 |
|                   exponent_proc                                                    |    <0.001 |
|                     ccm                                                            |    <0.001 |
|                       gCCM.iCCM                                                    |    <0.001 |
|                         use_ccm_core.ccm_core                                      |    <0.001 |
|                           b0g2.b1g4.bg[0].use_dist_ram.dg1.dmem                    |    <0.001 |
|                             sp_mem.dist_mem.dmg0                                   |    <0.001 |
|                           b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1                |    <0.001 |
|                           b0g2.b1g4.bg[1].use_dist_ram.dg1.dmem                    |    <0.001 |
|                             sp_mem.dist_mem.dmg0                                   |    <0.001 |
|                     check_zero                                                     |    <0.001 |
|                       WIDE_AND                                                     |    <0.001 |
|                     e_sum_del_to_ccm_delay                                         |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     exp_no_bias_delay                                              |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     exp_zero_delay                                                 |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     g_adder_e_sum.sum_i_delay                                      |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     sign_delay                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   firstbit_taylor_delay                                            |    <0.001 |
|                     i_pipe                                                         |    <0.001 |
|                   input_processing                                                 |    <0.001 |
|                     check_leading_zeros                                            |    <0.001 |
|                       WIDE_AND                                                     |    <0.001 |
|                     fb_2s_comp_del                                                 |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     leading_zero_count                                             |    <0.001 |
|                       ENCODE[0].DIST_DEL                                           |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       ENCODE[0].MUX_0                                              |    <0.001 |
|                         OP_DEL                                                     |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                       ZERO_DET_CC_1                                                |     0.000 |
|                       ZERO_DET_CC_2.CC                                             |     0.000 |
|                     shift_mux                                                      |     0.000 |
|                     trailing_bits_delay                                            |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     twos_comp_del                                                  |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   normaliser                                                       |    <0.001 |
|                     normalize_1                                                    |    <0.001 |
|                       LZE                                                          |    <0.001 |
|                         ENCODE[0].DIST_DEL                                         |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         ENCODE[0].MUX_0                                            |    <0.001 |
|                           OP_DEL                                                   |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                         ENCODE[0].MUX_Z                                            |    <0.001 |
|                           OP_DEL                                                   |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                         ZERO_DET_CC_1                                              |     0.000 |
|                         ZERO_DET_CC_2.CC                                           |     0.000 |
|                       NORM_SHIFT                                                   |    <0.001 |
|                         MUX_LOOP[0].DEL_SHIFT                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                   recombination                                                    |    <0.001 |
|                     result_delay                                                   |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   res_exp_hp_delay                                                 |    <0.001 |
|                     i_pipe                                                         |    <0.001 |
|                   rr                                                               |    <0.001 |
|                     L_path                                                         |    <0.001 |
|                       g_A_delay[0].delay_address                                   |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       g_A_delay[1].delay_address                                   |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       g_adders[0].add                                              |    <0.001 |
|                         dsp.one.dsp48e1_add                                        |    <0.001 |
|                       g_adders[1].add                                              |    <0.001 |
|                         dsp.one.dsp48e1_add                                        |    <0.001 |
|                       g_mem[0].L_table                                             |    <0.001 |
|                         delay_address                                              |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                       g_mem[0].stage_0.delay_special_case_address                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       g_mem[1].L_table                                             |    <0.001 |
|                         delay_address                                              |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                       g_mem[2].L_table                                             |    <0.001 |
|                         delay_address                                              |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     mul                                                            |    <0.001 |
|                       gen_iter[1].rr_mult                                          |    <0.001 |
|                         az_mult_no_combined_adder.az_mult                          |    <0.001 |
|                           gDSP.gHYBRID.iHYBRID                                     |    <0.001 |
|                             one_fabric_mult.bypass_delay                           |    <0.001 |
|                             one_fabric_mult.dsp_based.iDSP                         |    <0.001 |
|                             one_fabric_mult.iLUT                                   |     0.000 |
|                         bez_add                                                    |    <0.001 |
|                           dsp.one.dsp48e1_add                                      |    <0.001 |
|                         zi_add_no_combined_adder.zi_add                            |    <0.001 |
|                           dsp.one.dsp48e1_add                                      |    <0.001 |
|                       gen_iter[2].rr_mult                                          |    <0.001 |
|                         az_mult_no_combined_adder.az_mult                          |    <0.001 |
|                           gDSP.gDSP_only.iDSP                                      |    <0.001 |
|                         bez_add                                                    |    <0.001 |
|                           dsp.one.dsp48e1_add                                      |    <0.001 |
|                         zi_add_no_combined_adder.zi_add                            |    <0.001 |
|                           dsp.one.dsp48e1_add                                      |    <0.001 |
|                       z1_mult                                                      |    <0.001 |
|                         gDSP.gDSP_only.iDSP                                        |    <0.001 |
|                   special_detect                                                   |    <0.001 |
|                     detector                                                       |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ONE_DEL                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ZERO_DEL                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       MANT_LUTS.CHUNK_IS_ZERO_DEL                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     exponent_is_one_detect                                         |    <0.001 |
|                       WIDE_AND                                                     |    <0.001 |
|                     input_sign_delay_balance                                       |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     specialcase_delay_balance                                      |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     x_is_plus_one_delay_balance                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   taylor                                                           |    <0.001 |
|                     gen_combiner_dsp48.addsub_comb                                 |    <0.001 |
|                       dsp.one.dsp48e1_add                                          |    <0.001 |
|                     gen_combiner_dsp48.z_select_mux                                |     0.000 |
|                     gen_sum_addsub_dsp48.sum_addsub                                |    <0.001 |
|                       dsp.one.dsp48e1_add                                          |    <0.001 |
|                     squarer                                                        |    <0.001 |
|                       gDSP.gDSP_only.iDSP                                          |    <0.001 |
|                     sum_addsub_control_delay                                       |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     use_hp_path_mux2_delay                                         |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     use_hp_path_to_mux_3_delay                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     y0_hp_input_delay                                              |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     z_plus_L_adder                                                 |    <0.001 |
|                       dsp.one.dsp48e1_add                                          |    <0.001 |
|                     z_squarer_select                                               |     0.000 |
|                   use_hp_path_lz_delay                                             |    <0.001 |
|                     i_pipe                                                         |    <0.001 |
|                   use_hp_path_to_rounder_delay                                     |    <0.001 |
|                     i_pipe                                                         |    <0.001 |
|                   y0_hp_delay                                                      |    <0.001 |
|                     i_pipe                                                         |    <0.001 |
|         correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U5                        |     0.005 |
|           correlation_accel_v2_ap_fmul_2_max_dsp_32_u                              |     0.005 |
|             U0                                                                     |     0.005 |
|               i_synth                                                              |     0.005 |
|                 MULT.OP                                                            |     0.005 |
|                   EXP                                                              |    <0.001 |
|                     COND_DET_A                                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                         CARRY_ZERO_DET                                             |     0.000 |
|                     COND_DET_B                                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                     EXP_ADD.C_CHAIN                                                |    <0.001 |
|                     EXP_PRE_RND_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     INV_OP_DEL                                                     |     0.000 |
|                       i_pipe                                                       |     0.000 |
|                     IP_SIGN_DELAY                                                  |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     SIG_DELAY                                                      |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     STATE_DELAY                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   MULT                                                             |     0.003 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                               |     0.003 |
|                       DSP1                                                         |    <0.001 |
|                       DSP2                                                         |     0.002 |
|                   OP                                                               |    <0.001 |
|                   R_AND_R                                                          |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                           |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                               |    <0.001 |
|         correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U6                        |     0.004 |
|           correlation_accel_v2_ap_fmul_2_max_dsp_32_u                              |     0.003 |
|             U0                                                                     |     0.003 |
|               i_synth                                                              |     0.003 |
|                 MULT.OP                                                            |     0.003 |
|                   EXP                                                              |    <0.001 |
|                     COND_DET_A                                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                     COND_DET_B                                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                         CARRY_ZERO_DET                                             |     0.000 |
|                     EXP_ADD.C_CHAIN                                                |     0.000 |
|                     EXP_PRE_RND_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     INV_OP_DEL                                                     |     0.000 |
|                       i_pipe                                                       |     0.000 |
|                     IP_SIGN_DELAY                                                  |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     SIG_DELAY                                                      |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     STATE_DELAY                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   MULT                                                             |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                               |     0.002 |
|                       DSP1                                                         |    <0.001 |
|                       DSP2                                                         |     0.002 |
|                   OP                                                               |    <0.001 |
|                   R_AND_R                                                          |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                           |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                               |    <0.001 |
|         correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7                        |     0.004 |
|           correlation_accel_v2_ap_fmul_2_max_dsp_32_u                              |     0.003 |
|             U0                                                                     |     0.003 |
|               i_synth                                                              |     0.003 |
|                 MULT.OP                                                            |     0.003 |
|                   EXP                                                              |    <0.001 |
|                     COND_DET_A                                                     |     0.000 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |     0.000 |
|                         CARRY_ZERO_DET                                             |     0.000 |
|                     COND_DET_B                                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                         CARRY_ZERO_DET                                             |     0.000 |
|                     EXP_ADD.C_CHAIN                                                |     0.000 |
|                     EXP_PRE_RND_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     INV_OP_DEL                                                     |     0.000 |
|                       i_pipe                                                       |     0.000 |
|                     IP_SIGN_DELAY                                                  |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     SIG_DELAY                                                      |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     STATE_DELAY                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   MULT                                                             |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                               |     0.002 |
|                       DSP1                                                         |    <0.001 |
|                       DSP2                                                         |     0.002 |
|                   OP                                                               |    <0.001 |
|                   R_AND_R                                                          |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                           |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                               |    <0.001 |
|         correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U8                        |     0.003 |
|           correlation_accel_v2_ap_fmul_2_max_dsp_32_u                              |     0.003 |
|             U0                                                                     |     0.003 |
|               i_synth                                                              |     0.003 |
|                 MULT.OP                                                            |     0.003 |
|                   EXP                                                              |    <0.001 |
|                     COND_DET_A                                                     |     0.000 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |     0.000 |
|                         CARRY_ZERO_DET                                             |     0.000 |
|                     COND_DET_B                                                     |     0.000 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |     0.000 |
|                         CARRY_ZERO_DET                                             |     0.000 |
|                     EXP_ADD.C_CHAIN                                                |     0.000 |
|                     EXP_PRE_RND_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     INV_OP_DEL                                                     |     0.000 |
|                       i_pipe                                                       |     0.000 |
|                     IP_SIGN_DELAY                                                  |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     SIG_DELAY                                                      |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     STATE_DELAY                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   MULT                                                             |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                               |     0.002 |
|                       DSP1                                                         |    <0.001 |
|                       DSP2                                                         |     0.002 |
|                   OP                                                               |    <0.001 |
|                   R_AND_R                                                          |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                           |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                               |    <0.001 |
|         correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U9                        |     0.003 |
|           correlation_accel_v2_ap_fmul_2_max_dsp_32_u                              |     0.003 |
|             U0                                                                     |     0.003 |
|               i_synth                                                              |     0.003 |
|                 MULT.OP                                                            |     0.003 |
|                   EXP                                                              |    <0.001 |
|                     COND_DET_A                                                     |     0.000 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |     0.000 |
|                         CARRY_ZERO_DET                                             |     0.000 |
|                     COND_DET_B                                                     |     0.000 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |     0.000 |
|                         CARRY_ZERO_DET                                             |     0.000 |
|                     EXP_ADD.C_CHAIN                                                |     0.000 |
|                     EXP_PRE_RND_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     INV_OP_DEL                                                     |     0.000 |
|                       i_pipe                                                       |     0.000 |
|                     IP_SIGN_DELAY                                                  |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     SIG_DELAY                                                      |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     STATE_DELAY                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   MULT                                                             |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                               |     0.002 |
|                       DSP1                                                         |    <0.001 |
|                       DSP2                                                         |     0.002 |
|                   OP                                                               |    <0.001 |
|                   R_AND_R                                                          |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                           |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                               |    <0.001 |
|         correlation_accel_v2_fsqrt_32ns_32ns_32_16_U12                             |     0.013 |
|           correlation_accel_v2_ap_fsqrt_14_no_dsp_32_u                             |     0.013 |
|             U0                                                                     |     0.013 |
|               i_synth                                                              |     0.013 |
|                 SQRT_OP.SPD.OP                                                     |     0.013 |
|                   EXP                                                              |    <0.001 |
|                     EXP_SIG_DEL                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     INV_OP_DEL                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     SIGN_DET_DELAY                                                 |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     STATE_DELAY                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   MANT_SQRT                                                        |     0.012 |
|                     Q_MANT_LP_DEL                                                  |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RM_MANT_LP_DEL                                                 |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[0].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[10].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[11].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[11].MA_DEL.MANT_DEL                                         |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[11].Q_DEL                                                   |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[12].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[13].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[13].Q_DEL                                                   |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[14].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[15].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[15].Q_DEL                                                   |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[16].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[17].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[17].Q_DEL                                                   |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[18].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[19].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[19].Q_DEL                                                   |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[1].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[1].MA_DEL.MANT_DEL                                          |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[1].Q_DEL                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[20].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[21].ADDSUB                                                  |     0.001 |
|                       ADDSUB                                                       |     0.001 |
|                         Q_DEL                                                      |     0.001 |
|                           i_pipe                                                   |     0.001 |
|                     RT[21].Q_DEL                                                   |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[22].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[23].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[23].Q_DEL                                                   |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[24].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[2].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[3].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[3].MA_DEL.MANT_DEL                                          |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[3].Q_DEL                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[4].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[5].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[5].MA_DEL.MANT_DEL                                          |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[5].Q_DEL                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[6].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[7].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[7].MA_DEL.MANT_DEL                                          |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[7].Q_DEL                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[8].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[9].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[9].MA_DEL.MANT_DEL                                          |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[9].Q_DEL                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   OP                                                               |    <0.001 |
|                   ROUND                                                            |    <0.001 |
|                     LOGIC.RND1                                                     |    <0.001 |
|                     LOGIC.RND2                                                     |    <0.001 |
|                     RND_BIT_GEN                                                    |     0.000 |
|                       NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN                     |     0.000 |
|         correlation_accel_v2_fsqrt_32ns_32ns_32_16_U13                             |     0.013 |
|           correlation_accel_v2_ap_fsqrt_14_no_dsp_32_u                             |     0.013 |
|             U0                                                                     |     0.013 |
|               i_synth                                                              |     0.013 |
|                 SQRT_OP.SPD.OP                                                     |     0.013 |
|                   EXP                                                              |    <0.001 |
|                     EXP_SIG_DEL                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     INV_OP_DEL                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     SIGN_DET_DELAY                                                 |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     STATE_DELAY                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   MANT_SQRT                                                        |     0.012 |
|                     Q_MANT_LP_DEL                                                  |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RM_MANT_LP_DEL                                                 |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[0].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[10].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[11].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[11].MA_DEL.MANT_DEL                                         |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[11].Q_DEL                                                   |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[12].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[13].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[13].Q_DEL                                                   |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[14].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[15].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[15].Q_DEL                                                   |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[16].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[17].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[17].Q_DEL                                                   |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[18].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[19].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[19].Q_DEL                                                   |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[1].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[1].MA_DEL.MANT_DEL                                          |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[1].Q_DEL                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[20].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[21].ADDSUB                                                  |     0.001 |
|                       ADDSUB                                                       |     0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[21].Q_DEL                                                   |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[22].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[23].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[23].Q_DEL                                                   |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[24].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[2].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[3].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[3].MA_DEL.MANT_DEL                                          |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[3].Q_DEL                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[4].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[5].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[5].MA_DEL.MANT_DEL                                          |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[5].Q_DEL                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[6].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[7].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[7].MA_DEL.MANT_DEL                                          |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[7].Q_DEL                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[8].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[9].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[9].MA_DEL.MANT_DEL                                          |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[9].Q_DEL                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   OP                                                               |    <0.001 |
|                   ROUND                                                            |    <0.001 |
|                     LOGIC.RND1                                                     |    <0.001 |
|                     LOGIC.RND2                                                     |    <0.001 |
|                     RND_BIT_GEN                                                    |     0.000 |
|                       NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN                     |     0.000 |
|         correlation_accel_v2_sitofp_32ns_32_6_U11                                  |     0.004 |
|           correlation_accel_v2_ap_sitofp_4_no_dsp_32_u                             |     0.003 |
|             U0                                                                     |     0.003 |
|               i_synth                                                              |     0.003 |
|                 FIX_TO_FLT_OP.SPD.OP                                               |     0.003 |
|                   EXP                                                              |    <0.001 |
|                     IP_SIGN_DELAY                                                  |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     ZERO_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   LZE                                                              |    <0.001 |
|                     ENCODE[0].DIST_DEL                                             |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     ENCODE[1].DIST_DEL                                             |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     ENCODE[1].MUX_0                                                |    <0.001 |
|                       OP_DEL                                                       |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     ZERO_DET_CC_1                                                  |    <0.001 |
|                     ZERO_DET_CC_2.CC                                               |    <0.001 |
|                   M_ABS                                                            |    <0.001 |
|                     Q_DEL                                                          |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   NEED_Z_DET.Z_DET                                                 |    <0.001 |
|                     ENCODE[1].Z_DET_DEL                                            |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     Z_C_DEL                                                        |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   NORM_SHIFT                                                       |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                                          |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   OP                                                               |    <0.001 |
|                   ROUND                                                            |    <0.001 |
|                     LOGIC.RND1                                                     |    <0.001 |
|                     LOGIC.RND2                                                     |    <0.001 |
|                     RND_BIT_GEN                                                    |     0.000 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                          |     0.000 |
|                   Z_C_DEL                                                          |    <0.001 |
|                     i_pipe                                                         |    <0.001 |
|         correlation_accel_v2_urem_32ns_4ns_32_36_U15                               |     0.002 |
|           correlation_accel_v2_urem_32ns_4ns_32_36_div_U                           |     0.002 |
|             correlation_accel_v2_urem_32ns_4ns_32_36_div_u_0                       |     0.002 |
|         correlation_accel_v2_urem_32ns_4ns_32_36_U16                               |     0.003 |
|           correlation_accel_v2_urem_32ns_4ns_32_36_div_U                           |     0.003 |
|             correlation_accel_v2_urem_32ns_4ns_32_36_div_u_0                       |     0.003 |
|         lnReturnA_U                                                                |    <0.001 |
|           correlation_accel_v2_lnReturnA_ram_U                                     |    <0.001 |
|         weight_rom_U                                                               |    <0.001 |
|           correlation_accel_v2_weight_rom_ram_U                                    |    <0.001 |
|     correlation_accel_v2_0_if                                                      |     0.002 |
|       U0                                                                           |     0.002 |
|         XD_ADAPTER_CORE_I                                                          |     0.002 |
|           AXI_LITE_IF_I                                                            |    <0.001 |
|           IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I                                        |     0.001 |
|             INPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I                                 |    <0.001 |
|               mem_reg_0_15_0_5                                                     |    <0.001 |
|               mem_reg_0_15_12_17                                                   |    <0.001 |
|               mem_reg_0_15_18_23                                                   |    <0.001 |
|               mem_reg_0_15_24_29                                                   |    <0.001 |
|               mem_reg_0_15_30_31                                                   |    <0.001 |
|               mem_reg_0_15_6_11                                                    |    <0.001 |
|             INPUT_SCALARS_GEN[1].ACTIVE_GEN.FIFO_I                                 |    <0.001 |
|               mem_reg_0_15_0_5                                                     |    <0.001 |
|               mem_reg_0_15_12_17                                                   |    <0.001 |
|               mem_reg_0_15_18_23                                                   |    <0.001 |
|               mem_reg_0_15_24_29                                                   |    <0.001 |
|               mem_reg_0_15_30_31                                                   |    <0.001 |
|               mem_reg_0_15_6_11                                                    |    <0.001 |
|           XD_RESET_SYNC                                                            |    <0.001 |
|           XD_SYNC_I                                                                |    <0.001 |
|             COMMAND_FIFO                                                           |    <0.001 |
|               mem_reg_0_31_12_17                                                   |    <0.001 |
|               mem_reg_0_31_18_23                                                   |    <0.001 |
|               mem_reg_0_31_6_11                                                    |    <0.001 |
|             STATUS_AP_IDLE_I                                                       |    <0.001 |
|             STATUS_AP_READY_I                                                      |    <0.001 |
|             SYNC_AP_DONE_I                                                         |    <0.001 |
|             SYNC_AP_START_I                                                        |    <0.001 |
|     datamover_0                                                                    |     0.008 |
|       U0                                                                           |     0.008 |
|         GEN_SG_ENGINE.I_SG_ENGINE                                                  |     0.003 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                                         |    <0.001 |
|             I_UPDT_CMDSTS_IF                                                       |    <0.001 |
|             I_UPDT_SG                                                              |    <0.001 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                                        |    <0.001 |
|             GEN_QUEUE.I_UPDT_DESC_QUEUE                                            |    <0.001 |
|           GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                                      |    <0.001 |
|           I_SG_AXI_DATAMOVER                                                       |     0.001 |
|             GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                                    |    <0.001 |
|               I_ADDR_CNTL                                                          |    <0.001 |
|               I_CMD_STATUS                                                         |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                 |    <0.001 |
|                 I_CMD_FIFO                                                         |    <0.001 |
|               I_MSTR_SCC                                                           |    <0.001 |
|               I_RD_DATA_CNTL                                                       |    <0.001 |
|               I_RD_STATUS_CNTLR                                                    |    <0.001 |
|             GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                                    |    <0.001 |
|               I_ADDR_CNTL                                                          |    <0.001 |
|               I_CMD_STATUS                                                         |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                 |    <0.001 |
|                 I_CMD_FIFO                                                         |    <0.001 |
|               I_MSTR_SCC                                                           |    <0.001 |
|               I_RESET                                                              |    <0.001 |
|               I_WR_DATA_CNTL                                                       |    <0.001 |
|               I_WR_STATUS_CNTLR                                                    |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                         |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                               |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                      |    <0.001 |
|                       DYNSHREG_F_I                                                 |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                         |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                               |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                      |    <0.001 |
|                       DYNSHREG_F_I                                                 |    <0.001 |
|           I_SG_FETCH_MNGR                                                          |    <0.001 |
|             I_FTCH_CMDSTS_IF                                                       |    <0.001 |
|             I_FTCH_PNTR_MNGR                                                       |    <0.001 |
|             I_FTCH_SG                                                              |    <0.001 |
|           I_SG_FETCH_QUEUE                                                         |     0.001 |
|             GEN_QUEUE.FTCH_QUEUE_I                                                 |    <0.001 |
|               GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM                          |    <0.001 |
|                 GEN_SYNC_FIFO.I_CNTRL_FIFO                                         |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                |    <0.001 |
|                     inst_fifo_gen                                                  |    <0.001 |
|                       gconvfifo.rf                                                 |    <0.001 |
|                         grf.rf                                                     |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                 |    <0.001 |
|                             gr1.rfwft                                              |    <0.001 |
|                             grss.rsts                                              |    <0.001 |
|                             rpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                 |    <0.001 |
|                             gwss.wsts                                              |    <0.001 |
|                             wpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                    |    <0.001 |
|                             gdm.dm                                                 |    <0.001 |
|                               RAM_reg_0_63_0_2                                     |    <0.001 |
|                               RAM_reg_0_63_30_32                                   |    <0.001 |
|                               RAM_reg_64_127_0_2                                   |    <0.001 |
|                               RAM_reg_64_127_30_32                                 |    <0.001 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN                           |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                       |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                            |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                   |    <0.001 |
|         I_MM2S_DMA_MNGR                                                            |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF                |    <0.001 |
|             GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO                  |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                     |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                            |    <0.001 |
|                 DYNSHREG_F_I                                                       |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM                   |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                       |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                     |    <0.001 |
|         I_PRMRY_DATAMOVER                                                          |     0.004 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                        |     0.004 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                       |    <0.001 |
|             GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                    |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                            |     0.001 |
|               INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|               I_DATA_FIFO                                                          |     0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                        |     0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                |     0.001 |
|                     inst_fifo_gen                                                  |     0.001 |
|                       gconvfifo.rf                                                 |     0.001 |
|                         grf.rf                                                     |     0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                 |    <0.001 |
|                             gr1.rfwft                                              |    <0.001 |
|                             grss.gdc.dc                                            |    <0.001 |
|                               gsym_dc.dc                                           |    <0.001 |
|                             grss.rsts                                              |    <0.001 |
|                             rpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                 |    <0.001 |
|                             gwss.wsts                                              |    <0.001 |
|                             wpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                    |    <0.001 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                               |    <0.001 |
|                               inst_blk_mem_gen                                     |    <0.001 |
|                                 gnativebmg.native_blk_mem_gen                      |    <0.001 |
|                                   valid.cstr                                       |    <0.001 |
|                                     ramloop[0].ram.r                               |    <0.001 |
|                                       prim_noinit.ram                              |    <0.001 |
|                                     ramloop[1].ram.r                               |    <0.001 |
|                                       prim_noinit.ram                              |    <0.001 |
|             I_ADDR_CNTL                                                            |    <0.001 |
|             I_CMD_STATUS                                                           |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                   |    <0.001 |
|               I_CMD_FIFO                                                           |    <0.001 |
|             I_MSTR_PCC                                                             |    <0.001 |
|             I_RD_DATA_CNTL                                                         |    <0.001 |
|             I_RD_STATUS_CNTLR                                                      |    <0.001 |
|             I_RESET                                                                |    <0.001 |
|         I_RST_MODULE                                                               |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                               |    <0.001 |
|           REG_HRD_RST                                                              |    <0.001 |
|           REG_HRD_RST_OUT                                                          |    <0.001 |
|         I_S2MM_DMA_MNGR                                                            |     0.000 |
|     datamover_1                                                                    |     0.008 |
|       U0                                                                           |     0.008 |
|         I_AXI_DMA_REG_MODULE                                                       |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                            |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                   |    <0.001 |
|         I_MM2S_DMA_MNGR                                                            |     0.000 |
|         I_PRMRY_DATAMOVER                                                          |     0.007 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                        |     0.007 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                  |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                    |     0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                |    <0.001 |
|               I_DATA_FIFO                                                          |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                        |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                |    <0.001 |
|                     inst_fifo_gen                                                  |    <0.001 |
|                       gconvfifo.rf                                                 |    <0.001 |
|                         grf.rf                                                     |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                 |    <0.001 |
|                             gr1.rfwft                                              |    <0.001 |
|                             grss.rsts                                              |    <0.001 |
|                             rpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                 |    <0.001 |
|                             gwss.wsts                                              |    <0.001 |
|                             wpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                    |    <0.001 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                               |    <0.001 |
|                               inst_blk_mem_gen                                     |    <0.001 |
|                                 gnativebmg.native_blk_mem_gen                      |    <0.001 |
|                                   valid.cstr                                       |    <0.001 |
|                                     ramloop[0].ram.r                               |    <0.001 |
|                                       prim_noinit.ram                              |    <0.001 |
|                                     ramloop[1].ram.r                               |    <0.001 |
|                                       prim_noinit.ram                              |    <0.001 |
|               I_XD_FIFO                                                            |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                    |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                |    <0.001 |
|                     inst_fifo_gen                                                  |    <0.001 |
|                       gconvfifo.rf                                                 |    <0.001 |
|                         grf.rf                                                     |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                 |    <0.001 |
|                             grhf.rhf                                               |    <0.001 |
|                             grss.gdc.dc                                            |    <0.001 |
|                               gsym_dc.dc                                           |    <0.001 |
|                             grss.rsts                                              |    <0.001 |
|                             rpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                 |    <0.001 |
|                             gwss.wsts                                              |    <0.001 |
|                             wpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                    |    <0.001 |
|                             gdm.dm                                                 |    <0.001 |
|                               RAM_reg_0_3_0_5                                      |    <0.001 |
|                               RAM_reg_0_3_6_11                                     |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                  |     0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                 |     0.003 |
|               GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                     |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                   |     0.002 |
|                 I_MSSAI_SKID_BUF                                                   |    <0.001 |
|                 I_TSTRB_FIFO                                                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                         |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                               |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                      |    <0.001 |
|                       DYNSHREG_F_I                                                 |    <0.001 |
|                 SLICE_INSERTION                                                    |    <0.001 |
|               I_DRE_CNTL_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|             I_ADDR_CNTL                                                            |    <0.001 |
|             I_CMD_STATUS                                                           |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                   |    <0.001 |
|               I_CMD_FIFO                                                           |    <0.001 |
|             I_RESET                                                                |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                   |    <0.001 |
|             I_WR_DATA_CNTL                                                         |    <0.001 |
|             I_WR_STATUS_CNTLR                                                      |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|         I_RST_MODULE                                                               |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                               |    <0.001 |
|           REG_HRD_RST                                                              |    <0.001 |
|           REG_HRD_RST_OUT                                                          |    <0.001 |
|         I_S2MM_DMA_MNGR                                                            |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                  |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                       |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                     |    <0.001 |
|     proc_sys_reset_2                                                               |    <0.001 |
|       U0                                                                           |    <0.001 |
|         EXT_LPF                                                                    |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                |    <0.001 |
|         SEQ                                                                        |    <0.001 |
|           SEQ_COUNTER                                                              |    <0.001 |
|     ps7                                                                            |     1.529 |
|       inst                                                                         |     1.529 |
|     xlconcat                                                                       |     0.000 |
+------------------------------------------------------------------------------------+-----------+


