#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr 16 14:46:17 2024
# Process ID: 5432
# Current directory: F:/Desktop/Vivado_prj/6/axi_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9524 F:\Desktop\Vivado_prj\6\axi_test\axi_test.xpr
# Log file: F:/Desktop/Vivado_prj/6/axi_test/vivado.log
# Journal file: F:/Desktop/Vivado_prj/6/axi_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Desktop/Vivado_prj/6/axi_test/axi_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desktop/Vivado_prj/6/axi_test/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_myip_axi_0_0

open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 923.508 ; gain = 248.137
update_compile_order -fileset sources_1
open_bd_design {F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding cell -- xilinx.com:user:myip_axi:1.0 - myip_axi_0
Successfully read diagram <design_1> from BD file <F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd>
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myip_axi:1.0 [get_ips  design_1_myip_axi_0_0] -log ip_upgrade.log
Upgrading 'F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myip_axi_0_0 (myip_axi_v1.0 1.0) from revision 9 to revision 10
Wrote  : <F:\Desktop\Vivado_prj\6\axi_test\axi_test.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/Desktop/Vivado_prj/6/axi_test/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myip_axi_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
INFO: [Device 21-403] Loading part xc7z020clg400-1
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_ILA_CLK_FREQ(50000000) on '/ila_lib' with propagated value(5e+07). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_ILA_CLK_FREQ(50000000) on '/ila_lib' with propagated value(5e+07). Command ignored
Wrote  : <F:\Desktop\Vivado_prj\6\axi_test\axi_test.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file f:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file f:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File f:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
Exporting to file f:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Block Design Tcl file f:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0_bd.tcl
Generated Hardware Definition File f:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_axi_0 .
Exporting to file F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1565.090 ; gain = 335.539
catch { config_ip_cache -export [get_ips -all design_1_myip_axi_0_0] }
export_ip_user_files -of_objects [get_files F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 16 design_1_myip_axi_0_0_synth_1
[Tue Apr 16 14:47:44 2024] Launched design_1_myip_axi_0_0_synth_1...
Run output will be captured here: F:/Desktop/Vivado_prj/6/axi_test/axi_test.runs/design_1_myip_axi_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/Desktop/Vivado_prj/6/axi_test/axi_test.ip_user_files/sim_scripts -ip_user_files_dir F:/Desktop/Vivado_prj/6/axi_test/axi_test.ip_user_files -ipstatic_source_dir F:/Desktop/Vivado_prj/6/axi_test/axi_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Desktop/Vivado_prj/6/axi_test/axi_test.cache/compile_simlib/modelsim} {questa=F:/Desktop/Vivado_prj/6/axi_test/axi_test.cache/compile_simlib/questa} {riviera=F:/Desktop/Vivado_prj/6/axi_test/axi_test.cache/compile_simlib/riviera} {activehdl=F:/Desktop/Vivado_prj/6/axi_test/axi_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
export_ip_user_files -of_objects  [get_files F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
file delete -force F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
generate_target all [get_files  F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'design_1' - hence not re-generating.
export_ip_user_files -of_objects [get_files F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/Desktop/Vivado_prj/6/axi_test/axi_test.ip_user_files/sim_scripts -ip_user_files_dir F:/Desktop/Vivado_prj/6/axi_test/axi_test.ip_user_files -ipstatic_source_dir F:/Desktop/Vivado_prj/6/axi_test/axi_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Desktop/Vivado_prj/6/axi_test/axi_test.cache/compile_simlib/modelsim} {questa=F:/Desktop/Vivado_prj/6/axi_test/axi_test.cache/compile_simlib/questa} {riviera=F:/Desktop/Vivado_prj/6/axi_test/axi_test.cache/compile_simlib/riviera} {activehdl=F:/Desktop/Vivado_prj/6/axi_test/axi_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file f:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file f:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File f:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
Exporting to file f:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Block Design Tcl file f:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0_bd.tcl
Generated Hardware Definition File f:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_axi_0 .
Exporting to file F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Tue Apr 16 14:49:03 2024] Launched synth_1...
Run output will be captured here: F:/Desktop/Vivado_prj/6/axi_test/axi_test.runs/synth_1/runme.log
[Tue Apr 16 14:49:03 2024] Launched impl_1...
Run output will be captured here: F:/Desktop/Vivado_prj/6/axi_test/axi_test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1768.188 ; gain = 114.230
file mkdir F:/Desktop/Vivado_prj/6/axi_test/axi_test.sdk
file copy -force F:/Desktop/Vivado_prj/6/axi_test/axi_test.runs/impl_1/design_1_wrapper.sysdef F:/Desktop/Vivado_prj/6/axi_test/axi_test.sdk/design_1_wrapper.hdf

launch_sdk -workspace F:/Desktop/Vivado_prj/6/axi_test/axi_test.sdk -hwspec F:/Desktop/Vivado_prj/6/axi_test/axi_test.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/Desktop/Vivado_prj/6/axi_test/axi_test.sdk -hwspec F:/Desktop/Vivado_prj/6/axi_test/axi_test.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
generate_target all [get_files  F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'design_1' - hence not re-generating.
export_ip_user_files -of_objects [get_files F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files F:/Desktop/Vivado_prj/6/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/Desktop/Vivado_prj/6/axi_test/axi_test.ip_user_files/sim_scripts -ip_user_files_dir F:/Desktop/Vivado_prj/6/axi_test/axi_test.ip_user_files -ipstatic_source_dir F:/Desktop/Vivado_prj/6/axi_test/axi_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Desktop/Vivado_prj/6/axi_test/axi_test.cache/compile_simlib/modelsim} {questa=F:/Desktop/Vivado_prj/6/axi_test/axi_test.cache/compile_simlib/questa} {riviera=F:/Desktop/Vivado_prj/6/axi_test/axi_test.cache/compile_simlib/riviera} {activehdl=F:/Desktop/Vivado_prj/6/axi_test/axi_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
file copy -force F:/Desktop/Vivado_prj/6/axi_test/axi_test.runs/impl_1/design_1_wrapper.sysdef F:/Desktop/Vivado_prj/6/axi_test/axi_test.sdk/design_1_wrapper.hdf

launch_sdk -workspace F:/Desktop/Vivado_prj/6/axi_test/axi_test.sdk -hwspec F:/Desktop/Vivado_prj/6/axi_test/axi_test.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/Desktop/Vivado_prj/6/axi_test/axi_test.sdk -hwspec F:/Desktop/Vivado_prj/6/axi_test/axi_test.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file mkdir F:/Desktop/Vivado_prj/6/axi_test/axi_test.sdk
file copy -force F:/Desktop/Vivado_prj/6/axi_test/axi_test.runs/impl_1/design_1_wrapper.sysdef F:/Desktop/Vivado_prj/6/axi_test/axi_test.sdk/design_1_wrapper.hdf

launch_sdk -workspace F:/Desktop/Vivado_prj/6/axi_test/axi_test.sdk -hwspec F:/Desktop/Vivado_prj/6/axi_test/axi_test.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/Desktop/Vivado_prj/6/axi_test/axi_test.sdk -hwspec F:/Desktop/Vivado_prj/6/axi_test/axi_test.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 16 17:12:18 2024...
