{
  "version": "1.0",
  "timestamp": "2026-01-28T12:00:00Z",
  "search_terms": {
    "dialect": "Arc",
    "failing_pass": "LowerStatePass",
    "crash_type": "assertion",
    "keywords": [
      "arcilator",
      "inout",
      "StateType",
      "llhd.ref",
      "LowerState",
      "computeLLVMBitWidth",
      "bit width",
      "RefType"
    ],
    "assertion_message": "state type must have a known bit width; got '!llhd.ref<i1>'"
  },
  "results": {
    "total_found": 8,
    "top_score": 7.5,
    "issues": [
      {
        "number": 8825,
        "title": "[LLHD] Switch from hw.inout to a custom signal reference type",
        "state": "OPEN",
        "url": "https://github.com/llvm/circt/issues/8825",
        "labels": ["LLHD"],
        "createdAt": "2025-08-06T04:38:33Z",
        "similarity_score": 7.5,
        "match_reasons": [
          "Directly discusses llhd.ref type",
          "Mentions signal reference handling",
          "Related to type system changes affecting arcilator"
        ]
      },
      {
        "number": 8286,
        "title": "[circt-verilog][llhd][arcilator] Verilog-to-LLVM lowering issues",
        "state": "OPEN",
        "url": "https://github.com/llvm/circt/issues/8286",
        "labels": [],
        "createdAt": "2025-03-03T10:23:03Z",
        "similarity_score": 5.0,
        "match_reasons": [
          "Discusses arcilator lowering failures",
          "Related to circt-verilog pipeline",
          "General lowering issues"
        ]
      },
      {
        "number": 8012,
        "title": "[Moore][Arc][LLHD] Moore to LLVM lowering issues",
        "state": "OPEN",
        "url": "https://github.com/llvm/circt/issues/8012",
        "labels": [],
        "createdAt": "2024-12-20T16:49:46Z",
        "similarity_score": 4.5,
        "match_reasons": [
          "Discusses arcilator failures",
          "Related to Moore/LLHD lowering",
          "Pipeline issues"
        ]
      },
      {
        "number": 4916,
        "title": "[Arc] LowerState: nested arc.state get pulled in wrong clock tree",
        "state": "OPEN",
        "url": "https://github.com/llvm/circt/issues/4916",
        "labels": ["Arc"],
        "createdAt": "2023-04-01T09:09:05Z",
        "similarity_score": 4.0,
        "match_reasons": [
          "LowerState pass related",
          "Arc dialect issue"
        ]
      },
      {
        "number": 5566,
        "title": "[SV] Crash in `P/BPAssignOp` verifiers for `hw.inout` ports",
        "state": "OPEN",
        "url": "https://github.com/llvm/circt/issues/5566",
        "labels": ["bug", "good first issue", "Verilog/SystemVerilog"],
        "createdAt": "2023-07-12T07:32:39Z",
        "similarity_score": 3.5,
        "match_reasons": [
          "hw.inout port crash",
          "Similar assertion failure pattern"
        ]
      }
    ]
  },
  "related_prs": [
    {
      "number": 9081,
      "title": "[LLHD] Add new RefType to replace hw::InOutType",
      "state": "MERGED",
      "url": "https://github.com/llvm/circt/pull/9081",
      "mergedAt": "2025-10-12T20:33:34Z",
      "relevance": "high",
      "description": "This PR introduced llhd.ref type but may not have updated arcilator to handle it"
    }
  ],
  "recommendation": {
    "action": "likely_new",
    "confidence": "medium",
    "reason": "Issue #8825 discusses the llhd.ref type design, and PR #9081 implemented it. However, no existing issue specifically reports arcilator's LowerState pass failing on llhd.ref types. This appears to be a gap in the implementation where arcilator was not updated to handle the new RefType."
  }
}
