#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Feb 20 23:57:03 2021
# Process ID: 26820
# Current directory: C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.runs/synth_1
# Command line: vivado.exe -log PmodJSTK_Demo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PmodJSTK_Demo.tcl
# Log file: C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.runs/synth_1/PmodJSTK_Demo.vds
# Journal file: C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source PmodJSTK_Demo.tcl -notrace
Command: synth_design -top PmodJSTK_Demo -part xc7z020clg400-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28712 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 976.746 ; gain = 234.352
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PmodJSTK_Demo' [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/sources_1/new/PmodJSTK_Demo_adapted.v:23]
INFO: [Synth 8-6157] synthesizing module 'JSTK_SPI_top' [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/sources_1/new/JSTK_SPI_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'SPI_TX_RX' [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/sources_1/new/SPI_tx_rx.v:27]
	Parameter s0_Idle bound to: 0 - type: integer 
	Parameter s1_Init bound to: 1 - type: integer 
	Parameter s2_TxRx bound to: 2 - type: integer 
	Parameter s3_Done bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/sources_1/new/SPI_tx_rx.v:82]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/sources_1/new/SPI_tx_rx.v:116]
WARNING: [Synth 8-6014] Unused sequential element read_SR_reg was removed.  [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/sources_1/new/SPI_tx_rx.v:67]
WARNING: [Synth 8-3848] Net Dout in module/entity SPI_TX_RX does not have driver. [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/sources_1/new/SPI_tx_rx.v:35]
INFO: [Synth 8-6155] done synthesizing module 'SPI_TX_RX' (1#1) [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/sources_1/new/SPI_tx_rx.v:27]
INFO: [Synth 8-6157] synthesizing module 'SPI_CTRL' [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/sources_1/new/SPI_Ctrl.v:30]
	Parameter transmission_length bound to: 3'b101 
	Parameter s0_Idle bound to: 0 - type: integer 
	Parameter s1_Init bound to: 1 - type: integer 
	Parameter s2_Wait bound to: 2 - type: integer 
	Parameter s3_Check bound to: 3 - type: integer 
	Parameter s4_Assign bound to: 4 - type: integer 
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/sources_1/new/SPI_Ctrl.v:67]
WARNING: [Synth 8-3848] Net Dout in module/entity SPI_CTRL does not have driver. [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/sources_1/new/SPI_Ctrl.v:39]
WARNING: [Synth 8-3848] Net Slave_Select_n in module/entity SPI_CTRL does not have driver. [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/sources_1/new/SPI_Ctrl.v:40]
WARNING: [Synth 8-3848] Net Tx_Data in module/entity SPI_CTRL does not have driver. [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/sources_1/new/SPI_Ctrl.v:41]
WARNING: [Synth 8-3848] Net Tx_Rx_Start in module/entity SPI_CTRL does not have driver. [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/sources_1/new/SPI_Ctrl.v:42]
INFO: [Synth 8-6155] done synthesizing module 'SPI_CTRL' (2#1) [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/sources_1/new/SPI_Ctrl.v:30]
INFO: [Synth 8-6157] synthesizing module 'PMOD_SCLK_Div' [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/sources_1/new/PMOD_SCLK_Div.v:23]
	Parameter cntEndVal bound to: 10'b1011101110 
INFO: [Synth 8-6155] done synthesizing module 'PMOD_SCLK_Div' (3#1) [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/sources_1/new/PMOD_SCLK_Div.v:23]
INFO: [Synth 8-6157] synthesizing module 'PMOD_SampleGen' [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/sources_1/new/PMOD_SampleGen.v:26]
	Parameter cntEndVal bound to: 24'b000011110100001001000000 
INFO: [Synth 8-6155] done synthesizing module 'PMOD_SampleGen' (4#1) [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/sources_1/new/PMOD_SampleGen.v:26]
INFO: [Synth 8-6155] done synthesizing module 'JSTK_SPI_top' (5#1) [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/sources_1/new/JSTK_SPI_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PmodJSTK_Demo' (6#1) [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/sources_1/new/PmodJSTK_Demo_adapted.v:23]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[39]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[38]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[37]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[36]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[35]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[34]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[33]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[32]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[31]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[30]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[29]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[28]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[27]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[26]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[25]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[24]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[23]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[22]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[21]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[20]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[19]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[18]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[17]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[16]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[15]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[14]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[13]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[12]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[11]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[10]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[9]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[8]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[7]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[6]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[5]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[4]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[3]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[2]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[1]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Dout[0]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Slave_Select_n
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Tx_Data[7]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Tx_Data[6]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Tx_Data[5]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Tx_Data[4]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Tx_Data[3]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Tx_Data[2]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Tx_Data[1]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Tx_Data[0]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Tx_Rx_Start
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Clk
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port reset_n
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Busy
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Din[7]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Din[6]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Din[5]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Din[4]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Din[3]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Din[2]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Din[1]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Din[0]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Rx_Data[7]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Rx_Data[6]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Rx_Data[5]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Rx_Data[4]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Rx_Data[3]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Rx_Data[2]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Rx_Data[1]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port Rx_Data[0]
WARNING: [Synth 8-3331] design SPI_CTRL has unconnected port sndRec
WARNING: [Synth 8-3331] design SPI_TX_RX has unconnected port Dout[7]
WARNING: [Synth 8-3331] design SPI_TX_RX has unconnected port Dout[6]
WARNING: [Synth 8-3331] design SPI_TX_RX has unconnected port Dout[5]
WARNING: [Synth 8-3331] design SPI_TX_RX has unconnected port Dout[4]
WARNING: [Synth 8-3331] design SPI_TX_RX has unconnected port Dout[3]
WARNING: [Synth 8-3331] design SPI_TX_RX has unconnected port Dout[2]
WARNING: [Synth 8-3331] design SPI_TX_RX has unconnected port Dout[1]
WARNING: [Synth 8-3331] design SPI_TX_RX has unconnected port Dout[0]
WARNING: [Synth 8-3331] design SPI_TX_RX has unconnected port MISO
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1050.543 ; gain = 308.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1050.543 ; gain = 308.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1050.543 ; gain = 308.148
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1050.543 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/constrs_1/new/Zybo_z7-20_JstkTest.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/constrs_1/new/Zybo_z7-20_JstkTest.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/constrs_1/new/Zybo_z7-20_JstkTest.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/constrs_1/new/Zybo_z7-20_JstkTest.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/constrs_1/new/Zybo_z7-20_JstkTest.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/constrs_1/new/Zybo_z7-20_JstkTest.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/constrs_1/new/Zybo_z7-20_JstkTest.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PmodJSTK_Demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PmodJSTK_Demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1132.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1132.211 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1132.211 ; gain = 389.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1132.211 ; gain = 389.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1132.211 ; gain = 389.816
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'FSM_state_reg' in module 'SPI_TX_RX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s0_Idle |                               00 |                              000
                 s1_Init |                               01 |                              001
                 s2_TxRx |                               10 |                              010
                 s3_Done |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'FSM_state_reg' using encoding 'sequential' in module 'SPI_TX_RX'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1132.211 ; gain = 389.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PmodJSTK_Demo 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module SPI_TX_RX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module PMOD_SCLK_Div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module PMOD_SampleGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SS
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port MISO
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[2]
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[1]
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Thingamajigger/JSTK1/write_SR_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1132.211 ; gain = 389.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1132.211 ; gain = 389.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1132.211 ; gain = 389.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (Thingamajigger/JSTK1/FSM_sequential_FSM_state_reg[1]) is unused and will be removed from module PmodJSTK_Demo.
WARNING: [Synth 8-3332] Sequential element (Thingamajigger/JSTK1/FSM_sequential_FSM_state_reg[0]) is unused and will be removed from module PmodJSTK_Demo.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1138.504 ; gain = 396.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1153.313 ; gain = 410.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1153.313 ; gain = 410.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1153.313 ; gain = 410.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1153.313 ; gain = 410.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1153.313 ; gain = 410.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1153.313 ; gain = 410.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUF  |     5|
|2     |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     6|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1153.313 ; gain = 410.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1153.313 ; gain = 329.250
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1153.313 ; gain = 410.918
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1166.379 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1176.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 96 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1176.141 ; gain = 750.398
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1176.141 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.runs/synth_1/PmodJSTK_Demo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PmodJSTK_Demo_utilization_synth.rpt -pb PmodJSTK_Demo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 20 23:57:48 2021...
