// Seed: 568481757
module module_0 (
    output supply0 id_0,
    input wire id_1,
    input tri0 id_2
    , id_7,
    output wire id_3,
    input wor id_4,
    input wor id_5
);
  assign id_0 = id_7;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri   id_1,
    output wand  id_2
);
  assign id_2 = id_1;
  uwire id_4 = 1;
  module_0(
      id_2, id_0, id_0, id_2, id_1, id_1
  );
endmodule
macromodule module_2 (
    input wire id_0,
    output uwire id_1,
    input supply1 id_2,
    output wand id_3,
    input tri id_4,
    input uwire id_5,
    output supply1 id_6,
    input wand id_7,
    input tri1 id_8,
    input supply0 id_9,
    output supply1 id_10,
    input wire id_11,
    output supply1 id_12,
    input supply0 id_13,
    output wor id_14
);
  tri1 id_16;
  or (id_3, id_2, id_7, id_4, id_16, id_0, id_13, id_8, id_5, id_11, id_9);
  module_0(
      id_6, id_5, id_2, id_10, id_5, id_2
  );
  rpmos (1, 1'd0, id_6);
  assign id_16 = id_0;
endmodule
