{
  "processor": "Marconi Elliot MAS281",
  "manufacturer": "Marconi",
  "year": 1979,
  "schema_version": "1.0",
  "source": "MAS281 datasheet, Marconi Elliot military processor documentation",
  "instruction_count": 40,
  "instructions": [
    {"mnemonic": "ADD", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N,V", "notes": "16-bit add register to register"},
    {"mnemonic": "ADDI", "bytes": 4, "cycles": 4, "category": "alu", "addressing_mode": "immediate", "flags_affected": "C,Z,N,V", "notes": "Add immediate 16-bit value"},
    {"mnemonic": "SUB", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N,V", "notes": "16-bit subtract"},
    {"mnemonic": "AND", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,N", "notes": "Logical AND"},
    {"mnemonic": "OR", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,N", "notes": "Logical OR"},
    {"mnemonic": "XOR", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,N", "notes": "Logical XOR"},
    {"mnemonic": "CMP", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N,V", "notes": "Compare registers"},
    {"mnemonic": "NEG", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N,V", "notes": "Negate (two's complement)"},
    {"mnemonic": "MOV", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Move register to register"},
    {"mnemonic": "LDI", "bytes": 4, "cycles": 3, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load immediate 16-bit value"},
    {"mnemonic": "XCHG", "bytes": 2, "cycles": 4, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Exchange register contents"},
    {"mnemonic": "CLR", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "Z", "notes": "Clear register"},
    {"mnemonic": "LD", "bytes": 4, "cycles": 5, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Load word from memory"},
    {"mnemonic": "ST", "bytes": 4, "cycles": 6, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Store word to memory"},
    {"mnemonic": "LDX", "bytes": 2, "cycles": 5, "category": "memory", "addressing_mode": "indexed", "flags_affected": "none", "notes": "Load indexed"},
    {"mnemonic": "STX", "bytes": 2, "cycles": 6, "category": "memory", "addressing_mode": "indexed", "flags_affected": "none", "notes": "Store indexed"},
    {"mnemonic": "LDB", "bytes": 4, "cycles": 5, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Load byte from memory"},
    {"mnemonic": "STB", "bytes": 4, "cycles": 6, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Store byte to memory"},
    {"mnemonic": "LDI_MEM", "bytes": 4, "cycles": 7, "category": "memory", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Load indirect"},
    {"mnemonic": "JMP", "bytes": 4, "cycles": 5, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Unconditional jump"},
    {"mnemonic": "JZ", "bytes": 4, "cycles": 6, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if zero"},
    {"mnemonic": "JNZ", "bytes": 4, "cycles": 6, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if not zero"},
    {"mnemonic": "JC", "bytes": 4, "cycles": 6, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if carry"},
    {"mnemonic": "JN", "bytes": 4, "cycles": 6, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if negative"},
    {"mnemonic": "JSR", "bytes": 4, "cycles": 8, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump to subroutine"},
    {"mnemonic": "RTS", "bytes": 2, "cycles": 6, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "RTI", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "implied", "flags_affected": "all", "notes": "Return from interrupt"},
    {"mnemonic": "PUSH", "bytes": 2, "cycles": 5, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Push register to stack"},
    {"mnemonic": "POP", "bytes": 2, "cycles": 5, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Pop stack to register"},
    {"mnemonic": "PUSHF", "bytes": 2, "cycles": 6, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Push flags to stack"},
    {"mnemonic": "POPF", "bytes": 2, "cycles": 6, "category": "stack", "addressing_mode": "implied", "flags_affected": "all", "notes": "Pop stack to flags"},
    {"mnemonic": "PUSHA", "bytes": 2, "cycles": 7, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Push all registers"},
    {"mnemonic": "POPA", "bytes": 2, "cycles": 7, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Pop all registers"},
    {"mnemonic": "SHL", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N", "notes": "Shift left"},
    {"mnemonic": "SHR", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N", "notes": "Shift right"},
    {"mnemonic": "ROL", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N", "notes": "Rotate left through carry"},
    {"mnemonic": "ROR", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N", "notes": "Rotate right through carry"},
    {"mnemonic": "NOP", "bytes": 2, "cycles": 2, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "HALT", "bytes": 2, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Halt processor"},
    {"mnemonic": "SWI", "bytes": 2, "cycles": 8, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Software interrupt"}
  ]
}
