Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Feb 18 20:17:09 2023
| Host         : gegi-lab3018-01.gegi.usherbrooke.ca running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_control_sets -verbose -file main_design_wrapper_control_sets_placed.rpt
| Design       : main_design_wrapper
| Device       : xc7z010
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   147 |
|    Minimum number of control sets                        |   147 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   392 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   147 |
| >= 0 to < 4        |    18 |
| >= 4 to < 6        |    19 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |    32 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     1 |
| >= 16              |    55 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             544 |          193 |
| No           | No                    | Yes                    |              29 |            8 |
| No           | Yes                   | No                     |             807 |          311 |
| Yes          | No                    | No                     |             365 |          109 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            1640 |          506 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                          Clock Signal                         |                                                                                                 Enable Signal                                                                                                 |                                                                                                        Set/Reset Signal                                                                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                     | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                                             |                1 |              1 |         1.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[31]_i_1_n_0                                                                                                         |                1 |              1 |         1.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                     |                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_start_div                                                                                            | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Not_FPU_Op_reg_1[0]                                                                                                         |                1 |              1 |         1.00 |
|  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          | main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                              |                1 |              1 |         1.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.ex_dbg_pc_hit_i_reg                                                                                                        |                1 |              1 |         1.00 |
| ~main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                            |                1 |              1 |         1.00 |
|  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                              |                1 |              1 |         1.00 |
|  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                              |                1 |              1 |         1.00 |
|  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                 |                1 |              1 |         1.00 |
|  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                              |                1 |              1 |         1.00 |
| ~main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                               | main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                        |                1 |              1 |         1.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/bus2ip_wrce_int[0]                                                                       | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                1 |              2 |         2.00 |
|  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                      |                1 |              2 |         2.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4                                                                                                       |                2 |              3 |         1.50 |
|  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                               |                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                  |                2 |              3 |         1.50 |
|  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | main_design_i/mdm_0/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                               | main_design_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                         |                1 |              4 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                             |                1 |              4 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                2 |              4 |         2.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                1 |              4 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                  | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                2 |              4 |         2.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                 | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                1 |              4 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                                                                | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                1 |              4 |         4.00 |
| ~main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                               | main_design_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                           |                1 |              4 |         4.00 |
|  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | main_design_i/mdm_0/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | main_design_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                |                1 |              4 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                               | main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                            |                4 |              5 |         1.25 |
|  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  main_design_i/clk_wiz_1/inst/clk_out2                        | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Count                                                                | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Count0                                                                                |                1 |              5 |         5.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_0[0]                                                                                                                  |                2 |              5 |         2.50 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/bt_ex_jump_held                                                                                               |                3 |              5 |         1.67 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPGA_3.Gen_Bits[3].mem_fpu_norm_delay_Inst/E[0]                                                              | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                2 |              5 |         2.50 |
|  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[6]                                                                                                                                                |                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  main_design_i/clk_wiz_1/inst/clk_out2                        | main_design_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                      |                1 |              6 |         6.00 |
|  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                    |                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                        |                2 |              6 |         3.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                        |                3 |              6 |         2.00 |
|  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | main_design_i/mdm_0/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                     |                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                               | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                1 |              6 |         6.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/mem_float_operation_2                                                                                                      |                                                                                                                                                                                                                                |                5 |              6 |         1.20 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                        |                1 |              7 |         7.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0[0]                                         | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                1 |              7 |         7.00 |
| ~main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                           | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_0_in                                                                                                                                         |                1 |              8 |         8.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                          | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_0_in                                                                                                                                         |                2 |              8 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                          | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_0_in                                                                                                                                         |                1 |              8 |         8.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                    | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_0_in                                                                                                                                         |                1 |              8 |         8.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                          | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_0_in                                                                                                                                         |                3 |              8 |         2.67 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                     | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_0_in                                                                                                                                         |                2 |              8 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/SPICR_data_int_reg0                                                                      | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                2 |              8 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/TRANSMIT_REG_GENERATE[0].Transmit_Reg_Data_Out_reg0                                      | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_SYNC_SPI_2_AXI_1_CDC/tx_Reg_Soft_Reset_op |                1 |              8 |         8.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                1 |              8 |         8.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                    | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_0_in                                                                                                                                         |                1 |              8 |         8.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                    | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_0_in                                                                                                                                         |                1 |              8 |         8.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/EX_FPU_Op_reg[22]_0                                                                           | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                2 |              8 |         4.00 |
|  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_2[0]_i_1_n_0                                                                                |                2 |              8 |         4.00 |
|  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                  |                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  main_design_i/clk_wiz_1/inst/clk_out2                        | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[0]_i_1_n_0                 |                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[3].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0] |                                                                                                                                                                                                                                |                7 |              8 |         1.14 |
|  main_design_i/clk_wiz_1/inst/clk_out2                        | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0                             |                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  main_design_i/clk_wiz_1/inst/clk_out2                        | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1_n_0                 |                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[2].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0] |                                                                                                                                                                                                                                |                7 |              8 |         1.14 |
|  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0] |                                                                                                                                                                                                                                |                7 |              8 |         1.14 |
|  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0] |                                                                                                                                                                                                                                |                7 |              8 |         1.14 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/E[0]                                                                                |                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  main_design_i/clk_wiz_1/inst/clk_out2                        | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0110[0]_i_1_n_0                 |                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                                                                | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                2 |              8 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr[7]_i_1_n_0                                                                             | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/clear                                                                                                               |                4 |              8 |         2.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.QSPI_RX_TX_REG/SPIXfer_done_delay                                                     | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                2 |              8 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                            | main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                  |                3 |              8 |         2.67 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                         |                3 |              8 |         2.67 |
|  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                          |                                                                                                                                                                                                                                |                5 |             10 |         2.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_clearing0                                                                                                            | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/SR[0]                                                                                   |                2 |             10 |         5.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_0_in                                                                                                                                         |                4 |             10 |         2.50 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                         |                4 |             10 |         2.50 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/in00                                                                                                                            |                4 |             10 |         2.50 |
|  main_design_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                               | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                |                4 |             11 |         2.75 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/E[0]                                                                             | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/clear                                                                                                               |                4 |             11 |         2.75 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                       |                5 |             11 |         2.20 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                  |                4 |             11 |         2.75 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_load_esr                                                                                                                         | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_0[0]                                                                                                                              |                6 |             12 |         2.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/exception_registers_I1/WB_ESR0                                                                                                                                |                4 |             12 |         3.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                               |                5 |             13 |         2.60 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                            | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                6 |             14 |         2.33 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_2[0]                                                                              | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                5 |             16 |         3.20 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | main_design_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                           |                7 |             16 |         2.29 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                           |                4 |             17 |         4.25 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                7 |             19 |         2.71 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                  |                4 |             19 |         4.75 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[10]_i_1_n_0                                                                                                         |                6 |             21 |         3.50 |
|  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                               | main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                       |                5 |             23 |         4.60 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[0]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                |                5 |             24 |         4.80 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                     | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_reset_Q                                                                                                               |                6 |             24 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                            |                                                                                                                                                                                                                                |                7 |             24 |         3.43 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                  |                7 |             26 |         3.71 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Not_FPU_Op_reg_1[0]                                                                                                         |               12 |             26 |         2.17 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                               |                7 |             27 |         3.86 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                  |                7 |             28 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_write_delayslot_next                                                                                                 | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                8 |             30 |         3.75 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/E[0]                                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                9 |             30 |         3.33 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Int_Result_5[1]_i_1_n_0                                                                          |                9 |             31 |         3.44 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/Calcul_Moyenne/DSP/Delai_1cycle_A/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                         |                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                  | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                         |                8 |             32 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_awvalid_0                                                                         | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/cs_ce_clr                                                                                                 |               12 |             32 |         2.67 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                      |               13 |             32 |         2.46 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/SR[0]                                                                                                               |               11 |             32 |         2.91 |
|  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                        |                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.dbg_freeze_nohalt_reg[0]                                            | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                8 |             32 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_4[0]                                                                                                                  |                8 |             32 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_3[0]                                                                                                                  |               13 |             32 |         2.46 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_2[0]                                                                                                                  |                9 |             32 |         3.56 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_1[0]                                                                                                                  |                8 |             32 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/exception_registers_I1/WB_EAR0                                                                                                                                |                9 |             32 |         3.56 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_load_esr                                                                                                                         | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                8 |             32 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                    |               13 |             32 |         2.46 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Stack_Protection.MEM_MTS_SLR_reg_0[0]                                                                                         | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                7 |             32 |         4.57 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Stack_Protection.MEM_MTS_SHR_reg_0[0]                                                                                         | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                8 |             32 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                  | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_0_in                                                                                                                                         |               12 |             32 |         2.67 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |               10 |             32 |         3.20 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                    | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |               10 |             32 |         3.20 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Flt_Exp_40                                                                                       |                9 |             33 |         3.67 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                    | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                |                9 |             33 |         3.67 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                                                                                                |                9 |             33 |         3.67 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                6 |             34 |         5.67 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/mem_int_done_early                                                                                   |               14 |             35 |         2.50 |
|  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          |                                                                                                                                                                                                                                |               16 |             51 |         3.19 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/E[0]                                                                                                | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |               17 |             54 |         3.18 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Not_FPU_Op_reg_0[0]                                                                                                         |               22 |             58 |         2.64 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |               17 |             60 |         3.53 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                            |                                                                                                                                                                                                                                |               11 |             79 |         7.18 |
|  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                               |                                                                                                                                                                                                                                |               30 |             85 |         2.83 |
|  main_design_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                               |                                                                                                                                                                                                                                |               30 |            107 |         3.57 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_reset_reg_0                                                                                                                      |                                                                                                                                                                                                                                |               16 |            128 |         8.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |               89 |            263 |         2.96 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                          | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |               96 |            265 |         2.76 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |              145 |            347 |         2.39 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               |                                                                                                                                                                                                                                |              135 |            374 |         2.77 |
+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


