{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1578675304617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578675304617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 10 11:55:04 2020 " "Processing started: Fri Jan 10 11:55:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578675304617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675304617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ACTIVIDAD5 -c ACTIVIDAD5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ACTIVIDAD5 -c ACTIVIDAD5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675304618 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1578675305342 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1578675305342 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "SISTEMA.qsys " "Elaborating Qsys system entity \"SISTEMA.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675315130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.10.11:55:19 Progress: Loading PROYECTOBE/SISTEMA.qsys " "2020.01.10.11:55:19 Progress: Loading PROYECTOBE/SISTEMA.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675319336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.10.11:55:19 Progress: Reading input file " "2020.01.10.11:55:19 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675319825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.10.11:55:19 Progress: Adding CLOCK_50 \[clock_source 17.0\] " "2020.01.10.11:55:19 Progress: Adding CLOCK_50 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675319934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.10.11:55:20 Progress: Parameterizing module CLOCK_50 " "2020.01.10.11:55:20 Progress: Parameterizing module CLOCK_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675320718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.10.11:55:20 Progress: Adding FC28 \[altera_avalon_pio 17.0\] " "2020.01.10.11:55:20 Progress: Adding FC28 \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675320718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.10.11:55:20 Progress: Parameterizing module FC28 " "2020.01.10.11:55:20 Progress: Parameterizing module FC28" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675320843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.10.11:55:20 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 17.0\] " "2020.01.10.11:55:20 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675320843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.10.11:55:20 Progress: Parameterizing module JTAG_UART " "2020.01.10.11:55:20 Progress: Parameterizing module JTAG_UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675320874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.10.11:55:20 Progress: Adding LDR \[altera_up_avalon_adc 17.0\] " "2020.01.10.11:55:20 Progress: Adding LDR \[altera_up_avalon_adc 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675320874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.10.11:55:21 Progress: Parameterizing module LDR " "2020.01.10.11:55:21 Progress: Parameterizing module LDR" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675321296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.10.11:55:21 Progress: Adding PLL \[altera_pll 17.0\] " "2020.01.10.11:55:21 Progress: Adding PLL \[altera_pll 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675321296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.10.11:55:21 Progress: Parameterizing module PLL " "2020.01.10.11:55:21 Progress: Parameterizing module PLL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675321925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.10.11:55:21 Progress: Adding Procesador1 \[altera_nios2_gen2 17.0\] " "2020.01.10.11:55:21 Progress: Adding Procesador1 \[altera_nios2_gen2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675321956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.10.11:55:22 Progress: Parameterizing module Procesador1 " "2020.01.10.11:55:22 Progress: Parameterizing module Procesador1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675322115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.10.11:55:22 Progress: Adding Procesador2 \[altera_nios2_gen2 17.0\] " "2020.01.10.11:55:22 Progress: Adding Procesador2 \[altera_nios2_gen2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675322115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.10.11:55:22 Progress: Parameterizing module Procesador2 " "2020.01.10.11:55:22 Progress: Parameterizing module Procesador2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675322115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.10.11:55:22 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 17.0\] " "2020.01.10.11:55:22 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675322115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.10.11:55:22 Progress: Parameterizing module SDRAM " "2020.01.10.11:55:22 Progress: Parameterizing module SDRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675322146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.10.11:55:22 Progress: Adding SRAM1 \[altera_avalon_onchip_memory2 17.0\] " "2020.01.10.11:55:22 Progress: Adding SRAM1 \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675322146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.10.11:55:22 Progress: Parameterizing module SRAM1 " "2020.01.10.11:55:22 Progress: Parameterizing module SRAM1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675322177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.10.11:55:22 Progress: Adding SRAM2 \[altera_avalon_onchip_memory2 17.0\] " "2020.01.10.11:55:22 Progress: Adding SRAM2 \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675322177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.10.11:55:22 Progress: Parameterizing module SRAM2 " "2020.01.10.11:55:22 Progress: Parameterizing module SRAM2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675322177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.10.11:55:22 Progress: Adding TIMER \[altera_avalon_timer 17.0\] " "2020.01.10.11:55:22 Progress: Adding TIMER \[altera_avalon_timer 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675322177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.10.11:55:22 Progress: Parameterizing module TIMER " "2020.01.10.11:55:22 Progress: Parameterizing module TIMER" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675322224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.10.11:55:22 Progress: Building connections " "2020.01.10.11:55:22 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675322224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.10.11:55:22 Progress: Parameterizing connections " "2020.01.10.11:55:22 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675322271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.10.11:55:22 Progress: Validating " "2020.01.10.11:55:22 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675322271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.10.11:55:25 Progress: Done reading input file " "2020.01.10.11:55:25 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675325021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SISTEMA.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "SISTEMA.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675326599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SISTEMA.PLL: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "SISTEMA.PLL: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675326599 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SISTEMA.PLL: Able to implement PLL - Actual settings differ from Requested settings " "SISTEMA.PLL: Able to implement PLL - Actual settings differ from Requested settings" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675326599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SISTEMA.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "SISTEMA.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675326599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SISTEMA: Generating SISTEMA \"SISTEMA\" for QUARTUS_SYNTH " "SISTEMA: Generating SISTEMA \"SISTEMA\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675327365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Starting RTL generation for module 'SISTEMA_JTAG_UART' " "JTAG_UART: Starting RTL generation for module 'SISTEMA_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675333001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SISTEMA_JTAG_UART --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0001_JTAG_UART_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0001_JTAG_UART_gen//SISTEMA_JTAG_UART_component_configuration.pl  --do_build_sim=0  \] " "JTAG_UART:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SISTEMA_JTAG_UART --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0001_JTAG_UART_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0001_JTAG_UART_gen//SISTEMA_JTAG_UART_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675333001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Done RTL generation for module 'SISTEMA_JTAG_UART' " "JTAG_UART: Done RTL generation for module 'SISTEMA_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675333349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: \"SISTEMA\" instantiated altera_avalon_jtag_uart \"JTAG_UART\" " "JTAG_UART: \"SISTEMA\" instantiated altera_avalon_jtag_uart \"JTAG_UART\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675333358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LDR: Starting Generation of ADC Controller for DE-series Board " "LDR: Starting Generation of ADC Controller for DE-series Board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675333361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LDR: C:/intelfpga/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0002_sopcgen/SISTEMA_LDR.v " "LDR: C:/intelfpga/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0002_sopcgen/SISTEMA_LDR.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675333361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LDR: \"SISTEMA\" instantiated altera_up_avalon_adc \"LDR\" " "LDR: \"SISTEMA\" instantiated altera_up_avalon_adc \"LDR\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675335483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PLL: \"SISTEMA\" instantiated altera_pll \"PLL\" " "PLL: \"SISTEMA\" instantiated altera_pll \"PLL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675335577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Procesador1: \"SISTEMA\" instantiated altera_nios2_gen2 \"Procesador1\" " "Procesador1: \"SISTEMA\" instantiated altera_nios2_gen2 \"Procesador1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675335885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Procesador2: \"SISTEMA\" instantiated altera_nios2_gen2 \"Procesador2\" " "Procesador2: \"SISTEMA\" instantiated altera_nios2_gen2 \"Procesador2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675336160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Starting RTL generation for module 'SISTEMA_SDRAM' " "SDRAM: Starting RTL generation for module 'SISTEMA_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675336207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=SISTEMA_SDRAM --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0006_SDRAM_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0006_SDRAM_gen//SISTEMA_SDRAM_component_configuration.pl  --do_build_sim=0  \] " "SDRAM:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=SISTEMA_SDRAM --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0006_SDRAM_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0006_SDRAM_gen//SISTEMA_SDRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675336207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Done RTL generation for module 'SISTEMA_SDRAM' " "SDRAM: Done RTL generation for module 'SISTEMA_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675336754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: \"SISTEMA\" instantiated altera_avalon_new_sdram_controller \"SDRAM\" " "SDRAM: \"SISTEMA\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675336754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM1: Starting RTL generation for module 'SISTEMA_SRAM1' " "SRAM1: Starting RTL generation for module 'SISTEMA_SRAM1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675336770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM1:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SISTEMA_SRAM1 --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0007_SRAM1_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0007_SRAM1_gen//SISTEMA_SRAM1_component_configuration.pl  --do_build_sim=0  \] " "SRAM1:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SISTEMA_SRAM1 --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0007_SRAM1_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0007_SRAM1_gen//SISTEMA_SRAM1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675336770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM1: Done RTL generation for module 'SISTEMA_SRAM1' " "SRAM1: Done RTL generation for module 'SISTEMA_SRAM1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675337410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM1: \"SISTEMA\" instantiated altera_avalon_onchip_memory2 \"SRAM1\" " "SRAM1: \"SISTEMA\" instantiated altera_avalon_onchip_memory2 \"SRAM1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675337410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM2: Starting RTL generation for module 'SISTEMA_SRAM2' " "SRAM2: Starting RTL generation for module 'SISTEMA_SRAM2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675337441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM2:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SISTEMA_SRAM2 --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0008_SRAM2_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0008_SRAM2_gen//SISTEMA_SRAM2_component_configuration.pl  --do_build_sim=0  \] " "SRAM2:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SISTEMA_SRAM2 --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0008_SRAM2_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0008_SRAM2_gen//SISTEMA_SRAM2_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675337441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM2: Done RTL generation for module 'SISTEMA_SRAM2' " "SRAM2: Done RTL generation for module 'SISTEMA_SRAM2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675338098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM2: \"SISTEMA\" instantiated altera_avalon_onchip_memory2 \"SRAM2\" " "SRAM2: \"SISTEMA\" instantiated altera_avalon_onchip_memory2 \"SRAM2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675338113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: Starting RTL generation for module 'SISTEMA_TIMER' " "TIMER: Starting RTL generation for module 'SISTEMA_TIMER'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675338113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER:   Generation command is \[exec C:/intelFPGA/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/17.0/quartus/bin64//perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SISTEMA_TIMER --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0009_TIMER_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0009_TIMER_gen//SISTEMA_TIMER_component_configuration.pl  --do_build_sim=0  \] " "TIMER:   Generation command is \[exec C:/intelFPGA/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/17.0/quartus/bin64//perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SISTEMA_TIMER --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0009_TIMER_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0009_TIMER_gen//SISTEMA_TIMER_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675338113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: Done RTL generation for module 'SISTEMA_TIMER' " "TIMER: Done RTL generation for module 'SISTEMA_TIMER'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675338410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: \"SISTEMA\" instantiated altera_avalon_timer \"TIMER\" " "TIMER: \"SISTEMA\" instantiated altera_avalon_timer \"TIMER\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675338410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675341043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675341214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675341402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675341574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675341746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675341918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675342121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675342292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"SISTEMA\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"SISTEMA\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675343964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"SISTEMA\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"SISTEMA\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675343964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"SISTEMA\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"SISTEMA\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675343964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'SISTEMA_Procesador1_cpu' " "Cpu: Starting RTL generation for module 'SISTEMA_Procesador1_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675343980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/17.0/quartus/bin64//perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SISTEMA_Procesador1_cpu --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA/17.0/quartus/bin64/ --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0012_cpu_gen//SISTEMA_Procesador1_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/17.0/quartus/bin64//perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SISTEMA_Procesador1_cpu --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA/17.0/quartus/bin64/ --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0012_cpu_gen//SISTEMA_Procesador1_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675343980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.10 11:55:44 (*) Starting Nios II generation " "Cpu: # 2020.01.10 11:55:44 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675347276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.10 11:55:44 (*)   Checking for plaintext license. " "Cpu: # 2020.01.10 11:55:44 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675347276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.10 11:55:45 (*)   Plaintext license not found. " "Cpu: # 2020.01.10 11:55:45 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675347276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.10 11:55:45 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2020.01.10 11:55:45 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675347276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.10 11:55:45 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.01.10 11:55:45 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675347276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.10 11:55:45 (*)   Creating all objects for CPU " "Cpu: # 2020.01.10 11:55:45 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675347276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.10 11:55:46 (*)   Generating RTL from CPU objects " "Cpu: # 2020.01.10 11:55:46 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675347276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.10 11:55:46 (*)   Creating plain-text RTL " "Cpu: # 2020.01.10 11:55:46 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675347276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.10 11:55:47 (*) Done Nios II generation " "Cpu: # 2020.01.10 11:55:47 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675347292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'SISTEMA_Procesador1_cpu' " "Cpu: Done RTL generation for module 'SISTEMA_Procesador1_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675347292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"Procesador1\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"Procesador1\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675347292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'SISTEMA_Procesador2_cpu' " "Cpu: Starting RTL generation for module 'SISTEMA_Procesador2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675347308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/17.0/quartus/bin64//perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SISTEMA_Procesador2_cpu --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA/17.0/quartus/bin64/ --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0013_cpu_gen//SISTEMA_Procesador2_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/17.0/quartus/bin64//perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SISTEMA_Procesador2_cpu --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA/17.0/quartus/bin64/ --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8271_4846681510282853592.dir/0013_cpu_gen//SISTEMA_Procesador2_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675347308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.10 11:55:47 (*) Starting Nios II generation " "Cpu: # 2020.01.10 11:55:47 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.10 11:55:47 (*)   Checking for plaintext license. " "Cpu: # 2020.01.10 11:55:47 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.10 11:55:48 (*)   Plaintext license not found. " "Cpu: # 2020.01.10 11:55:48 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.10 11:55:48 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2020.01.10 11:55:48 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.10 11:55:48 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.01.10 11:55:48 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.10 11:55:48 (*)   Creating all objects for CPU " "Cpu: # 2020.01.10 11:55:48 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.10 11:55:49 (*)   Generating RTL from CPU objects " "Cpu: # 2020.01.10 11:55:49 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.10 11:55:49 (*)   Creating plain-text RTL " "Cpu: # 2020.01.10 11:55:49 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.10 11:55:50 (*) Done Nios II generation " "Cpu: # 2020.01.10 11:55:50 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'SISTEMA_Procesador2_cpu' " "Cpu: Done RTL generation for module 'SISTEMA_Procesador2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"Procesador2\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"Procesador2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Procesador1_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Procesador1_data_master_translator\" " "Procesador1_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Procesador1_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LDR_adc_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"LDR_adc_slave_translator\" " "LDR_adc_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"LDR_adc_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Procesador1_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Procesador1_data_master_agent\" " "Procesador1_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Procesador1_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LDR_adc_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"LDR_adc_slave_agent\" " "LDR_adc_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"LDR_adc_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LDR_adc_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"LDR_adc_slave_agent_rsp_fifo\" " "LDR_adc_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"LDR_adc_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_010: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_010\" " "Router_010: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_010\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_s1_burst_adapter\" " "SDRAM_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675350984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"SDRAM_s1_rsp_width_adapter\" " "SDRAM_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"SDRAM_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675351000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675351000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675351000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675351290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675351595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675351611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675351611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SISTEMA: Done \"SISTEMA\" with 44 modules, 78 files " "SISTEMA: Done \"SISTEMA\" with 44 modules, 78 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675351611 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "SISTEMA.qsys " "Finished elaborating Qsys system entity \"SISTEMA.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675352790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/sistema.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/sistema.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA " "Found entity 1: SISTEMA" {  } { { "db/ip/sistema/sistema.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/sistema.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/sistema/submodules/sistema_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_JTAG_UART_sim_scfifo_w " "Found entity 1: SISTEMA_JTAG_UART_sim_scfifo_w" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353150 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_JTAG_UART_scfifo_w " "Found entity 2: SISTEMA_JTAG_UART_scfifo_w" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353150 ""} { "Info" "ISGN_ENTITY_NAME" "3 SISTEMA_JTAG_UART_sim_scfifo_r " "Found entity 3: SISTEMA_JTAG_UART_sim_scfifo_r" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353150 ""} { "Info" "ISGN_ENTITY_NAME" "4 SISTEMA_JTAG_UART_scfifo_r " "Found entity 4: SISTEMA_JTAG_UART_scfifo_r" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353150 ""} { "Info" "ISGN_ENTITY_NAME" "5 SISTEMA_JTAG_UART " "Found entity 5: SISTEMA_JTAG_UART" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_ldr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_ldr.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_LDR " "Found entity 1: SISTEMA_LDR" {  } { { "db/ip/sistema/submodules/sistema_ldr.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_ldr.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_PLL " "Found entity 1: SISTEMA_PLL" {  } { { "db/ip/sistema/submodules/sistema_pll.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador1 " "Found entity 1: SISTEMA_Procesador1" {  } { { "db/ip/sistema/submodules/sistema_procesador1.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador1_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador1_cpu_register_bank_a_module " "Found entity 1: SISTEMA_Procesador1_cpu_register_bank_a_module" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353181 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_Procesador1_cpu_register_bank_b_module " "Found entity 2: SISTEMA_Procesador1_cpu_register_bank_b_module" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353181 ""} { "Info" "ISGN_ENTITY_NAME" "3 SISTEMA_Procesador1_cpu_nios2_oci_debug " "Found entity 3: SISTEMA_Procesador1_cpu_nios2_oci_debug" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353181 ""} { "Info" "ISGN_ENTITY_NAME" "4 SISTEMA_Procesador1_cpu_nios2_oci_break " "Found entity 4: SISTEMA_Procesador1_cpu_nios2_oci_break" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353181 ""} { "Info" "ISGN_ENTITY_NAME" "5 SISTEMA_Procesador1_cpu_nios2_oci_xbrk " "Found entity 5: SISTEMA_Procesador1_cpu_nios2_oci_xbrk" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353181 ""} { "Info" "ISGN_ENTITY_NAME" "6 SISTEMA_Procesador1_cpu_nios2_oci_dbrk " "Found entity 6: SISTEMA_Procesador1_cpu_nios2_oci_dbrk" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353181 ""} { "Info" "ISGN_ENTITY_NAME" "7 SISTEMA_Procesador1_cpu_nios2_oci_itrace " "Found entity 7: SISTEMA_Procesador1_cpu_nios2_oci_itrace" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353181 ""} { "Info" "ISGN_ENTITY_NAME" "8 SISTEMA_Procesador1_cpu_nios2_oci_td_mode " "Found entity 8: SISTEMA_Procesador1_cpu_nios2_oci_td_mode" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353181 ""} { "Info" "ISGN_ENTITY_NAME" "9 SISTEMA_Procesador1_cpu_nios2_oci_dtrace " "Found entity 9: SISTEMA_Procesador1_cpu_nios2_oci_dtrace" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353181 ""} { "Info" "ISGN_ENTITY_NAME" "10 SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353181 ""} { "Info" "ISGN_ENTITY_NAME" "11 SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353181 ""} { "Info" "ISGN_ENTITY_NAME" "12 SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353181 ""} { "Info" "ISGN_ENTITY_NAME" "13 SISTEMA_Procesador1_cpu_nios2_oci_fifo " "Found entity 13: SISTEMA_Procesador1_cpu_nios2_oci_fifo" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353181 ""} { "Info" "ISGN_ENTITY_NAME" "14 SISTEMA_Procesador1_cpu_nios2_oci_pib " "Found entity 14: SISTEMA_Procesador1_cpu_nios2_oci_pib" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353181 ""} { "Info" "ISGN_ENTITY_NAME" "15 SISTEMA_Procesador1_cpu_nios2_oci_im " "Found entity 15: SISTEMA_Procesador1_cpu_nios2_oci_im" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353181 ""} { "Info" "ISGN_ENTITY_NAME" "16 SISTEMA_Procesador1_cpu_nios2_performance_monitors " "Found entity 16: SISTEMA_Procesador1_cpu_nios2_performance_monitors" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353181 ""} { "Info" "ISGN_ENTITY_NAME" "17 SISTEMA_Procesador1_cpu_nios2_avalon_reg " "Found entity 17: SISTEMA_Procesador1_cpu_nios2_avalon_reg" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353181 ""} { "Info" "ISGN_ENTITY_NAME" "18 SISTEMA_Procesador1_cpu_ociram_sp_ram_module " "Found entity 18: SISTEMA_Procesador1_cpu_ociram_sp_ram_module" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353181 ""} { "Info" "ISGN_ENTITY_NAME" "19 SISTEMA_Procesador1_cpu_nios2_ocimem " "Found entity 19: SISTEMA_Procesador1_cpu_nios2_ocimem" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353181 ""} { "Info" "ISGN_ENTITY_NAME" "20 SISTEMA_Procesador1_cpu_nios2_oci " "Found entity 20: SISTEMA_Procesador1_cpu_nios2_oci" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353181 ""} { "Info" "ISGN_ENTITY_NAME" "21 SISTEMA_Procesador1_cpu " "Found entity 21: SISTEMA_Procesador1_cpu" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador1_cpu_debug_slave_sysclk " "Found entity 1: SISTEMA_Procesador1_cpu_debug_slave_sysclk" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador1_cpu_debug_slave_tck " "Found entity 1: SISTEMA_Procesador1_cpu_debug_slave_tck" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_tck.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador1_cpu_debug_slave_wrapper " "Found entity 1: SISTEMA_Procesador1_cpu_debug_slave_wrapper" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador1_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador1_cpu_test_bench " "Found entity 1: SISTEMA_Procesador1_cpu_test_bench" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_test_bench.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador2 " "Found entity 1: SISTEMA_Procesador2" {  } { { "db/ip/sistema/submodules/sistema_procesador2.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/sistema/submodules/sistema_procesador2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador2_cpu_register_bank_a_module " "Found entity 1: SISTEMA_Procesador2_cpu_register_bank_a_module" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353212 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_Procesador2_cpu_register_bank_b_module " "Found entity 2: SISTEMA_Procesador2_cpu_register_bank_b_module" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353212 ""} { "Info" "ISGN_ENTITY_NAME" "3 SISTEMA_Procesador2_cpu_nios2_oci_debug " "Found entity 3: SISTEMA_Procesador2_cpu_nios2_oci_debug" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353212 ""} { "Info" "ISGN_ENTITY_NAME" "4 SISTEMA_Procesador2_cpu_nios2_oci_break " "Found entity 4: SISTEMA_Procesador2_cpu_nios2_oci_break" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353212 ""} { "Info" "ISGN_ENTITY_NAME" "5 SISTEMA_Procesador2_cpu_nios2_oci_xbrk " "Found entity 5: SISTEMA_Procesador2_cpu_nios2_oci_xbrk" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353212 ""} { "Info" "ISGN_ENTITY_NAME" "6 SISTEMA_Procesador2_cpu_nios2_oci_dbrk " "Found entity 6: SISTEMA_Procesador2_cpu_nios2_oci_dbrk" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353212 ""} { "Info" "ISGN_ENTITY_NAME" "7 SISTEMA_Procesador2_cpu_nios2_oci_itrace " "Found entity 7: SISTEMA_Procesador2_cpu_nios2_oci_itrace" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353212 ""} { "Info" "ISGN_ENTITY_NAME" "8 SISTEMA_Procesador2_cpu_nios2_oci_td_mode " "Found entity 8: SISTEMA_Procesador2_cpu_nios2_oci_td_mode" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353212 ""} { "Info" "ISGN_ENTITY_NAME" "9 SISTEMA_Procesador2_cpu_nios2_oci_dtrace " "Found entity 9: SISTEMA_Procesador2_cpu_nios2_oci_dtrace" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353212 ""} { "Info" "ISGN_ENTITY_NAME" "10 SISTEMA_Procesador2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: SISTEMA_Procesador2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353212 ""} { "Info" "ISGN_ENTITY_NAME" "11 SISTEMA_Procesador2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: SISTEMA_Procesador2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353212 ""} { "Info" "ISGN_ENTITY_NAME" "12 SISTEMA_Procesador2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: SISTEMA_Procesador2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353212 ""} { "Info" "ISGN_ENTITY_NAME" "13 SISTEMA_Procesador2_cpu_nios2_oci_fifo " "Found entity 13: SISTEMA_Procesador2_cpu_nios2_oci_fifo" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353212 ""} { "Info" "ISGN_ENTITY_NAME" "14 SISTEMA_Procesador2_cpu_nios2_oci_pib " "Found entity 14: SISTEMA_Procesador2_cpu_nios2_oci_pib" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353212 ""} { "Info" "ISGN_ENTITY_NAME" "15 SISTEMA_Procesador2_cpu_nios2_oci_im " "Found entity 15: SISTEMA_Procesador2_cpu_nios2_oci_im" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353212 ""} { "Info" "ISGN_ENTITY_NAME" "16 SISTEMA_Procesador2_cpu_nios2_performance_monitors " "Found entity 16: SISTEMA_Procesador2_cpu_nios2_performance_monitors" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353212 ""} { "Info" "ISGN_ENTITY_NAME" "17 SISTEMA_Procesador2_cpu_nios2_avalon_reg " "Found entity 17: SISTEMA_Procesador2_cpu_nios2_avalon_reg" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353212 ""} { "Info" "ISGN_ENTITY_NAME" "18 SISTEMA_Procesador2_cpu_ociram_sp_ram_module " "Found entity 18: SISTEMA_Procesador2_cpu_ociram_sp_ram_module" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353212 ""} { "Info" "ISGN_ENTITY_NAME" "19 SISTEMA_Procesador2_cpu_nios2_ocimem " "Found entity 19: SISTEMA_Procesador2_cpu_nios2_ocimem" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353212 ""} { "Info" "ISGN_ENTITY_NAME" "20 SISTEMA_Procesador2_cpu_nios2_oci " "Found entity 20: SISTEMA_Procesador2_cpu_nios2_oci" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353212 ""} { "Info" "ISGN_ENTITY_NAME" "21 SISTEMA_Procesador2_cpu " "Found entity 21: SISTEMA_Procesador2_cpu" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador2_cpu_debug_slave_sysclk " "Found entity 1: SISTEMA_Procesador2_cpu_debug_slave_sysclk" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador2_cpu_debug_slave_tck " "Found entity 1: SISTEMA_Procesador2_cpu_debug_slave_tck" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_tck.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador2_cpu_debug_slave_wrapper " "Found entity 1: SISTEMA_Procesador2_cpu_debug_slave_wrapper" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador2_cpu_test_bench " "Found entity 1: SISTEMA_Procesador2_cpu_test_bench" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu_test_bench.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_SDRAM_input_efifo_module " "Found entity 1: SISTEMA_SDRAM_input_efifo_module" {  } { { "db/ip/sistema/submodules/sistema_sdram.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353228 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_SDRAM " "Found entity 2: SISTEMA_SDRAM" {  } { { "db/ip/sistema/submodules/sistema_sdram.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353228 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sistema_sdram_test_component.v(236) " "Verilog HDL warning at sistema_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "db/ip/sistema/submodules/sistema_sdram_test_component.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578675353259 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sistema_sdram_test_component.v(237) " "Verilog HDL warning at sistema_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "db/ip/sistema/submodules/sistema_sdram_test_component.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578675353259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_SDRAM_test_component_ram_module " "Found entity 1: SISTEMA_SDRAM_test_component_ram_module" {  } { { "db/ip/sistema/submodules/sistema_sdram_test_component.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353259 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_SDRAM_test_component " "Found entity 2: SISTEMA_SDRAM_test_component" {  } { { "db/ip/sistema/submodules/sistema_sdram_test_component.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_sram1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_sram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_SRAM1 " "Found entity 1: SISTEMA_SRAM1" {  } { { "db/ip/sistema/submodules/sistema_sram1.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sram1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_sram2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_sram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_SRAM2 " "Found entity 1: SISTEMA_SRAM2" {  } { { "db/ip/sistema/submodules/sistema_sram2.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sram2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_TIMER " "Found entity 1: SISTEMA_TIMER" {  } { { "db/ip/sistema/submodules/sistema_timer.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_irq_mapper " "Found entity 1: SISTEMA_irq_mapper" {  } { { "db/ip/sistema/submodules/sistema_irq_mapper.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0 " "Found entity 1: SISTEMA_mm_interconnect_0" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_avalon_st_adapter " "Found entity 1: SISTEMA_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: SISTEMA_mm_interconnect_0_avalon_st_adapter_004" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_cmd_demux " "Found entity 1: SISTEMA_mm_interconnect_0_cmd_demux" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_cmd_demux_001 " "Found entity 1: SISTEMA_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_cmd_demux_002 " "Found entity 1: SISTEMA_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_cmd_mux " "Found entity 1: SISTEMA_mm_interconnect_0_cmd_mux" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_cmd_mux_001 " "Found entity 1: SISTEMA_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353322 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578675353322 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578675353322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_router_default_decode " "Found entity 1: SISTEMA_mm_interconnect_0_router_default_decode" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353322 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_mm_interconnect_0_router " "Found entity 2: SISTEMA_mm_interconnect_0_router" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353322 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578675353337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578675353337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_router_001_default_decode " "Found entity 1: SISTEMA_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353337 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_mm_interconnect_0_router_001 " "Found entity 2: SISTEMA_mm_interconnect_0_router_001" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578675353337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578675353337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_router_002_default_decode " "Found entity 1: SISTEMA_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353337 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_mm_interconnect_0_router_002 " "Found entity 2: SISTEMA_mm_interconnect_0_router_002" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578675353337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578675353337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_router_003_default_decode " "Found entity 1: SISTEMA_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353337 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_mm_interconnect_0_router_003 " "Found entity 2: SISTEMA_mm_interconnect_0_router_003" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578675353337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578675353337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_router_004_default_decode " "Found entity 1: SISTEMA_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353337 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_mm_interconnect_0_router_004 " "Found entity 2: SISTEMA_mm_interconnect_0_router_004" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578675353337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578675353337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_router_005_default_decode " "Found entity 1: SISTEMA_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353337 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_mm_interconnect_0_router_005 " "Found entity 2: SISTEMA_mm_interconnect_0_router_005" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578675353337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578675353337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_router_006_default_decode " "Found entity 1: SISTEMA_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353353 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_mm_interconnect_0_router_006 " "Found entity 2: SISTEMA_mm_interconnect_0_router_006" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578675353353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578675353353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_router_008_default_decode " "Found entity 1: SISTEMA_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353353 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_mm_interconnect_0_router_008 " "Found entity 2: SISTEMA_mm_interconnect_0_router_008" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578675353353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578675353353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_router_010_default_decode " "Found entity 1: SISTEMA_mm_interconnect_0_router_010_default_decode" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353353 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_mm_interconnect_0_router_010 " "Found entity 2: SISTEMA_mm_interconnect_0_router_010" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_rsp_demux " "Found entity 1: SISTEMA_mm_interconnect_0_rsp_demux" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_rsp_mux " "Found entity 1: SISTEMA_mm_interconnect_0_rsp_mux" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_rsp_mux_001 " "Found entity 1: SISTEMA_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_rsp_mux_002 " "Found entity 1: SISTEMA_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/sistema/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/sistema/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/sistema/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/sistema/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/sistema/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/sistema/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/sistema/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353384 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/sistema/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/sistema/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/sistema/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/sistema/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353384 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/sistema/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353384 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/sistema/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353384 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/sistema/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353384 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/sistema/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353384 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/sistema/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578675353400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/sistema/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/sistema/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/sistema/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/sistema/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/sistema/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/sistema/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/sistema/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/sistema/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/sistema/submodules/altera_reset_controller.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/sistema/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "db/ip/sistema/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353431 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/sistema/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578675353431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/sistema/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675353431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675353431 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sistema_sdram.v(318) " "Verilog HDL or VHDL warning at sistema_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/sistema/submodules/sistema_sdram.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1578675353462 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sistema_sdram.v(328) " "Verilog HDL or VHDL warning at sistema_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/sistema/submodules/sistema_sdram.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1578675353462 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sistema_sdram.v(338) " "Verilog HDL or VHDL warning at sistema_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/sistema/submodules/sistema_sdram.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1578675353462 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sistema_sdram.v(682) " "Verilog HDL or VHDL warning at sistema_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/sistema/submodules/sistema_sdram.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1578675353462 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SISTEMA " "Elaborating entity \"SISTEMA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1578675353619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_JTAG_UART SISTEMA_JTAG_UART:jtag_uart " "Elaborating entity \"SISTEMA_JTAG_UART\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\"" {  } { { "db/ip/sistema/sistema.v" "jtag_uart" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/sistema.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675353823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_JTAG_UART_scfifo_w SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w " "Elaborating entity \"SISTEMA_JTAG_UART_scfifo_w\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\"" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "the_SISTEMA_JTAG_UART_scfifo_w" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675353854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "wfifo" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675354830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675354846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675354846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675354846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675354846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675354846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675354846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675354846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675354846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675354846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675354846 ""}  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578675354846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675354955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675354955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675354955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675354971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675354971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675354971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675355002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675355002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675355002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675355064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675355064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675355064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675355351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675355351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675355351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675355445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675355445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675355445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_JTAG_UART_scfifo_r SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r " "Elaborating entity \"SISTEMA_JTAG_UART_scfifo_r\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r\"" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "the_SISTEMA_JTAG_UART_scfifo_r" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675355445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\"" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "SISTEMA_JTAG_UART_alt_jtag_atlantic" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675355829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\"" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675355844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675355844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675355844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675355844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675355844 ""}  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578675355844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675357348 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675357379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675357395 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675357410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_LDR SISTEMA_LDR:ldr " "Elaborating entity \"SISTEMA_LDR\" for hierarchy \"SISTEMA_LDR:ldr\"" {  } { { "db/ip/sistema/sistema.v" "ldr" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/sistema.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675357426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "db/ip/sistema/submodules/sistema_ldr.v" "ADC_CTRL" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_ldr.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675357442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_PLL SISTEMA_PLL:pll " "Elaborating entity \"SISTEMA_PLL\" for hierarchy \"SISTEMA_PLL:pll\"" {  } { { "db/ip/sistema/sistema.v" "pll" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/sistema.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675357473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll SISTEMA_PLL:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"SISTEMA_PLL:pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/sistema/submodules/sistema_pll.v" "altera_pll_i" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675357551 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578675357582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_PLL:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"SISTEMA_PLL:pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/sistema/submodules/sistema_pll.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675357692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_PLL:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"SISTEMA_PLL:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3750 ps " "Parameter \"phase_shift1\" = \"-3750 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357692 ""}  } { { "db/ip/sistema/submodules/sistema_pll.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578675357692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1 SISTEMA_Procesador1:procesador1 " "Elaborating entity \"SISTEMA_Procesador1\" for hierarchy \"SISTEMA_Procesador1:procesador1\"" {  } { { "db/ip/sistema/sistema.v" "procesador1" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/sistema.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675357692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu " "Elaborating entity \"SISTEMA_Procesador1_cpu\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1.v" "cpu" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675357707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_test_bench SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_test_bench:the_SISTEMA_Procesador1_cpu_test_bench " "Elaborating entity \"SISTEMA_Procesador1_cpu_test_bench\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_test_bench:the_SISTEMA_Procesador1_cpu_test_bench\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_test_bench" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675357817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_register_bank_a_module SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a " "Elaborating entity \"SISTEMA_Procesador1_cpu_register_bank_a_module\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "SISTEMA_Procesador1_cpu_register_bank_a" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675357832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_altsyncram" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675357957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675357973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675357973 ""}  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578675357973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675358020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675358020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_register_bank_b_module SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_b_module:SISTEMA_Procesador1_cpu_register_bank_b " "Elaborating entity \"SISTEMA_Procesador1_cpu_register_bank_b_module\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_b_module:SISTEMA_Procesador1_cpu_register_bank_b\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "SISTEMA_Procesador1_cpu_register_bank_b" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_debug SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_debug\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_debug" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675358207 ""}  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578675358207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_break SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_break:the_SISTEMA_Procesador1_cpu_nios2_oci_break " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_break\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_break:the_SISTEMA_Procesador1_cpu_nios2_oci_break\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_break" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_xbrk SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_xbrk " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_xbrk\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_xbrk" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_dbrk SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_dbrk " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_dbrk\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_dbrk" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_itrace SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_itrace:the_SISTEMA_Procesador1_cpu_nios2_oci_itrace " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_itrace\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_itrace:the_SISTEMA_Procesador1_cpu_nios2_oci_itrace\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_itrace" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_dtrace SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador1_cpu_nios2_oci_dtrace " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_dtrace\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador1_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_dtrace" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_td_mode SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador1_cpu_nios2_oci_dtrace\|SISTEMA_Procesador1_cpu_nios2_oci_td_mode:SISTEMA_Procesador1_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_td_mode\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador1_cpu_nios2_oci_dtrace\|SISTEMA_Procesador1_cpu_nios2_oci_td_mode:SISTEMA_Procesador1_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "SISTEMA_Procesador1_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_fifo SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_fifo\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_fifo" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo\|SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt:the_SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo\|SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt:the_SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo\|SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo\|SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo\|SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo\|SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_pib SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_pib:the_SISTEMA_Procesador1_cpu_nios2_oci_pib " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_pib\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_pib:the_SISTEMA_Procesador1_cpu_nios2_oci_pib\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_pib" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_im SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_im:the_SISTEMA_Procesador1_cpu_nios2_oci_im " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_im\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_im:the_SISTEMA_Procesador1_cpu_nios2_oci_im\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_im" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_avalon_reg SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_avalon_reg\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_avalon_reg" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_ocimem SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_ocimem\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_ocimem" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_ociram_sp_ram_module SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram " "Elaborating entity \"SISTEMA_Procesador1_cpu_ociram_sp_ram_module\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "SISTEMA_Procesador1_cpu_ociram_sp_ram" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_altsyncram" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675358615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675358615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675358615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675358615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675358615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675358615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675358615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675358615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675358615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675358615 ""}  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578675358615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675358662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675358662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_debug_slave_wrapper SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper " "Elaborating entity \"SISTEMA_Procesador1_cpu_debug_slave_wrapper\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_debug_slave_wrapper" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_debug_slave_tck SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck " "Elaborating entity \"SISTEMA_Procesador1_cpu_debug_slave_tck\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" "the_SISTEMA_Procesador1_cpu_debug_slave_tck" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_debug_slave_sysclk SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk " "Elaborating entity \"SISTEMA_Procesador1_cpu_debug_slave_sysclk\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" "the_SISTEMA_Procesador1_cpu_debug_slave_sysclk" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" "SISTEMA_Procesador1_cpu_debug_slave_phy" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy " "Instantiated megafunction \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675358802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675358802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675358802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675358802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675358802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675358802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675358802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675358802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675358802 ""}  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578675358802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358802 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675358927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2 SISTEMA_Procesador2:procesador2 " "Elaborating entity \"SISTEMA_Procesador2\" for hierarchy \"SISTEMA_Procesador2:procesador2\"" {  } { { "db/ip/sistema/sistema.v" "procesador2" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/sistema.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu " "Elaborating entity \"SISTEMA_Procesador2_cpu\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2.v" "cpu" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_test_bench SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_test_bench:the_SISTEMA_Procesador2_cpu_test_bench " "Elaborating entity \"SISTEMA_Procesador2_cpu_test_bench\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_test_bench:the_SISTEMA_Procesador2_cpu_test_bench\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_test_bench" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_register_bank_a_module SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_register_bank_a_module:SISTEMA_Procesador2_cpu_register_bank_a " "Elaborating entity \"SISTEMA_Procesador2_cpu_register_bank_a_module\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_register_bank_a_module:SISTEMA_Procesador2_cpu_register_bank_a\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "SISTEMA_Procesador2_cpu_register_bank_a" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_register_bank_b_module SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_register_bank_b_module:SISTEMA_Procesador2_cpu_register_bank_b " "Elaborating entity \"SISTEMA_Procesador2_cpu_register_bank_b_module\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_register_bank_b_module:SISTEMA_Procesador2_cpu_register_bank_b\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "SISTEMA_Procesador2_cpu_register_bank_b" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_oci SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_oci\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_nios2_oci" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_oci_debug SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_debug:the_SISTEMA_Procesador2_cpu_nios2_oci_debug " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_oci_debug\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_debug:the_SISTEMA_Procesador2_cpu_nios2_oci_debug\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_nios2_oci_debug" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_oci_break SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_break:the_SISTEMA_Procesador2_cpu_nios2_oci_break " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_oci_break\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_break:the_SISTEMA_Procesador2_cpu_nios2_oci_break\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_nios2_oci_break" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_oci_xbrk SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador2_cpu_nios2_oci_xbrk " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_oci_xbrk\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador2_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_nios2_oci_xbrk" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_oci_dbrk SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador2_cpu_nios2_oci_dbrk " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_oci_dbrk\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador2_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_nios2_oci_dbrk" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_oci_itrace SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_itrace:the_SISTEMA_Procesador2_cpu_nios2_oci_itrace " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_oci_itrace\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_itrace:the_SISTEMA_Procesador2_cpu_nios2_oci_itrace\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_nios2_oci_itrace" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_oci_dtrace SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador2_cpu_nios2_oci_dtrace " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_oci_dtrace\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador2_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_nios2_oci_dtrace" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_oci_td_mode SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador2_cpu_nios2_oci_dtrace\|SISTEMA_Procesador2_cpu_nios2_oci_td_mode:SISTEMA_Procesador2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_oci_td_mode\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador2_cpu_nios2_oci_dtrace\|SISTEMA_Procesador2_cpu_nios2_oci_td_mode:SISTEMA_Procesador2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "SISTEMA_Procesador2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_oci_fifo SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_fifo:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_oci_fifo\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_fifo:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_nios2_oci_fifo" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_oci_compute_input_tm_cnt SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_fifo:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo\|SISTEMA_Procesador2_cpu_nios2_oci_compute_input_tm_cnt:the_SISTEMA_Procesador2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_fifo:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo\|SISTEMA_Procesador2_cpu_nios2_oci_compute_input_tm_cnt:the_SISTEMA_Procesador2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_oci_fifo_wrptr_inc SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_fifo:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo\|SISTEMA_Procesador2_cpu_nios2_oci_fifo_wrptr_inc:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_fifo:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo\|SISTEMA_Procesador2_cpu_nios2_oci_fifo_wrptr_inc:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_oci_fifo_cnt_inc SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_fifo:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo\|SISTEMA_Procesador2_cpu_nios2_oci_fifo_cnt_inc:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_fifo:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo\|SISTEMA_Procesador2_cpu_nios2_oci_fifo_cnt_inc:the_SISTEMA_Procesador2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_oci_pib SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_pib:the_SISTEMA_Procesador2_cpu_nios2_oci_pib " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_oci_pib\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_pib:the_SISTEMA_Procesador2_cpu_nios2_oci_pib\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_nios2_oci_pib" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_oci_im SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_im:the_SISTEMA_Procesador2_cpu_nios2_oci_im " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_oci_im\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_oci_im:the_SISTEMA_Procesador2_cpu_nios2_oci_im\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_nios2_oci_im" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_avalon_reg SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_avalon_reg\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_avalon_reg:the_SISTEMA_Procesador2_cpu_nios2_avalon_reg\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_nios2_avalon_reg" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_nios2_ocimem SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_ocimem:the_SISTEMA_Procesador2_cpu_nios2_ocimem " "Elaborating entity \"SISTEMA_Procesador2_cpu_nios2_ocimem\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_ocimem:the_SISTEMA_Procesador2_cpu_nios2_ocimem\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_nios2_ocimem" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_ociram_sp_ram_module SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_ocimem:the_SISTEMA_Procesador2_cpu_nios2_ocimem\|SISTEMA_Procesador2_cpu_ociram_sp_ram_module:SISTEMA_Procesador2_cpu_ociram_sp_ram " "Elaborating entity \"SISTEMA_Procesador2_cpu_ociram_sp_ram_module\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_nios2_ocimem:the_SISTEMA_Procesador2_cpu_nios2_ocimem\|SISTEMA_Procesador2_cpu_ociram_sp_ram_module:SISTEMA_Procesador2_cpu_ociram_sp_ram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "SISTEMA_Procesador2_cpu_ociram_sp_ram" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_debug_slave_wrapper SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper " "Elaborating entity \"SISTEMA_Procesador2_cpu_debug_slave_wrapper\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu.v" "the_SISTEMA_Procesador2_cpu_debug_slave_wrapper" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_debug_slave_tck SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper\|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck " "Elaborating entity \"SISTEMA_Procesador2_cpu_debug_slave_tck\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper\|SISTEMA_Procesador2_cpu_debug_slave_tck:the_SISTEMA_Procesador2_cpu_debug_slave_tck\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_wrapper.v" "the_SISTEMA_Procesador2_cpu_debug_slave_tck" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador2_cpu_debug_slave_sysclk SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper\|SISTEMA_Procesador2_cpu_debug_slave_sysclk:the_SISTEMA_Procesador2_cpu_debug_slave_sysclk " "Elaborating entity \"SISTEMA_Procesador2_cpu_debug_slave_sysclk\" for hierarchy \"SISTEMA_Procesador2:procesador2\|SISTEMA_Procesador2_cpu:cpu\|SISTEMA_Procesador2_cpu_nios2_oci:the_SISTEMA_Procesador2_cpu_nios2_oci\|SISTEMA_Procesador2_cpu_debug_slave_wrapper:the_SISTEMA_Procesador2_cpu_debug_slave_wrapper\|SISTEMA_Procesador2_cpu_debug_slave_sysclk:the_SISTEMA_Procesador2_cpu_debug_slave_sysclk\"" {  } { { "db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_wrapper.v" "the_SISTEMA_Procesador2_cpu_debug_slave_sysclk" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_SDRAM SISTEMA_SDRAM:sdram " "Elaborating entity \"SISTEMA_SDRAM\" for hierarchy \"SISTEMA_SDRAM:sdram\"" {  } { { "db/ip/sistema/sistema.v" "sdram" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/sistema.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_SDRAM_input_efifo_module SISTEMA_SDRAM:sdram\|SISTEMA_SDRAM_input_efifo_module:the_SISTEMA_SDRAM_input_efifo_module " "Elaborating entity \"SISTEMA_SDRAM_input_efifo_module\" for hierarchy \"SISTEMA_SDRAM:sdram\|SISTEMA_SDRAM_input_efifo_module:the_SISTEMA_SDRAM_input_efifo_module\"" {  } { { "db/ip/sistema/submodules/sistema_sdram.v" "the_SISTEMA_SDRAM_input_efifo_module" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_SRAM1 SISTEMA_SRAM1:sram1 " "Elaborating entity \"SISTEMA_SRAM1\" for hierarchy \"SISTEMA_SRAM1:sram1\"" {  } { { "db/ip/sistema/sistema.v" "sram1" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/sistema.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_sram1.v" "the_altsyncram" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sram1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_sram1.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sram1.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram " "Instantiated megafunction \"SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675359899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SISTEMA_SRAM1.hex " "Parameter \"init_file\" = \"SISTEMA_SRAM1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675359899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675359899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32000 " "Parameter \"maximum_depth\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675359899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32000 " "Parameter \"numwords_a\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675359899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675359899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675359899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675359899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675359899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675359899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675359899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675359899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675359899 ""}  } { { "db/ip/sistema/submodules/sistema_sram1.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sram1.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578675359899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nbm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nbm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nbm1 " "Found entity 1: altsyncram_nbm1" {  } { { "db/altsyncram_nbm1.tdf" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/altsyncram_nbm1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675359978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675359978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nbm1 SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram\|altsyncram_nbm1:auto_generated " "Elaborating entity \"altsyncram_nbm1\" for hierarchy \"SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram\|altsyncram_nbm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675359978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675361009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675361009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram\|altsyncram_nbm1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram\|altsyncram_nbm1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_nbm1.tdf" "decode3" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/altsyncram_nbm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675361009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675361071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675361071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram\|altsyncram_nbm1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram\|altsyncram_nbm1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_nbm1.tdf" "mux2" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/altsyncram_nbm1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675361071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_SRAM2 SISTEMA_SRAM2:sram2 " "Elaborating entity \"SISTEMA_SRAM2\" for hierarchy \"SISTEMA_SRAM2:sram2\"" {  } { { "db/ip/sistema/sistema.v" "sram2" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/sistema.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675361337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SISTEMA_SRAM2:sram2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SISTEMA_SRAM2:sram2\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_sram2.v" "the_altsyncram" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sram2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675361431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_SRAM2:sram2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SISTEMA_SRAM2:sram2\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_sram2.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sram2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675361446 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_SRAM2:sram2\|altsyncram:the_altsyncram " "Instantiated megafunction \"SISTEMA_SRAM2:sram2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675361446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SISTEMA_SRAM2.hex " "Parameter \"init_file\" = \"SISTEMA_SRAM2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675361446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675361446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32000 " "Parameter \"maximum_depth\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675361446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32000 " "Parameter \"numwords_a\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675361446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675361446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675361446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675361446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675361446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675361446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675361446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675361446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675361446 ""}  } { { "db/ip/sistema/submodules/sistema_sram2.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_sram2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578675361446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_obm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_obm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_obm1 " "Found entity 1: altsyncram_obm1" {  } { { "db/altsyncram_obm1.tdf" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/altsyncram_obm1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675361509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675361509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_obm1 SISTEMA_SRAM2:sram2\|altsyncram:the_altsyncram\|altsyncram_obm1:auto_generated " "Elaborating entity \"altsyncram_obm1\" for hierarchy \"SISTEMA_SRAM2:sram2\|altsyncram:the_altsyncram\|altsyncram_obm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675361509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_TIMER SISTEMA_TIMER:timer " "Elaborating entity \"SISTEMA_TIMER\" for hierarchy \"SISTEMA_TIMER:timer\"" {  } { { "db/ip/sistema/sistema.v" "timer" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/sistema.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675362634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0 SISTEMA_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SISTEMA_mm_interconnect_0\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/sistema/sistema.v" "mm_interconnect_0" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/sistema.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675362649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:procesador1_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:procesador1_data_master_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "procesador1_data_master_translator" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675362983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:procesador1_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:procesador1_instruction_master_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "procesador1_instruction_master_translator" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675362998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ldr_adc_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ldr_adc_slave_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "ldr_adc_slave_translator" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:procesador1_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:procesador1_debug_mem_slave_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "procesador1_debug_mem_slave_translator" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram1_s1_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "sram1_s1_translator" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:procesador1_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:procesador1_data_master_agent\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "procesador1_data_master_agent" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:procesador1_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:procesador1_instruction_master_agent\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "procesador1_instruction_master_agent" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:procesador2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:procesador2_data_master_agent\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "procesador2_data_master_agent" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:procesador2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:procesador2_instruction_master_agent\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "procesador2_instruction_master_agent" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ldr_adc_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ldr_adc_slave_agent\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "ldr_adc_slave_agent" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ldr_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ldr_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/sistema/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "ldr_adc_slave_agent_rsp_fifo" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 2427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/sistema/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 2468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 2509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router:router " "Elaborating entity \"SISTEMA_mm_interconnect_0_router\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router:router\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "router" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 2900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_default_decode SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router:router\|SISTEMA_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_default_decode\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router:router\|SISTEMA_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_001 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_001\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "router_001" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 2916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_001_default_decode SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_001:router_001\|SISTEMA_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_001_default_decode\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_001:router_001\|SISTEMA_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_002 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_002\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "router_002" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 2932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_002_default_decode SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_002:router_002\|SISTEMA_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_002_default_decode\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_002:router_002\|SISTEMA_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_003 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_003\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "router_003" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 2948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_003_default_decode SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_003:router_003\|SISTEMA_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_003_default_decode\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_003:router_003\|SISTEMA_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_004 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_004\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "router_004" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 2964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_004_default_decode SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_004:router_004\|SISTEMA_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_004_default_decode\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_004:router_004\|SISTEMA_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_005 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_005\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "router_005" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 2980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_005_default_decode SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_005:router_005\|SISTEMA_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_005_default_decode\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_005:router_005\|SISTEMA_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_006 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_006\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "router_006" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_006_default_decode SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_006:router_006\|SISTEMA_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_006_default_decode\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_006:router_006\|SISTEMA_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_008 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_008\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "router_008" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_008_default_decode SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_008:router_008\|SISTEMA_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_008_default_decode\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_008:router_008\|SISTEMA_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_008.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_010 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_010\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_010:router_010\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "router_010" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_010_default_decode SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_010:router_010\|SISTEMA_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_010_default_decode\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_010:router_010\|SISTEMA_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_010.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/sistema/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_cmd_demux SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"SISTEMA_mm_interconnect_0_cmd_demux\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_cmd_demux_001 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"SISTEMA_mm_interconnect_0_cmd_demux_001\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_cmd_demux_002 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"SISTEMA_mm_interconnect_0_cmd_demux_002\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_cmd_mux SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"SISTEMA_mm_interconnect_0_cmd_mux\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_cmd_mux_001 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"SISTEMA_mm_interconnect_0_cmd_mux_001\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/sistema/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_rsp_demux SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"SISTEMA_mm_interconnect_0_rsp_demux\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_rsp_mux SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"SISTEMA_mm_interconnect_0_rsp_mux\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/sistema/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_rsp_mux_001 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"SISTEMA_mm_interconnect_0_rsp_mux_001\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_rsp_mux_002 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"SISTEMA_mm_interconnect_0_rsp_mux_002\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_002.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/sistema/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363911 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/sistema/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578675363920 "|SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/sistema/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578675363921 "|SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/sistema/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578675363921 "|SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_avalon_st_adapter SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"SISTEMA_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 3911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675363999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_avalon_st_adapter_004 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"SISTEMA_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 4027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675364014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675364022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_irq_mapper SISTEMA_irq_mapper:irq_mapper " "Elaborating entity \"SISTEMA_irq_mapper\" for hierarchy \"SISTEMA_irq_mapper:irq_mapper\"" {  } { { "db/ip/sistema/sistema.v" "irq_mapper" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/sistema.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675364037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "db/ip/sistema/sistema.v" "rst_controller" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/sistema.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675364045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/sistema/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675364056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/sistema/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675364064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/sistema/sistema.v" "rst_controller_001" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/sistema.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675364071 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1578675366405 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.01.10.11:56:10 Progress: Loading sld4422f97f/alt_sld_fab_wrapper_hw.tcl " "2020.01.10.11:56:10 Progress: Loading sld4422f97f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675370436 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675372967 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675373155 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675375087 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675375227 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675375352 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675375524 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675375540 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675375540 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1578675376257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4422f97f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4422f97f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4422f97f/alt_sld_fab.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sld4422f97f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675376538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675376538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675376632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675376632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675376632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675376632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675376695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675376695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675376788 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675376788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675376788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675376851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675376851 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578675382427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578675382427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578675382427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578675382427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578675382427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578675382427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578675382427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578675382427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578675382427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578675382427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578675382427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578675382427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578675382427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578675382427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578675382427 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578675382427 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1578675382427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675382474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675382474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675382474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675382474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675382474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675382474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675382474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675382474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675382474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675382474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675382474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675382474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675382474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675382474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675382474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578675382474 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578675382474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578675382521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675382521 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1578675383192 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~_emulated SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 " "Register \"SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk\" is converted into an equivalent circuit using register \"SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~_emulated\" and latch \"SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1\"" {  } { { "db/ip/sistema/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/submodules/altera_up_avalon_adv_adc.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578675383458 "|SISTEMA|SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|sclk"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1578675383458 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_wire_cke VCC " "Pin \"sdram_wire_cke\" is stuck at VCC" {  } { { "db/ip/sistema/sistema.v" "" { Text "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/db/ip/sistema/sistema.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578675385567 "|SISTEMA|sdram_wire_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1578675385567 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675385997 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "331 " "331 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1578675388962 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675389446 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/output_files/ACTIVIDAD5.map.smsg " "Generated suppressed messages file C:/Users/Estudiante/Desktop/ProyectoMauricio/PROYECTOBE/output_files/ACTIVIDAD5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675390571 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "17 0 2 0 0 " "Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1578675392247 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578675392247 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4563 " "Implemented 4563 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1578675393382 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1578675393382 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1578675393382 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4030 " "Implemented 4030 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1578675393382 ""} { "Info" "ICUT_CUT_TM_RAMS" "480 " "Implemented 480 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1578675393382 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1578675393382 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1578675393382 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5055 " "Peak virtual memory: 5055 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578675393469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 10 11:56:33 2020 " "Processing ended: Fri Jan 10 11:56:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578675393469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:29 " "Elapsed time: 00:01:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578675393469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:13 " "Total CPU time (on all processors): 00:02:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578675393469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1578675393469 ""}
