// Seed: 2502213571
module module_0 (
    output wire id_0,
    input tri id_1,
    input tri id_2,
    output supply0 id_3,
    input wire id_4,
    input wire id_5,
    input tri1 id_6
    , id_13,
    input wor id_7,
    input uwire id_8,
    input tri1 id_9,
    input tri id_10,
    output tri id_11
);
  always disable id_14;
  tri1 id_15;
  assign id_15 = (-1) + -1'b0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input wor id_3,
    output supply1 id_4,
    input supply1 id_5,
    output supply0 id_6,
    input supply0 id_7
);
  assign id_2 = id_3;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_2,
      id_3,
      id_1,
      id_5,
      id_5,
      id_3,
      id_3,
      id_0,
      id_6
  );
  assign modCall_1.id_15 = 0;
  logic id_9;
  ;
endmodule
