/*
 *         
 * 
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *         
 *     
 * DO NOT EDIT THIS FILE!
 */

#if defined(INCLUDE_LIB_CINT)

#include <cint_config.h>
#include <cint_types.h>
#include <cint_porting.h>

#if defined(PORTMOD_SUPPORT)

#include <soc/portmod/portmod.h>

/* Macros section */

/* Functions section */
CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_speed_ability_local_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, max_num_abilities, 0, 0,
                         portmod_port_speed_ability_t*, portmod_port_speed_ability_t, abilities, 1, 0,
                         int*, int, num_abilities, 1, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         portmod_create,
                         int, int, unit, 0, 0,
                         int, int, flags, 0, 0,
                         int, int, max_ports, 0, 0,
                         int, int, max_phys, 0, 0,
                         int, int, nof_pm_instances, 0, 0,
                         portmod_pm_instances_t*, portmod_pm_instances_t, pm_instances, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         portmod_destroy,
                         int, int, unit, 0, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         portmod_thread_stop,
                         int, int, unit, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_macro_add,
                         int, int, unit, 0, 0,
                         portmod_pm_create_info_t*, portmod_pm_create_info_t, pm_info, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_add,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_add_info_t*, portmod_port_add_info_t, add_info, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_remove,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_callback_unregister,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_first_phy_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, phy, 1, 0,
                         int*, int, sub_phy, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_phys_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_pbmp_t*, portmod_pbmp_t, phys, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_is_valid,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, valid, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_pm_type_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, real_port, 1, 0,
                         portmod_dispatch_type_t*, portmod_dispatch_type_t, pm_type, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, flags, 0, 0,
                         int*, int, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, flags, 0, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_cdr_lock_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, is_locked, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_electrical_idle_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_interface_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_interface_config_t*, portmod_port_interface_config_t, config, 1, 0,
                         int, int, phy_init_flags, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_interface_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_interface_config_t*, portmod_port_interface_config_t, config, 1, 0,
                         int, int, phy_init_flags, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_default_interface_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_interface_config_t*, portmod_port_interface_config_t, config, 1, 0,
                         soc_port_if_t*, soc_port_if_t, interface, 1, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         portmod_port_interface_check,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_interface_config_t*, portmod_port_interface_config_t, config, 1, 0,
                         int, int, is_ext_phy, 0, 0,
                         soc_port_if_t, soc_port_if_t, interface, 0, 0,
                         int*, int, is_valid, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_encoding_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, properties, 1, 0,
                         portmod_port_pcs_t*, portmod_port_pcs_t, encoding, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_encoding_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, properties, 0, 0,
                         portmod_port_pcs_t, portmod_port_pcs_t, encoding, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_cl72_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_cl72_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_cl72_status_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         phymod_cl72_status_t*, phymod_cl72_status_t, status, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_loopback_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_loopback_mode_t, portmod_loopback_mode_t, loopback_type, 0, 0,
                         int*, int, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_loopback_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_loopback_mode_t, portmod_loopback_mode_t, loopback_type, 0, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_pass_through_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, loopback_en, 1, 0,
                         int*, int, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_pass_through_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, loopback_en, 0, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_pass_through_calibrate,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_pass_through_fec_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_pass_through_fec_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_rx_mac_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_rx_mac_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_tx_mac_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_tx_mac_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_ability_local_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, phy_flags, 0, 0,
                         portmod_port_ability_t*, portmod_port_ability_t, ability, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_autoneg_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, phy_flags, 0, 0,
                         phymod_autoneg_control_t*, phymod_autoneg_control_t, an, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_autoneg_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, phy_flags, 0, 0,
                         phymod_autoneg_control_t*, phymod_autoneg_control_t, an, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_autoneg_status_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         phymod_autoneg_status_t*, phymod_autoneg_status_t, an_status, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_link_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, flags, 0, 0,
                         int*, int, link, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_link_latch_down_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, flags, 0, 0,
                         int*, int, link, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_phy_link_up_event,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_phy_link_down_event,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_prbs_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_prbs_mode_t, portmod_prbs_mode_t, mode, 0, 0,
                         int, int, flags, 0, 0,
                         phymod_prbs_t*, phymod_prbs_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_prbs_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_prbs_mode_t, portmod_prbs_mode_t, mode, 0, 0,
                         int, int, flags, 0, 0,
                         phymod_prbs_t*, phymod_prbs_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_prbs_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_prbs_mode_t, portmod_prbs_mode_t, mode, 0, 0,
                         int, int, flags, 0, 0,
                         int*, int, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_prbs_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_prbs_mode_t, portmod_prbs_mode_t, mode, 0, 0,
                         int, int, flags, 0, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_prbs_status_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_prbs_mode_t, portmod_prbs_mode_t, mode, 0, 0,
                         int, int, flags, 0, 0,
                         phymod_prbs_status_t*, phymod_prbs_status_t, status, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_nof_lanes_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, nof_lanes, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_ilkn_nof_segments_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, nof_segments, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_ilkn_nof_segments_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, nof_segments, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_ilkn_retranstmit_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         ilkn_retransmit_config_t*, ilkn_retransmit_config_t, retransmit_config, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_ilkn_retranstmit_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         ilkn_retransmit_config_t*, ilkn_retransmit_config_t, retransmit_config, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_lanes_assign,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_lanes_assign_info_t*, portmod_lanes_assign_info_t, assign_map, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_lanes_retrieve,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_lanes_assign_info_t*, portmod_lanes_assign_info_t, assign_map, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_firmware_mode_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         phymod_firmware_mode_t*, phymod_firmware_mode_t, fw_mode, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_firmware_mode_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         phymod_firmware_mode_t, phymod_firmware_mode_t, fw_mode, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_runt_threshold_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_runt_threshold_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, value, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_max_packet_size_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_max_packet_size_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, value, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_pad_size_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_pad_size_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, value, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_tx_mac_sa_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         sal_mac_addr_t, sal_mac_addr_t, mac_sa, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_tx_mac_sa_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         sal_mac_addr_t, sal_mac_addr_t, mac_sa, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_rx_mac_sa_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         sal_mac_addr_t, sal_mac_addr_t, mac_sa, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_rx_mac_sa_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         sal_mac_addr_t, sal_mac_addr_t, mac_sa, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_tx_average_ipg_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_tx_average_ipg_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, value, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_tx_preamble_length_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_tx_preamble_length_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, value, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_local_fault_control_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_local_fault_control_t*, portmod_local_fault_control_t, control, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_local_fault_control_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_local_fault_control_t*, portmod_local_fault_control_t, control, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_remote_fault_control_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_remote_fault_control_t*, portmod_remote_fault_control_t, control, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_remote_fault_control_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_remote_fault_control_t*, portmod_remote_fault_control_t, control, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_local_fault_status_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_remote_fault_status_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_local_fault_status_clear,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_remote_fault_status_clear,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_local_fault_reasons_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, local_fault_reasons, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_pause_control_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_pause_control_t*, portmod_pause_control_t, control, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_pause_control_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_pause_control_t*, portmod_pause_control_t, control, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_pfc_control_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_pfc_control_t*, portmod_pfc_control_t, control, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_pfc_control_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_pfc_control_t*, portmod_pfc_control_t, control, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_llfc_control_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_llfc_control_t*, portmod_llfc_control_t, control, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_llfc_control_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_llfc_control_t*, portmod_llfc_control_t, control, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_update,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_update_control_t*, portmod_port_update_control_t, update_control, 1, 0);

CINT_FWRAPPER_CREATE_RP7(int, int, 0, 0,
                         portmod_port_core_access_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, phyn, 0, 0,
                         int, int, max_cores, 0, 0,
                         phymod_core_access_t*, phymod_core_access_t, core_access_arr, 1, 0,
                         int*, int, nof_cores, 1, 0,
                         int*, int, is_most_ext, 1, 0);

CINT_FWRAPPER_CREATE_RP7(int, int, 0, 0,
                         portmod_port_phy_lane_access_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_access_get_params_t*, portmod_access_get_params_t, params, 1, 0,
                         int, int, max_phys, 0, 0,
                         phymod_phy_access_t*, phymod_phy_access_t, access, 1, 0,
                         int*, int, nof_phys, 1, 0,
                         int*, int, is_most_ext, 1, 0);

CINT_FWRAPPER_CREATE_RP7(int, int, 0, 0,
                         portmod_pm_phy_lane_access_get,
                         int, int, unit, 0, 0,
                         int, int, pm_id, 0, 0,
                         portmod_access_get_params_t*, portmod_access_get_params_t, params, 1, 0,
                         int, int, max_phys, 0, 0,
                         phymod_phy_access_t*, phymod_phy_access_t, access, 1, 0,
                         int*, int, nof_phys, 1, 0,
                         int*, int, is_most_ext, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_pm_diag_info_get,
                         int, int, unit, 0, 0,
                         int, int, pm_id, 0, 0,
                         portmod_pm_diag_info_t*, portmod_pm_diag_info_t, diag_info, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_diag_info_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_diag_info_t*, portmod_port_diag_info_t, diag_info, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_duplex_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_duplex_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         portmod_port_phy_reg_read,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, lane, 0, 0,
                         int, int, flags, 0, 0,
                         int, int, reg_addr, 0, 0,
                         uint32*, uint32, value, 1, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         portmod_port_phy_reg_write,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, lane, 0, 0,
                         int, int, flags, 0, 0,
                         int, int, reg_addr, 0, 0,
                         uint32, uint32, value, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_reset_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, mode, 0, 0,
                         int, int, opcode, 0, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_reset_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, mode, 0, 0,
                         int, int, opcode, 0, 0,
                         int, int, value, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_adv_remote_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_drv_name,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_drv_name_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         char*, char, name, 1, 0,
                         int, int, len, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_fec_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, phy_flags, 0, 0,
                         uint32_t*, uint32_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_fec_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, phy_flags, 0, 0,
                         uint32_t, uint32_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_ability_advert_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, phy_flags, 0, 0,
                         portmod_port_ability_t*, portmod_port_ability_t, ability, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_ability_advert_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, phy_flags, 0, 0,
                         portmod_port_ability_t*, portmod_port_ability_t, ability, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_ability_remote_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, phy_flags, 0, 0,
                         portmod_port_ability_t*, portmod_port_ability_t, ability, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_frame_spacing_stretch_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, spacing, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_frame_spacing_stretch_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, spacing, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_diag_fifo_status_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_fifo_status_t*, portmod_fifo_status_t, diag_info, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_rx_control_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_rx_control_t*, portmod_rx_control_t, rx_ctrl, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_rx_control_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_rx_control_t*, portmod_rx_control_t, rx_ctrl, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_pfc_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_pfc_config_t*, portmod_pfc_config_t, pfc_cfg, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_pfc_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_pfc_config_t*, portmod_pfc_config_t, pfc_cfg, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_eee_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_eee_t*, portmod_eee_t, eee, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_eee_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_eee_t*, portmod_eee_t, eee, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_eee_clock_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_eee_clock_t*, portmod_eee_clock_t, eee_clk, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_eee_clock_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_eee_clock_t*, portmod_eee_clock_t, eee_clk, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_vlan_tag_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_vlan_tag_t*, portmod_vlan_tag_t, vlan_tag, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_vlan_tag_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_vlan_tag_t*, portmod_vlan_tag_t, vlan_tag, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_to_phyaddr,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_to_phyaddr_int,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_modid_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, value, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_led_chain_config,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, value, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_clear_rx_lss_status_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, lcl_fault, 1, 0,
                         int*, int, rmt_fault, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_clear_rx_lss_status_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, lcl_fault, 0, 0,
                         int, int, rmt_fault, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_xphy_lane_attach,
                         int, int, unit, 0, 0,
                         int, int, iphy, 0, 0,
                         int, int, phyn, 0, 0,
                         portmod_xphy_lane_connection_t*, portmod_xphy_lane_connection_t, lane_conn, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_xphy_lane_detach,
                         int, int, unit, 0, 0,
                         int, int, iphy, 0, 0,
                         int, int, phyn, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_xphy_add,
                         int, int, unit, 0, 0,
                         int, int, xphy_addr, 0, 0,
                         phymod_core_access_t*, phymod_core_access_t, core_access, 1, 0,
                         int*, int, xphy_idx, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_xphy_delete,
                         int, int, unit, 0, 0,
                         int, int, xphy_addr, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_xphy_wb_db_restore,
                         int, int, unit, 0, 0,
                         int, int, xphy_idx, 0, 0,
                         int, int, xphy_addr, 0, 0,
                         phymod_core_access_t*, phymod_core_access_t, core_access, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_ext_phy_lane_attach,
                         int, int, unit, 0, 0,
                         int, int, iphy, 0, 0,
                         int, int, phyn, 0, 0,
                         portmod_lane_connection_t*, portmod_lane_connection_t, lane_connection, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_ext_phy_lane_detach,
                         int, int, unit, 0, 0,
                         int, int, iphy, 0, 0,
                         int, int, phyn, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_lag_failover_status_toggle,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_lag_failover_loopback_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_lag_failover_loopback_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, value, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_mode_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_mode_info_t*, portmod_port_mode_info_t, mode, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_mode_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_mode_info_t*, portmod_port_mode_info_t, mode, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_encap_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, flags, 1, 0,
                         portmod_encap_t*, portmod_encap_t, encap, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_encap_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, flags, 0, 0,
                         portmod_encap_t, portmod_encap_t, encap, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_higig_mode_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, mode, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_higig_mode_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, mode, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_higig2_mode_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, mode, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_higig2_mode_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, mode, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_config_port_type_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, type, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_config_port_type_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, type, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_trunk_hwfailover_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_trunk_hwfailover_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, hw_count, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_trunk_hwfailover_status_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, loopback, 1, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         portmod_port_diag_ctrl,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, inst, 0, 0,
                         int, int, op_type, 0, 0,
                         int, int, op_cmd, 0, 0,
                         void*, void, arg, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_ref_clk_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, ref_clk, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_lag_failover_disable,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_lag_remove_failover_lpbk_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, val, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_lag_remove_failover_lpbk_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, val, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_cntmaxsize_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, val, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_cntmaxsize_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, val, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_multi_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_multi_get_t*, portmod_multi_get_t, multi_get, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_drain_cell_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_drain_cells_t*, portmod_drain_cells_t, drain_cells, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_drain_cell_stop,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_drain_cells_t*, portmod_drain_cells_t, drain_cells, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_drain_cell_start,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_drain_cells_rx_enable,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, rx_en, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_egress_queue_drain_rx_en,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, rx_en, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_mac_ctrl_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint64, uint64, ctrl, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_txfifo_cell_cnt_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, cnt, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_egress_queue_drain_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint64*, uint64, ctrl, 1, 0,
                         int*, int, rxen, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_mac_reset_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, val, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_mac_reset_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, val, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_soft_reset_toggle,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, idx, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_soft_reset,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_mac_soft_reset_mode_t, portmod_mac_soft_reset_mode_t, reset_mode, 0, 0,
                         int*, int, saved_rx_enable, 1, 0,
                         uint64*, uint64, saved_mac_ctrl, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_mac_reset_check,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0,
                         int*, int, reset, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_core_num_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, core_num, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_e2ecc_hdr_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_higig_e2ecc_hdr_t*, portmod_port_higig_e2ecc_hdr_t, e2ecc_hdr, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_e2ecc_hdr_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_higig_e2ecc_hdr_t*, portmod_port_higig_e2ecc_hdr_t, e2ecc_hdr, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_e2e_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_e2e_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_fallback_lane_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, fallback_lane, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_speed_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, speed, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_pm_tsc_refclock_get,
                         int, int, unit, 0, 0,
                         int, int, pm_id, 0, 0,
                         int*, int, ref_in, 1, 0,
                         int*, int, ref_out, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_pm_tsc_refclock_set,
                         int, int, unit, 0, 0,
                         int, int, pm_id, 0, 0,
                         int, int, ref_in, 0, 0,
                         int, int, ref_out, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_discard_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, discard, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_soft_reset_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, idx, 0, 0,
                         int, int, val, 0, 0,
                         int, int, flags, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_tx_down,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_logical_lane_order_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, lane_order_max_size, 0, 0,
                         int*, int, lane_order, 1, 0,
                         int*, int, lane_order_actual_size, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_logical_lane_order_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, lane_order, 1, 0,
                         int, int, lane_order_size, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_pgw_reconfig,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_mode_info_t*, portmod_port_mode_info_t, pmode, 1, 0,
                         int, int, phy_port, 0, 0,
                         int, int, flags, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_notify,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, link, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_control_phy_timesync_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_control_phy_timesync_t, portmod_port_control_phy_timesync_t, config, 0, 0,
                         uint64*, uint64, value, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_control_phy_timesync_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_control_phy_timesync_t, portmod_port_control_phy_timesync_t, config, 0, 0,
                         uint64, uint64, value, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_phy_timesync_config_t*, portmod_phy_timesync_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_phy_timesync_config_t*, portmod_phy_timesync_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_nco_addend_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, freq_step, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_nco_addend_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, freq_step, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_framesync_mode_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_timesync_framesync_t*, portmod_timesync_framesync_t, framesync, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_framesync_mode_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_timesync_framesync_t*, portmod_timesync_framesync_t, framesync, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_local_time_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint64*, uint64, local_time, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_local_time_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint64, uint64, local_time, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_timesync_load_ctrl_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, load_once, 1, 0,
                         uint32*, uint32, load_always, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_timesync_load_ctrl_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, load_once, 0, 0,
                         uint32, uint32, load_always, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_tx_timestamp_offset_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, ts_offset, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_tx_timestamp_offset_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, ts_offset, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_rx_timestamp_offset_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, ts_offset, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_rx_timestamp_offset_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, ts_offset, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timestamp_adjust_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         soc_port_timestamp_adjust_t*, soc_port_timestamp_adjust_t, ts_adjust, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timestamp_adjust_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         soc_port_timestamp_adjust_t*, soc_port_timestamp_adjust_t, ts_adjust, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_phy_intr_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, intr_enable, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_phy_intr_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, intr_enable, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_phy_intr_status_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, intr_status, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_phy_intr_status_clear,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_port_phy_timesync_do_sync,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_capture_timestamp_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint64*, uint64, cap_ts, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_heartbeat_timestamp_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint64*, uint64, hb_ts, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_edc_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_edc_config_t*, portmod_edc_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_edc_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_edc_config_t*, portmod_edc_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_interrupt_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, intr_type, 0, 0,
                         uint32*, uint32, val, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_interrupt_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, intr_type, 0, 0,
                         uint32, uint32, val, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_interrupt_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, intr_type, 0, 0,
                         uint32*, uint32, val, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_interrupts_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, arr_max_size, 0, 0,
                         uint32*, uint32, intr_arr, 1, 0,
                         uint32*, uint32, size, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_stats_read,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_stat_val_t, portmod_stat_val_t, cntr_type, 0, 0,
                         uint64*, uint64, value, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_stats_clear,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_stat_val_t, portmod_stat_val_t, cntr_type, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_check_legacy_phy,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, legacy_phy, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_failover_mode_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         phymod_failover_mode_t*, phymod_failover_mode_t, failover, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_failover_mode_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         phymod_failover_mode_t, phymod_failover_mode_t, failover, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_warmboot_db_restore,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_interface_config_t*, portmod_port_interface_config_t, intf_config, 1, 0,
                         portmod_port_init_config_t*, portmod_port_init_config_t, init_config, 1, 0,
                         phymod_operation_mode_t, phymod_operation_mode_t, phy_op_mode, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_flow_control_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, merge_mode_en, 0, 0,
                         int, int, parallel_fc_en, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_update_dynamic_state,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32_t, uint32_t, port_dynamic_state, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_phy_op_mode_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         phymod_operation_mode_t*, phymod_operation_mode_t, val, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_lane_map_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, flags, 0, 0,
                         phymod_lane_map_t*, phymod_lane_map_t, lane_map, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_lane_map_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, flags, 0, 0,
                         phymod_lane_map_t*, phymod_lane_map_t, lane_map, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_polarity_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         phymod_polarity_t*, phymod_polarity_t, polarity, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_polarity_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         phymod_polarity_t*, phymod_polarity_t, polarity, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_medium_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         soc_port_medium_t, soc_port_medium_t, medium, 0, 0,
                         soc_phy_config_t*, soc_phy_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_medium_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         soc_port_medium_t, soc_port_medium_t, medium, 0, 0,
                         soc_phy_config_t*, soc_phy_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_medium_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         soc_port_medium_t*, soc_port_medium_t, medium, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_pm_port_pll_div_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, phy_port, 0, 0,
                         portmod_port_resources_t*, portmod_port_resources_t, port_resource, 1, 0,
                         uint32_t*, uint32_t, pll_div, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_master_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, master_mode, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_master_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, master_mode, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_preemption_control_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_preemption_control_t, portmod_preemption_control_t, type, 0, 0,
                         uint32*, uint32, value, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_preemption_control_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_preemption_control_t, portmod_preemption_control_t, type, 0, 0,
                         uint32, uint32, value, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_preemption_tx_status_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, value, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_preemption_verify_status_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_preemption_verify_status_type_t, portmod_preemption_verify_status_type_t, type, 0, 0,
                         uint32*, uint32, value, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_preemption_force_rx_eop_mode_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_preemption_force_rx_eop_mode_t, portmod_preemption_force_rx_eop_mode_t, type, 0, 0,
                         uint32*, uint32, value, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_preemption_force_rx_eop_mode_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_preemption_force_rx_eop_mode_t, portmod_preemption_force_rx_eop_mode_t, type, 0, 0,
                         uint32, uint32, value, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_preemption_rx_timeout_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, enable, 1, 0,
                         uint32*, uint32, timeout_cnt, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_preemption_rx_timeout_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, enable, 0, 0,
                         uint32, uint32, timeout_cnt, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_timesync_tx_info_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_fifo_status_t*, portmod_fifo_status_t, tx_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_core_add,
                         int, int, unit, 0, 0,
                         int, int, pm_id, 0, 0,
                         int, int, flags, 0, 0,
                         portmod_port_add_info_t*, portmod_port_add_info_t, add_info, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_pm_serdes_core_init,
                         int, int, unit, 0, 0,
                         int, int, pm_id, 0, 0,
                         portmod_port_add_info_t*, portmod_port_add_info_t, add_info, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_pm_is_initialized,
                         int, int, unit, 0, 0,
                         int, int, pm_id, 0, 0,
                         int*, int, is_initialized, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_speed_config_validate,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_speed_config_t*, portmod_speed_config_t, speed_config, 1, 0,
                         portmod_pbmp_t*, portmod_pbmp_t, affected_pbmp, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_pm_enable,
                         int, int, unit, 0, 0,
                         int, int, pm_id, 0, 0,
                         int, int, flags, 0, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_phy_pm_id_get,
                         int, int, unit, 0, 0,
                         int, int, pport, 0, 0,
                         int*, int, pm_id, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_pm_logical_pbmp_get,
                         int, int, unit, 0, 0,
                         int, int, pm_id, 0, 0,
                         portmod_pbmp_t*, portmod_pbmp_t, logical_pbmp, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_pm_vco_reconfig,
                         int, int, unit, 0, 0,
                         int, int, pm_id, 0, 0,
                         portmod_vco_type_t*, portmod_vco_type_t, vco, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_speed_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_speed_config_t*, portmod_speed_config_t, speed_config, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_speed_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_speed_config_t*, portmod_speed_config_t, speed_config, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_credits_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0);

#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_stage_activate,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_cpri_stage_t, portmod_cpri_stage_t, stage, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_rsvd4_tx_fsm_state_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_rsvd4_tx_fsm_state_t, cprimod_rsvd4_tx_fsm_state_t, state, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_cpri_port_rsvd4_tx_override_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_rsvd4_tx_overide_t, cprimod_rsvd4_tx_overide_t, parameter, 0, 0,
                         int, int, enable, 0, 0,
                         int, int, value, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_cpri_port_rsvd4_rx_override_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_rsvd4_rx_overide_t, cprimod_rsvd4_rx_overide_t, parameter, 0, 0,
                         int, int, enable, 0, 0,
                         int, int, value, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_rx_axc_frame_add,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, axc_id, 0, 0,
                         portmod_cpri_axc_frame_info_t*, portmod_cpri_axc_frame_info_t, frame_info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_rx_frame_optional_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_rx_config_field_t, cprimod_rx_config_field_t, field, 0, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_rx_frame_optional_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_rx_config_field_t, cprimod_rx_config_field_t, field, 0, 0,
                         int, int, value, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_tx_frame_optional_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_tx_config_field_t, cprimod_tx_config_field_t, field, 0, 0,
                         uint32*, uint32, value, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_tx_frame_optional_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_tx_config_field_t, cprimod_tx_config_field_t, field, 0, 0,
                         uint32, uint32, value, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_rsvd4_rx_frame_optional_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_rsvd4_rx_config_field_t, cprimod_rsvd4_rx_config_field_t, field, 0, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_rsvd4_rx_frame_optional_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_rsvd4_rx_config_field_t, cprimod_rsvd4_rx_config_field_t, field, 0, 0,
                         int, int, value, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_rsvd4_tx_frame_optional_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_rsvd4_tx_config_field_t, cprimod_rsvd4_tx_config_field_t, field, 0, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_rsvd4_tx_frame_optional_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_rsvd4_tx_config_field_t, cprimod_rsvd4_tx_config_field_t, field, 0, 0,
                         int, int, value, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_rsvd4_rx_speed_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_port_rsvd4_speed_mult_t*, cprimod_port_rsvd4_speed_mult_t, speed, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_rsvd4_rx_speed_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_port_rsvd4_speed_mult_t, cprimod_port_rsvd4_speed_mult_t, speed, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_rsvd4_tx_speed_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_port_rsvd4_speed_mult_t*, cprimod_port_rsvd4_speed_mult_t, speed, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_rsvd4_tx_speed_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_port_rsvd4_speed_mult_t, cprimod_port_rsvd4_speed_mult_t, speed, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_rx_axc_frame_delete,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, axc_id, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_cpri_port_rx_axc_frame_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, axc_id, 0, 0,
                         uint32, uint32, from_get_all, 0, 0,
                         portmod_cpri_axc_frame_info_t*, portmod_cpri_axc_frame_info_t, frame_info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_rsvd4_rx_fsm_state_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_rsvd4_rx_fsm_state_t, cprimod_rsvd4_rx_fsm_state_t, state, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_tx_axc_frame_add,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, axc_id, 0, 0,
                         portmod_cpri_axc_frame_info_t*, portmod_cpri_axc_frame_info_t, frame_info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_tx_axc_frame_delete,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, axc_id, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_cpri_port_tx_axc_frame_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, axc_id, 0, 0,
                         uint32, uint32, from_get_all, 0, 0,
                         portmod_cpri_axc_frame_info_t*, portmod_cpri_axc_frame_info_t, frame_info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_encap_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         cprimod_encap_header_config_t*, cprimod_encap_header_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_encap_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         cprimod_encap_header_config_t*, cprimod_encap_header_config_t, config, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_encap_roe_ordering_info_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         cprimod_encap_ordering_info_entry_t*, cprimod_encap_ordering_info_entry_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_encap_roe_ordering_info_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         cprimod_encap_ordering_info_entry_t*, cprimod_encap_ordering_info_entry_t, config, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_cpri_port_encap_roe_ordering_sequence_offset_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         uint32, uint32, control, 0, 0,
                         cprimod_cpri_ordering_info_offset_t*, cprimod_cpri_ordering_info_offset_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_cpri_port_encap_roe_ordering_sequence_offset_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         uint32, uint32, control, 0, 0,
                         cprimod_cpri_ordering_info_offset_t*, cprimod_cpri_ordering_info_offset_t, config, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_roe_encap_macda_entry_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         cprimod_mac_addr_t, cprimod_mac_addr_t, mac_addr, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_roe_encap_macda_entry_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         cprimod_mac_addr_t, cprimod_mac_addr_t, mac_addr, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_roe_encap_macsa_entry_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         cprimod_mac_addr_t, cprimod_mac_addr_t, mac_addr, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_roe_encap_macsa_entry_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         cprimod_mac_addr_t, cprimod_mac_addr_t, mac_addr, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_cpri_port_roe_encap_vlan_entry_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         cprimod_vlan_table_id_t, cprimod_vlan_table_id_t, table_id, 0, 0,
                         uint32*, uint32, vlan_id, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_cpri_port_roe_encap_vlan_entry_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         cprimod_vlan_table_id_t, cprimod_vlan_table_id_t, table_id, 0, 0,
                         uint32, uint32, vlan_id, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_decap_ethertype_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_ethertype_t, cprimod_ethertype_t, pkt_type, 0, 0,
                         uint16*, uint16, ethtype, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_decap_ethertype_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_ethertype_t, cprimod_ethertype_t, pkt_type, 0, 0,
                         uint16, uint16, ethtype, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_encap_ethertype_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_ethertype_t, cprimod_ethertype_t, pkt_type, 0, 0,
                         uint16*, uint16, ethtype, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_encap_ethertype_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_ethertype_t, cprimod_ethertype_t, pkt_type, 0, 0,
                         uint16, uint16, ethtype, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         portmod_cpri_port_decap_flow_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint8, uint8, roe_subtype, 0, 0,
                         uint32*, uint32, queue_num, 1, 0,
                         cprimod_cls_option_t*, cprimod_cls_option_t, cls_option, 1, 0,
                         cprimod_cls_flow_type_t*, cprimod_cls_flow_type_t, flow_type, 1, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         portmod_cpri_port_decap_flow_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint8, uint8, roe_subtype, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         cprimod_cls_option_t, cprimod_cls_option_t, cls_option, 0, 0,
                         cprimod_cls_flow_type_t, cprimod_cls_flow_type_t, flow_type, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_decap_flow_config_clear,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint8, uint8, roe_subtype, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_decap_queue_to_ordering_info_index_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         uint32*, uint32, ordering_info_index, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_decap_queue_to_ordering_info_index_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         uint32, uint32, ordering_info_index, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_decap_flow_to_queue_mapping_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, flow_id, 0, 0,
                         uint32*, uint32, queue_num, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_decap_flow_to_queue_mapping_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, flow_id, 0, 0,
                         uint32, uint32, queue_num, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_decap_flow_to_queue_mapping_clear,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, flow_id, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_decap_roe_ordering_info_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         cprimod_decap_ordering_info_entry_t*, cprimod_decap_ordering_info_entry_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_decap_roe_ordering_info_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         cprimod_decap_ordering_info_entry_t*, cprimod_decap_ordering_info_entry_t, config, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_decap_roe_ordering_sequence_offset_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         cprimod_cpri_ordering_info_offset_t*, cprimod_cpri_ordering_info_offset_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_decap_roe_ordering_sequence_offset_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         cprimod_cpri_ordering_info_offset_t*, cprimod_cpri_ordering_info_offset_t, config, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_tx_frame_tgen_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_tx_frame_tgen_config_t*, portmod_tx_frame_tgen_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_tx_frame_tgen_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_tx_frame_tgen_config_t*, portmod_tx_frame_tgen_config_t, config, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_tx_frame_tgen_enable,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, enable, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_tx_frame_tgen_ts_offset_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint64*, uint64, offset, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_tx_frame_tgen_ts_offset_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint64, uint64, offset, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_tx_frame_next_hfn_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, hfn, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_tx_frame_next_bfn_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, bfn, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_rsvd4_rx_flow_add,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, flow_id, 0, 0,
                         portmod_rsvd4_rx_flow_info_t*, portmod_rsvd4_rx_flow_info_t, info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_rsvd4_rx_flow_delete,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, flow_id, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_rsvd4_tx_flow_add,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, flow_id, 0, 0,
                         portmod_rsvd4_tx_flow_info_t*, portmod_rsvd4_tx_flow_info_t, info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_rsvd4_tx_flow_delete,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, flow_id, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_rsvd4_dbm_entry_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, profile_id, 0, 0,
                         cprimod_dbm_rule_entry_t*, cprimod_dbm_rule_entry_t, profile, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_rsvd4_dbm_entry_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, profile_id, 0, 0,
                         cprimod_dbm_rule_entry_t*, cprimod_dbm_rule_entry_t, profile, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_rsvd4_secondary_dbm_entry_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, profile_id, 0, 0,
                         cprimod_secondary_dbm_rule_entry_t*, cprimod_secondary_dbm_rule_entry_t, profile, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_rsvd4_secondary_dbm_entry_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, profile_id, 0, 0,
                         cprimod_secondary_dbm_rule_entry_t*, cprimod_secondary_dbm_rule_entry_t, profile, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_cpri_port_rsvd4_modulo_rule_entry_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, modulo_rule_num, 0, 0,
                         cprimod_transmission_rule_type_t, cprimod_transmission_rule_type_t, modulo_rule_type, 0, 0,
                         cprimod_modulo_rule_entry_t*, cprimod_modulo_rule_entry_t, modulo_rule, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_cpri_port_rsvd4_modulo_rule_entry_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, modulo_rule_num, 0, 0,
                         cprimod_transmission_rule_type_t, cprimod_transmission_rule_type_t, modulo_rule_type, 0, 0,
                         cprimod_modulo_rule_entry_t*, cprimod_modulo_rule_entry_t, modulo_rule, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_rsvd4_dbm_position_entry_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         cprimod_dbm_pos_table_entry_t*, cprimod_dbm_pos_table_entry_t, pos_entry, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_rsvd4_dbm_position_entry_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         cprimod_dbm_pos_table_entry_t*, cprimod_dbm_pos_table_entry_t, pos_entry, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_rsvd4_rx_master_frame_sync_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, master_frame_number, 1, 0,
                         uint64*, uint64, master_frame_start_time, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_rsvd4_rx_master_frame_sync_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, master_frame_number, 0, 0,
                         uint64, uint64, master_frame_start_time, 0, 0);

#endif /* CPRIMOD_SUPPORT */
CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         portmod_pm_supported_vcos_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_dispatch_type_t, portmod_dispatch_type_t, pm_type, 0, 0,
                         portmod_vcos_speed_config_t*, portmod_vcos_speed_config_t, speed_config_list, 1, 0,
                         int, int, size, 0, 0,
                         portmod_dual_vcos_t*, portmod_dual_vcos_t, dual_vco, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_vcos_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_vcos_speed_config_t*, portmod_vcos_speed_config_t, speed_config_list, 1, 0,
                         int, int, size, 0, 0,
                         portmod_dual_vcos_t*, portmod_dual_vcos_t, dual_vco, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_mac_timestamp_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_mac_timestamp_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0);

#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_rx_cw_sync_info_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, hyper_frame_num, 1, 0,
                         uint32*, uint32, radio_frame_num, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_rx_cw_l1_inband_info_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_cpri_cw_l1_inband_info_t*, portmod_cpri_cw_l1_inband_info_t, l1_inband_info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_rx_cw_l1_signal_signal_protection_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, signal_map, 0, 0,
                         uint32*, uint32, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_rx_cw_l1_signal_signal_protection_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, signal_map, 0, 0,
                         uint32, uint32, enable, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_cw_slow_hdlc_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_cpri_slow_hdlc_config_info_t*, portmod_cpri_slow_hdlc_config_info_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_cw_slow_hdlc_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_cpri_slow_hdlc_config_info_t*, portmod_cpri_slow_hdlc_config_info_t, config_info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_cw_fast_eth_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_cpri_fast_eth_config_info_t*, portmod_cpri_fast_eth_config_info_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_cw_fast_eth_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_cpri_fast_eth_config_info_t*, portmod_cpri_fast_eth_config_info_t, config_info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_rx_vsd_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_cpri_rx_vsd_config_info_t*, portmod_cpri_rx_vsd_config_info_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_rx_vsd_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_cpri_rx_vsd_config_info_t*, portmod_cpri_rx_vsd_config_info_t, config_info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_tx_vsd_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_cpri_tx_vsd_config_info_t*, portmod_cpri_tx_vsd_config_info_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_tx_vsd_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_cpri_tx_vsd_config_info_t*, portmod_cpri_tx_vsd_config_info_t, config_info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_rx_vsd_flow_add,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, group_id, 0, 0,
                         portmod_cpri_rx_vsd_flow_info_t*, portmod_cpri_rx_vsd_flow_info_t, flow_info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_rx_vsd_flow_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, group_id, 0, 0,
                         portmod_cpri_rx_vsd_flow_info_t*, portmod_cpri_rx_vsd_flow_info_t, flow_info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_rx_vsd_flow_delete,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, group_id, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_tx_vsd_flow_add,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, group_id, 0, 0,
                         portmod_cpri_tx_vsd_flow_info_t*, portmod_cpri_tx_vsd_flow_info_t, flow_info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_tx_vsd_flow_delete,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, group_id, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_tx_vsd_flow_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, group_id, 0, 0,
                         portmod_cpri_tx_vsd_flow_info_t*, portmod_cpri_tx_vsd_flow_info_t, flow_info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_encap_queue_control_tag_to_flow_map_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, tag_id, 0, 0,
                         uint32*, uint32, flow_id, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_encap_queue_control_tag_to_flow_map_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, tag_id, 0, 0,
                         uint32, uint32, flow_id, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_rx_vsd_raw_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         portmod_cpri_rx_vsd_raw_config_t*, portmod_cpri_rx_vsd_raw_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_rx_vsd_raw_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         portmod_cpri_rx_vsd_raw_config_t*, portmod_cpri_rx_vsd_raw_config_t, config_info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_tx_vsd_raw_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         portmod_cpri_tx_vsd_raw_config_t*, portmod_cpri_tx_vsd_raw_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_tx_vsd_raw_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         portmod_cpri_tx_vsd_raw_config_t*, portmod_cpri_tx_vsd_raw_config_t, config_info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         portmod_cpri_port_tx_vsd_raw_filter_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, bfn0_value, 1, 0,
                         uint32*, uint32, bfn0_mask, 1, 0,
                         uint32*, uint32, bfn1_value, 1, 0,
                         uint32*, uint32, bfn1_mask, 1, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         portmod_cpri_port_tx_vsd_raw_filter_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, bfn0_value, 0, 0,
                         uint32, uint32, bfn0_mask, 0, 0,
                         uint32, uint32, bfn1_value, 0, 0,
                         uint32, uint32, bfn1_mask, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_rx_brcm_rsvd5_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_cpri_rx_brcm_rsvd5_config_t*, portmod_cpri_rx_brcm_rsvd5_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_rx_brcm_rsvd5_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_cpri_rx_brcm_rsvd5_config_t*, portmod_cpri_rx_brcm_rsvd5_config_t, config_info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_tx_brcm_rsvd5_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_cpri_tx_brcm_rsvd5_config_t*, portmod_cpri_tx_brcm_rsvd5_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_tx_brcm_rsvd5_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_cpri_tx_brcm_rsvd5_config_t*, portmod_cpri_tx_brcm_rsvd5_config_t, config_info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_rx_gcw_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         portmod_cpri_rx_gcw_config_t*, portmod_cpri_rx_gcw_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_rx_gcw_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         portmod_cpri_rx_gcw_config_t*, portmod_cpri_rx_gcw_config_t, config_info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_tx_gcw_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         portmod_cpri_tx_gcw_config_t*, portmod_cpri_tx_gcw_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_tx_gcw_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         portmod_cpri_tx_gcw_config_t*, portmod_cpri_tx_gcw_config_t, config_info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         portmod_cpri_port_tx_gcw_filter_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, bfn0_value, 1, 0,
                         uint32*, uint32, bfn0_mask, 1, 0,
                         uint32*, uint32, bfn1_value, 1, 0,
                         uint32*, uint32, bfn1_mask, 1, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         portmod_cpri_port_tx_gcw_filter_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, bfn0_value, 0, 0,
                         uint32, uint32, bfn0_mask, 0, 0,
                         uint32, uint32, bfn1_value, 0, 0,
                         uint32, uint32, bfn1_mask, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_tx_cw_sync_info_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, hyper_frame_num, 1, 0,
                         uint32*, uint32, radio_frame_num, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_tx_cw_sync_info_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, hyper_frame_num, 0, 0,
                         uint32, uint32, radio_frame_num, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_tx_cw_l1_inband_info_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_cpri_cw_l1_inband_info_t*, portmod_cpri_cw_l1_inband_info_t, l1_inband_info, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_tx_cw_l1_inband_info_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_cpri_cw_l1_inband_info_t*, portmod_cpri_cw_l1_inband_info_t, l1_inband_info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_rsvd4_rx_control_flow_add,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, flow_id, 0, 0,
                         portmod_control_flow_config_t*, portmod_control_flow_config_t, config, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_rsvd4_rx_control_flow_delete,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, flow_id, 0, 0,
                         portmod_control_flow_config_t*, portmod_control_flow_config_t, config, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_rsvd4_fast_eth_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_cpri_fast_eth_config_t*, portmod_cpri_fast_eth_config_t, config_info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_rsvd4_rx_sync_profile_entry_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, profile_id, 0, 0,
                         portmod_sync_profile_entry_t*, portmod_sync_profile_entry_t, entry, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_rsvd4_rx_sync_profile_entry_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, profile_id, 0, 0,
                         portmod_sync_profile_entry_t*, portmod_sync_profile_entry_t, entry, 1, 0);

#endif /* CPRIMOD_SUPPORT */
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_rx_tag_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, default_tag, 0, 0,
                         uint32, uint32, no_match_tag, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_rx_tag_gen_entry_add,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_tag_gen_entry_t*, portmod_tag_gen_entry_t, entry, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_rx_tag_gen_entry_delete,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_tag_gen_entry_t*, portmod_tag_gen_entry_t, entry, 1, 0);

#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         portmod_rsvd4_tx_control_flow_group_member_add,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, group_id, 0, 0,
                         uint32, uint32, priority, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         portmod_control_msg_proc_type_t, portmod_control_msg_proc_type_t, proc_type, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_rsvd4_tx_control_flow_group_member_delete,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, group_id, 0, 0,
                         uint32, uint32, priority, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         portmod_rsvd4_tx_eth_message_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, msg_node, 0, 0,
                         uint32, uint32, msg_subnode, 0, 0,
                         uint32, uint32, msg_type, 0, 0,
                         uint32, uint32, msg_padding, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_rsvd4_tx_single_raw_message_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, msg_id, 0, 0,
                         uint32, uint32, msg_type, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_rsvd4_tx_control_flow_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, flow_id, 0, 0,
                         portmod_rsvd4_tx_config_info_t*, portmod_rsvd4_tx_config_info_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_rsvd4_tx_control_flow_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, flow_id, 0, 0,
                         portmod_rsvd4_tx_config_info_t*, portmod_rsvd4_tx_config_info_t, config_info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_rsvd4_tx_control_flow_header_index_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, roe_flow_id, 0, 0,
                         uint32*, uint32, index, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_rsvd4_tx_control_flow_header_index_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, roe_flow_id, 0, 0,
                         uint32, uint32, index, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         portmod_rsvd4_tx_control_header_entry_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         uint32*, uint32, header_node, 1, 0,
                         uint32*, uint32, header_subnode, 1, 0,
                         uint32*, uint32, payload_node, 1, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         portmod_rsvd4_tx_control_header_entry_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, index, 0, 0,
                         uint32, uint32, header_node, 0, 0,
                         uint32, uint32, header_subnode, 0, 0,
                         uint32, uint32, payload_node, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_rsvd4_tx_single_tunnel_message_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_cpri_crc_option_t, portmod_cpri_crc_option_t, crc_option, 0, 0);

#endif /* CPRIMOD_SUPPORT */
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_txpi_override_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_txpi_override_t*, portmod_txpi_override_t, override, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_txpi_override_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_txpi_override_t*, portmod_txpi_override_t, override, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_txpi_sdm_data_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_pm_speed_config_validate,
                         int, int, unit, 0, 0,
                         int, int, pm_id, 0, 0,
                         portmod_pbmp_t*, portmod_pbmp_t, ports, 1, 0,
                         int, int, flag, 0, 0,
                         portmod_pm_vco_setting_t*, portmod_pm_vco_setting_t, vco_setting, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_pm_vcos_get,
                         int, int, unit, 0, 0,
                         portmod_dispatch_type_t, portmod_dispatch_type_t, pm_type, 0, 0,
                         uint32, uint32, flags, 0, 0,
                         portmod_pm_vco_setting_t*, portmod_pm_vco_setting_t, vco_select, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_autoneg_ability_advert_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, max_num_abilities, 0, 0,
                         portmod_port_speed_ability_t*, portmod_port_speed_ability_t, abilities, 1, 0,
                         int*, int, actual_num_abilities, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_autoneg_ability_advert_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, num_abilities, 0, 0,
                         portmod_port_speed_ability_t*, portmod_port_speed_ability_t, abilities, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_port_autoneg_ability_remote_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, max_num_abilities, 0, 0,
                         portmod_port_speed_ability_t*, portmod_port_speed_ability_t, abilities, 1, 0,
                         int*, int, actual_num_abilities, 1, 0);

#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_interrupt_callback_register,
                         int, int, unit, 0, 0,
                         portmod_cpri_port_intr_type_t, portmod_cpri_port_intr_type_t, cpri_intr_type, 0, 0,
                         portmod_cpri_port_interrupt_callback_t, portmod_cpri_port_interrupt_callback_t, callback, 0, 0,
                         void*, void, cb_data, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_interrupt_callback_unregister,
                         int, int, unit, 0, 0,
                         portmod_cpri_port_intr_type_t, portmod_cpri_port_intr_type_t, cpri_intr_type, 0, 0,
                         cprimod_cpri_port_interrupt_callback_t, cprimod_cpri_port_interrupt_callback_t, callback, 0, 0);

#endif /* CPRIMOD_SUPPORT */
CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         portmod_phy_pms_ids_get,
                         int, int, unit, 0, 0,
                         int, int, phy, 0, 0,
                         int, int, max_pms, 0, 0,
                         int*, int, nof_pms, 1, 0,
                         portmod_dispatch_type_t*, portmod_dispatch_type_t, pms_types, 1, 0,
                         int*, int, pms_ids, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_pm_id_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, pm_id, 1, 0);

#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_cpri_port_interrupt_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_cpri_port_intr_type_t, portmod_cpri_port_intr_type_t, cpri_intr_type, 0, 0,
                         int, int, data, 0, 0,
                         int*, int, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_cpri_port_interrupt_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_cpri_port_intr_type_t, portmod_cpri_port_intr_type_t, cpri_intr_type, 0, 0,
                         int, int, data, 0, 0,
                         int, int, enable, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_cpri_pm_interrupt_process,
                         int, int, unit, 0, 0,
                         int, int, pm_id, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_fast_clk_bit_time_period_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, bit_time_period, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_fast_clk_bit_time_period_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, bit_time_period, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_1588_bit_time_period_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_direction_t, portmod_direction_t, direction, 0, 0,
                         uint32*, uint32, bit_time_period, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_1588_bit_time_period_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_direction_t, portmod_direction_t, direction, 0, 0,
                         cprimod_port_speed_t, cprimod_port_speed_t, speed, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_1588_timestamp_capture_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_direction_t, portmod_direction_t, direction, 0, 0,
                         cprimod_1588_capture_config_t*, cprimod_1588_capture_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_1588_timestamp_capture_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_direction_t, portmod_direction_t, direction, 0, 0,
                         cprimod_1588_capture_config_t*, cprimod_1588_capture_config_t, config, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP7(int, int, 0, 0,
                         portmod_1588_captured_timestamp_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_direction_t, portmod_direction_t, direction, 0, 0,
                         portmod_1588_ts_type_t, portmod_1588_ts_type_t, ts_type, 0, 0,
                         uint8, uint8, mx_cnt, 0, 0,
                         uint8*, uint8, count, 1, 0,
                         uint64*, uint64, captured_time, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_1588_timestamp_adjust_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_direction_t, portmod_direction_t, direction, 0, 0,
                         cprimod_1588_time_t*, cprimod_1588_time_t, adjust_time, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_1588_timestamp_adjust_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_direction_t, portmod_direction_t, direction, 0, 0,
                         cprimod_1588_time_t*, cprimod_1588_time_t, adjust_time, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_1588_timestamp_fifo_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_direction_t, portmod_direction_t, direction, 0, 0,
                         uint16*, uint16, modulo, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_1588_timestamp_fifo_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_direction_t, portmod_direction_t, direction, 0, 0,
                         uint16, uint16, modulo, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_1588_timestamp_cmic_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_direction_t, portmod_direction_t, direction, 0, 0,
                         uint16*, uint16, modulo, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_1588_timestamp_cmic_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_direction_t, portmod_direction_t, direction, 0, 0,
                         uint16, uint16, modulo, 0, 0);

#endif /* CPRIMOD_SUPPORT */
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_tx_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         phymod_tx_t*, phymod_tx_t, tx, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_tx_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         phymod_tx_t*, phymod_tx_t, tx, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_synce_clk_ctrl_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_synce_clk_ctrl_t*, portmod_port_synce_clk_ctrl_t, cfg, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_synce_clk_ctrl_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_synce_clk_ctrl_t*, portmod_port_synce_clk_ctrl_t, cfg, 1, 0);

#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_rx_agnostic_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, enable, 1, 0,
                         portmod_cpri_rx_agnostic_config_info_t*, portmod_cpri_rx_agnostic_config_info_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_rx_agnostic_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0,
                         portmod_cpri_rx_agnostic_config_info_t*, portmod_cpri_rx_agnostic_config_info_t, config_info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_tx_agnostic_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, enable, 1, 0,
                         portmod_cpri_tx_agnostic_config_info_t*, portmod_cpri_tx_agnostic_config_info_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_tx_agnostic_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0,
                         portmod_cpri_tx_agnostic_config_info_t*, portmod_cpri_tx_agnostic_config_info_t, config_info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_encap_presentation_time_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_presentation_time_attribute_t, portmod_presentation_time_attribute_t, attribute, 0, 0,
                         portmod_presentation_time_t*, portmod_presentation_time_t, time, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_encap_presentation_time_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_presentation_time_attribute_t, portmod_presentation_time_attribute_t, attribute, 0, 0,
                         portmod_presentation_time_t*, portmod_presentation_time_t, time, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_decap_presentation_time_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_decap_presentation_time_config_t*, portmod_decap_presentation_time_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_decap_presentation_time_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_decap_presentation_time_config_t*, portmod_decap_presentation_time_config_t, config, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_cpri_port_compression_lookup_table_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, max_depth, 0, 0,
                         int*, int, table_depth, 1, 0,
                         uint32*, uint32, table, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_compression_lookup_table_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, table_depth, 0, 0,
                         uint32*, uint32, table, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         portmod_cpri_port_decompression_lookup_table_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, max_depth, 0, 0,
                         int*, int, table_depth, 1, 0,
                         uint32*, uint32, table, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_decompression_lookup_table_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, table_depth, 0, 0,
                         uint32*, uint32, table, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         portmod_cpri_port_decap_queue_flow_control_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         int*, int, enable, 1, 0,
                         uint32_t*, uint32_t, xon_threshold, 1, 0,
                         uint32_t*, uint32_t, xoff_threshold, 1, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         portmod_cpri_port_decap_queue_flow_control_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, queue_num, 0, 0,
                         int, int, enable, 0, 0,
                         uint32_t, uint32_t, xon_threshold, 0, 0,
                         uint32_t, uint32_t, xoff_threshold, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_fec_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_direction_t, portmod_direction_t, dir, 0, 0,
                         int*, int, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_fec_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_direction_t, portmod_direction_t, dir, 0, 0,
                         int, int, enable, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_fec_timestamp_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_direction_t, portmod_direction_t, dir, 0, 0,
                         portmod_fec_timestamp_config_t*, portmod_fec_timestamp_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_fec_timestamp_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_direction_t, portmod_direction_t, dir, 0, 0,
                         portmod_fec_timestamp_config_t*, portmod_fec_timestamp_config_t, config, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_fec_aux_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_fec_aux_config_para_t, portmod_fec_aux_config_para_t, parameter_id, 0, 0,
                         uint32*, uint32, value, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_fec_aux_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_fec_aux_config_para_t, portmod_fec_aux_config_para_t, parameter_id, 0, 0,
                         uint32, uint32, value, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_fec_stat_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_cpri_fec_stat_type_t, portmod_cpri_fec_stat_type_t, stat_type, 0, 0,
                         uint32*, uint32, value, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_ecc_interrupt_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_pm_ecc_interrupt_status_get,
                         int, int, unit, 0, 0,
                         int, int, pm_id, 0, 0,
                         portmod_cpri_ecc_intr_info_t*, portmod_cpri_ecc_intr_info_t, ecc_err_info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_cpri_init,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_rx_gcw_word_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, group_index, 0, 0,
                         uint16*, uint16, gcw_word, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_tx_gcw_word_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, group_index, 0, 0,
                         uint16, uint16, gcw_word, 0, 0);

#endif /* CPRIMOD_SUPPORT */
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_pm_interrupt_process,
                         int, int, unit, 0, 0,
                         int, int, pm_id, 0, 0,
                         portmod_ecc_intr_info_t*, portmod_ecc_intr_info_t, ecc_err_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_rlm_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0,
                         portmod_port_rlm_config_t*, portmod_port_rlm_config_t, rlm_config, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_rlm_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, enable, 1, 0,
                         portmod_port_rlm_config_t*, portmod_port_rlm_config_t, rlm_status, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_rlm_status_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_port_rlm_status_t*, portmod_port_rlm_status_t, rlm_status, 1, 0);

#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_rx_tunnel_mode_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, enable, 1, 0,
                         portmod_cpri_rx_tunnel_mode_config_t*, portmod_cpri_rx_tunnel_mode_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_rx_tunnel_mode_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0,
                         portmod_cpri_rx_tunnel_mode_config_t*, portmod_cpri_rx_tunnel_mode_config_t, config_info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_tx_tunnel_mode_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, enable, 1, 0,
                         portmod_cpri_tx_tunnel_mode_config_t*, portmod_cpri_tx_tunnel_mode_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_tx_tunnel_mode_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0,
                         portmod_cpri_tx_tunnel_mode_config_t*, portmod_cpri_tx_tunnel_mode_config_t, config_info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_rsvd4_port_rx_agnostic_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, enable, 1, 0,
                         portmod_rsvd4_rx_agnostic_config_t*, portmod_rsvd4_rx_agnostic_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_rsvd4_port_rx_agnostic_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0,
                         portmod_rsvd4_rx_agnostic_config_t*, portmod_rsvd4_rx_agnostic_config_t, config_info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_rsvd4_port_tx_agnostic_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, enable, 1, 0,
                         portmod_rsvd4_tx_agnostic_config_t*, portmod_rsvd4_tx_agnostic_config_t, config_info, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_rsvd4_port_tx_agnostic_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0,
                         portmod_rsvd4_tx_agnostic_config_t*, portmod_rsvd4_tx_agnostic_config_t, config_info, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_frame_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_cpri_port_frame_config_t*, portmod_cpri_port_frame_config_t, config, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_compression_saturation_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, threshold_value, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_compression_saturation_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, threshold_value, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_decompression_saturation_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, sat_value, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_decompression_saturation_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, sat_value, 0, 0);

#endif /* CPRIMOD_SUPPORT */
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_mac_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_pcs_fsm_check,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, status, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_txpi_rxcdr_clk_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, txpi_clk, 1, 0,
                         uint32*, uint32, rxcdr_clk, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_egr_1588_timestamp_config_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_egr_1588_timestamp_config_t*, portmod_egr_1588_timestamp_config_t, timestamp_config, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_egr_1588_timestamp_config_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_egr_1588_timestamp_config_t, portmod_egr_1588_timestamp_config_t, timestamp_config, 0, 0);

#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_cpri_port_rx_pipeline_clear,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_cpri_port_tx_pipeline_clear,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_tx_enable_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_tx_enable_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0);

#endif /* CPRIMOD_SUPPORT */
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_pcs_lane_map_reconfig,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32, uint32, tx_lane_swap, 0, 0,
                         uint32, uint32, rx_lane_swap, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_pmd_lock_counter_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint32*, uint32, pmd_lock_counter_sum, 1, 0);

#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_cpri_port_speed_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         cprimod_supported_port_speed_t, cprimod_supported_port_speed_t, speed_id, 0, 0);

#endif /* CPRIMOD_SUPPORT */
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_tx_stall_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int*, int, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         portmod_port_tx_stall_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         portmod_wb_debug_log,
                         int, int, unit, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         portmod_pms_num_get,
                         int, int, unit, 0, 0,
                         int*, int, pms_num, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_fec_error_inject_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint16*, uint16, error_control_map, 1, 0,
                         portmod_fec_error_mask_t*, portmod_fec_error_mask_t, bit_error_mask, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_port_fec_error_inject_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         uint16, uint16, error_control_map, 0, 0,
                         portmod_fec_error_mask_t, portmod_fec_error_mask_t, bit_error_mask, 0, 0);

#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         portmod_cpri_port_debug_get,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_cpri_debug_attr_t, portmod_cpri_debug_attr_t, type, 0, 0,
                         int, int, index, 0, 0,
                         int, int, buffer_size, 0, 0,
                         uint32*, uint32, data, 1, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         portmod_cpri_port_debug_set,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_cpri_debug_attr_t, portmod_cpri_debug_attr_t, type, 0, 0,
                         int, int, index, 0, 0,
                         int, int, buffer_size, 0, 0,
                         uint32*, uint32, data, 1, 0);

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         portmod_cpri_port_debug_clear,
                         int, int, unit, 0, 0,
                         int, int, port, 0, 0,
                         portmod_cpri_debug_attr_t, portmod_cpri_debug_attr_t, type, 0, 0,
                         int, int, index, 0, 0);

#endif /* CPRIMOD_SUPPORT */

/* Functions and Macros mapping */
static cint_function_t __cint_functions[] =
{
    CINT_FWRAPPER_ENTRY(portmod_port_speed_ability_local_get),
    CINT_FWRAPPER_ENTRY(portmod_create),
    CINT_FWRAPPER_ENTRY(portmod_destroy),
    CINT_FWRAPPER_ENTRY(portmod_thread_stop),
    CINT_FWRAPPER_ENTRY(portmod_port_macro_add),
    CINT_FWRAPPER_ENTRY(portmod_port_add),
    CINT_FWRAPPER_ENTRY(portmod_port_remove),
    CINT_FWRAPPER_ENTRY(portmod_port_callback_unregister),
    CINT_FWRAPPER_ENTRY(portmod_port_first_phy_get),
    CINT_FWRAPPER_ENTRY(portmod_port_phys_get),
    CINT_FWRAPPER_ENTRY(portmod_port_is_valid),
    CINT_FWRAPPER_ENTRY(portmod_port_pm_type_get),
    CINT_FWRAPPER_ENTRY(portmod_port_enable_get),
    CINT_FWRAPPER_ENTRY(portmod_port_enable_set),
    CINT_FWRAPPER_ENTRY(portmod_port_cdr_lock_get),
    CINT_FWRAPPER_ENTRY(portmod_port_electrical_idle_enable_set),
    CINT_FWRAPPER_ENTRY(portmod_port_interface_config_get),
    CINT_FWRAPPER_ENTRY(portmod_port_interface_config_set),
    CINT_FWRAPPER_ENTRY(portmod_port_default_interface_get),
    CINT_FWRAPPER_ENTRY(portmod_port_interface_check),
    CINT_FWRAPPER_ENTRY(portmod_port_encoding_get),
    CINT_FWRAPPER_ENTRY(portmod_port_encoding_set),
    CINT_FWRAPPER_ENTRY(portmod_port_cl72_get),
    CINT_FWRAPPER_ENTRY(portmod_port_cl72_set),
    CINT_FWRAPPER_ENTRY(portmod_port_cl72_status_get),
    CINT_FWRAPPER_ENTRY(portmod_port_loopback_get),
    CINT_FWRAPPER_ENTRY(portmod_port_loopback_set),
    CINT_FWRAPPER_ENTRY(portmod_port_pass_through_get),
    CINT_FWRAPPER_ENTRY(portmod_port_pass_through_set),
    CINT_FWRAPPER_ENTRY(portmod_port_pass_through_calibrate),
    CINT_FWRAPPER_ENTRY(portmod_port_pass_through_fec_enable_get),
    CINT_FWRAPPER_ENTRY(portmod_port_pass_through_fec_enable_set),
    CINT_FWRAPPER_ENTRY(portmod_port_rx_mac_enable_get),
    CINT_FWRAPPER_ENTRY(portmod_port_rx_mac_enable_set),
    CINT_FWRAPPER_ENTRY(portmod_port_tx_mac_enable_get),
    CINT_FWRAPPER_ENTRY(portmod_port_tx_mac_enable_set),
    CINT_FWRAPPER_ENTRY(portmod_port_ability_local_get),
    CINT_FWRAPPER_ENTRY(portmod_port_autoneg_get),
    CINT_FWRAPPER_ENTRY(portmod_port_autoneg_set),
    CINT_FWRAPPER_ENTRY(portmod_port_autoneg_status_get),
    CINT_FWRAPPER_ENTRY(portmod_port_link_get),
    CINT_FWRAPPER_ENTRY(portmod_port_link_latch_down_get),
    CINT_FWRAPPER_ENTRY(portmod_port_phy_link_up_event),
    CINT_FWRAPPER_ENTRY(portmod_port_phy_link_down_event),
    CINT_FWRAPPER_ENTRY(portmod_port_prbs_config_get),
    CINT_FWRAPPER_ENTRY(portmod_port_prbs_config_set),
    CINT_FWRAPPER_ENTRY(portmod_port_prbs_enable_get),
    CINT_FWRAPPER_ENTRY(portmod_port_prbs_enable_set),
    CINT_FWRAPPER_ENTRY(portmod_port_prbs_status_get),
    CINT_FWRAPPER_ENTRY(portmod_port_nof_lanes_get),
    CINT_FWRAPPER_ENTRY(portmod_port_ilkn_nof_segments_get),
    CINT_FWRAPPER_ENTRY(portmod_port_ilkn_nof_segments_set),
    CINT_FWRAPPER_ENTRY(portmod_ilkn_retranstmit_config_get),
    CINT_FWRAPPER_ENTRY(portmod_ilkn_retranstmit_config_set),
    CINT_FWRAPPER_ENTRY(portmod_port_lanes_assign),
    CINT_FWRAPPER_ENTRY(portmod_port_lanes_retrieve),
    CINT_FWRAPPER_ENTRY(portmod_port_firmware_mode_get),
    CINT_FWRAPPER_ENTRY(portmod_port_firmware_mode_set),
    CINT_FWRAPPER_ENTRY(portmod_port_runt_threshold_get),
    CINT_FWRAPPER_ENTRY(portmod_port_runt_threshold_set),
    CINT_FWRAPPER_ENTRY(portmod_port_max_packet_size_get),
    CINT_FWRAPPER_ENTRY(portmod_port_max_packet_size_set),
    CINT_FWRAPPER_ENTRY(portmod_port_pad_size_get),
    CINT_FWRAPPER_ENTRY(portmod_port_pad_size_set),
    CINT_FWRAPPER_ENTRY(portmod_port_tx_mac_sa_get),
    CINT_FWRAPPER_ENTRY(portmod_port_tx_mac_sa_set),
    CINT_FWRAPPER_ENTRY(portmod_port_rx_mac_sa_get),
    CINT_FWRAPPER_ENTRY(portmod_port_rx_mac_sa_set),
    CINT_FWRAPPER_ENTRY(portmod_port_tx_average_ipg_get),
    CINT_FWRAPPER_ENTRY(portmod_port_tx_average_ipg_set),
    CINT_FWRAPPER_ENTRY(portmod_port_tx_preamble_length_get),
    CINT_FWRAPPER_ENTRY(portmod_port_tx_preamble_length_set),
    CINT_FWRAPPER_ENTRY(portmod_port_local_fault_control_get),
    CINT_FWRAPPER_ENTRY(portmod_port_local_fault_control_set),
    CINT_FWRAPPER_ENTRY(portmod_port_remote_fault_control_get),
    CINT_FWRAPPER_ENTRY(portmod_port_remote_fault_control_set),
    CINT_FWRAPPER_ENTRY(portmod_port_local_fault_status_get),
    CINT_FWRAPPER_ENTRY(portmod_port_remote_fault_status_get),
    CINT_FWRAPPER_ENTRY(portmod_port_local_fault_status_clear),
    CINT_FWRAPPER_ENTRY(portmod_port_remote_fault_status_clear),
    CINT_FWRAPPER_ENTRY(portmod_port_local_fault_reasons_get),
    CINT_FWRAPPER_ENTRY(portmod_port_pause_control_get),
    CINT_FWRAPPER_ENTRY(portmod_port_pause_control_set),
    CINT_FWRAPPER_ENTRY(portmod_port_pfc_control_get),
    CINT_FWRAPPER_ENTRY(portmod_port_pfc_control_set),
    CINT_FWRAPPER_ENTRY(portmod_port_llfc_control_get),
    CINT_FWRAPPER_ENTRY(portmod_port_llfc_control_set),
    CINT_FWRAPPER_ENTRY(portmod_port_update),
    CINT_FWRAPPER_ENTRY(portmod_port_core_access_get),
    CINT_FWRAPPER_ENTRY(portmod_port_phy_lane_access_get),
    CINT_FWRAPPER_ENTRY(portmod_pm_phy_lane_access_get),
    CINT_FWRAPPER_ENTRY(portmod_pm_diag_info_get),
    CINT_FWRAPPER_ENTRY(portmod_port_diag_info_get),
    CINT_FWRAPPER_ENTRY(portmod_port_duplex_get),
    CINT_FWRAPPER_ENTRY(portmod_port_duplex_set),
    CINT_FWRAPPER_ENTRY(portmod_port_phy_reg_read),
    CINT_FWRAPPER_ENTRY(portmod_port_phy_reg_write),
    CINT_FWRAPPER_ENTRY(portmod_port_reset_get),
    CINT_FWRAPPER_ENTRY(portmod_port_reset_set),
    CINT_FWRAPPER_ENTRY(portmod_port_adv_remote_get),
    CINT_FWRAPPER_ENTRY(portmod_port_drv_name),
    CINT_FWRAPPER_ENTRY(portmod_port_drv_name_get),
    CINT_FWRAPPER_ENTRY(portmod_port_fec_enable_get),
    CINT_FWRAPPER_ENTRY(portmod_port_fec_enable_set),
    CINT_FWRAPPER_ENTRY(portmod_port_ability_advert_get),
    CINT_FWRAPPER_ENTRY(portmod_port_ability_advert_set),
    CINT_FWRAPPER_ENTRY(portmod_port_ability_remote_get),
    CINT_FWRAPPER_ENTRY(portmod_port_frame_spacing_stretch_get),
    CINT_FWRAPPER_ENTRY(portmod_port_frame_spacing_stretch_set),
    CINT_FWRAPPER_ENTRY(portmod_port_diag_fifo_status_get),
    CINT_FWRAPPER_ENTRY(portmod_port_rx_control_get),
    CINT_FWRAPPER_ENTRY(portmod_port_rx_control_set),
    CINT_FWRAPPER_ENTRY(portmod_port_pfc_config_get),
    CINT_FWRAPPER_ENTRY(portmod_port_pfc_config_set),
    CINT_FWRAPPER_ENTRY(portmod_port_eee_get),
    CINT_FWRAPPER_ENTRY(portmod_port_eee_set),
    CINT_FWRAPPER_ENTRY(portmod_port_eee_clock_get),
    CINT_FWRAPPER_ENTRY(portmod_port_eee_clock_set),
    CINT_FWRAPPER_ENTRY(portmod_port_vlan_tag_get),
    CINT_FWRAPPER_ENTRY(portmod_port_vlan_tag_set),
    CINT_FWRAPPER_ENTRY(portmod_port_to_phyaddr),
    CINT_FWRAPPER_ENTRY(portmod_port_to_phyaddr_int),
    CINT_FWRAPPER_ENTRY(portmod_port_modid_set),
    CINT_FWRAPPER_ENTRY(portmod_port_led_chain_config),
    CINT_FWRAPPER_ENTRY(portmod_port_clear_rx_lss_status_get),
    CINT_FWRAPPER_ENTRY(portmod_port_clear_rx_lss_status_set),
    CINT_FWRAPPER_ENTRY(portmod_xphy_lane_attach),
    CINT_FWRAPPER_ENTRY(portmod_xphy_lane_detach),
    CINT_FWRAPPER_ENTRY(portmod_xphy_add),
    CINT_FWRAPPER_ENTRY(portmod_xphy_delete),
    CINT_FWRAPPER_ENTRY(portmod_xphy_wb_db_restore),
    CINT_FWRAPPER_ENTRY(portmod_ext_phy_lane_attach),
    CINT_FWRAPPER_ENTRY(portmod_ext_phy_lane_detach),
    CINT_FWRAPPER_ENTRY(portmod_port_lag_failover_status_toggle),
    CINT_FWRAPPER_ENTRY(portmod_port_lag_failover_loopback_get),
    CINT_FWRAPPER_ENTRY(portmod_port_lag_failover_loopback_set),
    CINT_FWRAPPER_ENTRY(portmod_port_mode_get),
    CINT_FWRAPPER_ENTRY(portmod_port_mode_set),
    CINT_FWRAPPER_ENTRY(portmod_port_encap_get),
    CINT_FWRAPPER_ENTRY(portmod_port_encap_set),
    CINT_FWRAPPER_ENTRY(portmod_port_higig_mode_get),
    CINT_FWRAPPER_ENTRY(portmod_port_higig_mode_set),
    CINT_FWRAPPER_ENTRY(portmod_port_higig2_mode_get),
    CINT_FWRAPPER_ENTRY(portmod_port_higig2_mode_set),
    CINT_FWRAPPER_ENTRY(portmod_port_config_port_type_get),
    CINT_FWRAPPER_ENTRY(portmod_port_config_port_type_set),
    CINT_FWRAPPER_ENTRY(portmod_port_trunk_hwfailover_config_get),
    CINT_FWRAPPER_ENTRY(portmod_port_trunk_hwfailover_config_set),
    CINT_FWRAPPER_ENTRY(portmod_port_trunk_hwfailover_status_get),
    CINT_FWRAPPER_ENTRY(portmod_port_diag_ctrl),
    CINT_FWRAPPER_ENTRY(portmod_port_ref_clk_get),
    CINT_FWRAPPER_ENTRY(portmod_port_lag_failover_disable),
    CINT_FWRAPPER_ENTRY(portmod_port_lag_remove_failover_lpbk_get),
    CINT_FWRAPPER_ENTRY(portmod_port_lag_remove_failover_lpbk_set),
    CINT_FWRAPPER_ENTRY(portmod_port_cntmaxsize_get),
    CINT_FWRAPPER_ENTRY(portmod_port_cntmaxsize_set),
    CINT_FWRAPPER_ENTRY(portmod_port_multi_get),
    CINT_FWRAPPER_ENTRY(portmod_port_drain_cell_get),
    CINT_FWRAPPER_ENTRY(portmod_port_drain_cell_stop),
    CINT_FWRAPPER_ENTRY(portmod_port_drain_cell_start),
    CINT_FWRAPPER_ENTRY(portmod_port_drain_cells_rx_enable),
    CINT_FWRAPPER_ENTRY(portmod_port_egress_queue_drain_rx_en),
    CINT_FWRAPPER_ENTRY(portmod_port_mac_ctrl_set),
    CINT_FWRAPPER_ENTRY(portmod_port_txfifo_cell_cnt_get),
    CINT_FWRAPPER_ENTRY(portmod_port_egress_queue_drain_get),
    CINT_FWRAPPER_ENTRY(portmod_port_mac_reset_get),
    CINT_FWRAPPER_ENTRY(portmod_port_mac_reset_set),
    CINT_FWRAPPER_ENTRY(portmod_port_soft_reset_toggle),
    CINT_FWRAPPER_ENTRY(portmod_port_soft_reset),
    CINT_FWRAPPER_ENTRY(portmod_port_mac_reset_check),
    CINT_FWRAPPER_ENTRY(portmod_port_core_num_get),
    CINT_FWRAPPER_ENTRY(portmod_port_e2ecc_hdr_get),
    CINT_FWRAPPER_ENTRY(portmod_port_e2ecc_hdr_set),
    CINT_FWRAPPER_ENTRY(portmod_port_e2e_enable_get),
    CINT_FWRAPPER_ENTRY(portmod_port_e2e_enable_set),
    CINT_FWRAPPER_ENTRY(portmod_port_fallback_lane_get),
    CINT_FWRAPPER_ENTRY(portmod_port_speed_get),
    CINT_FWRAPPER_ENTRY(portmod_pm_tsc_refclock_get),
    CINT_FWRAPPER_ENTRY(portmod_pm_tsc_refclock_set),
    CINT_FWRAPPER_ENTRY(portmod_port_discard_set),
    CINT_FWRAPPER_ENTRY(portmod_port_soft_reset_set),
    CINT_FWRAPPER_ENTRY(portmod_port_tx_down),
    CINT_FWRAPPER_ENTRY(portmod_port_logical_lane_order_get),
    CINT_FWRAPPER_ENTRY(portmod_port_logical_lane_order_set),
    CINT_FWRAPPER_ENTRY(portmod_port_pgw_reconfig),
    CINT_FWRAPPER_ENTRY(portmod_port_notify),
    CINT_FWRAPPER_ENTRY(portmod_port_control_phy_timesync_get),
    CINT_FWRAPPER_ENTRY(portmod_port_control_phy_timesync_set),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_config_get),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_config_set),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_enable_get),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_enable_set),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_nco_addend_get),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_nco_addend_set),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_framesync_mode_get),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_framesync_mode_set),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_local_time_get),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_local_time_set),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_load_ctrl_get),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_load_ctrl_set),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_tx_timestamp_offset_get),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_tx_timestamp_offset_set),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_rx_timestamp_offset_get),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_rx_timestamp_offset_set),
    CINT_FWRAPPER_ENTRY(portmod_port_timestamp_adjust_get),
    CINT_FWRAPPER_ENTRY(portmod_port_timestamp_adjust_set),
    CINT_FWRAPPER_ENTRY(portmod_port_phy_intr_enable_get),
    CINT_FWRAPPER_ENTRY(portmod_port_phy_intr_enable_set),
    CINT_FWRAPPER_ENTRY(portmod_port_phy_intr_status_get),
    CINT_FWRAPPER_ENTRY(portmod_port_phy_intr_status_clear),
    CINT_FWRAPPER_ENTRY(portmod_port_phy_timesync_do_sync),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_capture_timestamp_get),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_heartbeat_timestamp_get),
    CINT_FWRAPPER_ENTRY(portmod_port_edc_config_get),
    CINT_FWRAPPER_ENTRY(portmod_port_edc_config_set),
    CINT_FWRAPPER_ENTRY(portmod_port_interrupt_enable_get),
    CINT_FWRAPPER_ENTRY(portmod_port_interrupt_enable_set),
    CINT_FWRAPPER_ENTRY(portmod_port_interrupt_get),
    CINT_FWRAPPER_ENTRY(portmod_port_interrupts_get),
    CINT_FWRAPPER_ENTRY(portmod_port_stats_read),
    CINT_FWRAPPER_ENTRY(portmod_port_stats_clear),
    CINT_FWRAPPER_ENTRY(portmod_port_check_legacy_phy),
    CINT_FWRAPPER_ENTRY(portmod_port_failover_mode_get),
    CINT_FWRAPPER_ENTRY(portmod_port_failover_mode_set),
    CINT_FWRAPPER_ENTRY(portmod_port_warmboot_db_restore),
    CINT_FWRAPPER_ENTRY(portmod_port_flow_control_set),
    CINT_FWRAPPER_ENTRY(portmod_port_update_dynamic_state),
    CINT_FWRAPPER_ENTRY(portmod_port_phy_op_mode_get),
    CINT_FWRAPPER_ENTRY(portmod_port_lane_map_get),
    CINT_FWRAPPER_ENTRY(portmod_port_lane_map_set),
    CINT_FWRAPPER_ENTRY(portmod_port_polarity_get),
    CINT_FWRAPPER_ENTRY(portmod_port_polarity_set),
    CINT_FWRAPPER_ENTRY(portmod_port_medium_config_get),
    CINT_FWRAPPER_ENTRY(portmod_port_medium_config_set),
    CINT_FWRAPPER_ENTRY(portmod_port_medium_get),
    CINT_FWRAPPER_ENTRY(portmod_pm_port_pll_div_get),
    CINT_FWRAPPER_ENTRY(portmod_port_master_get),
    CINT_FWRAPPER_ENTRY(portmod_port_master_set),
    CINT_FWRAPPER_ENTRY(portmod_preemption_control_get),
    CINT_FWRAPPER_ENTRY(portmod_preemption_control_set),
    CINT_FWRAPPER_ENTRY(portmod_preemption_tx_status_get),
    CINT_FWRAPPER_ENTRY(portmod_preemption_verify_status_get),
    CINT_FWRAPPER_ENTRY(portmod_preemption_force_rx_eop_mode_get),
    CINT_FWRAPPER_ENTRY(portmod_preemption_force_rx_eop_mode_set),
    CINT_FWRAPPER_ENTRY(portmod_preemption_rx_timeout_get),
    CINT_FWRAPPER_ENTRY(portmod_preemption_rx_timeout_set),
    CINT_FWRAPPER_ENTRY(portmod_port_timesync_tx_info_get),
    CINT_FWRAPPER_ENTRY(portmod_core_add),
    CINT_FWRAPPER_ENTRY(portmod_pm_serdes_core_init),
    CINT_FWRAPPER_ENTRY(portmod_pm_is_initialized),
    CINT_FWRAPPER_ENTRY(portmod_port_speed_config_validate),
    CINT_FWRAPPER_ENTRY(portmod_pm_enable),
    CINT_FWRAPPER_ENTRY(portmod_phy_pm_id_get),
    CINT_FWRAPPER_ENTRY(portmod_pm_logical_pbmp_get),
    CINT_FWRAPPER_ENTRY(portmod_pm_vco_reconfig),
    CINT_FWRAPPER_ENTRY(portmod_port_speed_config_get),
    CINT_FWRAPPER_ENTRY(portmod_port_speed_config_set),
    CINT_FWRAPPER_ENTRY(portmod_port_credits_enable_set),
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_stage_activate),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rsvd4_tx_fsm_state_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rsvd4_tx_override_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rsvd4_rx_override_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rx_axc_frame_add),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rx_frame_optional_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rx_frame_optional_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_frame_optional_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_frame_optional_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_port_rsvd4_rx_frame_optional_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_port_rsvd4_rx_frame_optional_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_port_rsvd4_tx_frame_optional_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_port_rsvd4_tx_frame_optional_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_port_rsvd4_rx_speed_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_port_rsvd4_rx_speed_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_port_rsvd4_tx_speed_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_port_rsvd4_tx_speed_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rx_axc_frame_delete),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rx_axc_frame_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rsvd4_rx_fsm_state_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_axc_frame_add),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_axc_frame_delete),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_axc_frame_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_encap_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_encap_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_encap_roe_ordering_info_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_encap_roe_ordering_info_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_encap_roe_ordering_sequence_offset_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_encap_roe_ordering_sequence_offset_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_roe_encap_macda_entry_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_roe_encap_macda_entry_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_roe_encap_macsa_entry_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_roe_encap_macsa_entry_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_roe_encap_vlan_entry_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_roe_encap_vlan_entry_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_decap_ethertype_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_decap_ethertype_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_encap_ethertype_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_encap_ethertype_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_decap_flow_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_decap_flow_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_decap_flow_config_clear),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_decap_queue_to_ordering_info_index_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_decap_queue_to_ordering_info_index_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_decap_flow_to_queue_mapping_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_decap_flow_to_queue_mapping_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_decap_flow_to_queue_mapping_clear),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_decap_roe_ordering_info_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_decap_roe_ordering_info_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_decap_roe_ordering_sequence_offset_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_decap_roe_ordering_sequence_offset_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_frame_tgen_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_frame_tgen_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_frame_tgen_enable),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_frame_tgen_ts_offset_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_frame_tgen_ts_offset_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_frame_next_hfn_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_frame_next_bfn_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rsvd4_rx_flow_add),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rsvd4_rx_flow_delete),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rsvd4_tx_flow_add),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rsvd4_tx_flow_delete),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rsvd4_dbm_entry_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rsvd4_dbm_entry_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rsvd4_secondary_dbm_entry_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rsvd4_secondary_dbm_entry_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rsvd4_modulo_rule_entry_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rsvd4_modulo_rule_entry_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rsvd4_dbm_position_entry_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rsvd4_dbm_position_entry_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rsvd4_rx_master_frame_sync_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rsvd4_rx_master_frame_sync_config_set),
#endif /* CPRIMOD_SUPPORT */
    CINT_FWRAPPER_ENTRY(portmod_pm_supported_vcos_get),
    CINT_FWRAPPER_ENTRY(portmod_port_vcos_get),
    CINT_FWRAPPER_ENTRY(portmod_port_mac_timestamp_enable_get),
    CINT_FWRAPPER_ENTRY(portmod_port_mac_timestamp_enable_set),
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rx_cw_sync_info_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rx_cw_l1_inband_info_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rx_cw_l1_signal_signal_protection_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rx_cw_l1_signal_signal_protection_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_cw_slow_hdlc_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_cw_slow_hdlc_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_cw_fast_eth_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_cw_fast_eth_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rx_vsd_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rx_vsd_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_vsd_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_vsd_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rx_vsd_flow_add),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rx_vsd_flow_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rx_vsd_flow_delete),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_vsd_flow_add),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_vsd_flow_delete),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_vsd_flow_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_encap_queue_control_tag_to_flow_map_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_encap_queue_control_tag_to_flow_map_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rx_vsd_raw_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rx_vsd_raw_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_vsd_raw_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_vsd_raw_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_vsd_raw_filter_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_vsd_raw_filter_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rx_brcm_rsvd5_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rx_brcm_rsvd5_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_brcm_rsvd5_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_brcm_rsvd5_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rx_gcw_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rx_gcw_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_gcw_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_gcw_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_gcw_filter_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_gcw_filter_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_cw_sync_info_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_cw_sync_info_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_cw_l1_inband_info_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_cw_l1_inband_info_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_rsvd4_rx_control_flow_add),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_rsvd4_rx_control_flow_delete),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_rsvd4_fast_eth_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_rsvd4_rx_sync_profile_entry_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_rsvd4_rx_sync_profile_entry_set),
#endif /* CPRIMOD_SUPPORT */
    CINT_FWRAPPER_ENTRY(portmod_rx_tag_config_set),
    CINT_FWRAPPER_ENTRY(portmod_rx_tag_gen_entry_add),
    CINT_FWRAPPER_ENTRY(portmod_rx_tag_gen_entry_delete),
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_rsvd4_tx_control_flow_group_member_add),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_rsvd4_tx_control_flow_group_member_delete),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_rsvd4_tx_eth_message_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_rsvd4_tx_single_raw_message_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_rsvd4_tx_control_flow_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_rsvd4_tx_control_flow_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_rsvd4_tx_control_flow_header_index_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_rsvd4_tx_control_flow_header_index_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_rsvd4_tx_control_header_entry_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_rsvd4_tx_control_header_entry_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_rsvd4_tx_single_tunnel_message_config_set),
#endif /* CPRIMOD_SUPPORT */
    CINT_FWRAPPER_ENTRY(portmod_port_txpi_override_get),
    CINT_FWRAPPER_ENTRY(portmod_port_txpi_override_set),
    CINT_FWRAPPER_ENTRY(portmod_port_txpi_sdm_data_get),
    CINT_FWRAPPER_ENTRY(portmod_pm_speed_config_validate),
    CINT_FWRAPPER_ENTRY(portmod_pm_vcos_get),
    CINT_FWRAPPER_ENTRY(portmod_port_autoneg_ability_advert_get),
    CINT_FWRAPPER_ENTRY(portmod_port_autoneg_ability_advert_set),
    CINT_FWRAPPER_ENTRY(portmod_port_autoneg_ability_remote_get),
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_interrupt_callback_register),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_interrupt_callback_unregister),
#endif /* CPRIMOD_SUPPORT */
    CINT_FWRAPPER_ENTRY(portmod_phy_pms_ids_get),
    CINT_FWRAPPER_ENTRY(portmod_port_pm_id_get),
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_interrupt_enable_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_interrupt_enable_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_pm_interrupt_process),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_fast_clk_bit_time_period_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_fast_clk_bit_time_period_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_1588_bit_time_period_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_1588_bit_time_period_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_1588_timestamp_capture_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_1588_timestamp_capture_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_1588_captured_timestamp_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_1588_timestamp_adjust_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_1588_timestamp_adjust_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_1588_timestamp_fifo_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_1588_timestamp_fifo_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_1588_timestamp_cmic_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_1588_timestamp_cmic_config_set),
#endif /* CPRIMOD_SUPPORT */
    CINT_FWRAPPER_ENTRY(portmod_port_tx_get),
    CINT_FWRAPPER_ENTRY(portmod_port_tx_set),
    CINT_FWRAPPER_ENTRY(portmod_port_synce_clk_ctrl_get),
    CINT_FWRAPPER_ENTRY(portmod_port_synce_clk_ctrl_set),
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rx_agnostic_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rx_agnostic_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_agnostic_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_agnostic_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_encap_presentation_time_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_encap_presentation_time_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_decap_presentation_time_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_decap_presentation_time_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_compression_lookup_table_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_compression_lookup_table_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_decompression_lookup_table_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_decompression_lookup_table_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_decap_queue_flow_control_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_decap_queue_flow_control_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_fec_enable_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_fec_enable_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_fec_timestamp_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_fec_timestamp_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_fec_aux_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_fec_aux_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_fec_stat_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_ecc_interrupt_enable_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_pm_ecc_interrupt_status_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_init),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rx_gcw_word_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_gcw_word_set),
#endif /* CPRIMOD_SUPPORT */
    CINT_FWRAPPER_ENTRY(portmod_pm_interrupt_process),
    CINT_FWRAPPER_ENTRY(portmod_port_rlm_config_set),
    CINT_FWRAPPER_ENTRY(portmod_port_rlm_config_get),
    CINT_FWRAPPER_ENTRY(portmod_port_rlm_status_get),
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rx_tunnel_mode_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rx_tunnel_mode_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_tunnel_mode_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_tunnel_mode_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_rsvd4_port_rx_agnostic_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_rsvd4_port_rx_agnostic_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_rsvd4_port_tx_agnostic_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_rsvd4_port_tx_agnostic_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_frame_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_compression_saturation_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_compression_saturation_config_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_decompression_saturation_config_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_decompression_saturation_config_set),
#endif /* CPRIMOD_SUPPORT */
    CINT_FWRAPPER_ENTRY(portmod_port_mac_enable_set),
    CINT_FWRAPPER_ENTRY(portmod_port_pcs_fsm_check),
    CINT_FWRAPPER_ENTRY(portmod_port_txpi_rxcdr_clk_get),
    CINT_FWRAPPER_ENTRY(portmod_egr_1588_timestamp_config_get),
    CINT_FWRAPPER_ENTRY(portmod_egr_1588_timestamp_config_set),
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_rx_pipeline_clear),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_pipeline_clear),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_enable_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_tx_enable_set),
#endif /* CPRIMOD_SUPPORT */
    CINT_FWRAPPER_ENTRY(portmod_port_pcs_lane_map_reconfig),
    CINT_FWRAPPER_ENTRY(portmod_port_pmd_lock_counter_get),
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_speed_set),
#endif /* CPRIMOD_SUPPORT */
    CINT_FWRAPPER_ENTRY(portmod_port_tx_stall_get),
    CINT_FWRAPPER_ENTRY(portmod_port_tx_stall_set),
    CINT_FWRAPPER_ENTRY(portmod_wb_debug_log),
    CINT_FWRAPPER_ENTRY(portmod_pms_num_get),
    CINT_FWRAPPER_ENTRY(portmod_port_fec_error_inject_get),
    CINT_FWRAPPER_ENTRY(portmod_port_fec_error_inject_set),
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_debug_get),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_debug_set),
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    CINT_FWRAPPER_ENTRY(portmod_cpri_port_debug_clear),
#endif /* CPRIMOD_SUPPORT */
    { NULL }
};

/* Functions pointers section */
static cint_function_pointer_t __cint_function_pointers[7];

static int
__cint_fpointer__portmod_ilkn_port_lane_map_callback_get_f(int unit, int port, int nof_lanes, int* rx_lane_map, int* tx_lane_map)
{
    int returnval;

    cint_interpreter_callback(__cint_function_pointers+0, 5, 1, &unit, &port, &nof_lanes, &rx_lane_map, &tx_lane_map, &returnval);
    return returnval;
}

static int
__cint_fpointer__portmod_ilkn_pm_lane_map_callback_get_f(int unit, int port, int nof_lanes, int first_phy, phymod_lane_map_t* lane_map)
{
    int returnval;

    cint_interpreter_callback(__cint_function_pointers+1, 5, 1, &unit, &port, &nof_lanes, &first_phy, &lane_map, &returnval);
    return returnval;
}

static int
__cint_fpointer__portmod_ilkn_port_fec_units_set_callback_f(int unit, int port, int is_reset, int fec_enable, int fec_bypass_valid, int fec_bypass_enable)
{
    int returnval;

    cint_interpreter_callback(__cint_function_pointers+2, 6, 1, &unit, &port, &is_reset, &fec_enable, &fec_bypass_valid, &fec_bypass_enable, &returnval);
    return returnval;
}

static int
__cint_fpointer__portmod_mac_soft_reset_f(int unit, int port, portmod_call_back_action_type_t action)
{
    int returnval;

    cint_interpreter_callback(__cint_function_pointers+3, 3, 1, &unit, &port, &action, &returnval);
    return returnval;
}

static int
__cint_fpointer__portmod_phy_external_reset_f(int unit, int port, uint32 in_reset)
{
    int returnval;

    cint_interpreter_callback(__cint_function_pointers+4, 3, 1, &unit, &port, &in_reset, &returnval);
    return returnval;
}

static int
__cint_fpointer__portmod_egress_buffer_reset_f(int unit, int port)
{
    int returnval;

    cint_interpreter_callback(__cint_function_pointers+5, 2, 1, &unit, &port, &returnval);
    return returnval;
}


static cint_parameter_desc_t __cint_parameters_portmod_ilkn_port_lane_map_callback_get_f[] =
{
    {"int", "r", 0, 0},
    {"int", "unit", 0, 0},
    {"int", "port", 0, 0},
    {"int", "nof_lanes", 0, 0},
    {"int", "rx_lane_map", 1, 0},
    {"int", "tx_lane_map", 1, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_parameters_portmod_ilkn_pm_lane_map_callback_get_f[] =
{
    {"int", "r", 0, 0},
    {"int", "unit", 0, 0},
    {"int", "port", 0, 0},
    {"int", "nof_lanes", 0, 0},
    {"int", "first_phy", 0, 0},
    {"phymod_lane_map_t", "lane_map", 1, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_parameters_portmod_ilkn_port_fec_units_set_callback_f[] =
{
    {"int", "r", 0, 0},
    {"int", "unit", 0, 0},
    {"int", "port", 0, 0},
    {"int", "is_reset", 0, 0},
    {"int", "fec_enable", 0, 0},
    {"int", "fec_bypass_valid", 0, 0},
    {"int", "fec_bypass_enable", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_parameters_portmod_mac_soft_reset_f[] =
{
    {"int", "r", 0, 0},
    {"int", "unit", 0, 0},
    {"int", "port", 0, 0},
    {"portmod_call_back_action_type_t", "action", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_parameters_portmod_phy_external_reset_f[] =
{
    {"int", "r", 0, 0},
    {"int", "unit", 0, 0},
    {"int", "port", 0, 0},
    {"uint32", "in_reset", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_parameters_portmod_egress_buffer_reset_f[] =
{
    {"int", "r", 0, 0},
    {"int", "unit", 0, 0},
    {"int", "port", 0, 0},
    { NULL }
};


static cint_function_pointer_t __cint_function_pointers[] = 
{
    {
    "portmod_ilkn_port_lane_map_callback_get_f",
    (cint_fpointer_t) __cint_fpointer__portmod_ilkn_port_lane_map_callback_get_f,
    __cint_parameters_portmod_ilkn_port_lane_map_callback_get_f
    },
    {
    "portmod_ilkn_pm_lane_map_callback_get_f",
    (cint_fpointer_t) __cint_fpointer__portmod_ilkn_pm_lane_map_callback_get_f,
    __cint_parameters_portmod_ilkn_pm_lane_map_callback_get_f
    },
    {
    "portmod_ilkn_port_fec_units_set_callback_f",
    (cint_fpointer_t) __cint_fpointer__portmod_ilkn_port_fec_units_set_callback_f,
    __cint_parameters_portmod_ilkn_port_fec_units_set_callback_f
    },
    {
    "portmod_mac_soft_reset_f",
    (cint_fpointer_t) __cint_fpointer__portmod_mac_soft_reset_f,
    __cint_parameters_portmod_mac_soft_reset_f
    },
    {
    "portmod_phy_external_reset_f",
    (cint_fpointer_t) __cint_fpointer__portmod_phy_external_reset_f,
    __cint_parameters_portmod_phy_external_reset_f
    },
    {
    "portmod_egress_buffer_reset_f",
    (cint_fpointer_t) __cint_fpointer__portmod_egress_buffer_reset_f,
    __cint_parameters_portmod_egress_buffer_reset_f
    },
    { NULL }
};

/* Structs section */
static void*
__cint_maddr__portmod_default_user_access_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_default_user_access_t* s = (portmod_default_user_access_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->unit);break;
        case 1: rv = &(s->blk_id);break;
        case 2: rv = &(s->mutex);break;
        case 3: rv = &(s->flags);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm4x10q_user_data_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm4x10q_user_data_t* s = (portmod_pm4x10q_user_data_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->pm4x10_access);break;
        case 1: rv = &(s->qsgmiie_user_data);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_fifo_status_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_fifo_status_t* s = (portmod_fifo_status_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->timestamps_in_fifo);break;
        case 1: rv = &(s->timestamps_in_fifo_hi);break;
        case 2: rv = &(s->sequence_id);break;
        case 3: rv = &(s->timestamp_sub_nanosec);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pfc_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pfc_config_t* s = (portmod_pfc_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->type);break;
        case 1: rv = &(s->opcode);break;
        case 2: rv = &(s->classes);break;
        case 3: rv = &(s->da_oui);break;
        case 4: rv = &(s->da_nonoui);break;
        case 5: rv = &(s->rxpass);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_eee_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_eee_t* s = (portmod_eee_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->enable);break;
        case 1: rv = &(s->tx_idle_time);break;
        case 2: rv = &(s->tx_wake_time);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_eee_clock_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_eee_clock_t* s = (portmod_eee_clock_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->clock_gate);break;
        case 1: rv = &(s->clock_count);break;
        case 2: rv = &(s->timer_pulse);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_vlan_tag_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_vlan_tag_t* s = (portmod_vlan_tag_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->inner_vlan_tag);break;
        case 1: rv = &(s->outer_vlan_tag);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_rx_control_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_rx_control_t* s = (portmod_rx_control_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->flags);break;
        case 1: rv = &(s->pass_control_frames);break;
        case 2: rv = &(s->pass_pfc_frames);break;
        case 3: rv = &(s->pass_pause_frames);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_multi_get_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_multi_get_t* s = (portmod_multi_get_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->flags);break;
        case 1: rv = &(s->dev_addr);break;
        case 2: rv = &(s->offset);break;
        case 3: rv = &(s->max_size);break;
        case 4: rv = &(s->data);break;
        case 5: rv = &(s->actual_size);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_portphy_ability_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_portphy_ability_t* s = (portmod_portphy_ability_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->cur_mode);break;
        case 1: rv = &(s->speed_half_duplex);break;
        case 2: rv = &(s->speed_full_duplex);break;
        case 3: rv = &(s->pause);break;
        case 4: rv = &(s->interface);break;
        case 5: rv = &(s->medium);break;
        case 6: rv = &(s->loopback);break;
        case 7: rv = &(s->flags);break;
        case 8: rv = &(s->eee);break;
        case 9: rv = &(s->fcmap);break;
        case 10: rv = &(s->encap);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pdata_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pdata_t* s = (portmod_pdata_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->data);break;
        case 1: rv = &(s->enable);break;
        case 2: rv = &(s->pif);break;
        case 3: rv = &(s->ability);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_port_mode_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_port_mode_info_t* s = (portmod_port_mode_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->cur_mode);break;
        case 1: rv = &(s->lanes);break;
        case 2: rv = &(s->port_index);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_port_diag_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_port_diag_info_t* s = (portmod_port_diag_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->original_port);break;
        case 1: rv = &(s->interface);break;
        case 2: rv = &(s->pm_id);break;
        case 3: rv = &(s->phys);break;
        case 4: rv = &(s->sub_phy);break;
        case 5: rv = &(s->medium);break;
        case 6: rv = &(s->core_mode);break;
        case 7: rv = &(s->polarity);break;
        case 8: rv = &(s->fec);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm_core_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm_core_info_t* s = (portmod_pm_core_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->ref_clk);break;
        case 1: rv = &(s->lane_map);break;
        case 2: rv = &(s->nof_phys);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm_diag_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm_diag_info_t* s = (portmod_pm_diag_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->type);break;
        case 1: rv = &(s->core_info);break;
        case 2: rv = &(s->phys);break;
        case 3: rv = &(s->ports);break;
        case 4: rv = &(s->serdes_id0);break;
        case 5: rv = &(s->phy_id0);break;
        case 6: rv = &(s->phy_id1);break;
        case 7: rv = &(s->name);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_port_ts_adjust_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_port_ts_adjust_t* s = (portmod_port_ts_adjust_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->speed);break;
        case 1: rv = &(s->osts_adjust);break;
        case 2: rv = &(s->tsts_adjust);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_port_init_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_port_init_config_t* s = (portmod_port_init_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->phy_reset_config);break;
        case 1: rv = &(s->pattern);break;
        case 2: rv = &(s->cx4_10g);break;
        case 3: rv = &(s->pdetect1000x);break;
        case 4: rv = &(s->an_mode);break;
        case 5: rv = &(s->an_master_lane);break;
        case 6: rv = &(s->an_cl72);break;
        case 7: rv = &(s->fs_cl72);break;
        case 8: rv = &(s->an_fec);break;
        case 9: rv = &(s->serdes_fec_enable);break;
        case 10: rv = &(s->sgmii_mstr);break;
        case 11: rv = &(s->serdes_driver_current);break;
        case 12: rv = &(s->serdes_1000x_at_6250_vco);break;
        case 13: rv = &(s->serdes_1000x_at_12500_vco);break;
        case 14: rv = &(s->serdes_1000x_at_25g_vco);break;
        case 15: rv = &(s->serdes_10g_at_25g_vco);break;
        case 16: rv = &(s->pll_divider_req);break;
        case 17: rv = &(s->rxaui_mode);break;
        case 18: rv = &(s->port_fallback_lane);break;
        case 19: rv = &(s->tx_params_user_flag);break;
        case 20: rv = &(s->tx_params);break;
        case 21: rv = &(s->an_cl37);break;
        case 22: rv = &(s->cl37_sgmii_war);break;
        case 23: rv = &(s->cl37_sgmii_cnt);break;
        case 24: rv = &(s->cl37_sgmii_RESTART_CNT);break;
        case 25: rv = &(s->an_cl73);break;
        case 26: rv = &(s->is_hg);break;
        case 27: rv = &(s->ext_phy_tx_params_user_flag);break;
        case 28: rv = &(s->ext_phy_tx_params);break;
        case 29: rv = &(s->polarity);break;
        case 30: rv = &(s->polarity_overwrite);break;
        case 31: rv = &(s->lane_map);break;
        case 32: rv = &(s->lane_map_overwrite);break;
        case 33: rv = &(s->fw_load_method);break;
        case 34: rv = &(s->fw_load_method_overwrite);break;
        case 35: rv = &(s->ref_clk);break;
        case 36: rv = &(s->ref_clk_overwrite);break;
        case 37: rv = &(s->port_mode_aux_info);break;
        case 38: rv = &(s->port_ts_adjust);break;
        case 39: rv = &(s->txpi_mode);break;
        case 40: rv = &(s->txpi_sdm_scheme);break;
        case 41: rv = &(s->roe_stuffing_bit);break;
        case 42: rv = &(s->roe_reserved_bit);break;
        case 43: rv = &(s->cpm_core_mode);break;
        case 44: rv = &(s->qtc_mode);break;
        case 45: rv = &(s->parity_enable);break;
        case 46: rv = &(s->an_cl72_tx_init_skip_on_restart);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_port_interface_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_port_interface_config_t* s = (portmod_port_interface_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->interface);break;
        case 1: rv = &(s->line_interface);break;
        case 2: rv = &(s->serdes_interface);break;
        case 3: rv = &(s->interface_modes);break;
        case 4: rv = &(s->flags);break;
        case 5: rv = &(s->port_refclk_int);break;
        case 6: rv = &(s->port_num_lanes);break;
        case 7: rv = &(s->speed);break;
        case 8: rv = &(s->max_speed);break;
        case 9: rv = &(s->encap_mode);break;
        case 10: rv = &(s->pll_divider_req);break;
        case 11: rv = &(s->port_op_mode);break;
        case 12: rv = &(s->serdes_scrambler_seed);break;
        case 13: rv = &(s->serdes_scrambler_enable);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_port_speed_ability_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_port_speed_ability_t* s = (portmod_port_speed_ability_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->speed);break;
        case 1: rv = &(s->num_lanes);break;
        case 2: rv = &(s->fec_type);break;
        case 3: rv = &(s->medium);break;
        case 4: rv = &(s->pause);break;
        case 5: rv = &(s->channel);break;
        case 6: rv = &(s->an_mode);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_speed_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_speed_config_t* s = (portmod_speed_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->speed);break;
        case 1: rv = &(s->num_lane);break;
        case 2: rv = &(s->fec);break;
        case 3: rv = &(s->link_training);break;
        case 4: rv = &(s->lane_config);break;
        case 5: rv = &(s->flags);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm_identifier_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm_identifier_t* s = (portmod_pm_identifier_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->type);break;
        case 1: rv = &(s->phy);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_port_add_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_port_add_info_t* s = (portmod_port_add_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->interface_config);break;
        case 1: rv = &(s->init_config);break;
        case 2: rv = &(s->speed_config);break;
        case 3: rv = &(s->tvco);break;
        case 4: rv = &(s->ovco);break;
        case 5: rv = &(s->phys);break;
        case 6: rv = &(s->phy_ports);break;
        case 7: rv = &(s->sub_phy);break;
        case 8: rv = &(s->autoneg_en);break;
        case 9: rv = &(s->link_training_en);break;
        case 10: rv = &(s->flags);break;
        case 11: rv = &(s->is_fabric_o_nif);break;
        case 12: rv = &(s->ilkn_core_id);break;
        case 13: rv = &(s->ilkn_port_is_over_fabric);break;
        case 14: rv = &(s->ilkn_burst_max);break;
        case 15: rv = &(s->ilkn_burst_min);break;
        case 16: rv = &(s->ilkn_burst_short);break;
        case 17: rv = &(s->ilkn_nof_segments);break;
        case 18: rv = &(s->ilkn_metaframe_period);break;
        case 19: rv = &(s->rx_retransmit);break;
        case 20: rv = &(s->tx_retransmit);break;
        case 21: rv = &(s->phy_op_mode);break;
        case 22: rv = &(s->phy_op_datapath);break;
        case 23: rv = &(s->ilkn_inb_cal_len_rx);break;
        case 24: rv = &(s->ilkn_inb_cal_len_tx);break;
        case 25: rv = &(s->ilkn_oob_cal_len_rx);break;
        case 26: rv = &(s->ilkn_oob_cal_len_tx);break;
        case 27: rv = &(s->reserved_channel_rx);break;
        case 28: rv = &(s->reserved_channel_tx);break;
        case 29: rv = &(s->ilkn_lanes);break;
        case 30: rv = &(s->nof_aggregated_pms);break;
        case 31: rv = &(s->controlled_pms);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_dnx_fabric_create_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_dnx_fabric_create_info_t* s = (portmod_dnx_fabric_create_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->ref_clk);break;
        case 1: rv = &(s->com_clk);break;
        case 2: rv = &(s->access);break;
        case 3: rv = &(s->lane_map);break;
        case 4: rv = &(s->fw_load_method);break;
        case 5: rv = &(s->external_fw_loader);break;
        case 6: rv = &(s->polarity);break;
        case 7: rv = &(s->fmac_schan_id);break;
        case 8: rv = &(s->fsrd_schan_id);break;
        case 9: rv = &(s->fsrd_internal_quad);break;
        case 10: rv = &(s->first_phy_offset);break;
        case 11: rv = &(s->core_index);break;
        case 12: rv = &(s->is_over_nif);break;
        case 13: rv = &(s->fabric_o_nif_pm);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm8x50_fabric_create_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm8x50_fabric_create_info_t* s = (portmod_pm8x50_fabric_create_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->ref_clk);break;
        case 1: rv = &(s->access);break;
        case 2: rv = &(s->fw_load_method);break;
        case 3: rv = &(s->external_fw_loader);break;
        case 4: rv = &(s->polarity);break;
        case 5: rv = &(s->fmac_schan_id);break;
        case 6: rv = &(s->fsrd_schan_id);break;
        case 7: rv = &(s->first_phy_offset);break;
        case 8: rv = &(s->core_index);break;
        case 9: rv = &(s->force_single_pll0);break;
        case 10: rv = &(s->force_single_pll1);break;
        case 11: rv = &(s->bypass_lanes_bitmap);break;
        case 12: rv = &(s->is_rx_ctrl_bypass_supported);break;
        case 13: rv = &(s->clock_buffer_disable_required);break;
        case 14: rv = &(s->clock_buffer_bw_update_required);break;
        case 15: rv = &(s->native_single_pll);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm4x25_create_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm4x25_create_info_t* s = (portmod_pm4x25_create_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->ref_clk);break;
        case 1: rv = &(s->access);break;
        case 2: rv = &(s->lane_map);break;
        case 3: rv = &(s->fw_load_method);break;
        case 4: rv = &(s->external_fw_loader);break;
        case 5: rv = &(s->polarity);break;
        case 6: rv = &(s->in_pm_12x10);break;
        case 7: rv = &(s->core_num);break;
        case 8: rv = &(s->core_num_int);break;
        case 9: rv = &(s->portmod_mac_soft_reset);break;
        case 10: rv = &(s->afe_pll);break;
        case 11: rv = &(s->rescal);break;
        case 12: rv = &(s->port_mode_aux_info);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm4x10_create_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm4x10_create_info_t* s = (portmod_pm4x10_create_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->phy_ports);break;
        case 1: rv = &(s->ref_clk);break;
        case 2: rv = &(s->access);break;
        case 3: rv = &(s->lane_map);break;
        case 4: rv = &(s->fw_load_method);break;
        case 5: rv = &(s->external_fw_loader);break;
        case 6: rv = &(s->polarity);break;
        case 7: rv = &(s->in_pm_12x10);break;
        case 8: rv = &(s->portmod_phy_external_reset);break;
        case 9: rv = &(s->portmod_mac_soft_reset);break;
        case 10: rv = &(s->core_num);break;
        case 11: rv = &(s->core_num_int);break;
        case 12: rv = &(s->port_mode_aux_info);break;
        case 13: rv = &(s->rescal);break;
        case 14: rv = &(s->is_pm4x10q);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm_qtc_create_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm_qtc_create_info_t* s = (portmod_pm_qtc_create_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->ref_clk);break;
        case 1: rv = &(s->access);break;
        case 2: rv = &(s->lane_map);break;
        case 3: rv = &(s->fw_load_method);break;
        case 4: rv = &(s->external_fw_loader);break;
        case 5: rv = &(s->polarity);break;
        case 6: rv = &(s->portmod_phy_external_reset);break;
        case 7: rv = &(s->portmod_mac_soft_reset);break;
        case 8: rv = &(s->core_num);break;
        case 9: rv = &(s->core_clock_khz);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm_gphy_create_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm_gphy_create_info_t* s = (portmod_pm_gphy_create_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->ref_clk);break;
        case 1: rv = &(s->access);break;
        case 2: rv = &(s->lane_map);break;
        case 3: rv = &(s->fw_load_method);break;
        case 4: rv = &(s->external_fw_loader);break;
        case 5: rv = &(s->polarity);break;
        case 6: rv = &(s->portmod_phy_external_reset);break;
        case 7: rv = &(s->portmod_mac_soft_reset);break;
        case 8: rv = &(s->core_num);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm12x10_create_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm12x10_create_info_t* s = (portmod_pm12x10_create_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->pm4x10_infos);break;
        case 1: rv = &(s->pm4x25_info);break;
        case 2: rv = &(s->flags);break;
        case 3: rv = &(s->blk_id);break;
        case 4: rv = &(s->refclk_source);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm4x10q_create_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm4x10q_create_info_t* s = (portmod_pm4x10q_create_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->pm4x10_info);break;
        case 1: rv = &(s->blk_id);break;
        case 2: rv = &(s->qsgmii_user_acc);break;
        case 3: rv = &(s->core_clock_khz);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_ilkn_os_create_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_ilkn_os_create_info_t* s = (portmod_ilkn_os_create_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->nof_aggregated_pms);break;
        case 1: rv = &(s->controlled_pms);break;
        case 2: rv = &(s->wm_high);break;
        case 3: rv = &(s->wm_low);break;
        case 4: rv = &(s->core_clock_khz);break;
        case 5: rv = &(s->ilkn_port_lane_map_get);break;
        case 6: rv = &(s->ilkn_pm_lane_map_get);break;
        case 7: rv = &(s->ilkn_port_fec_units_set);break;
        case 8: rv = &(s->ilkn_block_index);break;
        case 9: rv = &(s->fec_disable_by_bypass);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm4x2p5_create_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm4x2p5_create_info_t* s = (portmod_pm4x2p5_create_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->phy_ports);break;
        case 1: rv = &(s->ref_clk);break;
        case 2: rv = &(s->access);break;
        case 3: rv = &(s->lane_map);break;
        case 4: rv = &(s->fw_load_method);break;
        case 5: rv = &(s->external_fw_loader);break;
        case 6: rv = &(s->polarity);break;
        case 7: rv = &(s->portmod_phy_external_reset);break;
        case 8: rv = &(s->portmod_mac_soft_reset);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm8x50_create_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm8x50_create_info_t* s = (portmod_pm8x50_create_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->phy_ports);break;
        case 1: rv = &(s->ref_clk);break;
        case 2: rv = &(s->tvco);break;
        case 3: rv = &(s->ovco);break;
        case 4: rv = &(s->access);break;
        case 5: rv = &(s->lane_map);break;
        case 6: rv = &(s->fw_load_method);break;
        case 7: rv = &(s->external_fw_loader);break;
        case 8: rv = &(s->polarity);break;
        case 9: rv = &(s->portmod_phy_external_reset);break;
        case 10: rv = &(s->portmod_mac_soft_reset);break;
        case 11: rv = &(s->core_num);break;
        case 12: rv = &(s->afe_pll);break;
        case 13: rv = &(s->rescal);break;
        case 14: rv = &(s->is_master_pm);break;
        case 15: rv = &(s->portmod_egress_buffer_reset);break;
        case 16: rv = &(s->allow_20p625g_tvco);break;
        case 17: rv = &(s->single_vco_used_by_ports);break;
        case 18: rv = &(s->clock_buffer_disable_required);break;
        case 19: rv = &(s->clock_buffer_bw_update_required);break;
        case 20: rv = &(s->pm_offset);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm4x10_qtc_create_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm4x10_qtc_create_info_t* s = (portmod_pm4x10_qtc_create_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->pm4x10_info);break;
        case 1: rv = &(s->pm_qtc_info);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm_specific_create_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm_specific_create_info_t* s = (portmod_pm_specific_create_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->pm4x10);break;
        case 1: rv = &(s->pm4x10q);break;
        case 2: rv = &(s->pm_qtc);break;
        case 3: rv = &(s->pm_gphy);break;
        case 4: rv = &(s->pm4x25);break;
        case 5: rv = &(s->pm12x10);break;
        case 6: rv = &(s->os_ilkn);break;
        case 7: rv = &(s->dnx_fabric);break;
        case 8: rv = &(s->pm8x50_fabric);break;
        case 9: rv = &(s->pm4x2p5);break;
        case 10: rv = &(s->pm8x50);break;
        case 11: rv = &(s->pm4x10_qtc);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_remote_fault_control_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_remote_fault_control_t* s = (portmod_remote_fault_control_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->enable);break;
        case 1: rv = &(s->drop_tx_on_fault);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_local_fault_control_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_local_fault_control_t* s = (portmod_local_fault_control_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->enable);break;
        case 1: rv = &(s->drop_tx_on_fault);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_llfc_control_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_llfc_control_t* s = (portmod_llfc_control_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->rx_enable);break;
        case 1: rv = &(s->tx_enable);break;
        case 2: rv = &(s->crc_ignore);break;
        case 3: rv = &(s->in_ipg_only);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pfc_control_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pfc_control_t* s = (portmod_pfc_control_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->rx_enable);break;
        case 1: rv = &(s->tx_enable);break;
        case 2: rv = &(s->stats_en);break;
        case 3: rv = &(s->force_xon);break;
        case 4: rv = &(s->refresh_timer);break;
        case 5: rv = &(s->xoff_timer);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pause_control_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pause_control_t* s = (portmod_pause_control_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->rx_enable);break;
        case 1: rv = &(s->tx_enable);break;
        case 2: rv = &(s->refresh_timer);break;
        case 3: rv = &(s->xoff_timer);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_drain_cells_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_drain_cells_t* s = (portmod_drain_cells_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->rx_pfc_en);break;
        case 1: rv = &(s->llfc_en);break;
        case 2: rv = &(s->rx_pause);break;
        case 3: rv = &(s->tx_pause);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm_create_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm_create_info_t* s = (portmod_pm_create_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->type);break;
        case 1: rv = &(s->phys);break;
        case 2: rv = &(s->pm_specific_info);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_access_get_params_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_access_get_params_t* s = (portmod_access_get_params_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->phyn);break;
        case 1: rv = &(s->sys_side);break;
        case 2: rv = &(s->lane);break;
        case 3: rv = &(s->apply_lane_mask);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm_instances_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm_instances_t* s = (portmod_pm_instances_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->type);break;
        case 1: rv = &(s->instances);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_port_update_control_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_port_update_control_t* s = (portmod_port_update_control_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->link_status);break;
        case 1: rv = &(s->flags);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_lane_connection_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_lane_connection_t* s = (portmod_lane_connection_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->core_index);break;
        case 1: rv = &(s->lane_index);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_phy_core_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_phy_core_info_t* s = (portmod_phy_core_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->core_access);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_xphy_lane_connection_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_xphy_lane_connection_t* s = (portmod_xphy_lane_connection_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->xphy_id);break;
        case 1: rv = &(s->ss_lane_mask);break;
        case 2: rv = &(s->ls_lane_mask);break;
        case 3: rv = &(s->rsvd1);break;
        case 4: rv = &(s->rsvd2);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_port_higig_e2ecc_hdr_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_port_higig_e2ecc_hdr_t* s = (portmod_port_higig_e2ecc_hdr_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->words);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_port_resources_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_port_resources_t* s = (portmod_port_resources_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->pm_type);break;
        case 1: rv = &(s->speed);break;
        case 2: rv = &(s->num_lane);break;
        case 3: rv = &(s->encap_mode);break;
        case 4: rv = &(s->flag);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_link_recovery_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_link_recovery_t* s = (portmod_link_recovery_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->state);break;
        case 1: rv = &(s->enabled);break;
        case 2: rv = &(s->tick_cnt);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pmd_lane_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pmd_lane_config_t* s = (portmod_pmd_lane_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->pmd_firmware_lane_config);break;
        case 1: rv = &(s->pam4_channel_loss);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_sbus_bcast_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_sbus_bcast_config_t* s = (portmod_sbus_bcast_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->flag);break;
        case 1: rv = &(s->bcast_id);break;
        case 2: rv = &(s->chain_last);break;
        default: rv = NULL; break;
    }
    return rv;
}

#ifdef CPRIMOD_SUPPORT
static void*
__cint_maddr__portmod_cpri_axc_frame_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_cpri_axc_frame_info_t* s = (portmod_cpri_axc_frame_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->start_bit);break;
        case 1: rv = &(s->num_bits);break;
        case 2: rv = &(s->container_info);break;
        case 3: rv = &(s->roe_payload_info);break;
        case 4: rv = &(s->encap_data_info);break;
        default: rv = NULL; break;
    }
    return rv;
}

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static void*
__cint_maddr__portmod_tx_frame_tgen_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_tx_frame_tgen_config_t* s = (portmod_tx_frame_tgen_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->tx_tgen_hfn);break;
        case 1: rv = &(s->tx_tgen_bfn);break;
        case 2: rv = &(s->tx_gen_bfn_hfn_sel);break;
        case 3: rv = &(s->tx_tgen_ts_offset);break;
        default: rv = NULL; break;
    }
    return rv;
}

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static void*
__cint_maddr__portmod_rsvd4_rx_flow_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_rsvd4_rx_flow_info_t* s = (portmod_rsvd4_rx_flow_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->axc_id);break;
        case 1: rv = &(s->mask);break;
        case 2: rv = &(s->match_data);break;
        case 3: rv = &(s->packet_size);break;
        case 4: rv = &(s->last_packet_size);break;
        case 5: rv = &(s->last_packet_num);break;
        case 6: rv = &(s->stuffing_cnt);break;
        case 7: rv = &(s->msg_ts_mode);break;
        case 8: rv = &(s->msg_ts_count);break;
        case 9: rv = &(s->frame_sync_mode);break;
        case 10: rv = &(s->master_frame_offset);break;
        case 11: rv = &(s->message_number_offset);break;
        case 12: rv = &(s->container_block_count);break;
        case 13: rv = &(s->queue_size);break;
        case 14: rv = &(s->priority);break;
        case 15: rv = &(s->pad_size);break;
        case 16: rv = &(s->extra_pad_size);break;
        case 17: rv = &(s->pad_enable);break;
        case 18: rv = &(s->control_location);break;
        case 19: rv = &(s->tsn_bitmap);break;
        default: rv = NULL; break;
    }
    return rv;
}

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static void*
__cint_maddr__portmod_rsvd4_tx_flow_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_rsvd4_tx_flow_info_t* s = (portmod_rsvd4_tx_flow_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->axc_id);break;
        case 1: rv = &(s->packet_size);break;
        case 2: rv = &(s->last_packet_size);break;
        case 3: rv = &(s->last_packet_num);break;
        case 4: rv = &(s->stuffing_cnt);break;
        case 5: rv = &(s->msg_ts_mode);break;
        case 6: rv = &(s->msg_ts_count);break;
        case 7: rv = &(s->frame_sync_mode);break;
        case 8: rv = &(s->master_frame_offset);break;
        case 9: rv = &(s->message_number_offset);break;
        case 10: rv = &(s->container_block_count);break;
        case 11: rv = &(s->buffer_size);break;
        case 12: rv = &(s->cycle_size);break;
        case 13: rv = &(s->use_ts_dbm);break;
        case 14: rv = &(s->ts_dbm_profile_num);break;
        case 15: rv = &(s->num_active_slot);break;
        case 16: rv = &(s->msg_addr);break;
        case 17: rv = &(s->msg_type);break;
        case 18: rv = &(s->msg_ts_offset);break;
        case 19: rv = &(s->pad_size);break;
        case 20: rv = &(s->extra_pad_size);break;
        case 21: rv = &(s->pad_enable);break;
        case 22: rv = &(s->control_location);break;
        default: rv = NULL; break;
    }
    return rv;
}

#endif /* CPRIMOD_SUPPORT */
static void*
__cint_maddr__portmod_vcos_speed_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_vcos_speed_config_t* s = (portmod_vcos_speed_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->speed);break;
        case 1: rv = &(s->num_lanes);break;
        case 2: rv = &(s->ieee_mode);break;
        case 3: rv = &(s->higig_mode);break;
        case 4: rv = &(s->txpi_mode);break;
        case 5: rv = &(s->eth_of_mixed_mode);break;
        case 6: rv = &(s->port_type);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_dual_vcos_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_dual_vcos_t* s = (portmod_dual_vcos_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->vco_0);break;
        case 1: rv = &(s->vco_1);break;
        default: rv = NULL; break;
    }
    return rv;
}

#ifdef CPRIMOD_SUPPORT
static void*
__cint_maddr__portmod_cpri_slow_hdlc_config_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_cpri_slow_hdlc_config_info_t* s = (portmod_cpri_slow_hdlc_config_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->tx_crc_mode);break;
        case 1: rv = &(s->tx_flag_size);break;
        case 2: rv = &(s->tx_filling_flag_pattern);break;
        case 3: rv = &(s->crc_init_val);break;
        case 4: rv = &(s->use_fe_mac);break;
        case 5: rv = &(s->crc_byte_swap);break;
        case 6: rv = &(s->no_fcs_err_check);break;
        case 7: rv = &(s->cw_sel);break;
        case 8: rv = &(s->cw_size);break;
        case 9: rv = &(s->fcs_size);break;
        case 10: rv = &(s->runt_frame_drop);break;
        case 11: rv = &(s->long_frame_drop);break;
        case 12: rv = &(s->min_frame_size);break;
        case 13: rv = &(s->max_frame_size);break;
        case 14: rv = &(s->queue_num);break;
        case 15: rv = &(s->priority);break;
        case 16: rv = &(s->queue_size);break;
        case 17: rv = &(s->cycle_size);break;
        case 18: rv = &(s->buffer_size);break;
        default: rv = NULL; break;
    }
    return rv;
}

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static void*
__cint_maddr__portmod_cpri_fast_eth_config_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_cpri_fast_eth_config_info_t* s = (portmod_cpri_fast_eth_config_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->tx_crc_mode);break;
        case 1: rv = &(s->schan_start);break;
        case 2: rv = &(s->schan_size);break;
        case 3: rv = &(s->cw_sel);break;
        case 4: rv = &(s->cw_size);break;
        case 5: rv = &(s->min_packet_size);break;
        case 6: rv = &(s->max_packet_size);break;
        case 7: rv = &(s->min_packet_drop);break;
        case 8: rv = &(s->max_packet_drop);break;
        case 9: rv = &(s->strip_crc);break;
        case 10: rv = &(s->min_ipg);break;
        case 11: rv = &(s->queue_num);break;
        case 12: rv = &(s->priority);break;
        case 13: rv = &(s->queue_size);break;
        case 14: rv = &(s->cycle_size);break;
        case 15: rv = &(s->buffer_size);break;
        case 16: rv = &(s->no_fcs_err_check);break;
        default: rv = NULL; break;
    }
    return rv;
}

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static void*
__cint_maddr__portmod_cpri_rx_vsd_config_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_cpri_rx_vsd_config_info_t* s = (portmod_cpri_rx_vsd_config_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->subchan_start);break;
        case 1: rv = &(s->subchan_size);break;
        case 2: rv = &(s->subchan_bytes);break;
        case 3: rv = &(s->subchan_steps);break;
        case 4: rv = &(s->flow_bytes);break;
        case 5: rv = &(s->queue_num);break;
        case 6: rv = &(s->rsvd_sector_mask);break;
        case 7: rv = &(s->priority);break;
        case 8: rv = &(s->queue_size);break;
        default: rv = NULL; break;
    }
    return rv;
}

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static void*
__cint_maddr__portmod_cpri_tx_vsd_config_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_cpri_tx_vsd_config_info_t* s = (portmod_cpri_tx_vsd_config_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->subchan_start);break;
        case 1: rv = &(s->subchan_size);break;
        case 2: rv = &(s->subchan_bytes);break;
        case 3: rv = &(s->subchan_steps);break;
        case 4: rv = &(s->flow_bytes);break;
        case 5: rv = &(s->queue_num);break;
        case 6: rv = &(s->rsvd_sector_mask);break;
        case 7: rv = &(s->buffer_size);break;
        case 8: rv = &(s->cycle_size);break;
        case 9: rv = &(s->byte_order_swap);break;
        default: rv = NULL; break;
    }
    return rv;
}

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static void*
__cint_maddr__portmod_cpri_rx_vsd_raw_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_cpri_rx_vsd_raw_config_t* s = (portmod_cpri_rx_vsd_raw_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->schan_start);break;
        case 1: rv = &(s->schan_size);break;
        case 2: rv = &(s->cw_sel);break;
        case 3: rv = &(s->cw_size);break;
        case 4: rv = &(s->filter_mode);break;
        case 5: rv = &(s->hyper_frame_index);break;
        case 6: rv = &(s->hyper_frame_modulo);break;
        case 7: rv = &(s->match_offset);break;
        case 8: rv = &(s->match_value);break;
        case 9: rv = &(s->match_mask);break;
        case 10: rv = &(s->queue_num);break;
        case 11: rv = &(s->priority);break;
        case 12: rv = &(s->queue_size);break;
        default: rv = NULL; break;
    }
    return rv;
}

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static void*
__cint_maddr__portmod_cpri_tx_vsd_raw_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_cpri_tx_vsd_raw_config_t* s = (portmod_cpri_tx_vsd_raw_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->schan_start);break;
        case 1: rv = &(s->schan_size);break;
        case 2: rv = &(s->cw_sel);break;
        case 3: rv = &(s->cw_size);break;
        case 4: rv = &(s->hyper_frame_index);break;
        case 5: rv = &(s->hyper_frame_modulo);break;
        case 6: rv = &(s->queue_num);break;
        case 7: rv = &(s->map_mode);break;
        case 8: rv = &(s->repeat_enable);break;
        case 9: rv = &(s->bfn0_filter_enable);break;
        case 10: rv = &(s->bfn1_filter_enable);break;
        case 11: rv = &(s->idle_value);break;
        case 12: rv = &(s->buffer_size);break;
        case 13: rv = &(s->cycle_size);break;
        default: rv = NULL; break;
    }
    return rv;
}

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static void*
__cint_maddr__portmod_cpri_rx_brcm_rsvd5_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_cpri_rx_brcm_rsvd5_config_t* s = (portmod_cpri_rx_brcm_rsvd5_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->schan_start);break;
        case 1: rv = &(s->schan_size);break;
        case 2: rv = &(s->parity_disable);break;
        case 3: rv = &(s->queue_num);break;
        case 4: rv = &(s->priority);break;
        case 5: rv = &(s->queue_size);break;
        default: rv = NULL; break;
    }
    return rv;
}

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static void*
__cint_maddr__portmod_cpri_tx_brcm_rsvd5_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_cpri_tx_brcm_rsvd5_config_t* s = (portmod_cpri_tx_brcm_rsvd5_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->schan_start);break;
        case 1: rv = &(s->schan_size);break;
        case 2: rv = &(s->crc_enable);break;
        case 3: rv = &(s->queue_num);break;
        case 4: rv = &(s->buffer_size);break;
        case 5: rv = &(s->cycle_size);break;
        default: rv = NULL; break;
    }
    return rv;
}

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static void*
__cint_maddr__portmod_cpri_rx_gcw_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_cpri_rx_gcw_config_t* s = (portmod_cpri_rx_gcw_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->Ns);break;
        case 1: rv = &(s->Xs);break;
        case 2: rv = &(s->Y);break;
        case 3: rv = &(s->mask);break;
        case 4: rv = &(s->filter_mode);break;
        case 5: rv = &(s->hyper_frame_index);break;
        case 6: rv = &(s->hyper_frame_modulo);break;
        case 7: rv = &(s->match_mask);break;
        case 8: rv = &(s->match_value);break;
        default: rv = NULL; break;
    }
    return rv;
}

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static void*
__cint_maddr__portmod_cpri_tx_gcw_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_cpri_tx_gcw_config_t* s = (portmod_cpri_tx_gcw_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->Ns);break;
        case 1: rv = &(s->Xs);break;
        case 2: rv = &(s->Y);break;
        case 3: rv = &(s->mask);break;
        case 4: rv = &(s->hyper_frame_index);break;
        case 5: rv = &(s->hyper_frame_modulo);break;
        case 6: rv = &(s->repeat_enable);break;
        case 7: rv = &(s->bfn0_filter_enable);break;
        case 8: rv = &(s->bfn1_filter_enable);break;
        default: rv = NULL; break;
    }
    return rv;
}

#endif /* CPRIMOD_SUPPORT */
static void*
__cint_maddr__portmod_control_flow_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_control_flow_config_t* s = (portmod_control_flow_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->match_mask);break;
        case 1: rv = &(s->match_data);break;
        case 2: rv = &(s->proc_type);break;
        case 3: rv = &(s->queue_num);break;
        case 4: rv = &(s->sync_profile);break;
        case 5: rv = &(s->sync_enable);break;
        case 6: rv = &(s->priority);break;
        case 7: rv = &(s->queue_size);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_sync_profile_entry_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_sync_profile_entry_t* s = (portmod_sync_profile_entry_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->count_cycle);break;
        case 1: rv = &(s->message_offset);break;
        case 2: rv = &(s->master_frame_offset);break;
        default: rv = NULL; break;
    }
    return rv;
}

#ifdef CPRIMOD_SUPPORT
static void*
__cint_maddr__portmod_rsvd4_tx_config_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_rsvd4_tx_config_info_t* s = (portmod_rsvd4_tx_config_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->proc_type);break;
        case 1: rv = &(s->queue_num);break;
        case 2: rv = &(s->queue_size);break;
        case 3: rv = &(s->cycle_size);break;
        case 4: rv = &(s->crc_mode);break;
        default: rv = NULL; break;
    }
    return rv;
}

#endif /* CPRIMOD_SUPPORT */
static void*
__cint_maddr__portmod_txpi_override_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_txpi_override_t* s = (portmod_txpi_override_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->enable);break;
        case 1: rv = &(s->value);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm8x50_capability_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm8x50_capability_t* s = (portmod_pm8x50_capability_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->num_lanes);break;
        case 1: rv = &(s->num_cores);break;
        case 2: rv = &(s->num_plls);break;
        case 3: rv = &(s->num_vcos);break;
        case 4: rv = &(s->vcos);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm_specific_capability_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm_specific_capability_t* s = (portmod_pm_specific_capability_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->pm8x50_cap);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm_capability_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm_capability_t* s = (portmod_pm_capability_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->type);break;
        case 1: rv = &(s->pm_capability);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_pm_vco_setting_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_pm_vco_setting_t* s = (portmod_pm_vco_setting_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->num_speeds);break;
        case 1: rv = &(s->speed_config_list);break;
        case 2: rv = &(s->port_starting_lane_list);break;
        case 3: rv = &(s->speed_for_pcs_bypass_port);break;
        case 4: rv = &(s->tvco);break;
        case 5: rv = &(s->ovco);break;
        case 6: rv = &(s->is_tvco_new);break;
        case 7: rv = &(s->is_ovco_new);break;
        case 8: rv = &(s->port_type_list);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_cpri_port_intr_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_cpri_port_intr_info_t* s = (portmod_cpri_port_intr_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->cpri_intr_type);break;
        case 1: rv = &(s->axc_id);break;
        case 2: rv = &(s->queue_num);break;
        case 3: rv = &(s->data);break;
        case 4: rv = &(s->data64);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_port_synce_clk_ctrl_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_port_synce_clk_ctrl_t* s = (portmod_port_synce_clk_ctrl_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->stg0_mode);break;
        case 1: rv = &(s->stg1_mode);break;
        case 2: rv = &(s->sdm_val);break;
        default: rv = NULL; break;
    }
    return rv;
}

#ifdef CPRIMOD_SUPPORT
static void*
__cint_maddr__portmod_cpri_rx_agnostic_config_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_cpri_rx_agnostic_config_info_t* s = (portmod_cpri_rx_agnostic_config_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->sync_mode);break;
        case 1: rv = &(s->basic_frame_offset);break;
        case 2: rv = &(s->hyper_frame_offset);break;
        case 3: rv = &(s->radio_frame_offset);break;
        case 4: rv = &(s->payload_multiple);break;
        case 5: rv = &(s->pres_mod_count);break;
        case 6: rv = &(s->ordering_info_option);break;
        default: rv = NULL; break;
    }
    return rv;
}

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static void*
__cint_maddr__portmod_cpri_tx_agnostic_config_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_cpri_tx_agnostic_config_info_t* s = (portmod_cpri_tx_agnostic_config_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->sync_mode);break;
        case 1: rv = &(s->basic_frame_offset);break;
        case 2: rv = &(s->hyper_frame_offset);break;
        case 3: rv = &(s->radio_frame_offset);break;
        case 4: rv = &(s->payload_multiple);break;
        case 5: rv = &(s->queue_mod_count);break;
        case 6: rv = &(s->pres_mod_count);break;
        case 7: rv = &(s->pres_mod_offset);break;
        case 8: rv = &(s->ordering_info_option);break;
        default: rv = NULL; break;
    }
    return rv;
}

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static void*
__cint_maddr__portmod_fec_timestamp_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_fec_timestamp_config_t* s = (portmod_fec_timestamp_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->enable);break;
        case 1: rv = &(s->fec_fifo_ts_source_select);break;
        case 2: rv = &(s->fec_cmic_ts_source_select);break;
        case 3: rv = &(s->control_bit_offset_0);break;
        case 4: rv = &(s->control_bit_offset_1);break;
        case 5: rv = &(s->control_bit_offset_2);break;
        case 6: rv = &(s->control_bit_offset_3);break;
        default: rv = NULL; break;
    }
    return rv;
}

#endif /* CPRIMOD_SUPPORT */
static void*
__cint_maddr__portmod_ecc_intr_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_ecc_intr_info_t* s = (portmod_ecc_intr_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->port);break;
        case 1: rv = &(s->err_mem_info);break;
        case 2: rv = &(s->ecc_reg_info);break;
        case 3: rv = &(s->ecc_num_bits_err);break;
        case 4: rv = &(s->err_addr);break;
        case 5: rv = &(s->mem_str);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_port_rlm_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_port_rlm_config_t* s = (portmod_port_rlm_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->is_initiator);break;
        case 1: rv = &(s->active_lane_bit_map);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__portmod_port_rlm_status_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_port_rlm_status_t* s = (portmod_port_rlm_status_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->rlm_disabled);break;
        case 1: rv = &(s->rlm_busy);break;
        case 2: rv = &(s->rlm_done);break;
        case 3: rv = &(s->rlm_failed);break;
        case 4: rv = &(s->rlm_status_count);break;
        default: rv = NULL; break;
    }
    return rv;
}

#ifdef CPRIMOD_SUPPORT
static void*
__cint_maddr__portmod_cpri_rx_tunnel_mode_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_cpri_rx_tunnel_mode_config_t* s = (portmod_cpri_rx_tunnel_mode_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->payload_size);break;
        case 1: rv = &(s->pres_mod_count);break;
        case 2: rv = &(s->ordering_info_option);break;
        default: rv = NULL; break;
    }
    return rv;
}

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static void*
__cint_maddr__portmod_cpri_tx_tunnel_mode_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_cpri_tx_tunnel_mode_config_t* s = (portmod_cpri_tx_tunnel_mode_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->payload_size);break;
        case 1: rv = &(s->queue_mod_count);break;
        case 2: rv = &(s->pres_mod_count);break;
        case 3: rv = &(s->pres_mod_offset);break;
        case 4: rv = &(s->ordering_info_option);break;
        default: rv = NULL; break;
    }
    return rv;
}

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static void*
__cint_maddr__portmod_rsvd4_rx_agnostic_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_rsvd4_rx_agnostic_config_t* s = (portmod_rsvd4_rx_agnostic_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->frame_sync_mode);break;
        case 1: rv = &(s->master_frame_offset);break;
        case 2: rv = &(s->message_group_number);break;
        case 3: rv = &(s->payload_multiple);break;
        case 4: rv = &(s->pres_mod_count);break;
        case 5: rv = &(s->ordering_info_option);break;
        default: rv = NULL; break;
    }
    return rv;
}

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static void*
__cint_maddr__portmod_rsvd4_tx_agnostic_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_rsvd4_tx_agnostic_config_t* s = (portmod_rsvd4_tx_agnostic_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->frame_sync_mode);break;
        case 1: rv = &(s->master_frame_offset);break;
        case 2: rv = &(s->message_group_number);break;
        case 3: rv = &(s->payload_multiple);break;
        case 4: rv = &(s->queue_mod_count);break;
        case 5: rv = &(s->pres_mod_count);break;
        case 6: rv = &(s->pres_mod_offset);break;
        case 7: rv = &(s->ordering_info_option);break;
        default: rv = NULL; break;
    }
    return rv;
}

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static void*
__cint_maddr__portmod_cpri_port_frame_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_cpri_port_frame_config_t* s = (portmod_cpri_port_frame_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->frame_type);break;
        case 1: rv = &(s->decap_primary_key);break;
        case 2: rv = &(s->decap_secondary_key);break;
        default: rv = NULL; break;
    }
    return rv;
}

#endif /* CPRIMOD_SUPPORT */
static void*
__cint_maddr__portmod_egr_1588_timestamp_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    portmod_egr_1588_timestamp_config_t* s = (portmod_egr_1588_timestamp_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->timestamp_mode);break;
        case 1: rv = &(s->cmic_48_overr_en);break;
        default: rv = NULL; break;
    }
    return rv;
}


static cint_parameter_desc_t __cint_struct_members__portmod_default_user_access_t[] = 
{
    {"int", "unit", 0, 0},
    {"int", "blk_id", 0, 0},
    {"sal_mutex_t", "mutex", 0, 0},
    {"uint32", "flags", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm4x10q_user_data_t[] = 
{
    {"phymod_access_t", "pm4x10_access", 0, 0},
    {"portmod_default_user_access_t", "qsgmiie_user_data", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_fifo_status_t[] = 
{
    {"uint32", "timestamps_in_fifo", 0, 0},
    {"uint32", "timestamps_in_fifo_hi", 0, 0},
    {"uint32", "sequence_id", 0, 0},
    {"uint32", "timestamp_sub_nanosec", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pfc_config_t[] = 
{
    {"uint32", "type", 0, 0},
    {"uint32", "opcode", 0, 0},
    {"uint32", "classes", 0, 0},
    {"uint32", "da_oui", 0, 0},
    {"uint32", "da_nonoui", 0, 0},
    {"uint32", "rxpass", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_eee_t[] = 
{
    {"uint32", "enable", 0, 0},
    {"uint32", "tx_idle_time", 0, 0},
    {"uint32", "tx_wake_time", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_eee_clock_t[] = 
{
    {"uint32", "clock_gate", 0, 0},
    {"uint32", "clock_count", 0, 0},
    {"uint32", "timer_pulse", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_vlan_tag_t[] = 
{
    {"int", "inner_vlan_tag", 0, 0},
    {"int", "outer_vlan_tag", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_rx_control_t[] = 
{
    {"uint32", "flags", 0, 0},
    {"uint32", "pass_control_frames", 0, 0},
    {"uint32", "pass_pfc_frames", 0, 0},
    {"uint32", "pass_pause_frames", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_multi_get_t[] = 
{
    {"uint32", "flags", 0, 0},
    {"uint32", "dev_addr", 0, 0},
    {"uint32", "offset", 0, 0},
    {"uint32", "max_size", 0, 0},
    {"unsigned char", "data", 1, 0},
    {"uint32", "actual_size", 1, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_portphy_ability_t[] = 
{
    {"portmod_port_mode_t", "cur_mode", 0, 0},
    {"portmod_port_mode_t", "speed_half_duplex", 0, 0},
    {"portmod_port_mode_t", "speed_full_duplex", 0, 0},
    {"portmod_port_mode_t", "pause", 0, 0},
    {"portmod_port_mode_t", "interface", 0, 0},
    {"portmod_port_mode_t", "medium", 0, 0},
    {"portmod_port_mode_t", "loopback", 0, 0},
    {"portmod_port_mode_t", "flags", 0, 0},
    {"portmod_port_mode_t", "eee", 0, 0},
    {"portmod_port_mode_t", "fcmap", 0, 0},
    {"portmod_pa_encap_t", "encap", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pdata_t[] = 
{
    {"uint32_t", "data", 0, 0},
    {"uint32_t", "enable", 0, 0},
    {"portmod_port_if_t", "pif", 0, 0},
    {"portmod_port_ability_t", "ability", 1, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_port_mode_info_t[] = 
{
    {"portmod_core_port_mode_t", "cur_mode", 0, 0},
    {"int", "lanes", 0, 0},
    {"int", "port_index", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_port_diag_info_t[] = 
{
    {"int", "original_port", 0, 0},
    {"soc_port_if_t", "interface", 0, 0},
    {"int", "pm_id", 0, 0},
    {"portmod_pbmp_t", "phys", 0, 0},
    {"int", "sub_phy", 0, 0},
    {"int", "medium", 0, 0},
    {"portmod_port_mode_info_t", "core_mode", 0, 0},
    {"phymod_polarity_t", "polarity", 0, 0},
    {"portmod_fec_t", "fec", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm_core_info_t[] = 
{
    {"phymod_ref_clk_t", "ref_clk", 0, 0},
    {"phymod_lane_map_t", "lane_map", 0, 0},
    {"int", "nof_phys", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm_diag_info_t[] = 
{
    {"portmod_dispatch_type_t", "type", 0, 0},
    {"portmod_pm_core_info_t", "core_info", 0, 0},
    {"portmod_pbmp_t", "phys", 0, 0},
    {"soc_pbmp_t", "ports", 0, 0},
    {"uint16", "serdes_id0", 0, 0},
    {"uint16", "phy_id0", 0, 0},
    {"uint16", "phy_id1", 0, 0},
    {"char", "name", 0, PORTMOD_TSCE_LANE_NAME_LEN},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_port_ts_adjust_t[] = 
{
    {"int", "speed", 0, 0},
    {"uint32", "osts_adjust", 0, 0},
    {"uint32", "tsts_adjust", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_port_init_config_t[] = 
{
    {"phymod_phy_reset_t", "phy_reset_config", 0, 0},
    {"phymod_pattern_t", "pattern", 0, 0},
    {"int", "cx4_10g", 0, 0},
    {"int", "pdetect1000x", 0, 0},
    {"phymod_an_mode_type_t", "an_mode", 0, 0},
    {"int", "an_master_lane", 0, 0},
    {"int", "an_cl72", 0, 0},
    {"int", "fs_cl72", 0, 0},
    {"int", "an_fec", 0, 0},
    {"int", "serdes_fec_enable", 0, 0},
    {"int", "sgmii_mstr", 0, 0},
    {"int", "serdes_driver_current", 0, 0},
    {"int", "serdes_1000x_at_6250_vco", 0, 0},
    {"int", "serdes_1000x_at_12500_vco", 0, 0},
    {"int", "serdes_1000x_at_25g_vco", 0, 0},
    {"int", "serdes_10g_at_25g_vco", 0, 0},
    {"int", "pll_divider_req", 0, 0},
    {"int", "rxaui_mode", 0, 0},
    {"int", "port_fallback_lane", 0, 0},
    {"int", "tx_params_user_flag", 0, PHYMOD_MAX_LANES_PER_PORT},
    {"phymod_tx_t", "tx_params", 0, PHYMOD_MAX_LANES_PER_PORT},
    {"int", "an_cl37", 0, 0},
    {"int", "cl37_sgmii_war", 0, 0},
    {"int", "cl37_sgmii_cnt", 0, 0},
    {"int", "cl37_sgmii_RESTART_CNT", 0, 0},
    {"int", "an_cl73", 0, 0},
    {"int", "is_hg", 0, 0},
    {"int", "ext_phy_tx_params_user_flag", 0, PHYMOD_MAX_LANES_PER_PORT},
    {"phymod_tx_t", "ext_phy_tx_params", 0, PHYMOD_MAX_LANES_PER_PORT},
    {"phymod_polarity_t", "polarity", 0, PORTMOD_MAX_CORES_PER_PORT},
    {"uint8", "polarity_overwrite", 0, 0},
    {"phymod_lane_map_t", "lane_map", 0, PORTMOD_MAX_CORES_PER_PORT},
    {"uint8", "lane_map_overwrite", 0, 0},
    {"phymod_firmware_load_method_t", "fw_load_method", 0, PORTMOD_MAX_CORES_PER_PORT},
    {"uint8", "fw_load_method_overwrite", 0, 0},
    {"phymod_ref_clk_t", "ref_clk", 0, 0},
    {"uint8", "ref_clk_overwrite", 0, 0},
    {"portmod_port_mode_aux_info_t", "port_mode_aux_info", 0, 0},
    {"portmod_port_ts_adjust_t", "port_ts_adjust", 0, PORTMOD_TS_ADJUST_NUM},
    {"uint32", "txpi_mode", 0, 0},
    {"uint32", "txpi_sdm_scheme", 0, 0},
    {"int", "roe_stuffing_bit", 0, 0},
    {"int", "roe_reserved_bit", 0, 0},
    {"portmod_cpm_core_mode_t", "cpm_core_mode", 0, 0},
    {"portmod_qtc_mode_t", "qtc_mode", 0, 0},
    {"int", "parity_enable", 0, 0},
    {"int", "an_cl72_tx_init_skip_on_restart", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_port_interface_config_t[] = 
{
    {"soc_port_if_t", "interface", 0, 0},
    {"soc_port_if_t", "line_interface", 0, 0},
    {"soc_port_if_t", "serdes_interface", 0, 0},
    {"uint32", "interface_modes", 0, 0},
    {"uint32", "flags", 0, 0},
    {"uint32", "port_refclk_int", 0, 0},
    {"int", "port_num_lanes", 0, 0},
    {"int", "speed", 0, 0},
    {"int", "max_speed", 0, 0},
    {"portmod_encap_t", "encap_mode", 0, 0},
    {"int", "pll_divider_req", 0, 0},
    {"int", "port_op_mode", 0, 0},
    {"uint32", "serdes_scrambler_seed", 0, 0},
    {"uint32", "serdes_scrambler_enable", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_port_speed_ability_t[] = 
{
    {"uint32", "speed", 0, 0},
    {"uint32", "num_lanes", 0, 0},
    {"portmod_fec_t", "fec_type", 0, 0},
    {"portmod_port_medium_t", "medium", 0, 0},
    {"portmod_port_phy_pause_t", "pause", 0, 0},
    {"portmod_port_phy_channel_t", "channel", 0, 0},
    {"portmod_port_phy_control_autoneg_mode_t", "an_mode", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_speed_config_t[] = 
{
    {"int", "speed", 0, 0},
    {"int", "num_lane", 0, 0},
    {"portmod_fec_t", "fec", 0, 0},
    {"int", "link_training", 0, 0},
    {"int", "lane_config", 0, 0},
    {"uint32", "flags", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm_identifier_t[] = 
{
    {"portmod_dispatch_type_t", "type", 0, 0},
    {"int", "phy", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_port_add_info_t[] = 
{
    {"portmod_port_interface_config_t", "interface_config", 0, 0},
    {"portmod_port_init_config_t", "init_config", 0, 0},
    {"portmod_speed_config_t", "speed_config", 0, 0},
    {"portmod_vco_type_t", "tvco", 0, 0},
    {"portmod_vco_type_t", "ovco", 0, 0},
    {"portmod_pbmp_t", "phys", 0, 0},
    {"portmod_pbmp_t", "phy_ports", 0, 0},
    {"int", "sub_phy", 0, 0},
    {"uint8", "autoneg_en", 0, 0},
    {"uint8", "link_training_en", 0, 0},
    {"uint32", "flags", 0, 0},
    {"uint32", "is_fabric_o_nif", 0, 0},
    {"uint32", "ilkn_core_id", 0, 0},
    {"uint32", "ilkn_port_is_over_fabric", 0, 0},
    {"int", "ilkn_burst_max", 0, 0},
    {"int", "ilkn_burst_min", 0, 0},
    {"int", "ilkn_burst_short", 0, 0},
    {"int", "ilkn_nof_segments", 0, 0},
    {"int", "ilkn_metaframe_period", 0, 0},
    {"uint32", "rx_retransmit", 0, 0},
    {"uint32", "tx_retransmit", 0, 0},
    {"phymod_operation_mode_t", "phy_op_mode", 0, 0},
    {"phymod_datapath_t", "phy_op_datapath", 0, 0},
    {"int", "ilkn_inb_cal_len_rx", 0, 0},
    {"int", "ilkn_inb_cal_len_tx", 0, 0},
    {"int", "ilkn_oob_cal_len_rx", 0, 0},
    {"int", "ilkn_oob_cal_len_tx", 0, 0},
    {"uint32", "reserved_channel_rx", 0, 0},
    {"uint32", "reserved_channel_tx", 0, 0},
    {"portmod_pbmp_t", "ilkn_lanes", 0, 0},
    {"int", "nof_aggregated_pms", 0, 0},
    {"portmod_pm_identifier_t", "controlled_pms", 0, PORTMOD_MAX_ILKN_AGGREGATED_PMS},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_dnx_fabric_create_info_t[] = 
{
    {"phymod_ref_clk_t", "ref_clk", 0, 0},
    {"phymod_ref_clk_t", "com_clk", 0, 0},
    {"phymod_access_t", "access", 0, 0},
    {"phymod_lane_map_t", "lane_map", 0, 0},
    {"phymod_firmware_load_method_t", "fw_load_method", 0, 0},
    {"phymod_firmware_loader_f", "external_fw_loader", 0, 0},
    {"phymod_polarity_t", "polarity", 0, 0},
    {"int", "fmac_schan_id", 0, 0},
    {"int", "fsrd_schan_id", 0, 0},
    {"int", "fsrd_internal_quad", 0, 0},
    {"int", "first_phy_offset", 0, 0},
    {"int", "core_index", 0, 0},
    {"int", "is_over_nif", 0, 0},
    {"portmod_pm_identifier_t", "fabric_o_nif_pm", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm8x50_fabric_create_info_t[] = 
{
    {"phymod_ref_clk_t", "ref_clk", 0, 0},
    {"phymod_access_t", "access", 0, 0},
    {"phymod_firmware_load_method_t", "fw_load_method", 0, 0},
    {"phymod_firmware_loader_f", "external_fw_loader", 0, 0},
    {"phymod_polarity_t", "polarity", 0, 0},
    {"int", "fmac_schan_id", 0, PORTMOD_NOF_FMACS_PER_PM8X50_FABRIC},
    {"int", "fsrd_schan_id", 0, 0},
    {"int", "first_phy_offset", 0, 0},
    {"int", "core_index", 0, 0},
    {"uint32", "force_single_pll0", 0, 0},
    {"uint32", "force_single_pll1", 0, 0},
    {"uint32", "bypass_lanes_bitmap", 0, PORTMOD_NOF_WORDS_PER_PM8X50_FABRIC_LANES_BITMAP},
    {"int", "is_rx_ctrl_bypass_supported", 0, 0},
    {"int", "clock_buffer_disable_required", 0, 0},
    {"int", "clock_buffer_bw_update_required", 0, 0},
    {"int", "native_single_pll", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm4x25_create_info_t[] = 
{
    {"phymod_ref_clk_t", "ref_clk", 0, 0},
    {"phymod_access_t", "access", 0, 0},
    {"phymod_lane_map_t", "lane_map", 0, 0},
    {"phymod_firmware_load_method_t", "fw_load_method", 0, 0},
    {"phymod_firmware_loader_f", "external_fw_loader", 0, 0},
    {"phymod_polarity_t", "polarity", 0, 0},
    {"uint8", "in_pm_12x10", 0, 0},
    {"int", "core_num", 0, 0},
    {"int", "core_num_int", 0, 0},
    {"portmod_mac_soft_reset_f", "portmod_mac_soft_reset", 0, 0},
    {"phymod_afe_pll_t", "afe_pll", 0, 0},
    {"int", "rescal", 0, 0},
    {"portmod_port_mode_aux_info_t", "port_mode_aux_info", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm4x10_create_info_t[] = 
{
    {"portmod_pbmp_t", "phy_ports", 0, 0},
    {"phymod_ref_clk_t", "ref_clk", 0, 0},
    {"phymod_access_t", "access", 0, 0},
    {"phymod_lane_map_t", "lane_map", 0, 0},
    {"phymod_firmware_load_method_t", "fw_load_method", 0, 0},
    {"phymod_firmware_loader_f", "external_fw_loader", 0, 0},
    {"phymod_polarity_t", "polarity", 0, 0},
    {"uint8", "in_pm_12x10", 0, 0},
    {"portmod_phy_external_reset_f", "portmod_phy_external_reset", 0, 0},
    {"portmod_mac_soft_reset_f", "portmod_mac_soft_reset", 0, 0},
    {"int", "core_num", 0, 0},
    {"int", "core_num_int", 0, 0},
    {"portmod_port_mode_aux_info_t", "port_mode_aux_info", 0, 0},
    {"int", "rescal", 0, 0},
    {"int", "is_pm4x10q", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm_qtc_create_info_t[] = 
{
    {"phymod_ref_clk_t", "ref_clk", 0, 0},
    {"phymod_access_t", "access", 0, 0},
    {"phymod_lane_map_t", "lane_map", 0, 0},
    {"phymod_firmware_load_method_t", "fw_load_method", 0, 0},
    {"phymod_firmware_loader_f", "external_fw_loader", 0, 0},
    {"phymod_polarity_t", "polarity", 0, 0},
    {"portmod_phy_external_reset_f", "portmod_phy_external_reset", 0, 0},
    {"portmod_mac_soft_reset_f", "portmod_mac_soft_reset", 0, 0},
    {"int", "core_num", 0, 0},
    {"uint32", "core_clock_khz", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm_gphy_create_info_t[] = 
{
    {"phymod_ref_clk_t", "ref_clk", 0, 0},
    {"phymod_access_t", "access", 0, 0},
    {"phymod_lane_map_t", "lane_map", 0, 0},
    {"phymod_firmware_load_method_t", "fw_load_method", 0, 0},
    {"phymod_firmware_loader_f", "external_fw_loader", 0, 0},
    {"phymod_polarity_t", "polarity", 0, 0},
    {"portmod_phy_external_reset_f", "portmod_phy_external_reset", 0, 0},
    {"portmod_mac_soft_reset_f", "portmod_mac_soft_reset", 0, 0},
    {"int", "core_num", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm12x10_create_info_t[] = 
{
    {"portmod_pm4x10_create_info_t", "pm4x10_infos", 0, 3},
    {"portmod_pm4x25_create_info_t", "pm4x25_info", 0, 0},
    {"uint32", "flags", 0, 0},
    {"int", "blk_id", 0, 0},
    {"int", "refclk_source", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm4x10q_create_info_t[] = 
{
    {"portmod_pm4x10_create_info_t", "pm4x10_info", 0, 0},
    {"uint32", "blk_id", 0, 0},
    {"void", "qsgmii_user_acc", 1, 0},
    {"uint32", "core_clock_khz", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_ilkn_os_create_info_t[] = 
{
    {"int", "nof_aggregated_pms", 0, 0},
    {"portmod_pm_identifier_t", "controlled_pms", 1, 0},
    {"int", "wm_high", 0, PORTMOD_MAX_ILKN_PORTS_PER_ILKN_PM},
    {"int", "wm_low", 0, PORTMOD_MAX_ILKN_PORTS_PER_ILKN_PM},
    {"uint32", "core_clock_khz", 0, 0},
    {"portmod_ilkn_port_lane_map_callback_get_f", "ilkn_port_lane_map_get", 0, 0},
    {"portmod_ilkn_pm_lane_map_callback_get_f", "ilkn_pm_lane_map_get", 0, 0},
    {"portmod_ilkn_port_fec_units_set_callback_f", "ilkn_port_fec_units_set", 0, 0},
    {"uint32", "ilkn_block_index", 0, 0},
    {"uint32", "fec_disable_by_bypass", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm4x2p5_create_info_t[] = 
{
    {"soc_pbmp_t", "phy_ports", 0, 0},
    {"phymod_ref_clk_t", "ref_clk", 0, 0},
    {"phymod_access_t", "access", 0, 0},
    {"phymod_lane_map_t", "lane_map", 0, 0},
    {"phymod_firmware_load_method_t", "fw_load_method", 0, 0},
    {"phymod_firmware_loader_f", "external_fw_loader", 0, 0},
    {"phymod_polarity_t", "polarity", 0, 0},
    {"portmod_phy_external_reset_f", "portmod_phy_external_reset", 0, 0},
    {"portmod_mac_soft_reset_f", "portmod_mac_soft_reset", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm8x50_create_info_t[] = 
{
    {"soc_pbmp_t", "phy_ports", 0, 0},
    {"phymod_ref_clk_t", "ref_clk", 0, 0},
    {"portmod_vco_type_t", "tvco", 0, 0},
    {"portmod_vco_type_t", "ovco", 0, 0},
    {"phymod_phy_access_t", "access", 0, 0},
    {"phymod_lane_map_t", "lane_map", 0, 0},
    {"phymod_firmware_load_method_t", "fw_load_method", 0, 0},
    {"phymod_firmware_loader_f", "external_fw_loader", 0, 0},
    {"phymod_polarity_t", "polarity", 0, 0},
    {"portmod_phy_external_reset_f", "portmod_phy_external_reset", 0, 0},
    {"portmod_mac_soft_reset_f", "portmod_mac_soft_reset", 0, 0},
    {"int", "core_num", 0, 0},
    {"phymod_afe_pll_t", "afe_pll", 0, 0},
    {"int", "rescal", 0, 0},
    {"int", "is_master_pm", 0, 0},
    {"portmod_egress_buffer_reset_f", "portmod_egress_buffer_reset", 0, 0},
    {"int", "allow_20p625g_tvco", 0, 0},
    {"int", "single_vco_used_by_ports", 0, 0},
    {"int", "clock_buffer_disable_required", 0, 0},
    {"int", "clock_buffer_bw_update_required", 0, 0},
    {"uint32", "pm_offset", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm4x10_qtc_create_info_t[] = 
{
    {"portmod_pm4x10_create_info_t", "pm4x10_info", 0, 0},
    {"portmod_pm_qtc_create_info_t", "pm_qtc_info", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm_specific_create_info_t[] = 
{
    {"portmod_pm4x10_create_info_t", "pm4x10", 0, 0},
    {"portmod_pm4x10q_create_info_t", "pm4x10q", 0, 0},
    {"portmod_pm_qtc_create_info_t", "pm_qtc", 0, 0},
    {"portmod_pm_gphy_create_info_t", "pm_gphy", 0, 0},
    {"portmod_pm4x25_create_info_t", "pm4x25", 0, 0},
    {"portmod_pm12x10_create_info_t", "pm12x10", 0, 0},
    {"portmod_ilkn_os_create_info_t", "os_ilkn", 0, 0},
    {"portmod_dnx_fabric_create_info_t", "dnx_fabric", 0, 0},
    {"portmod_pm8x50_fabric_create_info_t", "pm8x50_fabric", 0, 0},
    {"portmod_pm4x2p5_create_info_t", "pm4x2p5", 0, 0},
    {"portmod_pm8x50_create_info_t", "pm8x50", 0, 0},
    {"portmod_pm4x10_qtc_create_info_t", "pm4x10_qtc", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_remote_fault_control_t[] = 
{
    {"uint8", "enable", 0, 0},
    {"uint8", "drop_tx_on_fault", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_local_fault_control_t[] = 
{
    {"uint8", "enable", 0, 0},
    {"uint8", "drop_tx_on_fault", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_llfc_control_t[] = 
{
    {"uint8", "rx_enable", 0, 0},
    {"uint8", "tx_enable", 0, 0},
    {"uint8", "crc_ignore", 0, 0},
    {"uint8", "in_ipg_only", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pfc_control_t[] = 
{
    {"uint8", "rx_enable", 0, 0},
    {"uint8", "tx_enable", 0, 0},
    {"uint8", "stats_en", 0, 0},
    {"uint8", "force_xon", 0, 0},
    {"int", "refresh_timer", 0, 0},
    {"int", "xoff_timer", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pause_control_t[] = 
{
    {"uint8", "rx_enable", 0, 0},
    {"uint8", "tx_enable", 0, 0},
    {"int", "refresh_timer", 0, 0},
    {"int", "xoff_timer", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_drain_cells_t[] = 
{
    {"int", "rx_pfc_en", 0, 0},
    {"int", "llfc_en", 0, 0},
    {"int", "rx_pause", 0, 0},
    {"int", "tx_pause", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm_create_info_t[] = 
{
    {"portmod_dispatch_type_t", "type", 0, 0},
    {"portmod_pbmp_t", "phys", 0, 0},
    {"portmod_pm_specific_create_info_t", "pm_specific_info", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_access_get_params_t[] = 
{
    {"int", "phyn", 0, 0},
    {"int", "sys_side", 0, 0},
    {"int", "lane", 0, 0},
    {"int", "apply_lane_mask", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm_instances_t[] = 
{
    {"portmod_dispatch_type_t", "type", 0, 0},
    {"int", "instances", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_port_update_control_t[] = 
{
    {"int", "link_status", 0, 0},
    {"uint32", "flags", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_lane_connection_t[] = 
{
    {"int", "core_index", 0, 0},
    {"int", "lane_index", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_phy_core_info_t[] = 
{
    {"phymod_core_access_t", "core_access", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_xphy_lane_connection_t[] = 
{
    {"uint32", "xphy_id", 0, 0},
    {"int", "ss_lane_mask", 0, 0},
    {"int", "ls_lane_mask", 0, 0},
    {"int", "rsvd1", 0, 0},
    {"int", "rsvd2", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_port_higig_e2ecc_hdr_t[] = 
{
    {"uint32", "words", 0, 8},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_port_resources_t[] = 
{
    {"portmod_dispatch_type_t", "pm_type", 0, 0},
    {"int", "speed", 0, 0},
    {"int", "num_lane", 0, 0},
    {"portmod_encap_t", "encap_mode", 0, 0},
    {"uint32_t", "flag", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_link_recovery_t[] = 
{
    {"uint32", "state", 0, 0},
    {"uint32", "enabled", 0, 0},
    {"uint32", "tick_cnt", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pmd_lane_config_t[] = 
{
    {"phymod_firmware_lane_config_t", "pmd_firmware_lane_config", 0, 0},
    {"uint32_t", "pam4_channel_loss", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_sbus_bcast_config_t[] = 
{
    {"int", "flag", 0, 0},
    {"int", "bcast_id", 0, 0},
    {"int", "chain_last", 0, 0},
    { NULL }
};

#ifdef CPRIMOD_SUPPORT
static cint_parameter_desc_t __cint_struct_members__portmod_cpri_axc_frame_info_t[] = 
{
    {"uint32", "start_bit", 0, 0},
    {"uint32", "num_bits", 0, 0},
    {"cprimod_cpri_container_config_t", "container_info", 0, 0},
    {"cprimod_payload_size_info_t", "roe_payload_info", 0, 0},
    {"cprimod_encap_decap_data_config_t", "encap_data_info", 0, 0},
    { NULL }
};

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static cint_parameter_desc_t __cint_struct_members__portmod_tx_frame_tgen_config_t[] = 
{
    {"uint32", "tx_tgen_hfn", 0, 0},
    {"uint32", "tx_tgen_bfn", 0, 0},
    {"cprimod_tgen_counter_select_t", "tx_gen_bfn_hfn_sel", 0, 0},
    {"uint64", "tx_tgen_ts_offset", 0, 0},
    { NULL }
};

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static cint_parameter_desc_t __cint_struct_members__portmod_rsvd4_rx_flow_info_t[] = 
{
    {"uint32", "axc_id", 0, 0},
    {"uint32", "mask", 0, 0},
    {"uint32", "match_data", 0, 0},
    {"uint32", "packet_size", 0, 0},
    {"uint32", "last_packet_size", 0, 0},
    {"uint32", "last_packet_num", 0, 0},
    {"uint32", "stuffing_cnt", 0, 0},
    {"cprimod_rsvd4_msg_ts_mode_t", "msg_ts_mode", 0, 0},
    {"uint32", "msg_ts_count", 0, 0},
    {"cprimod_rsvd4_frame_sync_mode_t", "frame_sync_mode", 0, 0},
    {"uint32", "master_frame_offset", 0, 0},
    {"uint32", "message_number_offset", 0, 0},
    {"uint32", "container_block_count", 0, 0},
    {"uint32", "queue_size", 0, 0},
    {"uint32", "priority", 0, 0},
    {"uint32", "pad_size", 0, 0},
    {"uint32", "extra_pad_size", 0, 0},
    {"uint32", "pad_enable", 0, 0},
    {"uint32", "control_location", 0, 0},
    {"uint32", "tsn_bitmap", 0, 0},
    { NULL }
};

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static cint_parameter_desc_t __cint_struct_members__portmod_rsvd4_tx_flow_info_t[] = 
{
    {"uint32", "axc_id", 0, 0},
    {"uint32", "packet_size", 0, 0},
    {"uint32", "last_packet_size", 0, 0},
    {"uint32", "last_packet_num", 0, 0},
    {"uint32", "stuffing_cnt", 0, 0},
    {"cprimod_rsvd4_msg_ts_mode_t", "msg_ts_mode", 0, 0},
    {"uint32", "msg_ts_count", 0, 0},
    {"cprimod_rsvd4_frame_sync_mode_t", "frame_sync_mode", 0, 0},
    {"uint32", "master_frame_offset", 0, 0},
    {"uint32", "message_number_offset", 0, 0},
    {"uint32", "container_block_count", 0, 0},
    {"uint32", "buffer_size", 0, 0},
    {"uint32", "cycle_size", 0, 0},
    {"uint32", "use_ts_dbm", 0, 0},
    {"uint32", "ts_dbm_profile_num", 0, 0},
    {"uint32", "num_active_slot", 0, 0},
    {"uint32", "msg_addr", 0, 0},
    {"uint32", "msg_type", 0, 0},
    {"uint32", "msg_ts_offset", 0, 0},
    {"uint32", "pad_size", 0, 0},
    {"uint32", "extra_pad_size", 0, 0},
    {"uint32", "pad_enable", 0, 0},
    {"uint32", "control_location", 0, 0},
    { NULL }
};

#endif /* CPRIMOD_SUPPORT */
static cint_parameter_desc_t __cint_struct_members__portmod_vcos_speed_config_t[] = 
{
    {"uint32", "speed", 0, 0},
    {"uint8", "num_lanes", 0, 0},
    {"uint8", "ieee_mode", 0, 0},
    {"uint8", "higig_mode", 0, 0},
    {"uint8", "txpi_mode", 0, 0},
    {"uint8", "eth_of_mixed_mode", 0, 0},
    {"portmod_core_port_enet_cpri_type_t", "port_type", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_dual_vcos_t[] = 
{
    {"uint32", "vco_0", 0, 0},
    {"uint32", "vco_1", 0, 0},
    { NULL }
};

#ifdef CPRIMOD_SUPPORT
static cint_parameter_desc_t __cint_struct_members__portmod_cpri_slow_hdlc_config_info_t[] = 
{
    {"portmod_cpri_crc_mode_t", "tx_crc_mode", 0, 0},
    {"portmod_cpri_hdlc_num_flag_bytes_t", "tx_flag_size", 0, 0},
    {"portmod_cpri_hdlc_filling_flag_pattern_t", "tx_filling_flag_pattern", 0, 0},
    {"portmod_cpri_hdlc_crc_init_val_t", "crc_init_val", 0, 0},
    {"int", "use_fe_mac", 0, 0},
    {"int", "crc_byte_swap", 0, 0},
    {"int", "no_fcs_err_check", 0, 0},
    {"uint32", "cw_sel", 0, 0},
    {"uint32", "cw_size", 0, 0},
    {"portmod_cpri_hdlc_fcs_size_t", "fcs_size", 0, 0},
    {"int", "runt_frame_drop", 0, 0},
    {"int", "long_frame_drop", 0, 0},
    {"uint32", "min_frame_size", 0, 0},
    {"uint32", "max_frame_size", 0, 0},
    {"uint32", "queue_num", 0, 0},
    {"uint32", "priority", 0, 0},
    {"uint32", "queue_size", 0, 0},
    {"uint32", "cycle_size", 0, 0},
    {"uint32", "buffer_size", 0, 0},
    { NULL }
};

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static cint_parameter_desc_t __cint_struct_members__portmod_cpri_fast_eth_config_info_t[] = 
{
    {"portmod_cpri_crc_mode_t", "tx_crc_mode", 0, 0},
    {"uint32", "schan_start", 0, 0},
    {"uint32", "schan_size", 0, 0},
    {"uint32", "cw_sel", 0, 0},
    {"uint32", "cw_size", 0, 0},
    {"uint32", "min_packet_size", 0, 0},
    {"uint32", "max_packet_size", 0, 0},
    {"int", "min_packet_drop", 0, 0},
    {"int", "max_packet_drop", 0, 0},
    {"int", "strip_crc", 0, 0},
    {"uint32", "min_ipg", 0, 0},
    {"uint32", "queue_num", 0, 0},
    {"uint32", "priority", 0, 0},
    {"uint32", "queue_size", 0, 0},
    {"uint32", "cycle_size", 0, 0},
    {"uint32", "buffer_size", 0, 0},
    {"int", "no_fcs_err_check", 0, 0},
    { NULL }
};

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static cint_parameter_desc_t __cint_struct_members__portmod_cpri_rx_vsd_config_info_t[] = 
{
    {"uint32", "subchan_start", 0, 0},
    {"portmod_cpri_vsd_control_subchan_size_t", "subchan_size", 0, 0},
    {"portmod_cpri_vsd_control_subchan_num_bytes_t", "subchan_bytes", 0, 0},
    {"uint32", "subchan_steps", 0, 0},
    {"portmod_cpri_vsd_control_flow_num_bytes_t", "flow_bytes", 0, 0},
    {"uint32", "queue_num", 0, 0},
    {"uint32", "rsvd_sector_mask", 0, 4},
    {"uint32", "priority", 0, 0},
    {"uint32", "queue_size", 0, 0},
    { NULL }
};

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static cint_parameter_desc_t __cint_struct_members__portmod_cpri_tx_vsd_config_info_t[] = 
{
    {"uint32", "subchan_start", 0, 0},
    {"portmod_cpri_vsd_control_subchan_size_t", "subchan_size", 0, 0},
    {"portmod_cpri_vsd_control_subchan_num_bytes_t", "subchan_bytes", 0, 0},
    {"uint32", "subchan_steps", 0, 0},
    {"portmod_cpri_vsd_control_flow_num_bytes_t", "flow_bytes", 0, 0},
    {"uint32", "queue_num", 0, 0},
    {"uint32", "rsvd_sector_mask", 0, 4},
    {"uint32", "buffer_size", 0, 0},
    {"uint32", "cycle_size", 0, 0},
    {"int", "byte_order_swap", 0, 0},
    { NULL }
};

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static cint_parameter_desc_t __cint_struct_members__portmod_cpri_rx_vsd_raw_config_t[] = 
{
    {"uint32", "schan_start", 0, 0},
    {"uint32", "schan_size", 0, 0},
    {"uint32", "cw_sel", 0, 0},
    {"uint32", "cw_size", 0, 0},
    {"portmod_cpri_cw_filter_mode_t", "filter_mode", 0, 0},
    {"uint32", "hyper_frame_index", 0, 0},
    {"uint32", "hyper_frame_modulo", 0, 0},
    {"uint32", "match_offset", 0, 0},
    {"uint32", "match_value", 0, 0},
    {"uint32", "match_mask", 0, 0},
    {"uint32", "queue_num", 0, 0},
    {"uint32", "priority", 0, 0},
    {"uint32", "queue_size", 0, 0},
    { NULL }
};

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static cint_parameter_desc_t __cint_struct_members__portmod_cpri_tx_vsd_raw_config_t[] = 
{
    {"uint32", "schan_start", 0, 0},
    {"uint32", "schan_size", 0, 0},
    {"uint32", "cw_sel", 0, 0},
    {"uint32", "cw_size", 0, 0},
    {"uint32", "hyper_frame_index", 0, 0},
    {"uint32", "hyper_frame_modulo", 0, 0},
    {"uint32", "queue_num", 0, 0},
    {"portmod_cpri_vsd_raw_map_mode_t", "map_mode", 0, 0},
    {"int", "repeat_enable", 0, 0},
    {"int", "bfn0_filter_enable", 0, 0},
    {"int", "bfn1_filter_enable", 0, 0},
    {"uint32", "idle_value", 0, 0},
    {"uint32", "buffer_size", 0, 0},
    {"uint32", "cycle_size", 0, 0},
    { NULL }
};

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static cint_parameter_desc_t __cint_struct_members__portmod_cpri_rx_brcm_rsvd5_config_t[] = 
{
    {"uint32", "schan_start", 0, 0},
    {"uint32", "schan_size", 0, 0},
    {"int", "parity_disable", 0, 0},
    {"uint32", "queue_num", 0, 0},
    {"uint32", "priority", 0, 0},
    {"uint32", "queue_size", 0, 0},
    { NULL }
};

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static cint_parameter_desc_t __cint_struct_members__portmod_cpri_tx_brcm_rsvd5_config_t[] = 
{
    {"uint32", "schan_start", 0, 0},
    {"uint32", "schan_size", 0, 0},
    {"int", "crc_enable", 0, 0},
    {"uint32", "queue_num", 0, 0},
    {"uint32", "buffer_size", 0, 0},
    {"uint32", "cycle_size", 0, 0},
    { NULL }
};

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static cint_parameter_desc_t __cint_struct_members__portmod_cpri_rx_gcw_config_t[] = 
{
    {"uint32", "Ns", 0, 0},
    {"uint32", "Xs", 0, 0},
    {"uint32", "Y", 0, 0},
    {"portmod_cpri_gcw_mask_t", "mask", 0, 0},
    {"portmod_cpri_cw_filter_mode_t", "filter_mode", 0, 0},
    {"uint32", "hyper_frame_index", 0, 0},
    {"uint32", "hyper_frame_modulo", 0, 0},
    {"uint32", "match_mask", 0, 0},
    {"uint32", "match_value", 0, 0},
    { NULL }
};

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static cint_parameter_desc_t __cint_struct_members__portmod_cpri_tx_gcw_config_t[] = 
{
    {"uint32", "Ns", 0, 0},
    {"uint32", "Xs", 0, 0},
    {"uint32", "Y", 0, 0},
    {"portmod_cpri_gcw_mask_t", "mask", 0, 0},
    {"uint32", "hyper_frame_index", 0, 0},
    {"uint32", "hyper_frame_modulo", 0, 0},
    {"int", "repeat_enable", 0, 0},
    {"int", "bfn0_filter_enable", 0, 0},
    {"int", "bfn1_filter_enable", 0, 0},
    { NULL }
};

#endif /* CPRIMOD_SUPPORT */
static cint_parameter_desc_t __cint_struct_members__portmod_control_flow_config_t[] = 
{
    {"uint32", "match_mask", 0, 0},
    {"uint32", "match_data", 0, 0},
    {"portmod_control_msg_proc_type_t", "proc_type", 0, 0},
    {"uint32", "queue_num", 0, 0},
    {"uint32", "sync_profile", 0, 0},
    {"int", "sync_enable", 0, 0},
    {"uint32", "priority", 0, 0},
    {"uint32", "queue_size", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_sync_profile_entry_t[] = 
{
    {"portmod_sync_count_cycle_t", "count_cycle", 0, 0},
    {"uint32", "message_offset", 0, 0},
    {"uint32", "master_frame_offset", 0, 0},
    { NULL }
};

#ifdef CPRIMOD_SUPPORT
static cint_parameter_desc_t __cint_struct_members__portmod_rsvd4_tx_config_info_t[] = 
{
    {"portmod_control_msg_proc_type_t", "proc_type", 0, 0},
    {"uint8", "queue_num", 0, 0},
    {"uint32", "queue_size", 0, 0},
    {"uint32", "cycle_size", 0, 0},
    {"uint8", "crc_mode", 0, 0},
    { NULL }
};

#endif /* CPRIMOD_SUPPORT */
static cint_parameter_desc_t __cint_struct_members__portmod_txpi_override_t[] = 
{
    {"uint32", "enable", 0, 0},
    {"int", "value", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm8x50_capability_t[] = 
{
    {"uint8", "num_lanes", 0, 0},
    {"uint8", "num_cores", 0, 0},
    {"uint8", "num_plls", 0, 0},
    {"uint8", "num_vcos", 0, 0},
    {"uint8", "vcos", 0, PORTMOD_PM8x50_MAX_VCOS},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm_specific_capability_t[] = 
{
    {"portmod_pm8x50_capability_t", "pm8x50_cap", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm_capability_t[] = 
{
    {"portmod_dispatch_type_t", "type", 0, 0},
    {"portmod_pm_specific_capability_t", "pm_capability", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_pm_vco_setting_t[] = 
{
    {"int", "num_speeds", 0, 0},
    {"portmod_speed_config_t", "speed_config_list", 1, 0},
    {"int", "port_starting_lane_list", 1, 0},
    {"int", "speed_for_pcs_bypass_port", 1, 0},
    {"portmod_vco_type_t", "tvco", 0, 0},
    {"portmod_vco_type_t", "ovco", 0, 0},
    {"int", "is_tvco_new", 0, 0},
    {"int", "is_ovco_new", 0, 0},
    {"portmod_core_port_enet_cpri_type_t", "port_type_list", 1, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_cpri_port_intr_info_t[] = 
{
    {"portmod_cpri_port_intr_type_t", "cpri_intr_type", 0, 0},
    {"int", "axc_id", 0, 0},
    {"int", "queue_num", 0, 0},
    {"int", "data", 0, 0},
    {"uint64", "data64", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_port_synce_clk_ctrl_t[] = 
{
    {"int", "stg0_mode", 0, 0},
    {"int", "stg1_mode", 0, 0},
    {"uint32", "sdm_val", 0, 0},
    { NULL }
};

#ifdef CPRIMOD_SUPPORT
static cint_parameter_desc_t __cint_struct_members__portmod_cpri_rx_agnostic_config_info_t[] = 
{
    {"portmod_cpri_frame_sync_mode_t", "sync_mode", 0, 0},
    {"uint32", "basic_frame_offset", 0, 0},
    {"uint32", "hyper_frame_offset", 0, 0},
    {"uint32", "radio_frame_offset", 0, 0},
    {"portmod_cpri_roe_payload_multiple_t", "payload_multiple", 0, 0},
    {"uint32", "pres_mod_count", 0, 0},
    {"portmod_cpri_roe_ordering_info_option_t", "ordering_info_option", 0, 0},
    { NULL }
};

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static cint_parameter_desc_t __cint_struct_members__portmod_cpri_tx_agnostic_config_info_t[] = 
{
    {"portmod_cpri_frame_sync_mode_t", "sync_mode", 0, 0},
    {"uint32", "basic_frame_offset", 0, 0},
    {"uint32", "hyper_frame_offset", 0, 0},
    {"uint32", "radio_frame_offset", 0, 0},
    {"portmod_cpri_roe_payload_multiple_t", "payload_multiple", 0, 0},
    {"uint32", "queue_mod_count", 0, 0},
    {"uint32", "pres_mod_count", 0, 0},
    {"uint32", "pres_mod_offset", 0, 0},
    {"portmod_cpri_roe_ordering_info_option_t", "ordering_info_option", 0, 0},
    { NULL }
};

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static cint_parameter_desc_t __cint_struct_members__portmod_fec_timestamp_config_t[] = 
{
    {"int", "enable", 0, 0},
    {"portmod_fec_ts_source_t", "fec_fifo_ts_source_select", 0, 0},
    {"portmod_fec_ts_source_t", "fec_cmic_ts_source_select", 0, 0},
    {"uint32", "control_bit_offset_0", 0, 0},
    {"uint32", "control_bit_offset_1", 0, 0},
    {"uint32", "control_bit_offset_2", 0, 0},
    {"uint32", "control_bit_offset_3", 0, 0},
    { NULL }
};

#endif /* CPRIMOD_SUPPORT */
static cint_parameter_desc_t __cint_struct_members__portmod_ecc_intr_info_t[] = 
{
    {"int", "port", 0, 0},
    {"soc_mem_t", "err_mem_info", 0, 0},
    {"soc_reg_t", "ecc_reg_info", 0, 0},
    {"int", "ecc_num_bits_err", 0, 0},
    {"uint32", "err_addr", 0, 0},
    {"char", "mem_str", 1, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_port_rlm_config_t[] = 
{
    {"int", "is_initiator", 0, 0},
    {"uint32", "active_lane_bit_map", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__portmod_port_rlm_status_t[] = 
{
    {"int", "rlm_disabled", 0, 0},
    {"int", "rlm_busy", 0, 0},
    {"int", "rlm_done", 0, 0},
    {"int", "rlm_failed", 0, 0},
    {"int", "rlm_status_count", 0, 0},
    { NULL }
};

#ifdef CPRIMOD_SUPPORT
static cint_parameter_desc_t __cint_struct_members__portmod_cpri_rx_tunnel_mode_config_t[] = 
{
    {"uint32", "payload_size", 0, 0},
    {"uint32", "pres_mod_count", 0, 0},
    {"portmod_cpri_roe_ordering_info_option_t", "ordering_info_option", 0, 0},
    { NULL }
};

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static cint_parameter_desc_t __cint_struct_members__portmod_cpri_tx_tunnel_mode_config_t[] = 
{
    {"uint32", "payload_size", 0, 0},
    {"uint32", "queue_mod_count", 0, 0},
    {"uint32", "pres_mod_count", 0, 0},
    {"uint32", "pres_mod_offset", 0, 0},
    {"portmod_cpri_roe_ordering_info_option_t", "ordering_info_option", 0, 0},
    { NULL }
};

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static cint_parameter_desc_t __cint_struct_members__portmod_rsvd4_rx_agnostic_config_t[] = 
{
    {"cprimod_rsvd4_frame_sync_mode_t", "frame_sync_mode", 0, 0},
    {"uint32", "master_frame_offset", 0, 0},
    {"uint32", "message_group_number", 0, 0},
    {"uint32", "payload_multiple", 0, 0},
    {"uint32", "pres_mod_count", 0, 0},
    {"portmod_cpri_roe_ordering_info_option_t", "ordering_info_option", 0, 0},
    { NULL }
};

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static cint_parameter_desc_t __cint_struct_members__portmod_rsvd4_tx_agnostic_config_t[] = 
{
    {"cprimod_rsvd4_frame_sync_mode_t", "frame_sync_mode", 0, 0},
    {"uint32", "master_frame_offset", 0, 0},
    {"uint32", "message_group_number", 0, 0},
    {"uint32", "payload_multiple", 0, 0},
    {"uint32", "queue_mod_count", 0, 0},
    {"uint32", "pres_mod_count", 0, 0},
    {"uint32", "pres_mod_offset", 0, 0},
    {"portmod_cpri_roe_ordering_info_option_t", "ordering_info_option", 0, 0},
    { NULL }
};

#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
static cint_parameter_desc_t __cint_struct_members__portmod_cpri_port_frame_config_t[] = 
{
    {"portmod_cpri_roe_frame_format_t", "frame_type", 0, 0},
    {"portmod_cpri_ecpri_header_field_t", "decap_primary_key", 0, 0},
    {"portmod_cpri_ecpri_header_field_t", "decap_secondary_key", 0, 0},
    { NULL }
};

#endif /* CPRIMOD_SUPPORT */
static cint_parameter_desc_t __cint_struct_members__portmod_egr_1588_timestamp_config_t[] = 
{
    {"portmod_timestamp_mode_t", "timestamp_mode", 0, 0},
    {"int", "cmic_48_overr_en", 0, 0},
    { NULL }
};


static cint_struct_type_t __cint_structures[] =
{
    {
    "portmod_default_user_access_t",
    sizeof(portmod_default_user_access_t),
    __cint_struct_members__portmod_default_user_access_t,
    __cint_maddr__portmod_default_user_access_t
    },
    {
    "portmod_pm4x10q_user_data_t",
    sizeof(portmod_pm4x10q_user_data_t),
    __cint_struct_members__portmod_pm4x10q_user_data_t,
    __cint_maddr__portmod_pm4x10q_user_data_t
    },
    {
    "portmod_fifo_status_t",
    sizeof(portmod_fifo_status_t),
    __cint_struct_members__portmod_fifo_status_t,
    __cint_maddr__portmod_fifo_status_t
    },
    {
    "portmod_pfc_config_t",
    sizeof(portmod_pfc_config_t),
    __cint_struct_members__portmod_pfc_config_t,
    __cint_maddr__portmod_pfc_config_t
    },
    {
    "portmod_eee_t",
    sizeof(portmod_eee_t),
    __cint_struct_members__portmod_eee_t,
    __cint_maddr__portmod_eee_t
    },
    {
    "portmod_eee_clock_t",
    sizeof(portmod_eee_clock_t),
    __cint_struct_members__portmod_eee_clock_t,
    __cint_maddr__portmod_eee_clock_t
    },
    {
    "portmod_vlan_tag_t",
    sizeof(portmod_vlan_tag_t),
    __cint_struct_members__portmod_vlan_tag_t,
    __cint_maddr__portmod_vlan_tag_t
    },
    {
    "portmod_rx_control_t",
    sizeof(portmod_rx_control_t),
    __cint_struct_members__portmod_rx_control_t,
    __cint_maddr__portmod_rx_control_t
    },
    {
    "portmod_multi_get_t",
    sizeof(portmod_multi_get_t),
    __cint_struct_members__portmod_multi_get_t,
    __cint_maddr__portmod_multi_get_t
    },
    {
    "portmod_portphy_ability_t",
    sizeof(portmod_portphy_ability_t),
    __cint_struct_members__portmod_portphy_ability_t,
    __cint_maddr__portmod_portphy_ability_t
    },
    {
    "portmod_pdata_t",
    sizeof(portmod_pdata_t),
    __cint_struct_members__portmod_pdata_t,
    __cint_maddr__portmod_pdata_t
    },
    {
    "portmod_port_mode_info_t",
    sizeof(portmod_port_mode_info_t),
    __cint_struct_members__portmod_port_mode_info_t,
    __cint_maddr__portmod_port_mode_info_t
    },
    {
    "portmod_port_diag_info_t",
    sizeof(portmod_port_diag_info_t),
    __cint_struct_members__portmod_port_diag_info_t,
    __cint_maddr__portmod_port_diag_info_t
    },
    {
    "portmod_pm_core_info_t",
    sizeof(portmod_pm_core_info_t),
    __cint_struct_members__portmod_pm_core_info_t,
    __cint_maddr__portmod_pm_core_info_t
    },
    {
    "portmod_pm_diag_info_t",
    sizeof(portmod_pm_diag_info_t),
    __cint_struct_members__portmod_pm_diag_info_t,
    __cint_maddr__portmod_pm_diag_info_t
    },
    {
    "portmod_port_ts_adjust_t",
    sizeof(portmod_port_ts_adjust_t),
    __cint_struct_members__portmod_port_ts_adjust_t,
    __cint_maddr__portmod_port_ts_adjust_t
    },
    {
    "portmod_port_init_config_t",
    sizeof(portmod_port_init_config_t),
    __cint_struct_members__portmod_port_init_config_t,
    __cint_maddr__portmod_port_init_config_t
    },
    {
    "portmod_port_interface_config_t",
    sizeof(portmod_port_interface_config_t),
    __cint_struct_members__portmod_port_interface_config_t,
    __cint_maddr__portmod_port_interface_config_t
    },
    {
    "portmod_port_speed_ability_t",
    sizeof(portmod_port_speed_ability_t),
    __cint_struct_members__portmod_port_speed_ability_t,
    __cint_maddr__portmod_port_speed_ability_t
    },
    {
    "portmod_speed_config_t",
    sizeof(portmod_speed_config_t),
    __cint_struct_members__portmod_speed_config_t,
    __cint_maddr__portmod_speed_config_t
    },
    {
    "portmod_pm_identifier_t",
    sizeof(portmod_pm_identifier_t),
    __cint_struct_members__portmod_pm_identifier_t,
    __cint_maddr__portmod_pm_identifier_t
    },
    {
    "portmod_port_add_info_t",
    sizeof(portmod_port_add_info_t),
    __cint_struct_members__portmod_port_add_info_t,
    __cint_maddr__portmod_port_add_info_t
    },
    {
    "portmod_dnx_fabric_create_info_t",
    sizeof(portmod_dnx_fabric_create_info_t),
    __cint_struct_members__portmod_dnx_fabric_create_info_t,
    __cint_maddr__portmod_dnx_fabric_create_info_t
    },
    {
    "portmod_pm8x50_fabric_create_info_t",
    sizeof(portmod_pm8x50_fabric_create_info_t),
    __cint_struct_members__portmod_pm8x50_fabric_create_info_t,
    __cint_maddr__portmod_pm8x50_fabric_create_info_t
    },
    {
    "portmod_pm4x25_create_info_t",
    sizeof(portmod_pm4x25_create_info_t),
    __cint_struct_members__portmod_pm4x25_create_info_t,
    __cint_maddr__portmod_pm4x25_create_info_t
    },
    {
    "portmod_pm4x10_create_info_t",
    sizeof(portmod_pm4x10_create_info_t),
    __cint_struct_members__portmod_pm4x10_create_info_t,
    __cint_maddr__portmod_pm4x10_create_info_t
    },
    {
    "portmod_pm_qtc_create_info_t",
    sizeof(portmod_pm_qtc_create_info_t),
    __cint_struct_members__portmod_pm_qtc_create_info_t,
    __cint_maddr__portmod_pm_qtc_create_info_t
    },
    {
    "portmod_pm_gphy_create_info_t",
    sizeof(portmod_pm_gphy_create_info_t),
    __cint_struct_members__portmod_pm_gphy_create_info_t,
    __cint_maddr__portmod_pm_gphy_create_info_t
    },
    {
    "portmod_pm12x10_create_info_t",
    sizeof(portmod_pm12x10_create_info_t),
    __cint_struct_members__portmod_pm12x10_create_info_t,
    __cint_maddr__portmod_pm12x10_create_info_t
    },
    {
    "portmod_pm4x10q_create_info_t",
    sizeof(portmod_pm4x10q_create_info_t),
    __cint_struct_members__portmod_pm4x10q_create_info_t,
    __cint_maddr__portmod_pm4x10q_create_info_t
    },
    {
    "portmod_ilkn_os_create_info_t",
    sizeof(portmod_ilkn_os_create_info_t),
    __cint_struct_members__portmod_ilkn_os_create_info_t,
    __cint_maddr__portmod_ilkn_os_create_info_t
    },
    {
    "portmod_pm4x2p5_create_info_t",
    sizeof(portmod_pm4x2p5_create_info_t),
    __cint_struct_members__portmod_pm4x2p5_create_info_t,
    __cint_maddr__portmod_pm4x2p5_create_info_t
    },
    {
    "portmod_pm8x50_create_info_t",
    sizeof(portmod_pm8x50_create_info_t),
    __cint_struct_members__portmod_pm8x50_create_info_t,
    __cint_maddr__portmod_pm8x50_create_info_t
    },
    {
    "portmod_pm4x10_qtc_create_info_t",
    sizeof(portmod_pm4x10_qtc_create_info_t),
    __cint_struct_members__portmod_pm4x10_qtc_create_info_t,
    __cint_maddr__portmod_pm4x10_qtc_create_info_t
    },
    {
    "portmod_pm_specific_create_info_t",
    sizeof(portmod_pm_specific_create_info_t),
    __cint_struct_members__portmod_pm_specific_create_info_t,
    __cint_maddr__portmod_pm_specific_create_info_t
    },
    {
    "portmod_remote_fault_control_t",
    sizeof(portmod_remote_fault_control_t),
    __cint_struct_members__portmod_remote_fault_control_t,
    __cint_maddr__portmod_remote_fault_control_t
    },
    {
    "portmod_local_fault_control_t",
    sizeof(portmod_local_fault_control_t),
    __cint_struct_members__portmod_local_fault_control_t,
    __cint_maddr__portmod_local_fault_control_t
    },
    {
    "portmod_llfc_control_t",
    sizeof(portmod_llfc_control_t),
    __cint_struct_members__portmod_llfc_control_t,
    __cint_maddr__portmod_llfc_control_t
    },
    {
    "portmod_pfc_control_t",
    sizeof(portmod_pfc_control_t),
    __cint_struct_members__portmod_pfc_control_t,
    __cint_maddr__portmod_pfc_control_t
    },
    {
    "portmod_pause_control_t",
    sizeof(portmod_pause_control_t),
    __cint_struct_members__portmod_pause_control_t,
    __cint_maddr__portmod_pause_control_t
    },
    {
    "portmod_drain_cells_t",
    sizeof(portmod_drain_cells_t),
    __cint_struct_members__portmod_drain_cells_t,
    __cint_maddr__portmod_drain_cells_t
    },
    {
    "portmod_pm_create_info_t",
    sizeof(portmod_pm_create_info_t),
    __cint_struct_members__portmod_pm_create_info_t,
    __cint_maddr__portmod_pm_create_info_t
    },
    {
    "portmod_access_get_params_t",
    sizeof(portmod_access_get_params_t),
    __cint_struct_members__portmod_access_get_params_t,
    __cint_maddr__portmod_access_get_params_t
    },
    {
    "portmod_pm_instances_t",
    sizeof(portmod_pm_instances_t),
    __cint_struct_members__portmod_pm_instances_t,
    __cint_maddr__portmod_pm_instances_t
    },
    {
    "portmod_port_update_control_t",
    sizeof(portmod_port_update_control_t),
    __cint_struct_members__portmod_port_update_control_t,
    __cint_maddr__portmod_port_update_control_t
    },
    {
    "portmod_lane_connection_t",
    sizeof(portmod_lane_connection_t),
    __cint_struct_members__portmod_lane_connection_t,
    __cint_maddr__portmod_lane_connection_t
    },
    {
    "portmod_phy_core_info_t",
    sizeof(portmod_phy_core_info_t),
    __cint_struct_members__portmod_phy_core_info_t,
    __cint_maddr__portmod_phy_core_info_t
    },
    {
    "portmod_xphy_lane_connection_t",
    sizeof(portmod_xphy_lane_connection_t),
    __cint_struct_members__portmod_xphy_lane_connection_t,
    __cint_maddr__portmod_xphy_lane_connection_t
    },
    {
    "portmod_port_higig_e2ecc_hdr_t",
    sizeof(portmod_port_higig_e2ecc_hdr_t),
    __cint_struct_members__portmod_port_higig_e2ecc_hdr_t,
    __cint_maddr__portmod_port_higig_e2ecc_hdr_t
    },
    {
    "portmod_port_resources_t",
    sizeof(portmod_port_resources_t),
    __cint_struct_members__portmod_port_resources_t,
    __cint_maddr__portmod_port_resources_t
    },
    {
    "portmod_link_recovery_t",
    sizeof(portmod_link_recovery_t),
    __cint_struct_members__portmod_link_recovery_t,
    __cint_maddr__portmod_link_recovery_t
    },
    {
    "portmod_pmd_lane_config_t",
    sizeof(portmod_pmd_lane_config_t),
    __cint_struct_members__portmod_pmd_lane_config_t,
    __cint_maddr__portmod_pmd_lane_config_t
    },
    {
    "portmod_sbus_bcast_config_t",
    sizeof(portmod_sbus_bcast_config_t),
    __cint_struct_members__portmod_sbus_bcast_config_t,
    __cint_maddr__portmod_sbus_bcast_config_t
    },
#ifdef CPRIMOD_SUPPORT
    {
    "portmod_cpri_axc_frame_info_t",
    sizeof(portmod_cpri_axc_frame_info_t),
    __cint_struct_members__portmod_cpri_axc_frame_info_t,
    __cint_maddr__portmod_cpri_axc_frame_info_t
    },
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    {
    "portmod_tx_frame_tgen_config_t",
    sizeof(portmod_tx_frame_tgen_config_t),
    __cint_struct_members__portmod_tx_frame_tgen_config_t,
    __cint_maddr__portmod_tx_frame_tgen_config_t
    },
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    {
    "portmod_rsvd4_rx_flow_info_t",
    sizeof(portmod_rsvd4_rx_flow_info_t),
    __cint_struct_members__portmod_rsvd4_rx_flow_info_t,
    __cint_maddr__portmod_rsvd4_rx_flow_info_t
    },
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    {
    "portmod_rsvd4_tx_flow_info_t",
    sizeof(portmod_rsvd4_tx_flow_info_t),
    __cint_struct_members__portmod_rsvd4_tx_flow_info_t,
    __cint_maddr__portmod_rsvd4_tx_flow_info_t
    },
#endif /* CPRIMOD_SUPPORT */
    {
    "portmod_vcos_speed_config_t",
    sizeof(portmod_vcos_speed_config_t),
    __cint_struct_members__portmod_vcos_speed_config_t,
    __cint_maddr__portmod_vcos_speed_config_t
    },
    {
    "portmod_dual_vcos_t",
    sizeof(portmod_dual_vcos_t),
    __cint_struct_members__portmod_dual_vcos_t,
    __cint_maddr__portmod_dual_vcos_t
    },
#ifdef CPRIMOD_SUPPORT
    {
    "portmod_cpri_slow_hdlc_config_info_t",
    sizeof(portmod_cpri_slow_hdlc_config_info_t),
    __cint_struct_members__portmod_cpri_slow_hdlc_config_info_t,
    __cint_maddr__portmod_cpri_slow_hdlc_config_info_t
    },
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    {
    "portmod_cpri_fast_eth_config_info_t",
    sizeof(portmod_cpri_fast_eth_config_info_t),
    __cint_struct_members__portmod_cpri_fast_eth_config_info_t,
    __cint_maddr__portmod_cpri_fast_eth_config_info_t
    },
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    {
    "portmod_cpri_rx_vsd_config_info_t",
    sizeof(portmod_cpri_rx_vsd_config_info_t),
    __cint_struct_members__portmod_cpri_rx_vsd_config_info_t,
    __cint_maddr__portmod_cpri_rx_vsd_config_info_t
    },
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    {
    "portmod_cpri_tx_vsd_config_info_t",
    sizeof(portmod_cpri_tx_vsd_config_info_t),
    __cint_struct_members__portmod_cpri_tx_vsd_config_info_t,
    __cint_maddr__portmod_cpri_tx_vsd_config_info_t
    },
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    {
    "portmod_cpri_rx_vsd_raw_config_t",
    sizeof(portmod_cpri_rx_vsd_raw_config_t),
    __cint_struct_members__portmod_cpri_rx_vsd_raw_config_t,
    __cint_maddr__portmod_cpri_rx_vsd_raw_config_t
    },
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    {
    "portmod_cpri_tx_vsd_raw_config_t",
    sizeof(portmod_cpri_tx_vsd_raw_config_t),
    __cint_struct_members__portmod_cpri_tx_vsd_raw_config_t,
    __cint_maddr__portmod_cpri_tx_vsd_raw_config_t
    },
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    {
    "portmod_cpri_rx_brcm_rsvd5_config_t",
    sizeof(portmod_cpri_rx_brcm_rsvd5_config_t),
    __cint_struct_members__portmod_cpri_rx_brcm_rsvd5_config_t,
    __cint_maddr__portmod_cpri_rx_brcm_rsvd5_config_t
    },
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    {
    "portmod_cpri_tx_brcm_rsvd5_config_t",
    sizeof(portmod_cpri_tx_brcm_rsvd5_config_t),
    __cint_struct_members__portmod_cpri_tx_brcm_rsvd5_config_t,
    __cint_maddr__portmod_cpri_tx_brcm_rsvd5_config_t
    },
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    {
    "portmod_cpri_rx_gcw_config_t",
    sizeof(portmod_cpri_rx_gcw_config_t),
    __cint_struct_members__portmod_cpri_rx_gcw_config_t,
    __cint_maddr__portmod_cpri_rx_gcw_config_t
    },
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    {
    "portmod_cpri_tx_gcw_config_t",
    sizeof(portmod_cpri_tx_gcw_config_t),
    __cint_struct_members__portmod_cpri_tx_gcw_config_t,
    __cint_maddr__portmod_cpri_tx_gcw_config_t
    },
#endif /* CPRIMOD_SUPPORT */
    {
    "portmod_control_flow_config_t",
    sizeof(portmod_control_flow_config_t),
    __cint_struct_members__portmod_control_flow_config_t,
    __cint_maddr__portmod_control_flow_config_t
    },
    {
    "portmod_sync_profile_entry_t",
    sizeof(portmod_sync_profile_entry_t),
    __cint_struct_members__portmod_sync_profile_entry_t,
    __cint_maddr__portmod_sync_profile_entry_t
    },
#ifdef CPRIMOD_SUPPORT
    {
    "portmod_rsvd4_tx_config_info_t",
    sizeof(portmod_rsvd4_tx_config_info_t),
    __cint_struct_members__portmod_rsvd4_tx_config_info_t,
    __cint_maddr__portmod_rsvd4_tx_config_info_t
    },
#endif /* CPRIMOD_SUPPORT */
    {
    "portmod_txpi_override_t",
    sizeof(portmod_txpi_override_t),
    __cint_struct_members__portmod_txpi_override_t,
    __cint_maddr__portmod_txpi_override_t
    },
    {
    "portmod_pm8x50_capability_t",
    sizeof(portmod_pm8x50_capability_t),
    __cint_struct_members__portmod_pm8x50_capability_t,
    __cint_maddr__portmod_pm8x50_capability_t
    },
    {
    "portmod_pm_specific_capability_t",
    sizeof(portmod_pm_specific_capability_t),
    __cint_struct_members__portmod_pm_specific_capability_t,
    __cint_maddr__portmod_pm_specific_capability_t
    },
    {
    "portmod_pm_capability_t",
    sizeof(portmod_pm_capability_t),
    __cint_struct_members__portmod_pm_capability_t,
    __cint_maddr__portmod_pm_capability_t
    },
    {
    "portmod_pm_vco_setting_t",
    sizeof(portmod_pm_vco_setting_t),
    __cint_struct_members__portmod_pm_vco_setting_t,
    __cint_maddr__portmod_pm_vco_setting_t
    },
    {
    "portmod_cpri_port_intr_info_t",
    sizeof(portmod_cpri_port_intr_info_t),
    __cint_struct_members__portmod_cpri_port_intr_info_t,
    __cint_maddr__portmod_cpri_port_intr_info_t
    },
    {
    "portmod_port_synce_clk_ctrl_t",
    sizeof(portmod_port_synce_clk_ctrl_t),
    __cint_struct_members__portmod_port_synce_clk_ctrl_t,
    __cint_maddr__portmod_port_synce_clk_ctrl_t
    },
#ifdef CPRIMOD_SUPPORT
    {
    "portmod_cpri_rx_agnostic_config_info_t",
    sizeof(portmod_cpri_rx_agnostic_config_info_t),
    __cint_struct_members__portmod_cpri_rx_agnostic_config_info_t,
    __cint_maddr__portmod_cpri_rx_agnostic_config_info_t
    },
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    {
    "portmod_cpri_tx_agnostic_config_info_t",
    sizeof(portmod_cpri_tx_agnostic_config_info_t),
    __cint_struct_members__portmod_cpri_tx_agnostic_config_info_t,
    __cint_maddr__portmod_cpri_tx_agnostic_config_info_t
    },
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    {
    "portmod_fec_timestamp_config_t",
    sizeof(portmod_fec_timestamp_config_t),
    __cint_struct_members__portmod_fec_timestamp_config_t,
    __cint_maddr__portmod_fec_timestamp_config_t
    },
#endif /* CPRIMOD_SUPPORT */
    {
    "portmod_ecc_intr_info_t",
    sizeof(portmod_ecc_intr_info_t),
    __cint_struct_members__portmod_ecc_intr_info_t,
    __cint_maddr__portmod_ecc_intr_info_t
    },
    {
    "portmod_port_rlm_config_t",
    sizeof(portmod_port_rlm_config_t),
    __cint_struct_members__portmod_port_rlm_config_t,
    __cint_maddr__portmod_port_rlm_config_t
    },
    {
    "portmod_port_rlm_status_t",
    sizeof(portmod_port_rlm_status_t),
    __cint_struct_members__portmod_port_rlm_status_t,
    __cint_maddr__portmod_port_rlm_status_t
    },
#ifdef CPRIMOD_SUPPORT
    {
    "portmod_cpri_rx_tunnel_mode_config_t",
    sizeof(portmod_cpri_rx_tunnel_mode_config_t),
    __cint_struct_members__portmod_cpri_rx_tunnel_mode_config_t,
    __cint_maddr__portmod_cpri_rx_tunnel_mode_config_t
    },
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    {
    "portmod_cpri_tx_tunnel_mode_config_t",
    sizeof(portmod_cpri_tx_tunnel_mode_config_t),
    __cint_struct_members__portmod_cpri_tx_tunnel_mode_config_t,
    __cint_maddr__portmod_cpri_tx_tunnel_mode_config_t
    },
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    {
    "portmod_rsvd4_rx_agnostic_config_t",
    sizeof(portmod_rsvd4_rx_agnostic_config_t),
    __cint_struct_members__portmod_rsvd4_rx_agnostic_config_t,
    __cint_maddr__portmod_rsvd4_rx_agnostic_config_t
    },
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    {
    "portmod_rsvd4_tx_agnostic_config_t",
    sizeof(portmod_rsvd4_tx_agnostic_config_t),
    __cint_struct_members__portmod_rsvd4_tx_agnostic_config_t,
    __cint_maddr__portmod_rsvd4_tx_agnostic_config_t
    },
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    {
    "portmod_cpri_port_frame_config_t",
    sizeof(portmod_cpri_port_frame_config_t),
    __cint_struct_members__portmod_cpri_port_frame_config_t,
    __cint_maddr__portmod_cpri_port_frame_config_t
    },
#endif /* CPRIMOD_SUPPORT */
    {
    "portmod_egr_1588_timestamp_config_t",
    sizeof(portmod_egr_1588_timestamp_config_t),
    __cint_struct_members__portmod_egr_1588_timestamp_config_t,
    __cint_maddr__portmod_egr_1588_timestamp_config_t
    },
    { NULL }
};


/* Enums section */
static cint_enum_map_t __cint_enum_map__portmod_dispatch_type_t[] =
{
#ifdef PORTMOD_PM4X25_SUPPORT
    { "portmodDispatchTypePm4x25", portmodDispatchTypePm4x25 },
#endif /*PORTMOD_PM4X25_SUPPORT  */
#ifdef PORTMOD_PM4X10_SUPPORT
    { "portmodDispatchTypePm4x10", portmodDispatchTypePm4x10 },
#endif /*PORTMOD_PM4X10_SUPPORT  */
#ifdef PORTMOD_PM4X10TD_SUPPORT
    { "portmodDispatchTypePm4x10td", portmodDispatchTypePm4x10td },
#endif /*PORTMOD_PM4X10TD_SUPPORT  */
#ifdef PORTMOD_PM12X10_SUPPORT
    { "portmodDispatchTypePm12x10", portmodDispatchTypePm12x10 },
#endif /*PORTMOD_PM12X10_SUPPORT  */
#ifdef PORTMOD_PM4x10Q_SUPPORT
    { "portmodDispatchTypePm4x10Q", portmodDispatchTypePm4x10Q },
#endif /*PORTMOD_PM4x10Q_SUPPORT  */
#ifdef PORTMOD_PM_QTC_SUPPORT
    { "portmodDispatchTypePm_qtc", portmodDispatchTypePm_qtc },
#endif /*PORTMOD_PM_QTC_SUPPORT  */
#ifdef PORTMOD_PM_OS_ILKN_SUPPORT
    { "portmodDispatchTypePmOsILKN", portmodDispatchTypePmOsILKN },
#endif /*PORTMOD_PM_OS_ILKN_SUPPORT  */
#ifdef PORTMOD_PM_OS_ILKN_50G_SUPPORT
    { "portmodDispatchTypePmOsILKN_50G", portmodDispatchTypePmOsILKN_50G },
#endif /*PORTMOD_PM_OS_ILKN_50G_SUPPORT  */
#ifdef PORTMOD_DNX_FABRIC_SUPPORT
    { "portmodDispatchTypeDnx_fabric", portmodDispatchTypeDnx_fabric },
#endif /*PORTMOD_DNX_FABRIC_SUPPORT  */
#ifdef PORTMOD_DNX_FABRIC_O_NIF_SUPPORT
    { "portmodDispatchTypeDnx_fabric_o_nif", portmodDispatchTypeDnx_fabric_o_nif },
#endif /*PORTMOD_DNX_FABRIC_O_NIF_SUPPORT  */
#ifdef PORTMOD_PM8X50_FABRIC_SUPPORT
    { "portmodDispatchTypePm8x50_fabric", portmodDispatchTypePm8x50_fabric },
#endif /*PORTMOD_PM8X50_FABRIC_SUPPORT  */
#ifdef PORTMOD_PM4X25TD_SUPPORT
    { "portmodDispatchTypePm4x25td", portmodDispatchTypePm4x25td },
#endif /*PORTMOD_PM4X25TD_SUPPORT  */
#ifdef PORTMOD_PM12X10_XGS_SUPPORT
    { "portmodDispatchTypePm12x10_xgs", portmodDispatchTypePm12x10_xgs },
#endif /*PORTMOD_PM12X10_XGS_SUPPORT  */
#ifdef PORTMOD_PM4X2P5_SUPPORT
    { "portmodDispatchTypePm4x2p5", portmodDispatchTypePm4x2p5 },
#endif /*PORTMOD_PM4X2P5_SUPPORT  */
#ifdef PORTMOD_CPM4X25_SUPPORT
    { "portmodDispatchTypeCpm4x25", portmodDispatchTypeCpm4x25 },
#endif /*PORTMOD_CPM4X25_SUPPORT  */
#ifdef PORTMOD_PM8X50_SUPPORT
    { "portmodDispatchTypePm8x50", portmodDispatchTypePm8x50 },
#endif /*PORTMOD_PM8X50_SUPPORT  */
#ifdef PORTMOD_PM4X10_QTC_SUPPORT
    { "portmodDispatchTypePm4x10_qtc", portmodDispatchTypePm4x10_qtc },
#endif /*PORTMOD_PM4X10_QTC_SUPPORT  */
#ifdef PORTMOD_PMNULL_SUPPORT
    { "portmodDispatchTypePmNull", portmodDispatchTypePmNull },
#endif /*PORTMOD_PMNULL_SUPPORT  */
    { "portmodDispatchTypeCount", portmodDispatchTypeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__portmod_loopback_mode_t[] =
{
    { "portmodLoopbackMacOuter", portmodLoopbackMacOuter },
    { "portmodLoopbackMacCore", portmodLoopbackMacCore },
    { "portmodLoopbackMacPCS", portmodLoopbackMacPCS },
    { "portmodLoopbackMacAsyncFifo", portmodLoopbackMacAsyncFifo },
    { "portmodLoopbackPhyGloopPCS", portmodLoopbackPhyGloopPCS },
    { "portmodLoopbackPhyGloopPMD", portmodLoopbackPhyGloopPMD },
    { "portmodLoopbackPhyRloopPCS", portmodLoopbackPhyRloopPCS },
    { "portmodLoopbackPhyRloopPMD", portmodLoopbackPhyRloopPMD },
    { "portmodLoopbackMacRloop", portmodLoopbackMacRloop },
    { "portmodLoopbackCount", portmodLoopbackCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__portmod_core_port_mode_t[] =
{
    { "portmodPortModeQuad", portmodPortModeQuad },
    { "portmodPortModeTri012", portmodPortModeTri012 },
    { "portmodPortModeTri023", portmodPortModeTri023 },
    { "portmodPortModeDual", portmodPortModeDual },
    { "portmodPortModeSingle", portmodPortModeSingle },
    { "portmodPortModeCount", portmodPortModeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__portmod_port_mode_aux_info_t[] =
{
    { "portmodModeInfoNone", portmodModeInfoNone },
    { "portmodModeInfoThreePorts", portmodModeInfoThreePorts },
    { "portmodModeInfoTwoDualModePorts", portmodModeInfoTwoDualModePorts },
    { "portmodModeInfoCount", portmodModeInfoCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__portmod_mac_soft_reset_mode_t[] =
{
    { "portmodMacSoftResetModeIn_Out", portmodMacSoftResetModeIn_Out },
    { "portmodMacSoftResetModeIn", portmodMacSoftResetModeIn },
    { "portmodMacSoftResetModeOut", portmodMacSoftResetModeOut },
    { "portmodMacSoftResetModeCount", portmodMacSoftResetModeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__portmod_prbs_mode_t[] =
{
    { "portmodPrbsModePhy", portmodPrbsModePhy },
    { "portmodPrbsModeMac", portmodPrbsModeMac },
    { "portmodPrbsModeCount", portmodPrbsModeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__portmod_ext_to_int_phy_ctrlcode_t[] =
{
    { "portmodExtToInt_CtrlCode_Init", portmodExtToInt_CtrlCode_Init },
    { "portmodExtToInt_CtrlCode_Reset", portmodExtToInt_CtrlCode_Reset },
    { "portmodExtToInt_CtrlCode_Link", portmodExtToInt_CtrlCode_Link },
    { "portmodExtToInt_CtrlCode_Enable", portmodExtToInt_CtrlCode_Enable },
    { "portmodExtToInt_CtrlCode_Duplex", portmodExtToInt_CtrlCode_Duplex },
    { "portmodExtToInt_CtrlCode_Speed", portmodExtToInt_CtrlCode_Speed },
    { "portmodExtToInt_CtrlCode_Master", portmodExtToInt_CtrlCode_Master },
    { "portmodExtToInt_CtrlCode_AN", portmodExtToInt_CtrlCode_AN },
    { "portmodExtToInt_CtrlCode_AdvLocal", portmodExtToInt_CtrlCode_AdvLocal },
    { "portmodExtToInt_CtrlCode_AdvRemote", portmodExtToInt_CtrlCode_AdvRemote },
    { "portmodExtToInt_CtrlCode_LB", portmodExtToInt_CtrlCode_LB },
    { "portmodExtToInt_CtrlCode_Interface", portmodExtToInt_CtrlCode_Interface },
    { "portmodExtToInt_CtrlCode_Ability", portmodExtToInt_CtrlCode_Ability },
    { "portmodExtToInt_CtrlCode_AbilityAdvert", portmodExtToInt_CtrlCode_AbilityAdvert },
    { "portmodExtToInt_CtrlCode_AbilityRemote", portmodExtToInt_CtrlCode_AbilityRemote },
    { "portmodExtToInt_CtrlCode_AbilityLocal", portmodExtToInt_CtrlCode_AbilityLocal },
    { "portmodExtToInt_CtrlCode_LinkupEvt", portmodExtToInt_CtrlCode_LinkupEvt },
    { "portmodExtToInt_CtrlCode_LinkdnEvt", portmodExtToInt_CtrlCode_LinkdnEvt },
    { "portmodExtToInt_CtrlCode_MDIX", portmodExtToInt_CtrlCode_MDIX },
    { "portmodExtToInt_CtrlCode_MDIXStatus", portmodExtToInt_CtrlCode_MDIXStatus },
    { "portmodExtToInt_CtrlCode_MediumConfig", portmodExtToInt_CtrlCode_MediumConfig },
    { "portmodExtToInt_CtrlCode_Medium", portmodExtToInt_CtrlCode_Medium },
    { "portmodExtToInt_CtrlCode_CableDiag", portmodExtToInt_CtrlCode_CableDiag },
    { "portmodExtToInt_CtrlCode_Control", portmodExtToInt_CtrlCode_Control },
    { "portmodExtToInt_CtrlCode_Firmware", portmodExtToInt_CtrlCode_Firmware },
    { "portmodExtToInt_CtrlCode_TimesyncConfig", portmodExtToInt_CtrlCode_TimesyncConfig },
    { "portmodExtToInt_CtrlCode_TimesyncControl", portmodExtToInt_CtrlCode_TimesyncControl },
    { "portmodExtToInt_CtrlCode_TimesyncEnhancedCapture", portmodExtToInt_CtrlCode_TimesyncEnhancedCapture },
    { "portmodExtToInt_CtrlCode_DiagCtrl", portmodExtToInt_CtrlCode_DiagCtrl },
    { "portmodExtToInt_CtrlCode_LaneControl", portmodExtToInt_CtrlCode_LaneControl },
    { "portmodExtToInt_CtrlCode_OAMConfig", portmodExtToInt_CtrlCode_OAMConfig },
    { "portmodExtToInt_CtrlCode_OAMControl", portmodExtToInt_CtrlCode_OAMControl },
    { "portmodExtToInt_CtrlCode_Multi", portmodExtToInt_CtrlCode_Multi },
    { "portmodExtToInt_CtrlCode_Probe", portmodExtToInt_CtrlCode_Probe },
    { "portmodExtToInt_CtrlCode_PreconditionBeforeProbe", portmodExtToInt_CtrlCode_PreconditionBeforeProbe },
    { "portmodExtToInt_CtrlCode_LinkfaultGet", portmodExtToInt_CtrlCode_LinkfaultGet },
    { "portmodExtToInt_CtrlCode_SpeedLine", portmodExtToInt_CtrlCode_SpeedLine },
    { "portmodExtToInt_CtrlCode_Count", portmodExtToInt_CtrlCode_Count },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__portmod_cpm_core_mode_t[] =
{
    { "portmodCpmAllCpri", portmodCpmAllCpri },
    { "portmodCpmAllIEEE", portmodCpmAllIEEE },
    { "portmodCpmAllHIGIG", portmodCpmAllHIGIG },
    { "portmodCpmMixEthCpri", portmodCpmMixEthCpri },
    { "portmodCpmCount", portmodCpmCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__portmod_core_port_enet_cpri_type_t[] =
{
    { "portmodCpmPrtEthMode", portmodCpmPrtEthMode },
    { "portmodCpmPrtEthOfMixedMode", portmodCpmPrtEthOfMixedMode },
    { "portmodCpmPrtCpriMode", portmodCpmPrtCpriMode },
    { "portmodCpmPrtCpriOfMixedMode", portmodCpmPrtCpriOfMixedMode },
    { "portmodCpmPrtRsvd4Mode", portmodCpmPrtRsvd4Mode },
    { "portmodCpmPrtRsvd4OfMixedMode", portmodCpmPrtRsvd4OfMixedMode },
    { "portmodCpmPrtCount", portmodCpmPrtCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__portmod_qtc_mode_t[] =
{
    { "portmodQtcModeInvalid", portmodQtcModeInvalid },
    { "portmodQtcModeEthernet", portmodQtcModeEthernet },
    { "portmodQtcModeQsgmii", portmodQtcModeQsgmii },
    { "portmodQtcModeUsxgmii", portmodQtcModeUsxgmii },
    { "portmodQtcModeCount", portmodQtcModeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__portmod_vco_type_t[] =
{
    { "portmodVCOInvalid", portmodVCOInvalid },
    { "portmodVCO20G", portmodVCO20G },
    { "portmodVCO21G", portmodVCO21G },
    { "portmodVCO25G", portmodVCO25G },
    { "portmodVCO26G", portmodVCO26G },
    { "portmodVCO27G", portmodVCO27G },
    { "portmodVCO20P625G", portmodVCO20P625G },
    { "portmodVCO20P937G", portmodVCO20P937G },
    { "portmodVCO22P5G", portmodVCO22P5G },
    { "portmodVCO23G", portmodVCO23G },
    { "portmodVCO25P781G", portmodVCO25P781G },
    { "portmodVCO26P562G", portmodVCO26P562G },
    { "portmodVCO6P25G", portmodVCO6P25G },
    { "portmodVCO6P5625G", portmodVCO6P5625G },
    { "portmodVCO8P125G", portmodVCO8P125G },
    { "portmodVCO9P735G", portmodVCO9P735G },
    { "portmodVCO10G", portmodVCO10G },
    { "portmodVCO10P3125G", portmodVCO10P3125G },
    { "portmodVCO10P9375G", portmodVCO10P9375G },
    { "portmodVCO12P5G", portmodVCO12P5G },
    { "portmodVCO27P343G", portmodVCO27P343G },
    { "portmodVCO28P125G", portmodVCO28P125G },
    { "portmodVCO19P660G", portmodVCO19P660G },
    { "portmodVCO20P275G", portmodVCO20P275G },
    { "portmodVCO24P330G", portmodVCO24P330G },
    { "portmodVCO24P576G", portmodVCO24P576G },
    { "portmodVCOCount", portmodVCOCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__portmod_call_back_action_type_t[] =
{
    { "portmodCallBackActionTypePre", portmodCallBackActionTypePre },
    { "portmodCallBackActionTypeDuring", portmodCallBackActionTypeDuring },
    { "portmodCallBackActionTypePost", portmodCallBackActionTypePost },
    { "portmodCallBackActionTypeCount", portmodCallBackActionTypeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__portmod_intr_type_t[] =
{
    { "portmodIntrTypeMibTxMemErr", portmodIntrTypeMibTxMemErr },
    { "portmodIntrTypeMibRxMemErr", portmodIntrTypeMibRxMemErr },
    { "portmodIntrTypeMacTxCdcMemErr", portmodIntrTypeMacTxCdcMemErr },
    { "portmodIntrTypeMacRxCdcMemErr", portmodIntrTypeMacRxCdcMemErr },
    { "portmodIntrTypeMacRxTsCdcMemErr", portmodIntrTypeMacRxTsCdcMemErr },
    { "portmodIntrTypeTscErr", portmodIntrTypeTscErr },
    { "portmodIntrTypePmdErr", portmodIntrTypePmdErr },
    { "portmodIntrTypeRxFcReqFull", portmodIntrTypeRxFcReqFull },
    { "portmodIntrTypeCore0Intr", portmodIntrTypeCore0Intr },
    { "portmodIntrTypeCore1Intr", portmodIntrTypeCore1Intr },
    { "portmodIntrTypeCore2Intr", portmodIntrTypeCore2Intr },
    { "portmodIntrTypeCore3Intr", portmodIntrTypeCore3Intr },
    { "portmodIntrTypeTsc0Intr", portmodIntrTypeTsc0Intr },
    { "portmodIntrTypeTsc1Intr", portmodIntrTypeTsc1Intr },
    { "portmodIntrTypeTsc2Intr", portmodIntrTypeTsc2Intr },
    { "portmodIntrTypeLinkdown", portmodIntrTypeLinkdown },
    { "portmodIntrTypeMacErr", portmodIntrTypeMacErr },
    { "portmodIntrTypeTxPktUnderflow", portmodIntrTypeTxPktUnderflow },
    { "portmodIntrTypeTxPktOverflow", portmodIntrTypeTxPktOverflow },
    { "portmodIntrTypeTxLlfcMsgOverflow", portmodIntrTypeTxLlfcMsgOverflow },
    { "portmodIntrTypeTxTSFifoOverflow", portmodIntrTypeTxTSFifoOverflow },
    { "portmodIntrTypeRxPktOverflow", portmodIntrTypeRxPktOverflow },
    { "portmodIntrTypeRxMsgOverflow", portmodIntrTypeRxMsgOverflow },
    { "portmodIntrTypeTxCdcSingleBitErr", portmodIntrTypeTxCdcSingleBitErr },
    { "portmodIntrTypeTxCdcDoubleBitErr", portmodIntrTypeTxCdcDoubleBitErr },
    { "portmodIntrTypeRxCdcSingleBitErr", portmodIntrTypeRxCdcSingleBitErr },
    { "portmodIntrTypeRxCdcDoubleBitErr", portmodIntrTypeRxCdcDoubleBitErr },
    { "portmodIntrTypeRxTsMemSingleBitErr", portmodIntrTypeRxTsMemSingleBitErr },
    { "portmodIntrTypeRxTsMemDoubleBitErr", portmodIntrTypeRxTsMemDoubleBitErr },
    { "portmodIntrTypeLocalFaultStatus", portmodIntrTypeLocalFaultStatus },
    { "portmodIntrTypeRemoteFaultStatus", portmodIntrTypeRemoteFaultStatus },
    { "portmodIntrTypeLinkInterruptionStatus", portmodIntrTypeLinkInterruptionStatus },
    { "portmodIntrTypeTsEntryValid", portmodIntrTypeTsEntryValid },
    { "portmodIntrTypeMibMemSingleBitErr", portmodIntrTypeMibMemSingleBitErr },
    { "portmodIntrTypeMibMemDoubleBitErr", portmodIntrTypeMibMemDoubleBitErr },
    { "portmodIntrTypeMibMemMultipleBitErr", portmodIntrTypeMibMemMultipleBitErr },
    { "portmodIntrTypeTscCore0Err", portmodIntrTypeTscCore0Err },
    { "portmodIntrTypeTscCore1Err", portmodIntrTypeTscCore1Err },
    { "portmodIntrTypeFcReqFull", portmodIntrTypeFcReqFull },
    { "portmodIntrTypeCount", portmodIntrTypeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__portmod_stat_val_t[] =
{
    { "portmodIfInOctets", portmodIfInOctets },
    { "portmodIfInUcastPkts", portmodIfInUcastPkts },
    { "portmodIfInNUcastPkts", portmodIfInNUcastPkts },
    { "portmodIfInBroadcastPkts", portmodIfInBroadcastPkts },
    { "portmodIfInMulticastPkts", portmodIfInMulticastPkts },
    { "portmodIfInDiscards", portmodIfInDiscards },
    { "portmodIfInErrors", portmodIfInErrors },
    { "portmodIfOutOctets", portmodIfOutOctets },
    { "portmodIfOutUcastPkts", portmodIfOutUcastPkts },
    { "portmodIfOutNUcastPkts", portmodIfOutNUcastPkts },
    { "portmodIfOutBroadcastPkts", portmodIfOutBroadcastPkts },
    { "portmodIfOutMulticastPkts", portmodIfOutMulticastPkts },
    { "portmodIfOutDiscards", portmodIfOutDiscards },
    { "portmodIfOutErrors", portmodIfOutErrors },
    { "portmodIpInReceives", portmodIpInReceives },
    { "portmodIpInHdrErrors", portmodIpInHdrErrors },
    { "portmodIpForwDatagrams", portmodIpForwDatagrams },
    { "portmodIpInDiscards", portmodIpInDiscards },
    { "portmodDot1dBasePortMtuExceededDiscards", portmodDot1dBasePortMtuExceededDiscards },
    { "portmodDot1dTpPortInFrames", portmodDot1dTpPortInFrames },
    { "portmodDot1dTpPortOutFrames", portmodDot1dTpPortOutFrames },
    { "portmodDot1dPortInDiscards", portmodDot1dPortInDiscards },
    { "portmodEtherStatsDropEvents", portmodEtherStatsDropEvents },
    { "portmodEtherStatsOctets", portmodEtherStatsOctets },
    { "portmodEtherStatsPkts", portmodEtherStatsPkts },
    { "portmodEtherStatsBroadcastPkts", portmodEtherStatsBroadcastPkts },
    { "portmodEtherStatsMulticastPkts", portmodEtherStatsMulticastPkts },
    { "portmodEtherStatsCRCAlignErrors", portmodEtherStatsCRCAlignErrors },
    { "portmodEtherStatsUndersizePkts", portmodEtherStatsUndersizePkts },
    { "portmodEtherStatsOversizePkts", portmodEtherStatsOversizePkts },
    { "portmodEtherRxOversizePkts", portmodEtherRxOversizePkts },
    { "portmodEtherTxOversizePkts", portmodEtherTxOversizePkts },
    { "portmodEtherStatsFragments", portmodEtherStatsFragments },
    { "portmodEtherStatsJabbers", portmodEtherStatsJabbers },
    { "portmodEtherStatsPkts64Octets", portmodEtherStatsPkts64Octets },
    { "portmodEtherStatsPkts65to127Octets", portmodEtherStatsPkts65to127Octets },
    { "portmodEtherStatsPkts128to255Octets", portmodEtherStatsPkts128to255Octets },
    { "portmodEtherStatsPkts256to511Octets", portmodEtherStatsPkts256to511Octets },
    { "portmodEtherStatsPkts512to1023Octets", portmodEtherStatsPkts512to1023Octets },
    { "portmodEtherStatsPkts1024to1518Octets", portmodEtherStatsPkts1024to1518Octets },
    { "portmodBcmEtherStatsPkts1519to1522Octets", portmodBcmEtherStatsPkts1519to1522Octets },
    { "portmodBcmEtherStatsPkts1522to2047Octets", portmodBcmEtherStatsPkts1522to2047Octets },
    { "portmodBcmEtherStatsPkts2048to4095Octets", portmodBcmEtherStatsPkts2048to4095Octets },
    { "portmodBcmEtherStatsPkts4095to9216Octets", portmodBcmEtherStatsPkts4095to9216Octets },
    { "portmodBcmEtherStatsPkts9217to16383Octets", portmodBcmEtherStatsPkts9217to16383Octets },
    { "portmodBcmReceivedPkts64Octets", portmodBcmReceivedPkts64Octets },
    { "portmodBcmReceivedPkts65to127Octets", portmodBcmReceivedPkts65to127Octets },
    { "portmodBcmReceivedPkts128to255Octets", portmodBcmReceivedPkts128to255Octets },
    { "portmodBcmReceivedPkts256to511Octets", portmodBcmReceivedPkts256to511Octets },
    { "portmodBcmReceivedPkts512to1023Octets", portmodBcmReceivedPkts512to1023Octets },
    { "portmodBcmReceivedPkts1024to1518Octets", portmodBcmReceivedPkts1024to1518Octets },
    { "portmodBcmReceivedPkts1519to2047Octets", portmodBcmReceivedPkts1519to2047Octets },
    { "portmodBcmReceivedPkts2048to4095Octets", portmodBcmReceivedPkts2048to4095Octets },
    { "portmodBcmReceivedPkts4095to9216Octets", portmodBcmReceivedPkts4095to9216Octets },
    { "portmodBcmReceivedPkts9217to16383Octets", portmodBcmReceivedPkts9217to16383Octets },
    { "portmodBcmTransmittedPkts64Octets", portmodBcmTransmittedPkts64Octets },
    { "portmodBcmTransmittedPkts65to127Octets", portmodBcmTransmittedPkts65to127Octets },
    { "portmodBcmTransmittedPkts128to255Octets", portmodBcmTransmittedPkts128to255Octets },
    { "portmodBcmTransmittedPkts256to511Octets", portmodBcmTransmittedPkts256to511Octets },
    { "portmodBcmTransmittedPkts512to1023Octets", portmodBcmTransmittedPkts512to1023Octets },
    { "portmodBcmTransmittedPkts1024to1518Octets", portmodBcmTransmittedPkts1024to1518Octets },
    { "portmodBcmTransmittedPkts1519to2047Octets", portmodBcmTransmittedPkts1519to2047Octets },
    { "portmodBcmTransmittedPkts2048to4095Octets", portmodBcmTransmittedPkts2048to4095Octets },
    { "portmodBcmTransmittedPkts4095to9216Octets", portmodBcmTransmittedPkts4095to9216Octets },
    { "portmodBcmTransmittedPkts9217to16383Octets", portmodBcmTransmittedPkts9217to16383Octets },
    { "portmodEtherStatsTXNoErrors", portmodEtherStatsTXNoErrors },
    { "portmodEtherStatsRXNoErrors", portmodEtherStatsRXNoErrors },
    { "portmodDot3StatsFCSErrors", portmodDot3StatsFCSErrors },
    { "portmodDot3StatsInternalMacTransmitErrors", portmodDot3StatsInternalMacTransmitErrors },
    { "portmodDot3StatsFrameTooLongs", portmodDot3StatsFrameTooLongs },
    { "portmodDot3StatsSymbolErrors", portmodDot3StatsSymbolErrors },
    { "portmodDot3ControlInUnknownOpcodes", portmodDot3ControlInUnknownOpcodes },
    { "portmodDot3InPauseFrames", portmodDot3InPauseFrames },
    { "portmodDot3OutPauseFrames", portmodDot3OutPauseFrames },
    { "portmodIfHCInOctets", portmodIfHCInOctets },
    { "portmodIfHCInUcastPkts", portmodIfHCInUcastPkts },
    { "portmodIfHCInMulticastPkts", portmodIfHCInMulticastPkts },
    { "portmodIfHCInBroadcastPkts", portmodIfHCInBroadcastPkts },
    { "portmodIfHCOutOctets", portmodIfHCOutOctets },
    { "portmodIfHCOutUcastPkts", portmodIfHCOutUcastPkts },
    { "portmodIfHCOutMulticastPkts", portmodIfHCOutMulticastPkts },
    { "portmodIfHCOutBroadcastPckts", portmodIfHCOutBroadcastPckts },
    { "portmodIpv6IfStatsInReceives", portmodIpv6IfStatsInReceives },
    { "portmodIpv6IfStatsInHdrErrors", portmodIpv6IfStatsInHdrErrors },
    { "portmodIpv6IfStatsInAddrErrors", portmodIpv6IfStatsInAddrErrors },
    { "portmodIpv6IfStatsInDiscards", portmodIpv6IfStatsInDiscards },
    { "portmodIpv6IfStatsOutForwDatagrams", portmodIpv6IfStatsOutForwDatagrams },
    { "portmodIpv6IfStatsOutDiscards", portmodIpv6IfStatsOutDiscards },
    { "portmodIpv6IfStatsInMcastPkts", portmodIpv6IfStatsInMcastPkts },
    { "portmodIpv6IfStatsOutMcastPkts", portmodIpv6IfStatsOutMcastPkts },
    { "portmodIeee8021PfcRequests", portmodIeee8021PfcRequests },
    { "portmodIeee8021PfcIndications", portmodIeee8021PfcIndications },
    { "portmodBcmIPMCBridgedPckts", portmodBcmIPMCBridgedPckts },
    { "portmodBcmIPMCRoutedPckts", portmodBcmIPMCRoutedPckts },
    { "portmodBcmIPMCInDroppedPckts", portmodBcmIPMCInDroppedPckts },
    { "portmodBcmIPMCOutDroppedPckts", portmodBcmIPMCOutDroppedPckts },
    { "portmodBcmRxVlanTagFrame", portmodBcmRxVlanTagFrame },
    { "portmodBcmRxDoubleVlanTagFrame", portmodBcmRxDoubleVlanTagFrame },
    { "portmodBcmTxVlanTagFrame", portmodBcmTxVlanTagFrame },
    { "portmodBcmTxDoubleVlanTagFrame", portmodBcmTxDoubleVlanTagFrame },
    { "portmodBcmRxPFCControlFrame", portmodBcmRxPFCControlFrame },
    { "portmodBcmTxPFCControlFrame", portmodBcmTxPFCControlFrame },
    { "portmodBcmRxPFCFramePriority0", portmodBcmRxPFCFramePriority0 },
    { "portmodBcmRxPFCFramePriority1", portmodBcmRxPFCFramePriority1 },
    { "portmodBcmRxPFCFramePriority2", portmodBcmRxPFCFramePriority2 },
    { "portmodBcmRxPFCFramePriority3", portmodBcmRxPFCFramePriority3 },
    { "portmodBcmRxPFCFramePriority4", portmodBcmRxPFCFramePriority4 },
    { "portmodBcmRxPFCFramePriority5", portmodBcmRxPFCFramePriority5 },
    { "portmodBcmRxPFCFramePriority6", portmodBcmRxPFCFramePriority6 },
    { "portmodBcmRxPFCFramePriority7", portmodBcmRxPFCFramePriority7 },
    { "portmodBcmTxPFCFramePriority0", portmodBcmTxPFCFramePriority0 },
    { "portmodBcmTxPFCFramePriority1", portmodBcmTxPFCFramePriority1 },
    { "portmodBcmTxPFCFramePriority2", portmodBcmTxPFCFramePriority2 },
    { "portmodBcmTxPFCFramePriority3", portmodBcmTxPFCFramePriority3 },
    { "portmodBcmTxPFCFramePriority4", portmodBcmTxPFCFramePriority4 },
    { "portmodBcmTxPFCFramePriority5", portmodBcmTxPFCFramePriority5 },
    { "portmodBcmTxPFCFramePriority6", portmodBcmTxPFCFramePriority6 },
    { "portmodBcmTxPFCFramePriority7", portmodBcmTxPFCFramePriority7 },
    { "portmodCount", portmodCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__portmod_preemption_control_t[] =
{
    { "portmodPreemptionControlInvalid", portmodPreemptionControlInvalid },
    { "portmodPreemptionControlPreemptionSupport", portmodPreemptionControlPreemptionSupport },
    { "portmodPreemptionControlEnableTx", portmodPreemptionControlEnableTx },
    { "portmodPreemptionControlVerifyEnable", portmodPreemptionControlVerifyEnable },
    { "portmodPreemptionControlVerifyTime", portmodPreemptionControlVerifyTime },
    { "portmodPreemptionControlVerifyAttempts", portmodPreemptionControlVerifyAttempts },
    { "portmodPreemptionControlNonFinalFragSizeRx", portmodPreemptionControlNonFinalFragSizeRx },
    { "portmodPreemptionControlFinalFragSizeRx", portmodPreemptionControlFinalFragSizeRx },
    { "portmodPreemptionControlCount", portmodPreemptionControlCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__portmod_preemption_tx_status_t[] =
{
    { "portmodPreemptionTxStatusInactive", portmodPreemptionTxStatusInactive },
    { "portmodPreemptionTxStatusVerifying", portmodPreemptionTxStatusVerifying },
    { "portmodPreemptionTxStatusActive", portmodPreemptionTxStatusActive },
    { "portmodPreemptionTxStatusCount", portmodPreemptionTxStatusCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__portmod_preemption_verify_status_type_t[] =
{
    { "portmodPreemptionVerifyStatus", portmodPreemptionVerifyStatus },
    { "portmodPreemptionVerifyCountStatus", portmodPreemptionVerifyCountStatus },
    { "portmodPreemptionVerifyCount", portmodPreemptionVerifyCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__portmod_preemption_verify_status_t[] =
{
    { "portmodPreemptionVerifyStatusDisabled", portmodPreemptionVerifyStatusDisabled },
    { "portmodPreemptionVerifyStatusInitial", portmodPreemptionVerifyStatusInitial },
    { "portmodPreemptionVerifyStatusInProgress", portmodPreemptionVerifyStatusInProgress },
    { "portmodPreemptionVerifyStatusSucceeded", portmodPreemptionVerifyStatusSucceeded },
    { "portmodPreemptionVerifyStatusFailed", portmodPreemptionVerifyStatusFailed },
    { "portmodPreemptionVerifyStatusCount", portmodPreemptionVerifyStatusCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__portmod_preemption_force_rx_eop_mode_t[] =
{
    { "portmodPreemptionForceSwRxEop", portmodPreemptionForceSwRxEop },
    { "portmodPreemptionForceAutoHwEop", portmodPreemptionForceAutoHwEop },
    { "portmodPreemptionForceCount", portmodPreemptionForceCount },
    { NULL }
};

#ifdef CPRIMOD_SUPPORT
static cint_enum_map_t __cint_enum_map__portmod_cpri_stage_t[] =
{
    { "portmodCpriStageRx", portmodCpriStageRx },
    { "portmodCpriStageTx", portmodCpriStageTx },
    { "portmodCpriStageCount", portmodCpriStageCount },
    { NULL }
};

#endif /* CPRIMOD_SUPPORT */
static cint_enum_map_t __cint_enum_map__portmod_timestamp_mode_t[] =
{
    { "portmodTimestampMode32bit", portmodTimestampMode32bit },
    { "portmodTimestampMode48bit", portmodTimestampMode48bit },
    { "portmodTimestampModeCount", portmodTimestampModeCount },
    { NULL }
};


static cint_enum_type_t __cint_enums[] =
{
    {"portmod_dispatch_type_t", __cint_enum_map__portmod_dispatch_type_t },
    {"portmod_loopback_mode_t", __cint_enum_map__portmod_loopback_mode_t },
    {"portmod_core_port_mode_t", __cint_enum_map__portmod_core_port_mode_t },
    {"portmod_port_mode_aux_info_t", __cint_enum_map__portmod_port_mode_aux_info_t },
    {"portmod_mac_soft_reset_mode_t", __cint_enum_map__portmod_mac_soft_reset_mode_t },
    {"portmod_prbs_mode_t", __cint_enum_map__portmod_prbs_mode_t },
    {"portmod_ext_to_int_phy_ctrlcode_t", __cint_enum_map__portmod_ext_to_int_phy_ctrlcode_t },
    {"portmod_cpm_core_mode_t", __cint_enum_map__portmod_cpm_core_mode_t },
    {"portmod_core_port_enet_cpri_type_t", __cint_enum_map__portmod_core_port_enet_cpri_type_t },
    {"portmod_qtc_mode_t", __cint_enum_map__portmod_qtc_mode_t },
    {"portmod_vco_type_t", __cint_enum_map__portmod_vco_type_t },
    {"portmod_call_back_action_type_t", __cint_enum_map__portmod_call_back_action_type_t },
    {"portmod_intr_type_t", __cint_enum_map__portmod_intr_type_t },
    {"portmod_stat_val_t", __cint_enum_map__portmod_stat_val_t },
    {"portmod_preemption_control_t", __cint_enum_map__portmod_preemption_control_t },
    {"portmod_preemption_tx_status_t", __cint_enum_map__portmod_preemption_tx_status_t },
    {"portmod_preemption_verify_status_type_t", __cint_enum_map__portmod_preemption_verify_status_type_t },
    {"portmod_preemption_verify_status_t", __cint_enum_map__portmod_preemption_verify_status_t },
    {"portmod_preemption_force_rx_eop_mode_t", __cint_enum_map__portmod_preemption_force_rx_eop_mode_t },
#ifdef CPRIMOD_SUPPORT
    {"portmod_cpri_stage_t", __cint_enum_map__portmod_cpri_stage_t },
#endif /* CPRIMOD_SUPPORT */
    {"portmod_timestamp_mode_t", __cint_enum_map__portmod_timestamp_mode_t },
    { NULL }
};

/* Defines section */
static cint_constants_t __cint_constants[] =
{
    { "PORTMOD_USER_ACCESS_FW_LOAD_REVERSE", PORTMOD_USER_ACCESS_FW_LOAD_REVERSE },
    { "PORTMOD_USER_ACCESS_REG_VAL_OFFSET_ZERO", PORTMOD_USER_ACCESS_REG_VAL_OFFSET_ZERO },
    { "PORTMOD_USER_ACCESS_FW_LOAD_BROADCAST", PORTMOD_USER_ACCESS_FW_LOAD_BROADCAST },
    { "PORTMOD_MAC_PASS_CONTROL_FRAME", PORTMOD_MAC_PASS_CONTROL_FRAME },
    { "PORTMOD_MAC_PASS_PFC_FRAME", PORTMOD_MAC_PASS_PFC_FRAME },
    { "PORTMOD_MAC_PASS_PAUSE_FRAME", PORTMOD_MAC_PASS_PAUSE_FRAME },
    { "PORTMOD_NUM_PATTERN_DATA_INTS", PORTMOD_NUM_PATTERN_DATA_INTS },
    { "PORTMOD_TSCE_LANE_NAME_LEN", PORTMOD_TSCE_LANE_NAME_LEN },
    { "PORTMOD_PCS_8B9B_LFEC", PORTMOD_PCS_8B9B_LFEC },
    { "PORTMOD_PCS_8B10B", PORTMOD_PCS_8B10B },
    { "PORTMOD_PCS_64B66B_FEC", PORTMOD_PCS_64B66B_FEC },
    { "PORTMOD_PCS_64B66B_BEC", PORTMOD_PCS_64B66B_BEC },
    { "PORTMOD_PCS_64B66B", PORTMOD_PCS_64B66B },
    { "PORTMOD_PCS_64B66B_RS_FEC", PORTMOD_PCS_64B66B_RS_FEC },
    { "PORTMOD_PCS_64B66B_LOW_LATENCY_RS_FEC", PORTMOD_PCS_64B66B_LOW_LATENCY_RS_FEC },
    { "PORTMOD_PCS_64B66B_15T_RS_FEC", PORTMOD_PCS_64B66B_15T_RS_FEC },
    { "PORTMOD_PCS_64B66B_15T_LOW_LATENCY_RS_FEC", PORTMOD_PCS_64B66B_15T_LOW_LATENCY_RS_FEC },
    { "PORTMOD_PCS_UNKNOWN", PORTMOD_PCS_UNKNOWN },
    { "PORTMOD_CL37_DISABLE", PORTMOD_CL37_DISABLE },
    { "PORTMOD_CL37_W_BAM", PORTMOD_CL37_W_BAM },
    { "PORTMOD_CL37_WO_BAM", PORTMOD_CL37_WO_BAM },
    { "PORTMOD_CL37_W_10G", PORTMOD_CL37_W_10G },
    { "PORTMOD_CL37_HR2SPM", PORTMOD_CL37_HR2SPM },
    { "PORTMOD_CL37_HR2SPM_W_10G", PORTMOD_CL37_HR2SPM_W_10G },
    { "PORTMOD_CL37_W_BAM_HG", PORTMOD_CL37_W_BAM_HG },
    { "PORTMOD_CL37_SGMII_COMBO", PORTMOD_CL37_SGMII_COMBO },
    { "PORTMOD_CL73_DISABLE", PORTMOD_CL73_DISABLE },
    { "PORTMOD_CL73_WO_BAM", PORTMOD_CL73_WO_BAM },
    { "PORTMOD_CL73_W_BAM", PORTMOD_CL73_W_BAM },
    { "PORTMOD_CL73_MSA", PORTMOD_CL73_MSA },
    { "PORTMOD_MSA", PORTMOD_MSA },
    { "PORTMOD_CL73_CL37", PORTMOD_CL73_CL37 },
    { "PORTMOD_CL73_HG", PORTMOD_CL73_HG },
    { "PORTMOD_CL73_HPAM", PORTMOD_CL73_HPAM },
    { "PORTMOD_CL73_HPAM_VS_SW", PORTMOD_CL73_HPAM_VS_SW },
    { "PORTMOD_PORT_ENABLE_MAC", PORTMOD_PORT_ENABLE_MAC },
    { "PORTMOD_PORT_ENABLE_PHY", PORTMOD_PORT_ENABLE_PHY },
    { "PORTMOD_PORT_ENABLE_TX", PORTMOD_PORT_ENABLE_TX },
    { "PORTMOD_PORT_ENABLE_RX", PORTMOD_PORT_ENABLE_RX },
    { "PORTMOD_PORT_ENABLE_INTERNAL_PHY_ONLY", PORTMOD_PORT_ENABLE_INTERNAL_PHY_ONLY },
    { "PORTMOD_USER_SET_TX_PREEMPHASIS_BY_CONFIG", PORTMOD_USER_SET_TX_PREEMPHASIS_BY_CONFIG },
    { "PORTMOD_USER_SET_TX_AMP_BY_CONFIG", PORTMOD_USER_SET_TX_AMP_BY_CONFIG },
    { "PORTMOD_USER_SET_TX_PREEMPHASIS_BY_API", PORTMOD_USER_SET_TX_PREEMPHASIS_BY_API },
    { "PORTMOD_USER_SET_TX_AMP_BY_API", PORTMOD_USER_SET_TX_AMP_BY_API },
    { "PORTMOD_ENCODING_LOW_LATENCY_LLFC", PORTMOD_ENCODING_LOW_LATENCY_LLFC },
    { "PORTMOD_ENCODING_FEC_ERROR_DETECT", PORTMOD_ENCODING_FEC_ERROR_DETECT },
    { "PORTMOD_ENCODING_EXTRCT_CIG_FROM_LLFC", PORTMOD_ENCODING_EXTRCT_CIG_FROM_LLFC },
    { "PORTMOD_ENCODING_LLFC_AFTER_FEC", PORTMOD_ENCODING_LLFC_AFTER_FEC },
    { "PORTMOD_ENCODING_CONTROL_CELLS_FEC_BYPASS", PORTMOD_ENCODING_CONTROL_CELLS_FEC_BYPASS },
    { "PORTMOD_MAX_CORES_PER_PORT", PORTMOD_MAX_CORES_PER_PORT },
    { "PORTMOD_TS_ADJUST_NUM_OLD", PORTMOD_TS_ADJUST_NUM_OLD },
    { "PORTMOD_TS_ADJUST_NUM", PORTMOD_TS_ADJUST_NUM },
    { "PORTMOD_PORT_ADD_F_INIT_PASS1", PORTMOD_PORT_ADD_F_INIT_PASS1 },
    { "PORTMOD_PORT_ADD_F_INIT_PASS2", PORTMOD_PORT_ADD_F_INIT_PASS2 },
    { "PORTMOD_PORT_ADD_F_FIRMWARE_LOAD_VERIFY", PORTMOD_PORT_ADD_F_FIRMWARE_LOAD_VERIFY },
    { "PORTMOD_PORT_ADD_F_RX_SRIP_CRC", PORTMOD_PORT_ADD_F_RX_SRIP_CRC },
    { "PORTMOD_PORT_ADD_F_TX_APPEND_CRC", PORTMOD_PORT_ADD_F_TX_APPEND_CRC },
    { "PORTMOD_PORT_ADD_F_TX_REPLACE_CRC", PORTMOD_PORT_ADD_F_TX_REPLACE_CRC },
    { "PORTMOD_PORT_ADD_F_TX_PASS_THROUGH_CRC", PORTMOD_PORT_ADD_F_TX_PASS_THROUGH_CRC },
    { "PORTMOD_PORT_ADD_F_EGR_1588_TIMESTAMP_MODE_48BIT", PORTMOD_PORT_ADD_F_EGR_1588_TIMESTAMP_MODE_48BIT },
    { "PORTMOD_PORT_ADD_F_INIT_CORE_PROBE", PORTMOD_PORT_ADD_F_INIT_CORE_PROBE },
    { "PORTMOD_PORT_ADD_F_PORT_ATTACH_EXT_PHY_SKIP", PORTMOD_PORT_ADD_F_PORT_ATTACH_EXT_PHY_SKIP },
    { "PORTMOD_PORT_ADD_F_ELK", PORTMOD_PORT_ADD_F_ELK },
    { "PORTMOD_PORT_ADD_F_SYS_16B_INTF_MODE", PORTMOD_PORT_ADD_F_SYS_16B_INTF_MODE },
    { "PORTMOD_PORT_ADD_F_AUTONEG_CONFIG_SKIP", PORTMOD_PORT_ADD_F_AUTONEG_CONFIG_SKIP },
    { "PORTMOD_PORT_ADD_F_FIRMWARE_DOWNLOAD_BCAST", PORTMOD_PORT_ADD_F_FIRMWARE_DOWNLOAD_BCAST },
    { "PORTMOD_PORT_ADD_F_SKIP_SPEED_INIT", PORTMOD_PORT_ADD_F_SKIP_SPEED_INIT },
    { "PORTMOD_PORT_ADD_F_IS_ENHANCED_PM4X25_GEN2", PORTMOD_PORT_ADD_F_IS_ENHANCED_PM4X25_GEN2 },
    { "PORTMOD_PORT_ADD_F_DEFAULT_OSR2P5", PORTMOD_PORT_ADD_F_DEFAULT_OSR2P5 },
    { "PORTMOD_PORT_ADD_F_PCS_BYPASSED", PORTMOD_PORT_ADD_F_PCS_BYPASSED },
    { "PORTMOD_PORT_ADD_F_BYPASS_FW_CRC_CHECK", PORTMOD_PORT_ADD_F_BYPASS_FW_CRC_CHECK },
    { "PORTMOD_PORT_ADD_F_FLEXE_CONFIG", PORTMOD_PORT_ADD_F_FLEXE_CONFIG },
    { "PORTMOD_PORT_ADD_F_FLEXE_TVCO_26G_CONFIG", PORTMOD_PORT_ADD_F_FLEXE_TVCO_26G_CONFIG },
    { "PORTMOD_CORE_INIT_FLAG_INITIALZIED", PORTMOD_CORE_INIT_FLAG_INITIALZIED },
    { "PORTMOD_CORE_INIT_FLAG_FIRMWARE_LOADED", PORTMOD_CORE_INIT_FLAG_FIRMWARE_LOADED },
    { "PORTMOD_CORE_INIT_FLAG_CPRI_CORE_INITIALZIED", PORTMOD_CORE_INIT_FLAG_CPRI_CORE_INITIALZIED },
    { "PORTMOD_PORT_PHY_FEC_INVALID", PORTMOD_PORT_PHY_FEC_INVALID },
    { "PORTMOD_PORT_PHY_FEC_NONE", PORTMOD_PORT_PHY_FEC_NONE },
    { "PORTMOD_PORT_PHY_FEC_BASE_R", PORTMOD_PORT_PHY_FEC_BASE_R },
    { "PORTMOD_PORT_PHY_FEC_RS_FEC", PORTMOD_PORT_PHY_FEC_RS_FEC },
    { "PORTMOD_PORT_PHY_FEC_RS_544", PORTMOD_PORT_PHY_FEC_RS_544 },
    { "PORTMOD_PORT_PHY_FEC_RS_272", PORTMOD_PORT_PHY_FEC_RS_272 },
    { "PORTMOD_PORT_PHY_FEC_RS_206", PORTMOD_PORT_PHY_FEC_RS_206 },
    { "PORTMOD_PORT_PHY_FEC_RS_108", PORTMOD_PORT_PHY_FEC_RS_108 },
    { "PORTMOD_PORT_PHY_FEC_RS_545", PORTMOD_PORT_PHY_FEC_RS_545 },
    { "PORTMOD_PORT_PHY_FEC_RS_304", PORTMOD_PORT_PHY_FEC_RS_304 },
    { "PORTMOD_PORT_PHY_FEC_RS_544_2XN", PORTMOD_PORT_PHY_FEC_RS_544_2XN },
    { "PORTMOD_PORT_PHY_FEC_RS_272_2XN", PORTMOD_PORT_PHY_FEC_RS_272_2XN },
    { "PORTMOD_PORT_PHY_FEC_FEC_COUNT", PORTMOD_PORT_PHY_FEC_FEC_COUNT },
    { "PORTMOD_PORT_PHY_MEDIUM_COPPER", PORTMOD_PORT_PHY_MEDIUM_COPPER },
    { "PORTMOD_PORT_PHY_MEDIUM_BACKPLANE", PORTMOD_PORT_PHY_MEDIUM_BACKPLANE },
    { "PORTMOD_PORT_PHY_MEDIUM_ALL", PORTMOD_PORT_PHY_MEDIUM_ALL },
    { "PORTMOD_PORT_PHY_PAUSE_NONE", PORTMOD_PORT_PHY_PAUSE_NONE },
    { "PORTMOD_PORT_PHY_PAUSE_TX", PORTMOD_PORT_PHY_PAUSE_TX },
    { "PORTMOD_PORT_PHY_PAUSE_RX", PORTMOD_PORT_PHY_PAUSE_RX },
    { "PORTMOD_PORT_PHY_PAUSE_SYMM", PORTMOD_PORT_PHY_PAUSE_SYMM },
    { "PORTMOD_PORT_PHY_PAUSE_ALL", PORTMOD_PORT_PHY_PAUSE_ALL },
    { "PORTMOD_PORT_PHY_CHANNEL_SHORT", PORTMOD_PORT_PHY_CHANNEL_SHORT },
    { "PORTMOD_PORT_PHY_CHANNEL_LONG", PORTMOD_PORT_PHY_CHANNEL_LONG },
    { "PORTMOD_PORT_PHY_CHANNEL_ALL", PORTMOD_PORT_PHY_CHANNEL_ALL },
    { "PORTMOD_PORT_PHY_CONTROL_AUTONEG_MODE_CL73", PORTMOD_PORT_PHY_CONTROL_AUTONEG_MODE_CL73 },
    { "PORTMOD_PORT_PHY_CONTROL_AUTONEG_MODE_CL73_BAM", PORTMOD_PORT_PHY_CONTROL_AUTONEG_MODE_CL73_BAM },
    { "PORTMOD_PORT_PHY_CONTROL_AUTONEG_MODE_CL73_MSA", PORTMOD_PORT_PHY_CONTROL_AUTONEG_MODE_CL73_MSA },
    { "PORTMOD_PORT_PHY_CONTROL_AUTONEG_MODE_NONE", PORTMOD_PORT_PHY_CONTROL_AUTONEG_MODE_NONE },
    { "PORTMOD_SPEED_CONFIG_F_SKIP_FEC_CONFIGURATION", PORTMOD_SPEED_CONFIG_F_SKIP_FEC_CONFIGURATION },
    { "PORTMOD_NOF_FMACS_PER_PM8X50_FABRIC", PORTMOD_NOF_FMACS_PER_PM8X50_FABRIC },
    { "PORTMOD_NOF_WORDS_PER_PM8X50_FABRIC_LANES_BITMAP", PORTMOD_NOF_WORDS_PER_PM8X50_FABRIC_LANES_BITMAP },
    { "PORTMOD_PM12x10_F_EXTERNAL_TOP_MODE", PORTMOD_PM12x10_F_EXTERNAL_TOP_MODE },
    { "PORTMOD_PM12x10_F_USE_PM_TD", PORTMOD_PM12x10_F_USE_PM_TD },
    { "PORTMOD_PM12x10_F_USE_PM_XGS", PORTMOD_PM12x10_F_USE_PM_XGS },
    { "PORTMOD_MAX_ILKN_PORTS_PER_ILKN_PM", PORTMOD_MAX_ILKN_PORTS_PER_ILKN_PM },
    { "PORTMOD_SIDE_SYSTEM", PORTMOD_SIDE_SYSTEM },
    { "PORTMOD_SIDE_LINE", PORTMOD_SIDE_LINE },
    { "PORTMOD_PHYN_LAST_ONE", PORTMOD_PHYN_LAST_ONE },
    { "PORTMOD_ALL_LANES_ARE_ACTIVE", PORTMOD_ALL_LANES_ARE_ACTIVE },
    { "PORTMOD_NO_LANE_IS_ACTIVE", PORTMOD_NO_LANE_IS_ACTIVE },
    { "PORTMOD_CREATE_F_PM_NULL", PORTMOD_CREATE_F_PM_NULL },
    { "PORTMOD_CREATE_F_PORTMOD_THREAD_DISABLE", PORTMOD_CREATE_F_PORTMOD_THREAD_DISABLE },
    { "PORTMOD_EEE_ENABLE_LPI_BYPASS", PORTMOD_EEE_ENABLE_LPI_BYPASS },
    { "PORTMOD_PORT_LINK_LATCH_DOWN_F_CLEAR", PORTMOD_PORT_LINK_LATCH_DOWN_F_CLEAR },
    { "PORTMOD_PORT_LOCAL_FAULT_REASON_NONE", PORTMOD_PORT_LOCAL_FAULT_REASON_NONE },
    { "PORTMOD_PORT_LOCAL_FAULT_REASON_UNKNOWN", PORTMOD_PORT_LOCAL_FAULT_REASON_UNKNOWN },
    { "PORTMOD_PORT_LOCAL_FAULT_REASON_PMD_NO_LOCK", PORTMOD_PORT_LOCAL_FAULT_REASON_PMD_NO_LOCK },
    { "PORTMOD_PORT_LOCAL_FAULT_REASON_AM_NO_LOCK", PORTMOD_PORT_LOCAL_FAULT_REASON_AM_NO_LOCK },
    { "PORTMOD_PORT_LOCAL_FAULT_REASON_NO_DESKEW", PORTMOD_PORT_LOCAL_FAULT_REASON_NO_DESKEW },
    { "PORTMOD_PORT_LOCAL_FAULT_REASON_FEC_NO_ALIGN", PORTMOD_PORT_LOCAL_FAULT_REASON_FEC_NO_ALIGN },
    { "PORTMOD_PORT_UPDATE_F_DISABLE_MAC", PORTMOD_PORT_UPDATE_F_DISABLE_MAC },
    { "PORTMOD_PORT_UPDATE_F_UPDATE_SERDES_LINK", PORTMOD_PORT_UPDATE_F_UPDATE_SERDES_LINK },
    { "PORTMOD_PRIMARY_PORT_INVALID", PORTMOD_PRIMARY_PORT_INVALID },
    { "PORTMOD_PORT_OFFSET_INVALID", PORTMOD_PORT_OFFSET_INVALID },
    { "PORTMOD_CORE_INDEX_INVALID", PORTMOD_CORE_INDEX_INVALID },
    { "PORTMOD_LANE_INDEX_INVALID", PORTMOD_LANE_INDEX_INVALID },
    { "PORTMOD_XPHY_ID_INVALID", PORTMOD_XPHY_ID_INVALID },
    { "PORTMOD_MAX_NUM_XPHY_SUPPORTED", PORTMOD_MAX_NUM_XPHY_SUPPORTED },
    { "PORTMOD_XPHY_EXISTING_IDX", PORTMOD_XPHY_EXISTING_IDX },
    { "PORTMOD_PORT_REG_ACCESS_DEFAULT", PORTMOD_PORT_REG_ACCESS_DEFAULT },
    { "PORTMOD_PORT_REG_ACCESS_DIRECT", PORTMOD_PORT_REG_ACCESS_DIRECT },
    { "PORTMOD_PORT_PGW_CONFIGURE", PORTMOD_PORT_PGW_CONFIGURE },
    { "PORTMOD_PORT_PGW_MAC_RESET", PORTMOD_PORT_PGW_MAC_RESET },
    { "PORTMOD_PORT_PGW_POWER_SAVE", PORTMOD_PORT_PGW_POWER_SAVE },
    { "PORTMOD_PORT_PGW_MAC_UNRESET", PORTMOD_PORT_PGW_MAC_UNRESET },
    { "PORTMOD_INIT_F_EXTERNAL_MOST_ONLY", PORTMOD_INIT_F_EXTERNAL_MOST_ONLY },
    { "PORTMOD_INIT_F_ALL_PHYS", PORTMOD_INIT_F_ALL_PHYS },
    { "PORTMOD_INIT_F_INTERNAL_SERDES_ONLY", PORTMOD_INIT_F_INTERNAL_SERDES_ONLY },
    { "PORTMOD_INIT_F_EXTERNAL_PHYS_ONLY", PORTMOD_INIT_F_EXTERNAL_PHYS_ONLY },
    { "PORTMOD_INIT_F_TX_ONLY", PORTMOD_INIT_F_TX_ONLY },
    { "PORTMOD_INIT_F_RX_ONLY", PORTMOD_INIT_F_RX_ONLY },
    { "PORTMOD_LANE_MAP_MAC_ONLY", PORTMOD_LANE_MAP_MAC_ONLY },
    { "PORTMOD_SERDES_1000X_AT_6250", PORTMOD_SERDES_1000X_AT_6250 },
    { "PORTMOD_SERDES_1000X_AT_12500", PORTMOD_SERDES_1000X_AT_12500 },
    { "PORTMOD_SERDES_1000X_AT_25G", PORTMOD_SERDES_1000X_AT_25G },
    { "PORTMOD_SERDES_10G_AT_25G", PORTMOD_SERDES_10G_AT_25G },
    { "PORTMOD_LINK_RECOVERY_STATE_LINK_GOOD", PORTMOD_LINK_RECOVERY_STATE_LINK_GOOD },
    { "PORTMOD_LINK_RECOVERY_STATE_WAIT_FOR_LINK", PORTMOD_LINK_RECOVERY_STATE_WAIT_FOR_LINK },
    { "PORTMOD_LINK_RECOVERY_STATE_RESET_RX", PORTMOD_LINK_RECOVERY_STATE_RESET_RX },
    { "PORTMOD_LINK_RECOVERY_LINK_WAIT_CNT_LIMIT", PORTMOD_LINK_RECOVERY_LINK_WAIT_CNT_LIMIT },
    { "PORTMOD_CORE_ADD_SKIP_MAC", PORTMOD_CORE_ADD_SKIP_MAC },
    { "PORTMOD_CORE_ADD_FORCE_MAC", PORTMOD_CORE_ADD_FORCE_MAC },
    { "PORTMOD_PM_ENABLE_SKIP_MAC", PORTMOD_PM_ENABLE_SKIP_MAC },
    { "PORTMOD_PM_ENABLE_MAC_ONLY", PORTMOD_PM_ENABLE_MAC_ONLY },
    { "PORTMOD_PM_SPEED_VALIDATE_F_PLL_SWITCH_DEFAULT", PORTMOD_PM_SPEED_VALIDATE_F_PLL_SWITCH_DEFAULT },
    { "PORTMOD_PM_SPEED_VALIDATE_F_PLL_SWITCH_NOT_ALLOWED", PORTMOD_PM_SPEED_VALIDATE_F_PLL_SWITCH_NOT_ALLOWED },
    { "PORTMOD_PM_SPEED_VALIDATE_F_ONE_PLL_SWITCH_ALLOWED", PORTMOD_PM_SPEED_VALIDATE_F_ONE_PLL_SWITCH_ALLOWED },
    { "PORTMOD_PM_SPEED_VALIDATE_F_TWO_PLL_SWITCH_ALLOWED", PORTMOD_PM_SPEED_VALIDATE_F_TWO_PLL_SWITCH_ALLOWED },
    { "PORTMOD_PM_SPEED_VALIDATE_F_TVCO_PRIORITIZE_26P562G", PORTMOD_PM_SPEED_VALIDATE_F_TVCO_PRIORITIZE_26P562G },
#ifdef CPRIMOD_SUPPORT
    { "PORTMOD_CPRI_HDLC_FCS_SIZE_8_BITS", PORTMOD_CPRI_HDLC_FCS_SIZE_8_BITS },
    { "PORTMOD_CPRI_HDLC_FCS_SIZE_16_BITS", PORTMOD_CPRI_HDLC_FCS_SIZE_16_BITS },
    { "PORTMOD_CPRI_HDLC_FCS_SIZE_32_BITS", PORTMOD_CPRI_HDLC_FCS_SIZE_32_BITS },
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    { "PORTMOD_CPRI_HDLC_FILLING_FLAG_PATTERN_7E", PORTMOD_CPRI_HDLC_FILLING_FLAG_PATTERN_7E },
    { "PORTMOD_CPRI_HDLC_FILLING_FLAG_PATTERN_7F", PORTMOD_CPRI_HDLC_FILLING_FLAG_PATTERN_7F },
    { "PORTMOD_CPRI_HDLC_FILLING_FLAG_PATTERN_FF", PORTMOD_CPRI_HDLC_FILLING_FLAG_PATTERN_FF },
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    { "PORTMOD_HDLC_FLAG_SIZE_1_BYTE", PORTMOD_HDLC_FLAG_SIZE_1_BYTE },
    { "PORTMOD_HDLC_FLAG_SIZE_2_BYTE", PORTMOD_HDLC_FLAG_SIZE_2_BYTE },
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    { "PORTMOD_CPRI_HDLC_CRC_MODE_APPEND", PORTMOD_CPRI_HDLC_CRC_MODE_APPEND },
    { "PORTMOD_CPRI_HDLC_CRC_MODE_REPLACE", PORTMOD_CPRI_HDLC_CRC_MODE_REPLACE },
    { "PORTMOD_CPRI_HDLC_CRC_MODE_NO_UPDATE", PORTMOD_CPRI_HDLC_CRC_MODE_NO_UPDATE },
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    { "PORTMOD_CPRI_HDLC_CRC_INIT_VAL_ALL_0", PORTMOD_CPRI_HDLC_CRC_INIT_VAL_ALL_0 },
    { "PORTMOD_CPRI_HDLC_CRC_INIT_VAL_ALL_1", PORTMOD_CPRI_HDLC_CRC_INIT_VAL_ALL_1 },
#endif /* CPRIMOD_SUPPORT */
    { "PORTMOD_CPRI_VSD_CONTROL_SUBCHAN_NUM_BYTES_1", PORTMOD_CPRI_VSD_CONTROL_SUBCHAN_NUM_BYTES_1 },
    { "PORTMOD_CPRI_VSD_CONTROL_SUBCHAN_NUM_BYTES_2", PORTMOD_CPRI_VSD_CONTROL_SUBCHAN_NUM_BYTES_2 },
    { "PORTMOD_CPRI_VSD_CONTROL_SUBCHAN_NUM_BYTES_4", PORTMOD_CPRI_VSD_CONTROL_SUBCHAN_NUM_BYTES_4 },
    { "PORTMOD_CPRI_VSD_CONTROL_SUBCHAN_SIZE_2", PORTMOD_CPRI_VSD_CONTROL_SUBCHAN_SIZE_2 },
    { "PORTMOD_CPRI_VSD_CONTROL_SUBCHAN_SIZE_4", PORTMOD_CPRI_VSD_CONTROL_SUBCHAN_SIZE_4 },
    { "PORTMOD_CPRI_CONTROL_FLOW_NUM_BYTES_2", PORTMOD_CPRI_CONTROL_FLOW_NUM_BYTES_2 },
    { "PORTMOD_CPRI_CONTROL_FLOW_NUM_BYTES_4", PORTMOD_CPRI_CONTROL_FLOW_NUM_BYTES_4 },
#ifdef CPRIMOD_SUPPORT
    { "PORTMOD_CPRI_CW_FILTER_DISABLE", PORTMOD_CPRI_CW_FILTER_DISABLE },
    { "PORTMOD_CPRI_CW_FILTER_NON_ZERO", PORTMOD_CPRI_CW_FILTER_NON_ZERO },
    { "PORTMOD_CPRI_CW_FILTER_PERIODIC", PORTMOD_CPRI_CW_FILTER_PERIODIC },
    { "PORTMOD_CPRI_CW_FILTER_CHANGE", PORTMOD_CPRI_CW_FILTER_CHANGE },
    { "PORTMOD_CPRI_CW_FILTER_PATTERN_MATCH", PORTMOD_CPRI_CW_FILTER_PATTERN_MATCH },
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    { "PORTMOD_CPRI_CW_MAP_MODE_PERIODIC", PORTMOD_CPRI_CW_MAP_MODE_PERIODIC },
    { "PORTMOD_CPRI_CW_MAP_MODE_ROE_FRAME", PORTMOD_CPRI_CW_MAP_MODE_ROE_FRAME },
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    { "PORTMOD_CPRI_GCW_MASK_NONE", PORTMOD_CPRI_GCW_MASK_NONE },
    { "PORTMOD_CPRI_GCW_MASK_LSB", PORTMOD_CPRI_GCW_MASK_LSB },
    { "PORTMOD_CPRI_GCW_MASK_MSB", PORTMOD_CPRI_GCW_MASK_MSB },
    { "PORTMOD_CPRI_GCW_MASK_BOTH", PORTMOD_CPRI_GCW_MASK_BOTH },
#endif /* CPRIMOD_SUPPORT */
    { "PORTMOD_CONTROL_MSG_PROC_TYPE_FE", PORTMOD_CONTROL_MSG_PROC_TYPE_FE },
    { "PORTMOD_CONTROL_MSG_PROC_TYPE_FCB", PORTMOD_CONTROL_MSG_PROC_TYPE_FCB },
    { "PORTMOD_CONTROL_MSG_PROC_TYPE_PAYLOAD", PORTMOD_CONTROL_MSG_PROC_TYPE_PAYLOAD },
    { "PORTMOD_CONTROL_MSG_PROC_TYPE_FULL_MESSAGE", PORTMOD_CONTROL_MSG_PROC_TYPE_FULL_MESSAGE },
    { "PORTMOD_CONTROL_MSG_PROC_TYPE_FULL_MESSAGE_W_TAG", PORTMOD_CONTROL_MSG_PROC_TYPE_FULL_MESSAGE_W_TAG },
    { "PORTMOD_SYNC_COUNT_CYCLE_EVERY_MF", PORTMOD_SYNC_COUNT_CYCLE_EVERY_MF },
    { "PORTMOD_SYNC_COUNT_CYCLE_UP_TO_6MF", PORTMOD_SYNC_COUNT_CYCLE_UP_TO_6MF },
#ifdef CPRIMOD_SUPPORT
    { "PORTMOD_CPRI_CRC_USE_ROE", PORTMOD_CPRI_CRC_USE_ROE },
    { "PORTMOD_CPRI_CRC_REGENERATE", PORTMOD_CPRI_CRC_REGENERATE },
#endif /* CPRIMOD_SUPPORT */
    { "PORTMOD_PM8x50_MAX_VCOS", PORTMOD_PM8x50_MAX_VCOS },
    { "PORTMOD_PM8x50_NUM_PLLS", PORTMOD_PM8x50_NUM_PLLS },
    { "PORTMOD_PM8x50_NUM_CORES", PORTMOD_PM8x50_NUM_CORES },
    { "PORTMOD_PM8x50_NUM_LANES", PORTMOD_PM8x50_NUM_LANES },
    { "PORTMOD_PM8X50_REV0_16NM", PORTMOD_PM8X50_REV0_16NM },
    { "PORTMOD_ALLOW_20P625G_TVCO", PORTMOD_ALLOW_20P625G_TVCO },
    { "PORTMOD_PRIORITIZE_26P562G_TVCO", PORTMOD_PRIORITIZE_26P562G_TVCO },
    { "PORTMOD_DIR_TX", PORTMOD_DIR_TX },
    { "PORTMOD_DIR_RX", PORTMOD_DIR_RX },
    { "PORTMOD_1588_TS_TYPE_FIFO", PORTMOD_1588_TS_TYPE_FIFO },
    { "PORTMOD_1588_TS_TYPE_CMIC", PORTMOD_1588_TS_TYPE_CMIC },
    { "PORTMOD_1588_TS_TYPE_SW_CAP", PORTMOD_1588_TS_TYPE_SW_CAP },
    { "PORTMOD_CPRI_FRAME_SYNC_MODE_HYPER", PORTMOD_CPRI_FRAME_SYNC_MODE_HYPER },
    { "PORTMOD_CPRI_FRAME_SYNC_MODE_RADIO", PORTMOD_CPRI_FRAME_SYNC_MODE_RADIO },
    { "PORTMOD_CPRI_FRAME_SYNC_MODE_BASIC", PORTMOD_CPRI_FRAME_SYNC_MODE_BASIC },
    { "PORTMOD_CPRI_FRAME_SYNC_MODE_TUNNEL", PORTMOD_CPRI_FRAME_SYNC_MODE_TUNNEL },
    { "PORTMOD_CPRI_PAYLOAD_MULTIPLE_1X", PORTMOD_CPRI_PAYLOAD_MULTIPLE_1X },
    { "PORTMOD_CPRI_PAYLOAD_MULTIPLE_1P5X", PORTMOD_CPRI_PAYLOAD_MULTIPLE_1P5X },
    { "PORTMOD_CPRI_PAYLOAD_MULTIPLE_2X", PORTMOD_CPRI_PAYLOAD_MULTIPLE_2X },
    { "PORTMOD_CPRI_PAYLOAD_MULTIPLE_4X", PORTMOD_CPRI_PAYLOAD_MULTIPLE_4X },
    { "PORTMOD_CPRI_ROE_ORDERING_INFO_OPTION_SEQ_NUM", PORTMOD_CPRI_ROE_ORDERING_INFO_OPTION_SEQ_NUM },
    { "PORTMOD_CPRI_ROE_ORDERING_INFO_OPTION_TIMESTAMP", PORTMOD_CPRI_ROE_ORDERING_INFO_OPTION_TIMESTAMP },
    { "PORTMOD_ENCAP_PRESENTATION_TIME_ADJUST", PORTMOD_ENCAP_PRESENTATION_TIME_ADJUST },
    { "PORTMOD_ENCAP_PRESENTATION_APPRIOX_INC", PORTMOD_ENCAP_PRESENTATION_APPRIOX_INC },
    { "PORTMOD_ENCAP_PRESENTATION_PTP_TIME_ADJUST", PORTMOD_ENCAP_PRESENTATION_PTP_TIME_ADJUST },
    { "PORTMOD_CPRI_FEC_TS_SOURCE_66B", PORTMOD_CPRI_FEC_TS_SOURCE_66B },
    { "PORTMOD_CPRI_FEC_TS_SOURCE_257B", PORTMOD_CPRI_FEC_TS_SOURCE_257B },
    { "PORTMOD_CPRI_FEC_AUX_CONFIG_SCRAMBLE_BYPASS_TX", PORTMOD_CPRI_FEC_AUX_CONFIG_SCRAMBLE_BYPASS_TX },
    { "PORTMOD_CPRI_FEC_AUX_CONFIG_DESCRAMBLE_BYPASS_RX", PORTMOD_CPRI_FEC_AUX_CONFIG_DESCRAMBLE_BYPASS_RX },
    { "PORTMOD_CPRI_FEC_AUX_CONFIG_BYPASS_INDICATION_ENABLE", PORTMOD_CPRI_FEC_AUX_CONFIG_BYPASS_INDICATION_ENABLE },
    { "PORTMOD_CPRI_FEC_AUX_CONFIG_BYPASS_CORRECTION_ENABLE", PORTMOD_CPRI_FEC_AUX_CONFIG_BYPASS_CORRECTION_ENABLE },
    { "PORTMOD_CPRI_FEC_AUX_CONFIG_CORRUPT_ALTERNATE_BLOCK_ENABLE", PORTMOD_CPRI_FEC_AUX_CONFIG_CORRUPT_ALTERNATE_BLOCK_ENABLE },
    { "PORTMOD_CPRI_FEC_AUX_CONFIG_SYMBOL_ERROR_CORRUPT_ENABLE", PORTMOD_CPRI_FEC_AUX_CONFIG_SYMBOL_ERROR_CORRUPT_ENABLE },
    { "PORTMOD_CPRI_FEC_AUX_CONFIG_SYMBOL_ERROR_TIMER_PERIOD", PORTMOD_CPRI_FEC_AUX_CONFIG_SYMBOL_ERROR_TIMER_PERIOD },
    { "PORTMOD_CPRI_FEC_AUX_CONFIG_SYMBOL_ERROR_COUNT_THRESHOLD", PORTMOD_CPRI_FEC_AUX_CONFIG_SYMBOL_ERROR_COUNT_THRESHOLD },
    { "PORTMOD_CPRI_FEC_AUX_CONFIG_SYMBOL_ERROR_WINDOW", PORTMOD_CPRI_FEC_AUX_CONFIG_SYMBOL_ERROR_WINDOW },
    { "PORTMOD_CPRI_FEC_AUX_CONFIG_TICK_DENOMINATOR", PORTMOD_CPRI_FEC_AUX_CONFIG_TICK_DENOMINATOR },
    { "PORTMOD_CPRI_FEC_AUX_CONFIG_TICK_NUMERATOR", PORTMOD_CPRI_FEC_AUX_CONFIG_TICK_NUMERATOR },
    { "PORTMOD_CPRI_FEC_AUX_CONFIG_SOFT_RESET", PORTMOD_CPRI_FEC_AUX_CONFIG_SOFT_RESET },
    { "PORTMOD_CPRI_FEC_STAT_TYPE_CORRECTED_CODEWORD", PORTMOD_CPRI_FEC_STAT_TYPE_CORRECTED_CODEWORD },
    { "PORTMOD_CPRI_FEC_STAT_TYPE_UNCORRECTED_CODEWORD", PORTMOD_CPRI_FEC_STAT_TYPE_UNCORRECTED_CODEWORD },
    { "PORTMOD_CPRI_FEC_STAT_TYPE_BIT_ERROR", PORTMOD_CPRI_FEC_STAT_TYPE_BIT_ERROR },
    { "PORTMOD_CPRI_FEC_STAT_TYPE_SYMBOL_ERROR", PORTMOD_CPRI_FEC_STAT_TYPE_SYMBOL_ERROR },
    { "PORTMOD_CPRI_FEC_STAT_TYPE_INVALID", PORTMOD_CPRI_FEC_STAT_TYPE_INVALID },
#ifdef CPRIMOD_SUPPORT
    { "PORTMOD_PM_CPRI_ECC_ERR_NONE", PORTMOD_PM_CPRI_ECC_ERR_NONE },
    { "PORTMOD_PM_CPRI_ECC_ERR_1_BIT", PORTMOD_PM_CPRI_ECC_ERR_1_BIT },
    { "PORTMOD_PM_CPRI_ECC_ERR_2_BIT", PORTMOD_PM_CPRI_ECC_ERR_2_BIT },
    { "PORTMOD_PM_CPRI_ECC_ERR_MULTI_BIT", PORTMOD_PM_CPRI_ECC_ERR_MULTI_BIT },
#endif /* CPRIMOD_SUPPORT */
    { "PORTMOD_PM_ECC_NO_ERR", PORTMOD_PM_ECC_NO_ERR },
    { "PORTMOD_PM_ECC_1B_ERR", PORTMOD_PM_ECC_1B_ERR },
    { "PORTMOD_PM_ECC_2B_ERR", PORTMOD_PM_ECC_2B_ERR },
    { "PORTMOD_PM_ECC_MULTIB_ERR", PORTMOD_PM_ECC_MULTIB_ERR },
#ifdef CPRIMOD_SUPPORT
    { "PORTMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_0", PORTMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_0 },
    { "PORTMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_1", PORTMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_1 },
    { "PORTMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_2", PORTMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_2 },
    { "PORTMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_3", PORTMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_3 },
    { "PORTMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_4", PORTMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_4 },
    { "PORTMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_5", PORTMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_5 },
    { "PORTMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_6", PORTMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_6 },
    { "PORTMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_7", PORTMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_7 },
    { "PORTMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_8", PORTMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_8 },
    { "PORTMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_9", PORTMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_9 },
    { "PORTMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_10", PORTMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_10 },
    { "PORTMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_11", PORTMOD_CPRI_ECPRI_HEADER_FIELD_BYTE_11 },
    { "PORTMOD_CPRI_ECPRI_HEADER_FIELD_VLAN_0_BYTE_0", PORTMOD_CPRI_ECPRI_HEADER_FIELD_VLAN_0_BYTE_0 },
    { "PORTMOD_CPRI_ECPRI_HEADER_FIELD_VLAN_0_BYTE_1", PORTMOD_CPRI_ECPRI_HEADER_FIELD_VLAN_0_BYTE_1 },
    { "PORTMOD_CPRI_ECPRI_HEADER_FIELD_VLAN_1_BYTE_0", PORTMOD_CPRI_ECPRI_HEADER_FIELD_VLAN_1_BYTE_0 },
    { "PORTMOD_CPRI_ECPRI_HEADER_FIELD_VLAN_1_BYTE_1", PORTMOD_CPRI_ECPRI_HEADER_FIELD_VLAN_1_BYTE_1 },
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    { "PORTMOD_CPRI_ROE_FRAME_FORMAT_IEEE1914", PORTMOD_CPRI_ROE_FRAME_FORMAT_IEEE1914 },
    { "PORTMOD_CPRI_ROE_FRAME_FORMAT_RSVD3", PORTMOD_CPRI_ROE_FRAME_FORMAT_RSVD3 },
    { "PORTMOD_CPRI_ROE_FRAME_FORMAT_ECPRI8", PORTMOD_CPRI_ROE_FRAME_FORMAT_ECPRI8 },
    { "PORTMOD_CPRI_ROE_FRAME_FORMAT_ECPRI12", PORTMOD_CPRI_ROE_FRAME_FORMAT_ECPRI12 },
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    { "PORTMOD_CPRI_DEBUG_DECAP_QUEUE_STATUS", PORTMOD_CPRI_DEBUG_DECAP_QUEUE_STATUS },
    { "PORTMOD_CPRI_DEBUG_ENCAP_QUEUE_STATUS", PORTMOD_CPRI_DEBUG_ENCAP_QUEUE_STATUS },
    { "PORTMOD_CPRI_DEBUG_DECAP_QUEUE_COUNTER", PORTMOD_CPRI_DEBUG_DECAP_QUEUE_COUNTER },
    { "PORTMOD_CPRI_DEBUG_ENCAP_QUEUE_COUNTER", PORTMOD_CPRI_DEBUG_ENCAP_QUEUE_COUNTER },
    { "PORTMOD_CPRI_DEBUG_DECAP_DROPPED_COUNTER", PORTMOD_CPRI_DEBUG_DECAP_DROPPED_COUNTER },
    { "PORTMOD_CPRI_DEBUG_COUNT", PORTMOD_CPRI_DEBUG_COUNT },
#endif /* CPRIMOD_SUPPORT */
    { NULL }
};


/* Typedefs section */
static cint_parameter_desc_t __cint_typedefs[] =
{
    {"_shr_port_pcs_t", "portmod_port_pcs_t" , 0 , 0},
    {"_shr_port_phy_fec_t", "portmod_fec_t" , 0 , 0},
    {"_shr_port_encap_t", "portmod_encap_t" , 0 , 0},
    {"_shr_port_medium_t", "portmod_port_medium_t" , 0 , 0},
    {"_shr_port_phy_pause_t", "portmod_port_phy_pause_t" , 0 , 0},
    {"_shr_port_phy_channel_t", "portmod_port_phy_channel_t" , 0 , 0},
    {"_shr_port_phy_control_autoneg_mode_t", "portmod_port_phy_control_autoneg_mode_t" , 0 , 0},
    {"soc_port_phy_timesync_config_t", "portmod_phy_timesync_config_t" , 0 , 0},
    {"_shr_port_control_phy_timesync_t", "portmod_port_control_phy_timesync_t" , 0 , 0},
    {"phymod_timesync_framesync_t", "portmod_timesync_framesync_t" , 0 , 0},
    {"phymod_edc_config_t", "portmod_edc_config_t" , 0 , 0},
#ifdef CPRIMOD_SUPPORT
    {"_shr_cpri_cw_l1_inband_info_t", "portmod_cpri_cw_l1_inband_info_t" , 0 , 0},
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    {"_shr_cpri_hdlc_fcs_size_t", "portmod_cpri_hdlc_fcs_size_t" , 0 , 0},
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    {"_shr_cpri_hdlc_filling_flag_pattern_t", "portmod_cpri_hdlc_filling_flag_pattern_t" , 0 , 0},
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    {"_shr_cpri_hdlc_flag_size_t", "portmod_cpri_hdlc_num_flag_bytes_t" , 0 , 0},
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    {"_shr_cpri_hdlc_crc_mode_t", "portmod_cpri_crc_mode_t" , 0 , 0},
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    {"_shr_cpri_hdlc_crc_init_val_t", "portmod_cpri_hdlc_crc_init_val_t" , 0 , 0},
#endif /* CPRIMOD_SUPPORT */
    {"_shr_cpri_vsd_control_subchan_num_bytes_t", "portmod_cpri_vsd_control_subchan_num_bytes_t" , 0 , 0},
    {"_shr_cpri_vsd_control_subchan_size_t", "portmod_cpri_vsd_control_subchan_size_t" , 0 , 0},
    {"_shr_cpri_vsd_control_flow_num_bytes_t", "portmod_cpri_vsd_control_flow_num_bytes_t" , 0 , 0},
#ifdef CPRIMOD_SUPPORT
    {"_shr_cpri_rx_vsd_flow_info_t", "portmod_cpri_rx_vsd_flow_info_t" , 0 , 0},
#endif /* CPRIMOD_SUPPORT */
    {"_shr_cpri_tx_vsd_flow_info_t", "portmod_cpri_tx_vsd_flow_info_t" , 0 , 0},
#ifdef CPRIMOD_SUPPORT
    {"_shr_cpri_cw_filter_mode_t", "portmod_cpri_cw_filter_mode_t" , 0 , 0},
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    {"_shr_vsd_raw_map_mode_t", "portmod_cpri_vsd_raw_map_mode_t" , 0 , 0},
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    {"_shr_cpri_gcw_mask_t", "portmod_cpri_gcw_mask_t" , 0 , 0},
#endif /* CPRIMOD_SUPPORT */
#ifdef CPRIMOD_SUPPORT
    {"_shr_cpri_cw_l1_inband_info_t", "portmod_cpri_cw_l1_config_info_t" , 0 , 0},
#endif /* CPRIMOD_SUPPORT */
    {"_shr_rsvd4_control_msg_proc_type_t", "portmod_control_msg_proc_type_t" , 0 , 0},
#ifdef CPRIMOD_SUPPORT
    {"_shr_cpri_fast_eth_config_t", "portmod_cpri_fast_eth_config_t" , 0 , 0},
#endif /* CPRIMOD_SUPPORT */
    {"_shr_rsvd4_sync_count_cycle_t", "portmod_sync_count_cycle_t" , 0 , 0},
    {"_shr_cpri_tag_gen_entry_t", "portmod_tag_gen_entry_t" , 0 , 0},
#ifdef CPRIMOD_SUPPORT
    {"_shr_rsvd4_crc_option_t", "portmod_cpri_crc_option_t" , 0 , 0},
#endif /* CPRIMOD_SUPPORT */
    {"_shr_cpri_interrupt_type_t", "portmod_cpri_port_intr_type_t" , 0 , 0},
    {"_shr_cpri_port_interrupt_callback_t", "portmod_cpri_port_interrupt_callback_t" , 0 , 0},
    {"_shr_cpri_dir_t", "portmod_direction_t" , 0 , 0},
    {"_shr_cpri_1588_ts_type_t", "portmod_1588_ts_type_t" , 0 , 0},
    {"_shr_cpri_frame_sync_mode_t", "portmod_cpri_frame_sync_mode_t" , 0 , 0},
    {"_shr_cpri_roe_payload_multiple_t", "portmod_cpri_roe_payload_multiple_t" , 0 , 0},
    {"_shr_cpri_roe_ordering_info_option_t", "portmod_cpri_roe_ordering_info_option_t" , 0 , 0},
    {"_shr_cpri_presentation_ts_attribute_t", "portmod_presentation_time_attribute_t" , 0 , 0},
    {"_shr_cpri_presentation_time_t", "portmod_presentation_time_t" , 0 , 0},
    {"_shr_cpri_decap_presentation_config_t", "portmod_decap_presentation_time_config_t" , 0 , 0},
    {"_shr_cpri_fec_ts_source_t", "portmod_fec_ts_source_t" , 0 , 0},
    {"_shr_cpri_fec_aux_config_t", "portmod_fec_aux_config_para_t" , 0 , 0},
    {"_shr_cpri_fec_stat_type_t", "portmod_cpri_fec_stat_type_t" , 0 , 0},
#ifdef CPRIMOD_SUPPORT
    {"portmod_ecc_intr_info_t", "portmod_cpri_ecc_intr_info_t" , 0 , 0},
#endif /* CPRIMOD_SUPPORT */
    {"_shr_cpri_ecpri_header_field_t", "portmod_cpri_ecpri_header_field_t" , 0 , 0},
    {"_shr_cpri_roe_frame_format_t", "portmod_cpri_roe_frame_format_t" , 0 , 0},
    {"phymod_fec_error_mask_t", "portmod_fec_error_mask_t" , 0 , 0},
    {"_shr_cpri_deubg_attr_t", "portmod_cpri_debug_attr_t" , 0 , 0},
    { NULL }
};


cint_data_t portmod_cint_data =
{    
    NULL,
    __cint_functions,
    __cint_structures,
    __cint_enums,
    __cint_typedefs,
    __cint_constants,
    __cint_function_pointers,
};


#endif /* defined(PORTMOD_SUPPORT) */

#endif /* defined(INCLUDE_LIB_CINT) */
