{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1764774261874 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1764774261895 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1764774261896 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGAEncrypt 10CL025YU256I7G " "Selected device 10CL025YU256I7G for design \"FPGAEncrypt\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1764774262042 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764774262102 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764774262102 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[0\] 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/syncpll_altpll.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/syncpll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/uprocessador_cyclone/" { { 0 { 0 ""} 0 4469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1764774262318 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[1\] 3 1 90 1667 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 90 degrees (1667 ps) for q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/syncpll_altpll.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/syncpll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/uprocessador_cyclone/" { { 0 { 0 ""} 0 4470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1764774262318 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[2\] 3 1 180 3333 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 180 degrees (3333 ps) for q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/syncpll_altpll.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/syncpll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/uprocessador_cyclone/" { { 0 { 0 ""} 0 4471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1764774262318 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[3\] 3 2 0 0 " "Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/syncpll_altpll.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/syncpll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/uprocessador_cyclone/" { { 0 { 0 ""} 0 4472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1764774262318 ""}  } { { "db/syncpll_altpll.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/syncpll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/uprocessador_cyclone/" { { 0 { 0 ""} 0 4469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1764774262318 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|pll7 Cyclone 10 LP PLL " "Implemented PLL \"q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|pll7\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_enet_pll.v" 150 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/uprocessador_cyclone/" { { 0 { 0 ""} 0 11865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1764774262322 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[1\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_enet_pll.v" 150 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/uprocessador_cyclone/" { { 0 { 0 ""} 0 11866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1764774262322 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[2\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[2\] port" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_enet_pll.v" 150 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/uprocessador_cyclone/" { { 0 { 0 ""} 0 11867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1764774262322 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[3\] 1 1 90 2000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (2000 ps) for q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[3\] port" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_enet_pll.v" 150 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/uprocessador_cyclone/" { { 0 { 0 ""} 0 11868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1764774262322 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[4\] 1 5 90 10000 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 90 degrees (10000 ps) for q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[4\] port" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_enet_pll.v" 150 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/uprocessador_cyclone/" { { 0 { 0 ""} 0 11869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1764774262322 ""}  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_enet_pll.v" 150 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/uprocessador_cyclone/" { { 0 { 0 ""} 0 11865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1764774262322 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1764774262634 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1764774262644 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256A7G " "Device 10CL006YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764774263653 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256I7G " "Device 10CL006YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764774263653 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256A7G " "Device 10CL010YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764774263653 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256I7G " "Device 10CL010YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764774263653 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256A7G " "Device 10CL016YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764774263653 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256I7G " "Device 10CL016YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764774263653 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256A7G " "Device 10CL025YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764774263653 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1764774263653 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1764774263683 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1764774263683 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1764774263683 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1764774263683 ""}
{ "Warning" "WFIOMGR_RUBLOCK_IS_ACTIVE_SERIAL_BUT_UPDATE_MODE_IS_NOT_REMOTE" "" "Ignored configuration mode setting -- set configuration mode to remote update mode operating in Active Serial programming mode" {  } { { "db/ip/q_sys/submodules/altera_remote_update_core.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_remote_update_core.v" 746 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/uprocessador_cyclone/" { { 0 { 0 ""} 0 4789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169143 "Ignored configuration mode setting -- set configuration mode to remote update mode operating in Active Serial programming mode" 0 0 "Fitter" 0 -1 1764774263683 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1764774263692 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1764774264482 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_SIGNAL_ASGN_NOT_SUPPORTED_FOR_DEVICE" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|rds_clk Regional Clock " "Ignored Regional Clock setting for node q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|rds_clk -- setting is not supported by target device" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1637 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|rds_clk" } } } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/uprocessador_cyclone/" { { 0 { 0 ""} 0 4518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176320 "Ignored %2!s! setting for node %1!s! -- setting is not supported by target device" 0 0 "Fitter" 0 -1 1764774265289 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sll_ca_hbc_t001_io " "Entity sll_ca_hbc_t001_io" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*csn*csn_mux_h_r\}\] -through \[get_pins -hierarchical *\|clrn\] " "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*csn*csn_mux_h_r\}\] -through \[get_pins -hierarchical *\|clrn\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*i_iavs0_rstn_1\}\] -through \[get_pins -hierarchical *\|clrn\] " "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*i_iavs0_rstn_1\}\] -through \[get_pins -hierarchical *\|clrn\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*i_iavs0_rstn_2\}\] -through \[get_pins -hierarchical *\|clrn\] " "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*i_iavs0_rstn_2\}\] -through \[get_pins -hierarchical *\|clrn\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*i_iavs0_rstn_3\}\] -through \[get_pins -hierarchical *\|clrn\] " "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*i_iavs0_rstn_3\}\] -through \[get_pins -hierarchical *\|clrn\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1764774266886 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1764774266886 ""}
{ "Info" "ISTA_SDC_FOUND" "c10lp_rgmii.sdc " "Reading SDC File: 'c10lp_rgmii.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1764774267488 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1764774267489 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1764774267511 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1764774267511 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1764774267511 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -phase 90.00 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]\} " "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -phase 90.00 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1764774267511 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -phase 90.00 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]\} " "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -phase 90.00 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1764774267511 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1764774267511 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -phase 90.00 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -phase 90.00 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1764774267511 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -phase 180.00 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -phase 180.00 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1764774267511 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1764774267511 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1764774267511 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 172 tx_clk_125 clock " "Ignored filter at c10lp_rgmii.sdc(172): tx_clk_125 could not be matched with a clock" {  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 172 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1764774267514 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 172 tx_clk_25 clock " "Ignored filter at c10lp_rgmii.sdc(172): tx_clk_25 could not be matched with a clock" {  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 172 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1764774267514 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 172 tx_clk_2p5 clock " "Ignored filter at c10lp_rgmii.sdc(172): tx_clk_2p5 could not be matched with a clock" {  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 172 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1764774267514 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 173 enet_rx_clk clock " "Ignored filter at c10lp_rgmii.sdc(173): enet_rx_clk could not be matched with a clock" {  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 173 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1764774267515 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups c10lp_rgmii.sdc 170 Argument -group with value \[get_clocks \{tx_clk_125 tx_clk_25 tx_clk_2p5\}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at c10lp_rgmii.sdc(170): Argument -group with value \[get_clocks \{tx_clk_125 tx_clk_25 tx_clk_2p5\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups \\\n    -exclusive \\\n    -group \[get_clocks \{tx_clk_125 tx_clk_25 tx_clk_2p5\}\] \\\n    -group \[get_clocks enet_rx_clk\] \\\n    -group \[get_clocks hbus_clk_50m\] " "set_clock_groups \\\n    -exclusive \\\n    -group \[get_clocks \{tx_clk_125 tx_clk_25 tx_clk_2p5\}\] \\\n    -group \[get_clocks enet_rx_clk\] \\\n    -group \[get_clocks hbus_clk_50m\]" {  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764774267515 ""}  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 170 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764774267515 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups c10lp_rgmii.sdc 170 Argument -group with value \[get_clocks \{enet_rx_clk\}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at c10lp_rgmii.sdc(170): Argument -group with value \[get_clocks \{enet_rx_clk\}\] contains zero elements" {  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 170 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764774267515 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1764774267515 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 183 qspi_io\[*\] port " "Ignored filter at c10lp_rgmii.sdc(183): qspi_io\[*\] could not be matched with a port" {  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 183 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1764774267516 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay c10lp_rgmii.sdc 183 Argument <targets> is an empty collection " "Ignored set_output_delay at c10lp_rgmii.sdc(183): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 6 \[get_ports \{qspi_io\[*\]\}\] " "set_output_delay -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 6 \[get_ports \{qspi_io\[*\]\}\]" {  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764774267516 ""}  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764774267516 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 184 qspi_clk port " "Ignored filter at c10lp_rgmii.sdc(184): qspi_clk could not be matched with a port" {  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 184 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1764774267517 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay c10lp_rgmii.sdc 184 Argument <targets> is an empty collection " "Ignored set_output_delay at c10lp_rgmii.sdc(184): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 6 \[get_ports \{qspi_clk\}\] " "set_output_delay -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 6 \[get_ports \{qspi_clk\}\]" {  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764774267517 ""}  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764774267517 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 185 qspi_csn port " "Ignored filter at c10lp_rgmii.sdc(185): qspi_csn could not be matched with a port" {  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 185 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1764774267517 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay c10lp_rgmii.sdc 185 Argument <targets> is an empty collection " "Ignored set_output_delay at c10lp_rgmii.sdc(185): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 6 \[get_ports \{qspi_csn\}\] " "set_output_delay -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 6 \[get_ports \{qspi_csn\}\]" {  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764774267517 ""}  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764774267517 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay c10lp_rgmii.sdc 186 Argument <targets> is an empty collection " "Ignored set_input_delay at c10lp_rgmii.sdc(186): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 5 \[get_ports \{qspi_io\[*\]\}\] " "set_input_delay  -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 5 \[get_ports \{qspi_io\[*\]\}\]" {  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764774267518 ""}  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764774267518 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 189 fpga_resetn port " "Ignored filter at c10lp_rgmii.sdc(189): fpga_resetn could not be matched with a port" {  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 189 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1764774267518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path c10lp_rgmii.sdc 189 Argument <from> is an empty collection " "Ignored set_false_path at c10lp_rgmii.sdc(189): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{fpga_resetn\}\]  " "set_false_path -from \[get_ports \{fpga_resetn\}\] " {  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764774267518 ""}  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764774267518 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 190 user_dipsw\[*\] port " "Ignored filter at c10lp_rgmii.sdc(190): user_dipsw\[*\] could not be matched with a port" {  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 190 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1764774267518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path c10lp_rgmii.sdc 190 Argument <from> is an empty collection " "Ignored set_false_path at c10lp_rgmii.sdc(190): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{user_dipsw\[*\]\}\]  " "set_false_path -from \[get_ports \{user_dipsw\[*\]\}\] " {  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764774267519 ""}  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764774267519 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 195 enet_gtx_clk_ddio* clock or keeper or register or port or pin or cell or partition " "Ignored filter at c10lp_rgmii.sdc(195): enet_gtx_clk_ddio* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 195 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1764774267520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path c10lp_rgmii.sdc 195 Argument <to> is not an object ID " "Ignored set_false_path at c10lp_rgmii.sdc(195): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{epcount\[19\]\} -to \{enet_gtx_clk_ddio*\} " "set_false_path -from \{epcount\[19\]\} -to \{enet_gtx_clk_ddio*\}" {  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764774267521 ""}  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764774267521 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 201 sld_signaltap:auto_signaltap_0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at c10lp_rgmii.sdc(201): sld_signaltap:auto_signaltap_0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1764774267528 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path c10lp_rgmii.sdc 201 Argument <to> is not an object ID " "Ignored set_false_path at c10lp_rgmii.sdc(201): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \{sld_signaltap:auto_signaltap_0\|*\} " "set_false_path -from * -to \{sld_signaltap:auto_signaltap_0\|*\}" {  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764774267528 ""}  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764774267528 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path c10lp_rgmii.sdc 202 Argument <from> is not an object ID " "Ignored set_false_path at c10lp_rgmii.sdc(202): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{sld_signaltap:auto_signaltap_0\|*\} -to * " "set_false_path -from \{sld_signaltap:auto_signaltap_0\|*\} -to *" {  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764774267528 ""}  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764774267528 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 207 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[4\] clock " "Ignored filter at c10lp_rgmii.sdc(207): q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[4\] could not be matched with a clock" {  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 207 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1764774267529 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path c10lp_rgmii.sdc 207 Argument <to> is an empty collection " "Ignored set_false_path at c10lp_rgmii.sdc(207): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{hbus_clk_50m\}\] -to \[get_clocks \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] " "set_false_path -from \[get_clocks \{hbus_clk_50m\}\] -to \[get_clocks \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\]" {  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764774267529 ""}  } { { "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764774267529 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1764774267539 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_eth_tse_mac.sdc " "Reading SDC File: 'c:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_eth_tse_mac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1764774267566 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1764774268095 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.sdc " "Reading SDC File: 'c:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1764774268140 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc " "Reading SDC File: 'c:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1764774268220 ""}
{ "Warning" "WSTA_DERIVE_PLL_CLOCKS_WAS_CALLED_AGAIN" "" "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." {  } {  } 0 332189 "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." 0 0 "Fitter" 0 -1 1764774268221 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "6.666666666666667 ns 6.666 ns " "Time value \"6.666666666666667 ns\" truncated to \"6.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1764774268222 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "6.666666666666667 ns 6.666 ns " "Time value \"6.666666666666667 ns\" truncated to \"6.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1764774268222 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1764774268222 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "6.666666666666667 ns 6.666 ns " "Time value \"6.666666666666667 ns\" truncated to \"6.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1764774268234 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "6.666666666666667 ns 6.666 ns " "Time value \"6.666666666666667 ns\" truncated to \"6.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1764774268234 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1764774268246 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.sdc " "Reading SDC File: 'c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1764774268254 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1764774268285 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.sdc " "Reading SDC File: 'c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1764774268289 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc " "Reading SDC File: 'c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1764774268293 ""}
{ "Warning" "WSTA_DERIVE_PLL_CLOCKS_WAS_CALLED_AGAIN" "" "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." {  } {  } 0 332189 "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." 0 0 "Fitter" 0 -1 1764774268295 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "6.666666666666667 ns 6.666 ns " "Time value \"6.666666666666667 ns\" truncated to \"6.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1764774268295 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "6.666666666666667 ns 6.666 ns " "Time value \"6.666666666666667 ns\" truncated to \"6.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1764774268295 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "virt_rwds_clk " "Overwriting existing clock: virt_rwds_clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1764774268296 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1764774268296 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "6.666666666666667 ns 6.666 ns " "Time value \"6.666666666666667 ns\" truncated to \"6.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1764774268296 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "6.666666666666667 ns 6.666 ns " "Time value \"6.666666666666667 ns\" truncated to \"6.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1764774268296 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "rds_clk0 " "Overwriting existing clock: rds_clk0" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1764774268296 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay sll_ca_hbc_t001_top.sdc 130 Set_input_delay/set_output_delay has replaced one or more delays on port \"hbus_dq\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at sll_ca_hbc_t001_top.sdc(130): Set_input_delay/set_output_delay has replaced one or more delays on port \"hbus_dq\[1\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks virt_rwds_clk\]             -max \$\{dqs_in_max_dly\} \$\{HB_dq_port\} " "set_input_delay -clock \[get_clocks virt_rwds_clk\]             -max \$\{dqs_in_max_dly\} \$\{HB_dq_port\}" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764774268297 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" 130 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764774268297 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay sll_ca_hbc_t001_top.sdc 130 Set_input_delay/set_output_delay has replaced one or more delays on port \"hbus_dq\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at sll_ca_hbc_t001_top.sdc(130): Set_input_delay/set_output_delay has replaced one or more delays on port \"hbus_dq\[2\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks virt_rwds_clk\]             -max \$\{dqs_in_max_dly\} \$\{HB_dq_port\} " "set_input_delay -clock \[get_clocks virt_rwds_clk\]             -max \$\{dqs_in_max_dly\} \$\{HB_dq_port\}" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764774268297 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" 130 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764774268297 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay sll_ca_hbc_t001_top.sdc 130 Set_input_delay/set_output_delay has replaced one or more delays on port \"hbus_dq\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at sll_ca_hbc_t001_top.sdc(130): Set_input_delay/set_output_delay has replaced one or more delays on port \"hbus_dq\[4\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks virt_rwds_clk\]             -max \$\{dqs_in_max_dly\} \$\{HB_dq_port\} " "set_input_delay -clock \[get_clocks virt_rwds_clk\]             -max \$\{dqs_in_max_dly\} \$\{HB_dq_port\}" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764774268298 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" 130 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764774268298 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay sll_ca_hbc_t001_top.sdc 130 Set_input_delay/set_output_delay has replaced one or more delays on port \"hbus_dq\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at sll_ca_hbc_t001_top.sdc(130): Set_input_delay/set_output_delay has replaced one or more delays on port \"hbus_dq\[6\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks virt_rwds_clk\]             -max \$\{dqs_in_max_dly\} \$\{HB_dq_port\} " "set_input_delay -clock \[get_clocks virt_rwds_clk\]             -max \$\{dqs_in_max_dly\} \$\{HB_dq_port\}" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764774268298 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" 130 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764774268298 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay sll_ca_hbc_t001_top.sdc 130 Set_input_delay/set_output_delay has replaced one or more delays on port \"hbus_dq\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at sll_ca_hbc_t001_top.sdc(130): Set_input_delay/set_output_delay has replaced one or more delays on port \"hbus_dq\[0\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks virt_rwds_clk\]             -max \$\{dqs_in_max_dly\} \$\{HB_dq_port\} " "set_input_delay -clock \[get_clocks virt_rwds_clk\]             -max \$\{dqs_in_max_dly\} \$\{HB_dq_port\}" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764774268299 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" 130 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764774268299 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay sll_ca_hbc_t001_top.sdc 130 Set_input_delay/set_output_delay has replaced one or more delays on port \"hbus_dq\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at sll_ca_hbc_t001_top.sdc(130): Set_input_delay/set_output_delay has replaced one or more delays on port \"hbus_dq\[7\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks virt_rwds_clk\]             -max \$\{dqs_in_max_dly\} \$\{HB_dq_port\} " "set_input_delay -clock \[get_clocks virt_rwds_clk\]             -max \$\{dqs_in_max_dly\} \$\{HB_dq_port\}" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764774268300 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" 130 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764774268300 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay sll_ca_hbc_t001_top.sdc 130 Set_input_delay/set_output_delay has replaced one or more delays on port \"hbus_dq\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at sll_ca_hbc_t001_top.sdc(130): Set_input_delay/set_output_delay has replaced one or more delays on port \"hbus_dq\[3\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks virt_rwds_clk\]             -max \$\{dqs_in_max_dly\} \$\{HB_dq_port\} " "set_input_delay -clock \[get_clocks virt_rwds_clk\]             -max \$\{dqs_in_max_dly\} \$\{HB_dq_port\}" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764774268300 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" 130 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764774268300 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay sll_ca_hbc_t001_top.sdc 130 Set_input_delay/set_output_delay has replaced one or more delays on port \"hbus_dq\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at sll_ca_hbc_t001_top.sdc(130): Set_input_delay/set_output_delay has replaced one or more delays on port \"hbus_dq\[5\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks virt_rwds_clk\]             -max \$\{dqs_in_max_dly\} \$\{HB_dq_port\} " "set_input_delay -clock \[get_clocks virt_rwds_clk\]             -max \$\{dqs_in_max_dly\} \$\{HB_dq_port\}" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764774268301 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" 130 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764774268301 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "clkout0 " "Overwriting existing clock: clkout0" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1764774268301 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay sll_ca_hbc_t001_top.sdc 154 Set_input_delay/set_output_delay has replaced one or more delays on port \"hbus_dq\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at sll_ca_hbc_t001_top.sdc(154): Set_input_delay/set_output_delay has replaced one or more delays on port \"hbus_dq\[5\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \$clkout_clk_name\] -min -1.000 \$\{HB_dq_port\} " "set_output_delay -clock \[get_clocks \$clkout_clk_name\] -min -1.000 \$\{HB_dq_port\}" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764774268302 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" 154 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764774268302 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay sll_ca_hbc_t001_top.sdc 155 Set_input_delay/set_output_delay has replaced one or more delays on port \"hbus_dq\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at sll_ca_hbc_t001_top.sdc(155): Set_input_delay/set_output_delay has replaced one or more delays on port \"hbus_dq\[5\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \$clkout_clk_name\] -max  1.000 \$\{HB_dq_port\} " "set_output_delay -clock \[get_clocks \$clkout_clk_name\] -max  1.000 \$\{HB_dq_port\}" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764774268302 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc" 155 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764774268302 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_CLK0\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_CLK0\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1764774268477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_RWDS\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_RWDS\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1764774268477 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1764774268477 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input altera_reserved_tdi falling altera_reserved_tck fall min " "Port \"altera_reserved_tdi\" relative to the falling edge of clock \"altera_reserved_tck\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1764774268507 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input altera_reserved_tdi falling altera_reserved_tck rise min " "Port \"altera_reserved_tdi\" relative to the falling edge of clock \"altera_reserved_tck\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1764774268507 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input altera_reserved_tms falling altera_reserved_tck fall min " "Port \"altera_reserved_tms\" relative to the falling edge of clock \"altera_reserved_tck\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1764774268507 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input altera_reserved_tms falling altera_reserved_tck rise min " "Port \"altera_reserved_tms\" relative to the falling edge of clock \"altera_reserved_tck\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1764774268507 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1764774268556 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "enet_tx_clk_2m5 enet_tx_clk " "No paths exist between clock target \"enet_tx_clk\" of clock \"enet_tx_clk_2m5\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Fitter" 0 -1 1764774268582 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1764774268691 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 25 clocks " "Found 25 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764774268692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764774268692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.667 altera_reserved_tck " "  41.667 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764774268692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   c10_clk50m " "  20.000   c10_clk50m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764774268692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666      clkout0 " "   6.666      clkout0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764774268692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 enet_clk_125m " "   8.000 enet_clk_125m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764774268692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 400.000 enet_rx_clk_2m5 " " 400.000 enet_rx_clk_2m5" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764774268692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 enet_rx_clk_25m " "  40.000 enet_rx_clk_25m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764774268692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 enet_rx_clk_125m " "   8.000 enet_rx_clk_125m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764774268692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 400.000 enet_tx_clk_2m5 " " 400.000 enet_tx_clk_2m5" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764774268692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 enet_tx_clk_25m " "  40.000 enet_tx_clk_25m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764774268692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 enet_tx_clk_125m " "   8.000 enet_tx_clk_125m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764774268692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 hbus_clk_50m " "  20.000 hbus_clk_50m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764774268692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " "   8.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764774268692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " "  40.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764774268692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 400.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " " 400.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764774268692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\] " "   8.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764774268692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\] " "  40.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764774268692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   6.666 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764774268692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   6.666 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_compo