

================================================================
== Vivado HLS Report for 'DigitRec'
================================================================
* Date:           Mon May  7 01:22:42 2018

* Version:        2017.1 (Build 1846317 on Fri Jul 14 12:21:14 MDT 2017)
* Project:        DigitRec
* Solution:       solution_OCL_REGION_0
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      2.92|        1.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  12985921|  12985921|  12985922|  12985922|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+-----+-----+-----+-----+----------+
        |                       |            |  Latency  |  Interval | Pipeline |
        |        Instance       |   Module   | min | max | min | max |   Type   |
        +-----------------------+------------+-----+-----+-----+-----+----------+
        |grp_knn_vote_fu_272    |knn_vote    |   76|   76|   76|   76|   none   |
        |grp_update_knn_fu_277  |update_knn  |    3|    3|    4|    4| function |
        +-----------------------+------------+-----+-----+-----+-----+----------+

        * Loop: 
        +--------------+----------+----------+----------+-----------+-----------+-------+----------+
        |              |       Latency       | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name  |    min   |    max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------+----------+----------+----------+-----------+-----------+-------+----------+
        |- L180        |  12985920|  12985920|     72144|          -|          -|    180|    no    |
        | + L180.1     |        30|        30|         1|          1|          1|     30|    yes   |
        | + L1800_L10  |     72010|     72010|        15|          4|          1|  18000|    yes   |
        +--------------+----------+----------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 4, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 43
* Pipeline: 2
  Pipeline-0: II = 1, D = 1, States = { 11 }
  Pipeline-1: II = 4, D = 15, States = { 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond6)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / (exitcond7)
	11  / (!exitcond7)
12 --> 
	13  / true
13 --> 
	28  / (exitcond_flatten)
	14  / (!exitcond_flatten)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	13  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: results_V_read (5)  [1/1] 1.00ns
.preheader22.preheader:0  %results_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %results_V)

ST_1: testing_data_V_read (6)  [1/1] 1.00ns
.preheader22.preheader:1  %testing_data_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %testing_data_V)

ST_1: training_data_V_read (7)  [1/1] 1.00ns
.preheader22.preheader:2  %training_data_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %training_data_V)

ST_1: tmp (8)  [1/1] 0.00ns
.preheader22.preheader:3  %tmp = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %results_V_read, i32 3, i32 63)

ST_1: tmp_47_cast (9)  [1/1] 0.00ns
.preheader22.preheader:4  %tmp_47_cast = zext i61 %tmp to i62

ST_1: tmp_54 (10)  [1/1] 0.00ns
.preheader22.preheader:5  %tmp_54 = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %testing_data_V_read, i32 3, i32 63)

ST_1: tmp_48_cast (11)  [1/1] 0.00ns
.preheader22.preheader:6  %tmp_48_cast = zext i61 %tmp_54 to i62

ST_1: tmp_55 (12)  [1/1] 0.00ns
.preheader22.preheader:7  %tmp_55 = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %training_data_V_read, i32 3, i32 63)

ST_1: tmp_49_cast (13)  [1/1] 0.00ns
.preheader22.preheader:8  %tmp_49_cast = zext i61 %tmp_55 to i62

ST_1: StgValue_53 (14)  [1/1] 0.00ns
.preheader22.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i64* %gmem), !map !82

ST_1: StgValue_54 (15)  [1/1] 0.00ns
.preheader22.preheader:10  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @DigitRec_str) nounwind

ST_1: knn_set_V (16)  [1/1] 0.59ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:120
.preheader22.preheader:11  %knn_set_V = alloca [30 x i6], align 1

ST_1: StgValue_56 (17)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:111
.preheader22.preheader:12  call void (...)* @_ssdm_op_SpecInterface(i64* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_57 (18)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:114
.preheader22.preheader:13  call void (...)* @_ssdm_op_SpecInterface(i64 %training_data_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_58 (19)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:115
.preheader22.preheader:14  call void (...)* @_ssdm_op_SpecInterface(i64 %testing_data_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_59 (20)  [1/1] 0.00ns
.preheader22.preheader:15  call void (...)* @_ssdm_op_SpecInterface(i64 %results_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_60 (21)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:117
.preheader22.preheader:16  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_61 (22)  [1/1] 0.60ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
.preheader22.preheader:17  br label %.preheader22


 <State 2>: 1.11ns
ST_2: k (24)  [1/1] 0.00ns
.preheader22:0  %k = phi i8 [ %k_2, %3 ], [ 0, %.preheader22.preheader ]

ST_2: exitcond6 (25)  [1/1] 0.58ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
.preheader22:1  %exitcond6 = icmp eq i8 %k, -76

ST_2: k_2 (26)  [1/1] 0.70ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
.preheader22:2  %k_2 = add i8 %k, 1

ST_2: StgValue_65 (27)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
.preheader22:3  br i1 %exitcond6, label %4, label %0

ST_2: tmp_cast (32)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124
:3  %tmp_cast = zext i8 %k to i62

ST_2: testing_data_V4_sum (33)  [1/1] 1.11ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124
:4  %testing_data_V4_sum = add i62 %tmp_cast, %tmp_48_cast

ST_2: StgValue_68 (112)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:141
:0  ret void


 <State 3>: 2.92ns
ST_3: testing_data_V4_sum_cast (34)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124
:5  %testing_data_V4_sum_cast = zext i62 %testing_data_V4_sum to i64

ST_3: gmem_addr (35)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124
:6  %gmem_addr = getelementptr i64* %gmem, i64 %testing_data_V4_sum_cast

ST_3: testing_instance_V_req (36)  [7/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124
:7  %testing_instance_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 1)


 <State 4>: 2.92ns
ST_4: testing_instance_V_req (36)  [6/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124
:7  %testing_instance_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 1)


 <State 5>: 2.92ns
ST_5: testing_instance_V_req (36)  [5/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124
:7  %testing_instance_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 1)


 <State 6>: 2.92ns
ST_6: testing_instance_V_req (36)  [4/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124
:7  %testing_instance_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 1)


 <State 7>: 2.92ns
ST_7: testing_instance_V_req (36)  [3/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124
:7  %testing_instance_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 1)


 <State 8>: 2.92ns
ST_8: testing_instance_V_req (36)  [2/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124
:7  %testing_instance_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 1)


 <State 9>: 2.92ns
ST_9: testing_instance_V_req (36)  [1/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124
:7  %testing_instance_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 1)


 <State 10>: 2.92ns
ST_10: empty (29)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180)

ST_10: StgValue_79 (30)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:1  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind

ST_10: tmp_1 (31)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)

ST_10: testing_instance_V (37)  [1/1] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:124
:8  %testing_instance_V = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem_addr)

ST_10: StgValue_82 (38)  [1/1] 0.60ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:126
:9  br label %1


 <State 11>: 0.71ns
ST_11: i (40)  [1/1] 0.00ns
:0  %i = phi i5 [ 0, %0 ], [ %i_3, %2 ]

ST_11: exitcond7 (41)  [1/1] 0.64ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:126
:1  %exitcond7 = icmp eq i5 %i, -2

ST_11: i_3 (42)  [1/1] 0.71ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:126
:2  %i_3 = add i5 %i, 1

ST_11: StgValue_86 (43)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:126
:3  br i1 %exitcond7, label %.preheader.preheader.preheader, label %2

ST_11: StgValue_87 (45)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str19)

ST_11: empty_18 (46)  [1/1] 0.00ns
:1  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)

ST_11: tmp_s (47)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:128
:2  %tmp_s = zext i5 %i to i64

ST_11: knn_set_V_addr_2 (48)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:128
:3  %knn_set_V_addr_2 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 %tmp_s

ST_11: StgValue_91 (49)  [1/1] 0.59ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:128
:4  store i6 -14, i6* %knn_set_V_addr_2, align 1

ST_11: StgValue_92 (50)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:126
:5  br label %1


 <State 12>: 0.60ns
ST_12: StgValue_93 (52)  [1/1] 0.60ns
.preheader.preheader.preheader:0  br label %.preheader.preheader


 <State 13>: 1.16ns
ST_13: indvar_flatten (54)  [1/1] 0.00ns
.preheader.preheader:0  %indvar_flatten = phi i15 [ %indvar_flatten_next, %.preheader ], [ 0, %.preheader.preheader.preheader ]

ST_13: i1 (55)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:131
.preheader.preheader:1  %i1 = phi i11 [ %i1_cast4_mid2_v, %.preheader ], [ 0, %.preheader.preheader.preheader ]

ST_13: j (56)  [1/1] 0.00ns
.preheader.preheader:2  %j = phi i4 [ %j_1, %.preheader ], [ 0, %.preheader.preheader.preheader ]

ST_13: exitcond_flatten (57)  [1/1] 0.66ns
.preheader.preheader:3  %exitcond_flatten = icmp eq i15 %indvar_flatten, -14768

ST_13: indvar_flatten_next (58)  [1/1] 0.78ns
.preheader.preheader:4  %indvar_flatten_next = add i15 %indvar_flatten, 1

ST_13: StgValue_99 (59)  [1/1] 0.00ns
.preheader.preheader:5  br i1 %exitcond_flatten, label %3, label %.preheader

ST_13: exitcond (63)  [1/1] 0.66ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:132
.preheader:2  %exitcond = icmp eq i4 %j, -6

ST_13: j_mid2 (64)  [1/1] 0.42ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:132
.preheader:3  %j_mid2 = select i1 %exitcond, i4 0, i4 %j

ST_13: i_s (65)  [1/1] 0.73ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:131
.preheader:4  %i_s = add i11 %i1, 1

ST_13: i1_cast4_mid2_v (66)  [1/1] 0.42ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:131
.preheader:5  %i1_cast4_mid2_v = select i1 %exitcond, i11 %i_s, i11 %i1


 <State 14>: 2.53ns
ST_14: i1_cast4_mid2 (67)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:131
.preheader:6  %i1_cast4_mid2 = zext i11 %i1_cast4_mid2_v to i15

ST_14: j_cast3 (68)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133
.preheader:7  %j_cast3 = zext i4 %j_mid2 to i15

ST_14: tmp_3 (72)  [1/1] 0.49ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133
.preheader:11  %tmp_3 = mul i15 %j_cast3, 1800

ST_14: tmp_4 (73)  [1/1] 2.04ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133
.preheader:12  %tmp_4 = add i15 %i1_cast4_mid2, %tmp_3


 <State 15>: 1.11ns
ST_15: tmp_5_cast (74)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133
.preheader:13  %tmp_5_cast = zext i15 %tmp_4 to i62

ST_15: training_data_V2_sum (75)  [1/1] 1.11ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133
.preheader:14  %training_data_V2_sum = add i62 %tmp_5_cast, %tmp_49_cast


 <State 16>: 2.92ns
ST_16: training_data_V2_sum_cast (76)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133
.preheader:15  %training_data_V2_sum_cast = zext i62 %training_data_V2_sum to i64

ST_16: gmem_addr_2 (77)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133
.preheader:16  %gmem_addr_2 = getelementptr i64* %gmem, i64 %training_data_V2_sum_cast

ST_16: training_instance_V_req (78)  [7/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133
.preheader:17  %training_instance_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_2, i32 1)

ST_16: j_1 (86)  [1/1] 0.71ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:132
.preheader:25  %j_1 = add i4 %j_mid2, 1


 <State 17>: 2.92ns
ST_17: training_instance_V_req (78)  [6/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133
.preheader:17  %training_instance_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_2, i32 1)


 <State 18>: 2.92ns
ST_18: training_instance_V_req (78)  [5/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133
.preheader:17  %training_instance_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_2, i32 1)


 <State 19>: 2.92ns
ST_19: training_instance_V_req (78)  [4/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133
.preheader:17  %training_instance_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_2, i32 1)


 <State 20>: 2.92ns
ST_20: training_instance_V_req (78)  [3/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133
.preheader:17  %training_instance_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_2, i32 1)


 <State 21>: 2.92ns
ST_21: training_instance_V_req (78)  [2/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133
.preheader:17  %training_instance_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_2, i32 1)


 <State 22>: 2.92ns
ST_22: training_instance_V_req (78)  [1/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133
.preheader:17  %training_instance_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_2, i32 1)


 <State 23>: 2.92ns
ST_23: j_cast2 (69)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:132
.preheader:8  %j_cast2 = zext i4 %j_mid2 to i7

ST_23: training_instance_V (79)  [1/1] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:133
.preheader:18  %training_instance_V = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem_addr_2)

ST_23: p_shl (80)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:135
.preheader:19  %p_shl = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %j_mid2, i2 0)

ST_23: p_shl_cast (81)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:135
.preheader:20  %p_shl_cast = zext i6 %p_shl to i7

ST_23: tmp_6 (82)  [1/1] 0.71ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:135
.preheader:21  %tmp_6 = sub i7 %p_shl_cast, %j_cast2


 <State 24>: 2.31ns
ST_24: tmp_13_cast (83)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:135
.preheader:22  %tmp_13_cast = sext i7 %tmp_6 to i32

ST_24: tmp_7 (84)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:135
.preheader:23  %tmp_7 = zext i32 %tmp_13_cast to i64

ST_24: StgValue_127 (85)  [4/4] 2.31ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:135
.preheader:24  call fastcc void @update_knn(i64 %testing_instance_V, i64 %training_instance_V, [30 x i6]* %knn_set_V, i64 %tmp_7)


 <State 25>: 2.31ns
ST_25: StgValue_128 (85)  [3/4] 2.31ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:135
.preheader:24  call fastcc void @update_knn(i64 %testing_instance_V, i64 %training_instance_V, [30 x i6]* %knn_set_V, i64 %tmp_7)


 <State 26>: 2.31ns
ST_26: StgValue_129 (85)  [2/4] 2.31ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:135
.preheader:24  call fastcc void @update_knn(i64 %testing_instance_V, i64 %training_instance_V, [30 x i6]* %knn_set_V, i64 %tmp_7)


 <State 27>: 0.00ns
ST_27: StgValue_130 (61)  [1/1] 0.00ns
.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @L1800_L10_str)

ST_27: empty_19 (62)  [1/1] 0.00ns
.preheader:1  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18000, i64 18000, i64 18000)

ST_27: StgValue_132 (70)  [1/1] 0.00ns
.preheader:9  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str18)

ST_27: StgValue_133 (71)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:132
.preheader:10  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str8) nounwind

ST_27: StgValue_134 (85)  [1/4] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:135
.preheader:24  call fastcc void @update_knn(i64 %testing_instance_V, i64 %training_instance_V, [30 x i6]* %knn_set_V, i64 %tmp_7)

ST_27: StgValue_135 (87)  [1/1] 0.00ns
.preheader:26  br label %.preheader.preheader


 <State 28>: 1.11ns
ST_28: tmp_56 (90)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:1  %tmp_56 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %k, i32 4, i32 7)

ST_28: tmp1_cast (91)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:2  %tmp1_cast = zext i4 %tmp_56 to i62

ST_28: results_V6_sum (92)  [1/1] 1.11ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:3  %results_V6_sum = add i62 %tmp_47_cast, %tmp1_cast

ST_28: tmp_57 (97)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:8  %tmp_57 = trunc i8 %k to i4


 <State 29>: 2.92ns
ST_29: results_V6_sum_cast (93)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:4  %results_V6_sum_cast = zext i62 %results_V6_sum to i64

ST_29: gmem_addr_1 (94)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:5  %gmem_addr_1 = getelementptr i64* %gmem, i64 %results_V6_sum_cast

ST_29: gmem_load_req (95)  [7/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:6  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_1, i32 1)


 <State 30>: 2.92ns
ST_30: gmem_load_req (95)  [6/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:6  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_1, i32 1)


 <State 31>: 2.92ns
ST_31: gmem_load_req (95)  [5/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:6  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_1, i32 1)


 <State 32>: 2.92ns
ST_32: gmem_load_req (95)  [4/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:6  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_1, i32 1)


 <State 33>: 2.92ns
ST_33: gmem_load_req (95)  [3/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:6  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_1, i32 1)


 <State 34>: 2.92ns
ST_34: gmem_load_req (95)  [2/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:6  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_1, i32 1)


 <State 35>: 2.92ns
ST_35: gmem_load_req (95)  [1/7] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:6  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr_1, i32 1)


 <State 36>: 2.92ns
ST_36: op2_V_assign (89)  [2/2] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:139
:0  %op2_V_assign = call fastcc i4 @knn_vote([30 x i6]* %knn_set_V)

ST_36: gmem_addr_1_read (96)  [1/1] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:7  %gmem_addr_1_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem_addr_1)


 <State 37>: 2.92ns
ST_37: op2_V_assign (89)  [1/2] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:139
:0  %op2_V_assign = call fastcc i4 @knn_vote([30 x i6]* %knn_set_V)

ST_37: tmp_58 (98)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:9  %tmp_58 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_57, i2 0)

ST_37: tmp_59 (99)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:10  %tmp_59 = zext i6 %tmp_58 to i64

ST_37: tmp_60 (100)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123 (grouped into LUT with out node tmp_65)
:11  %tmp_60 = shl i64 15, %tmp_59

ST_37: tmp_61 (101)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123 (grouped into LUT with out node tmp_65)
:12  %tmp_61 = xor i64 %tmp_60, -1

ST_37: tmp_62 (102)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123 (grouped into LUT with out node tmp_65)
:13  %tmp_62 = and i64 %gmem_addr_1_read, %tmp_61

ST_37: tmp_63 (103)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:139 (grouped into LUT with out node tmp_65)
:14  %tmp_63 = zext i4 %op2_V_assign to i64

ST_37: tmp_64 (104)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:139 (grouped into LUT with out node tmp_65)
:15  %tmp_64 = shl i64 %tmp_63, %tmp_59

ST_37: tmp_65 (105)  [1/1] 0.63ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123 (out node of the LUT)
:16  %tmp_65 = or i64 %tmp_62, %tmp_64

ST_37: gmem_addr_1_req (106)  [1/1] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:17  %gmem_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %gmem_addr_1, i32 1)


 <State 38>: 2.92ns
ST_38: StgValue_161 (107)  [1/1] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:18  call void @_ssdm_op_Write.m_axi.i64P(i64* %gmem_addr_1, i64 %tmp_65, i8 -1)


 <State 39>: 2.92ns
ST_39: gmem_addr_1_resp (108)  [5/5] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:19  %gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %gmem_addr_1)


 <State 40>: 2.92ns
ST_40: gmem_addr_1_resp (108)  [4/5] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:19  %gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %gmem_addr_1)


 <State 41>: 2.92ns
ST_41: gmem_addr_1_resp (108)  [3/5] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:19  %gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %gmem_addr_1)


 <State 42>: 2.92ns
ST_42: gmem_addr_1_resp (108)  [2/5] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:19  %gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %gmem_addr_1)


 <State 43>: 2.92ns
ST_43: gmem_addr_1_resp (108)  [1/5] 2.92ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:19  %gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %gmem_addr_1)

ST_43: empty_20 (109)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:140
:20  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_1)

ST_43: StgValue_168 (110)  [1/1] 0.00ns  loc: /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123
:21  br label %.preheader22



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ training_data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ testing_data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ results_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
results_V_read            (read             ) [ 00000000000000000000000000000000000000000000]
testing_data_V_read       (read             ) [ 00000000000000000000000000000000000000000000]
training_data_V_read      (read             ) [ 00000000000000000000000000000000000000000000]
tmp                       (partselect       ) [ 00000000000000000000000000000000000000000000]
tmp_47_cast               (zext             ) [ 00111111111111111111111111111111111111111111]
tmp_54                    (partselect       ) [ 00000000000000000000000000000000000000000000]
tmp_48_cast               (zext             ) [ 00111111111111111111111111111111111111111111]
tmp_55                    (partselect       ) [ 00000000000000000000000000000000000000000000]
tmp_49_cast               (zext             ) [ 00111111111111111111111111111111111111111111]
StgValue_53               (specbitsmap      ) [ 00000000000000000000000000000000000000000000]
StgValue_54               (spectopmodule    ) [ 00000000000000000000000000000000000000000000]
knn_set_V                 (alloca           ) [ 00111111111111111111111111111111111111111111]
StgValue_56               (specinterface    ) [ 00000000000000000000000000000000000000000000]
StgValue_57               (specinterface    ) [ 00000000000000000000000000000000000000000000]
StgValue_58               (specinterface    ) [ 00000000000000000000000000000000000000000000]
StgValue_59               (specinterface    ) [ 00000000000000000000000000000000000000000000]
StgValue_60               (specinterface    ) [ 00000000000000000000000000000000000000000000]
StgValue_61               (br               ) [ 01111111111111111111111111111111111111111111]
k                         (phi              ) [ 00111111111111111111111111111000000000000000]
exitcond6                 (icmp             ) [ 00111111111111111111111111111111111111111111]
k_2                       (add              ) [ 01111111111111111111111111111111111111111111]
StgValue_65               (br               ) [ 00000000000000000000000000000000000000000000]
tmp_cast                  (zext             ) [ 00000000000000000000000000000000000000000000]
testing_data_V4_sum       (add              ) [ 00010000000000000000000000000000000000000000]
StgValue_68               (ret              ) [ 00000000000000000000000000000000000000000000]
testing_data_V4_sum_cast  (zext             ) [ 00000000000000000000000000000000000000000000]
gmem_addr                 (getelementptr    ) [ 00001111111000000000000000000000000000000000]
testing_instance_V_req    (readreq          ) [ 00000000000000000000000000000000000000000000]
empty                     (speclooptripcount) [ 00000000000000000000000000000000000000000000]
StgValue_79               (specloopname     ) [ 00000000000000000000000000000000000000000000]
tmp_1                     (specregionbegin  ) [ 00000000000111111111111111111111111111111111]
testing_instance_V        (read             ) [ 00000000000111111111111111110000000000000000]
StgValue_82               (br               ) [ 00111111111111111111111111111111111111111111]
i                         (phi              ) [ 00000000000100000000000000000000000000000000]
exitcond7                 (icmp             ) [ 00111111111111111111111111111111111111111111]
i_3                       (add              ) [ 00111111111111111111111111111111111111111111]
StgValue_86               (br               ) [ 00000000000000000000000000000000000000000000]
StgValue_87               (specpipeline     ) [ 00000000000000000000000000000000000000000000]
empty_18                  (speclooptripcount) [ 00000000000000000000000000000000000000000000]
tmp_s                     (zext             ) [ 00000000000000000000000000000000000000000000]
knn_set_V_addr_2          (getelementptr    ) [ 00000000000000000000000000000000000000000000]
StgValue_91               (store            ) [ 00000000000000000000000000000000000000000000]
StgValue_92               (br               ) [ 00111111111111111111111111111111111111111111]
StgValue_93               (br               ) [ 00111111111111111111111111111111111111111111]
indvar_flatten            (phi              ) [ 00000000000001000000000000000000000000000000]
i1                        (phi              ) [ 00000000000001000000000000000000000000000000]
j                         (phi              ) [ 00000000000001000000000000000000000000000000]
exitcond_flatten          (icmp             ) [ 00111111111111111111111111111111111111111111]
indvar_flatten_next       (add              ) [ 00111111111111111111111111111111111111111111]
StgValue_99               (br               ) [ 00000000000000000000000000000000000000000000]
exitcond                  (icmp             ) [ 00000000000000000000000000000000000000000000]
j_mid2                    (select           ) [ 00000000000001111111111100000000000000000000]
i_s                       (add              ) [ 00000000000000000000000000000000000000000000]
i1_cast4_mid2_v           (select           ) [ 00111111111111111111111111111111111111111111]
i1_cast4_mid2             (zext             ) [ 00000000000000000000000000000000000000000000]
j_cast3                   (zext             ) [ 00000000000000000000000000000000000000000000]
tmp_3                     (mul              ) [ 00000000000000000000000000000000000000000000]
tmp_4                     (add              ) [ 00000000000000010000000000000000000000000000]
tmp_5_cast                (zext             ) [ 00000000000000000000000000000000000000000000]
training_data_V2_sum      (add              ) [ 00000000000000001000000000000000000000000000]
training_data_V2_sum_cast (zext             ) [ 00000000000000000000000000000000000000000000]
gmem_addr_2               (getelementptr    ) [ 00000000000001111111111100000000000000000000]
j_1                       (add              ) [ 00111111111111111111111111111111111111111111]
training_instance_V_req   (readreq          ) [ 00000000000000000000000000000000000000000000]
j_cast2                   (zext             ) [ 00000000000000000000000000000000000000000000]
training_instance_V       (read             ) [ 00000000000001101000000011100000000000000000]
p_shl                     (bitconcatenate   ) [ 00000000000000000000000000000000000000000000]
p_shl_cast                (zext             ) [ 00000000000000000000000000000000000000000000]
tmp_6                     (sub              ) [ 00000000000000001000000010000000000000000000]
tmp_13_cast               (sext             ) [ 00000000000000000000000000000000000000000000]
tmp_7                     (zext             ) [ 00000000000000000000000000000000000000000000]
StgValue_130              (specloopname     ) [ 00000000000000000000000000000000000000000000]
empty_19                  (speclooptripcount) [ 00000000000000000000000000000000000000000000]
StgValue_132              (specpipeline     ) [ 00000000000000000000000000000000000000000000]
StgValue_133              (specloopname     ) [ 00000000000000000000000000000000000000000000]
StgValue_134              (call             ) [ 00000000000000000000000000000000000000000000]
StgValue_135              (br               ) [ 00111111111111111111111111111111111111111111]
tmp_56                    (partselect       ) [ 00000000000000000000000000000000000000000000]
tmp1_cast                 (zext             ) [ 00000000000000000000000000000000000000000000]
results_V6_sum            (add              ) [ 00000000000000000000000000000100000000000000]
tmp_57                    (trunc            ) [ 00000000000000000000000000000111111111000000]
results_V6_sum_cast       (zext             ) [ 00000000000000000000000000000000000000000000]
gmem_addr_1               (getelementptr    ) [ 00000000000000000000000000000011111111111111]
gmem_load_req             (readreq          ) [ 00000000000000000000000000000000000000000000]
gmem_addr_1_read          (read             ) [ 00000000000000000000000000000000000001000000]
op2_V_assign              (call             ) [ 00000000000000000000000000000000000000000000]
tmp_58                    (bitconcatenate   ) [ 00000000000000000000000000000000000000000000]
tmp_59                    (zext             ) [ 00000000000000000000000000000000000000000000]
tmp_60                    (shl              ) [ 00000000000000000000000000000000000000000000]
tmp_61                    (xor              ) [ 00000000000000000000000000000000000000000000]
tmp_62                    (and              ) [ 00000000000000000000000000000000000000000000]
tmp_63                    (zext             ) [ 00000000000000000000000000000000000000000000]
tmp_64                    (shl              ) [ 00000000000000000000000000000000000000000000]
tmp_65                    (or               ) [ 00000000000000000000000000000000000000100000]
gmem_addr_1_req           (writereq         ) [ 00000000000000000000000000000000000000000000]
StgValue_161              (write            ) [ 00000000000000000000000000000000000000000000]
gmem_addr_1_resp          (writeresp        ) [ 00000000000000000000000000000000000000000000]
empty_20                  (specregionend    ) [ 00000000000000000000000000000000000000000000]
StgValue_168              (br               ) [ 01111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="training_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="testing_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="testing_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="results_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="results_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="DigitRec_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_knn"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L1800_L10_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_vote"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="knn_set_V_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="knn_set_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="results_V_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="results_V_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="testing_data_V_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="testing_data_V_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="training_data_V_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="training_data_V_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_readreq_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="testing_instance_V_req/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="testing_instance_V_read_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="0" index="1" bw="64" slack="7"/>
<pin id="168" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="testing_instance_V/10 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_readreq_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="training_instance_V_req/16 "/>
</bind>
</comp>

<comp id="177" class="1004" name="training_instance_V_read_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="7"/>
<pin id="180" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="training_instance_V/23 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_writeresp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_req/29 gmem_addr_1_req/37 gmem_addr_1_resp/39 "/>
</bind>
</comp>

<comp id="189" class="1004" name="gmem_addr_1_read_read_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="0" index="1" bw="64" slack="7"/>
<pin id="192" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/36 "/>
</bind>
</comp>

<comp id="195" class="1004" name="StgValue_161_write_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="64" slack="9"/>
<pin id="198" dir="0" index="2" bw="64" slack="1"/>
<pin id="199" dir="0" index="3" bw="1" slack="0"/>
<pin id="200" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_161/38 "/>
</bind>
</comp>

<comp id="204" class="1004" name="knn_set_V_addr_2_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="5" slack="0"/>
<pin id="208" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="knn_set_V_addr_2/11 "/>
</bind>
</comp>

<comp id="210" class="1004" name="StgValue_91_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="0" index="1" bw="6" slack="0"/>
<pin id="213" dir="1" index="2" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_91/11 "/>
</bind>
</comp>

<comp id="216" class="1005" name="k_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="1"/>
<pin id="218" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="k_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="1" slack="1"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="228" class="1005" name="i_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="1"/>
<pin id="230" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="5" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/11 "/>
</bind>
</comp>

<comp id="239" class="1005" name="indvar_flatten_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="15" slack="1"/>
<pin id="241" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="indvar_flatten_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="15" slack="0"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="1" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/13 "/>
</bind>
</comp>

<comp id="250" class="1005" name="i1_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="11" slack="1"/>
<pin id="252" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="i1_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="11" slack="0"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="1" slack="1"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/13 "/>
</bind>
</comp>

<comp id="261" class="1005" name="j_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="1"/>
<pin id="263" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="j_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="1" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/13 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_knn_vote_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="275" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="op2_V_assign/36 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_update_knn_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="0" slack="0"/>
<pin id="279" dir="0" index="1" bw="64" slack="14"/>
<pin id="280" dir="0" index="2" bw="64" slack="1"/>
<pin id="281" dir="0" index="3" bw="6" slack="2147483647"/>
<pin id="282" dir="0" index="4" bw="32" slack="0"/>
<pin id="283" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_127/24 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="61" slack="0"/>
<pin id="287" dir="0" index="1" bw="64" slack="0"/>
<pin id="288" dir="0" index="2" bw="3" slack="0"/>
<pin id="289" dir="0" index="3" bw="7" slack="0"/>
<pin id="290" dir="1" index="4" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_47_cast_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="61" slack="0"/>
<pin id="297" dir="1" index="1" bw="62" slack="13"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_47_cast/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_54_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="61" slack="0"/>
<pin id="301" dir="0" index="1" bw="64" slack="0"/>
<pin id="302" dir="0" index="2" bw="3" slack="0"/>
<pin id="303" dir="0" index="3" bw="7" slack="0"/>
<pin id="304" dir="1" index="4" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_54/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_48_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="61" slack="0"/>
<pin id="311" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_48_cast/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_55_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="61" slack="0"/>
<pin id="315" dir="0" index="1" bw="64" slack="0"/>
<pin id="316" dir="0" index="2" bw="3" slack="0"/>
<pin id="317" dir="0" index="3" bw="7" slack="0"/>
<pin id="318" dir="1" index="4" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_55/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_49_cast_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="61" slack="0"/>
<pin id="325" dir="1" index="1" bw="62" slack="14"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49_cast/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="exitcond6_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="8" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="k_2_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_cast_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="testing_data_V4_sum_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="61" slack="1"/>
<pin id="346" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="testing_data_V4_sum/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="testing_data_V4_sum_cast_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="62" slack="1"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="testing_data_V4_sum_cast/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="gmem_addr_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="0"/>
<pin id="353" dir="0" index="1" bw="62" slack="0"/>
<pin id="354" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="exitcond7_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="0"/>
<pin id="360" dir="0" index="1" bw="2" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/11 "/>
</bind>
</comp>

<comp id="364" class="1004" name="i_3_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/11 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_s_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="5" slack="0"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="375" class="1004" name="exitcond_flatten_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="15" slack="0"/>
<pin id="377" dir="0" index="1" bw="15" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/13 "/>
</bind>
</comp>

<comp id="381" class="1004" name="indvar_flatten_next_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="15" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/13 "/>
</bind>
</comp>

<comp id="387" class="1004" name="exitcond_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="0"/>
<pin id="389" dir="0" index="1" bw="4" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/13 "/>
</bind>
</comp>

<comp id="393" class="1004" name="j_mid2_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="0" index="2" bw="4" slack="0"/>
<pin id="397" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/13 "/>
</bind>
</comp>

<comp id="401" class="1004" name="i_s_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="11" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/13 "/>
</bind>
</comp>

<comp id="407" class="1004" name="i1_cast4_mid2_v_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="11" slack="0"/>
<pin id="410" dir="0" index="2" bw="11" slack="0"/>
<pin id="411" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i1_cast4_mid2_v/13 "/>
</bind>
</comp>

<comp id="415" class="1004" name="i1_cast4_mid2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="11" slack="1"/>
<pin id="417" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast4_mid2/14 "/>
</bind>
</comp>

<comp id="418" class="1004" name="j_cast3_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="1"/>
<pin id="420" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast3/14 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_5_cast_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="15" slack="1"/>
<pin id="423" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/15 "/>
</bind>
</comp>

<comp id="424" class="1004" name="training_data_V2_sum_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="15" slack="0"/>
<pin id="426" dir="0" index="1" bw="61" slack="14"/>
<pin id="427" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="training_data_V2_sum/15 "/>
</bind>
</comp>

<comp id="429" class="1004" name="training_data_V2_sum_cast_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="62" slack="1"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="training_data_V2_sum_cast/16 "/>
</bind>
</comp>

<comp id="432" class="1004" name="gmem_addr_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="64" slack="0"/>
<pin id="434" dir="0" index="1" bw="62" slack="0"/>
<pin id="435" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/16 "/>
</bind>
</comp>

<comp id="439" class="1004" name="j_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="3"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/16 "/>
</bind>
</comp>

<comp id="444" class="1004" name="j_cast2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="4" slack="10"/>
<pin id="446" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast2/23 "/>
</bind>
</comp>

<comp id="447" class="1004" name="p_shl_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="6" slack="0"/>
<pin id="449" dir="0" index="1" bw="4" slack="10"/>
<pin id="450" dir="0" index="2" bw="1" slack="0"/>
<pin id="451" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/23 "/>
</bind>
</comp>

<comp id="454" class="1004" name="p_shl_cast_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="6" slack="0"/>
<pin id="456" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/23 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_6_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="6" slack="0"/>
<pin id="460" dir="0" index="1" bw="4" slack="0"/>
<pin id="461" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6/23 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_13_cast_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="7" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13_cast/24 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_7_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="7" slack="0"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/24 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_56_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="0"/>
<pin id="474" dir="0" index="1" bw="8" slack="12"/>
<pin id="475" dir="0" index="2" bw="4" slack="0"/>
<pin id="476" dir="0" index="3" bw="4" slack="0"/>
<pin id="477" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_56/28 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp1_cast_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="4" slack="0"/>
<pin id="484" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/28 "/>
</bind>
</comp>

<comp id="486" class="1004" name="results_V6_sum_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="61" slack="13"/>
<pin id="488" dir="0" index="1" bw="4" slack="0"/>
<pin id="489" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="results_V6_sum/28 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_57_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="12"/>
<pin id="493" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_57/28 "/>
</bind>
</comp>

<comp id="495" class="1004" name="results_V6_sum_cast_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="62" slack="1"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="results_V6_sum_cast/29 "/>
</bind>
</comp>

<comp id="498" class="1004" name="gmem_addr_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="0"/>
<pin id="500" dir="0" index="1" bw="62" slack="0"/>
<pin id="501" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/29 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_58_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="6" slack="0"/>
<pin id="507" dir="0" index="1" bw="4" slack="9"/>
<pin id="508" dir="0" index="2" bw="1" slack="0"/>
<pin id="509" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_58/37 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_59_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="6" slack="0"/>
<pin id="514" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_59/37 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_60_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="5" slack="0"/>
<pin id="518" dir="0" index="1" bw="6" slack="0"/>
<pin id="519" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_60/37 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_61_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="64" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_61/37 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_62_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="1"/>
<pin id="530" dir="0" index="1" bw="64" slack="0"/>
<pin id="531" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_62/37 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_63_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="4" slack="0"/>
<pin id="535" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_63/37 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_64_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="4" slack="0"/>
<pin id="539" dir="0" index="1" bw="6" slack="0"/>
<pin id="540" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_64/37 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_65_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="64" slack="0"/>
<pin id="545" dir="0" index="1" bw="64" slack="0"/>
<pin id="546" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_65/37 "/>
</bind>
</comp>

<comp id="549" class="1007" name="grp_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="4" slack="0"/>
<pin id="551" dir="0" index="1" bw="15" slack="0"/>
<pin id="552" dir="0" index="2" bw="11" slack="0"/>
<pin id="553" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_3/14 tmp_4/14 "/>
</bind>
</comp>

<comp id="557" class="1005" name="tmp_47_cast_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="62" slack="13"/>
<pin id="559" dir="1" index="1" bw="62" slack="13"/>
</pin_list>
<bind>
<opset="tmp_47_cast "/>
</bind>
</comp>

<comp id="562" class="1005" name="tmp_48_cast_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="62" slack="1"/>
<pin id="564" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48_cast "/>
</bind>
</comp>

<comp id="567" class="1005" name="tmp_49_cast_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="62" slack="14"/>
<pin id="569" dir="1" index="1" bw="62" slack="14"/>
</pin_list>
<bind>
<opset="tmp_49_cast "/>
</bind>
</comp>

<comp id="575" class="1005" name="k_2_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="0"/>
<pin id="577" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="580" class="1005" name="testing_data_V4_sum_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="62" slack="1"/>
<pin id="582" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="testing_data_V4_sum "/>
</bind>
</comp>

<comp id="585" class="1005" name="gmem_addr_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="64" slack="1"/>
<pin id="587" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="591" class="1005" name="testing_instance_V_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="64" slack="14"/>
<pin id="593" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="testing_instance_V "/>
</bind>
</comp>

<comp id="599" class="1005" name="i_3_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="5" slack="0"/>
<pin id="601" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="604" class="1005" name="exitcond_flatten_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="1"/>
<pin id="606" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="608" class="1005" name="indvar_flatten_next_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="15" slack="0"/>
<pin id="610" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="613" class="1005" name="j_mid2_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="4" slack="1"/>
<pin id="615" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="621" class="1005" name="i1_cast4_mid2_v_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="11" slack="0"/>
<pin id="623" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i1_cast4_mid2_v "/>
</bind>
</comp>

<comp id="627" class="1005" name="tmp_4_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="15" slack="1"/>
<pin id="629" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="632" class="1005" name="training_data_V2_sum_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="62" slack="1"/>
<pin id="634" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="training_data_V2_sum "/>
</bind>
</comp>

<comp id="637" class="1005" name="gmem_addr_2_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="64" slack="1"/>
<pin id="639" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="643" class="1005" name="j_1_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="4" slack="1"/>
<pin id="645" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="648" class="1005" name="training_instance_V_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="64" slack="1"/>
<pin id="650" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="training_instance_V "/>
</bind>
</comp>

<comp id="653" class="1005" name="tmp_6_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="7" slack="1"/>
<pin id="655" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="658" class="1005" name="results_V6_sum_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="62" slack="1"/>
<pin id="660" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="results_V6_sum "/>
</bind>
</comp>

<comp id="663" class="1005" name="tmp_57_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="4" slack="9"/>
<pin id="665" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="tmp_57 "/>
</bind>
</comp>

<comp id="668" class="1005" name="gmem_addr_1_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="64" slack="1"/>
<pin id="670" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="675" class="1005" name="gmem_addr_1_read_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="64" slack="1"/>
<pin id="677" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="680" class="1005" name="tmp_65_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="64" slack="1"/>
<pin id="682" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="8" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="48" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="50" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="62" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="50" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="62" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="48" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="193"><net_src comp="62" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="126" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="201"><net_src comp="128" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="130" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="203"><net_src comp="132" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="209"><net_src comp="78" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="80" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="215"><net_src comp="204" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="42" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="227"><net_src comp="220" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="231"><net_src comp="64" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="82" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="253"><net_src comp="84" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="264"><net_src comp="86" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="276"><net_src comp="120" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="284"><net_src comp="104" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="291"><net_src comp="10" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="140" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="12" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="294"><net_src comp="14" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="298"><net_src comp="285" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="10" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="146" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="12" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="308"><net_src comp="14" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="312"><net_src comp="299" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="10" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="152" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="12" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="14" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="326"><net_src comp="313" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="220" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="44" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="220" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="46" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="220" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="355"><net_src comp="0" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="348" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="357"><net_src comp="351" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="362"><net_src comp="232" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="66" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="232" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="68" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="232" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="379"><net_src comp="243" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="88" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="243" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="90" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="265" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="92" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="86" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="265" pin="4"/><net_sink comp="393" pin=2"/></net>

<net id="405"><net_src comp="254" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="94" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="387" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="401" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="254" pin="4"/><net_sink comp="407" pin=2"/></net>

<net id="428"><net_src comp="421" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="436"><net_src comp="0" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="429" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="438"><net_src comp="432" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="443"><net_src comp="98" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="452"><net_src comp="100" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="102" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="457"><net_src comp="447" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="454" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="444" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="470"><net_src comp="464" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="277" pin=4"/></net>

<net id="478"><net_src comp="114" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="216" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="480"><net_src comp="116" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="481"><net_src comp="118" pin="0"/><net_sink comp="472" pin=3"/></net>

<net id="485"><net_src comp="472" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="482" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="216" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="502"><net_src comp="0" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="495" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="504"><net_src comp="498" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="510"><net_src comp="100" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="102" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="515"><net_src comp="505" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="122" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="512" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="124" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="522" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="272" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="512" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="528" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="537" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="554"><net_src comp="418" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="96" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="415" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="560"><net_src comp="295" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="565"><net_src comp="309" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="570"><net_src comp="323" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="578"><net_src comp="333" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="583"><net_src comp="343" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="588"><net_src comp="351" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="594"><net_src comp="165" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="602"><net_src comp="364" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="607"><net_src comp="375" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="381" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="616"><net_src comp="393" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="619"><net_src comp="613" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="620"><net_src comp="613" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="624"><net_src comp="407" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="630"><net_src comp="549" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="635"><net_src comp="424" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="640"><net_src comp="432" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="646"><net_src comp="439" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="651"><net_src comp="177" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="656"><net_src comp="458" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="661"><net_src comp="486" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="666"><net_src comp="491" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="671"><net_src comp="498" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="674"><net_src comp="668" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="678"><net_src comp="189" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="683"><net_src comp="543" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="195" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {37 38 39 40 41 42 43 }
 - Input state : 
	Port: DigitRec : gmem | {3 4 5 6 7 8 9 10 16 17 18 19 20 21 22 23 29 30 31 32 33 34 35 36 }
	Port: DigitRec : training_data_V | {1 }
	Port: DigitRec : testing_data_V | {1 }
	Port: DigitRec : results_V | {1 }
  - Chain level:
	State 1
		tmp_47_cast : 1
		tmp_48_cast : 1
		tmp_49_cast : 1
	State 2
		exitcond6 : 1
		k_2 : 1
		StgValue_65 : 2
		tmp_cast : 1
		testing_data_V4_sum : 2
	State 3
		gmem_addr : 1
		testing_instance_V_req : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		exitcond7 : 1
		i_3 : 1
		StgValue_86 : 2
		tmp_s : 1
		knn_set_V_addr_2 : 2
		StgValue_91 : 3
	State 12
	State 13
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_99 : 2
		exitcond : 1
		j_mid2 : 2
		i_s : 1
		i1_cast4_mid2_v : 2
	State 14
		tmp_3 : 1
		tmp_4 : 2
	State 15
		training_data_V2_sum : 1
	State 16
		gmem_addr_2 : 1
		training_instance_V_req : 2
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		p_shl_cast : 1
		tmp_6 : 2
	State 24
		tmp_7 : 1
		StgValue_127 : 2
	State 25
	State 26
	State 27
	State 28
		tmp1_cast : 1
		results_V6_sum : 2
	State 29
		gmem_addr_1 : 1
		gmem_load_req : 2
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		tmp_59 : 1
		tmp_60 : 2
		tmp_61 : 3
		tmp_62 : 3
		tmp_63 : 1
		tmp_64 : 2
		tmp_65 : 3
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   call   |        grp_knn_vote_fu_272       |    0    |    0    | 4.84895 |   468   |   1231  |
|          |       grp_update_knn_fu_277      |    0    |    0    | 1.30575 |   120   |   615   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |            k_2_fu_333            |    0    |    0    |    0    |    0    |    15   |
|          |    testing_data_V4_sum_fu_343    |    0    |    0    |    0    |    0    |    68   |
|          |            i_3_fu_364            |    0    |    0    |    0    |    0    |    15   |
|    add   |    indvar_flatten_next_fu_381    |    0    |    0    |    0    |    0    |    22   |
|          |            i_s_fu_401            |    0    |    0    |    0    |    0    |    18   |
|          |    training_data_V2_sum_fu_424   |    0    |    0    |    0    |    0    |    68   |
|          |            j_1_fu_439            |    0    |    0    |    0    |    0    |    12   |
|          |       results_V6_sum_fu_486      |    0    |    0    |    0    |    0    |    68   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|    xor   |           tmp_61_fu_522          |    0    |    0    |    0    |    0    |    71   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|    and   |           tmp_62_fu_528          |    0    |    0    |    0    |    0    |    71   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|    or    |           tmp_65_fu_543          |    0    |    0    |    0    |    0    |    71   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|    shl   |           tmp_60_fu_516          |    0    |    0    |    0    |    21   |    13   |
|          |           tmp_64_fu_537          |    0    |    0    |    0    |    21   |    13   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |         exitcond6_fu_327         |    0    |    0    |    0    |    0    |    11   |
|   icmp   |         exitcond7_fu_358         |    0    |    0    |    0    |    0    |    11   |
|          |      exitcond_flatten_fu_375     |    0    |    0    |    0    |    0    |    13   |
|          |          exitcond_fu_387         |    0    |    0    |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|  select  |           j_mid2_fu_393          |    0    |    0    |    0    |    0    |    4    |
|          |      i1_cast4_mid2_v_fu_407      |    0    |    0    |    0    |    0    |    11   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|    sub   |           tmp_6_fu_458           |    0    |    0    |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|  muladd  |            grp_fu_549            |    0    |    1    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |    results_V_read_read_fu_140    |    0    |    0    |    0    |    0    |    0    |
|          |  testing_data_V_read_read_fu_146 |    0    |    0    |    0    |    0    |    0    |
|   read   | training_data_V_read_read_fu_152 |    0    |    0    |    0    |    0    |    0    |
|          |  testing_instance_V_read_fu_165  |    0    |    0    |    0    |    0    |    0    |
|          |  training_instance_V_read_fu_177 |    0    |    0    |    0    |    0    |    0    |
|          |   gmem_addr_1_read_read_fu_189   |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|  readreq |        grp_readreq_fu_158        |    0    |    0    |    0    |    0    |    0    |
|          |        grp_readreq_fu_170        |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
| writeresp|       grp_writeresp_fu_182       |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   write  |     StgValue_161_write_fu_195    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |            tmp_fu_285            |    0    |    0    |    0    |    0    |    0    |
|partselect|           tmp_54_fu_299          |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_55_fu_313          |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_56_fu_472          |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |        tmp_47_cast_fu_295        |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_48_cast_fu_309        |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_49_cast_fu_323        |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_cast_fu_339         |    0    |    0    |    0    |    0    |    0    |
|          |  testing_data_V4_sum_cast_fu_348 |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_s_fu_370           |    0    |    0    |    0    |    0    |    0    |
|          |       i1_cast4_mid2_fu_415       |    0    |    0    |    0    |    0    |    0    |
|          |          j_cast3_fu_418          |    0    |    0    |    0    |    0    |    0    |
|   zext   |         tmp_5_cast_fu_421        |    0    |    0    |    0    |    0    |    0    |
|          | training_data_V2_sum_cast_fu_429 |    0    |    0    |    0    |    0    |    0    |
|          |          j_cast2_fu_444          |    0    |    0    |    0    |    0    |    0    |
|          |         p_shl_cast_fu_454        |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_7_fu_467           |    0    |    0    |    0    |    0    |    0    |
|          |         tmp1_cast_fu_482         |    0    |    0    |    0    |    0    |    0    |
|          |    results_V6_sum_cast_fu_495    |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_59_fu_512          |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_63_fu_533          |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|           p_shl_fu_447           |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_58_fu_505          |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   sext   |        tmp_13_cast_fu_464        |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   trunc  |           tmp_57_fu_491          |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                  |    0    |    1    |  6.1547 |   630   |   2445  |
|----------|----------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|knn_set_V|    1   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    1   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|  exitcond_flatten_reg_604  |    1   |
|  gmem_addr_1_read_reg_675  |   64   |
|     gmem_addr_1_reg_668    |   64   |
|     gmem_addr_2_reg_637    |   64   |
|      gmem_addr_reg_585     |   64   |
|   i1_cast4_mid2_v_reg_621  |   11   |
|         i1_reg_250         |   11   |
|         i_3_reg_599        |    5   |
|          i_reg_228         |    5   |
| indvar_flatten_next_reg_608|   15   |
|   indvar_flatten_reg_239   |   15   |
|         j_1_reg_643        |    4   |
|       j_mid2_reg_613       |    4   |
|          j_reg_261         |    4   |
|         k_2_reg_575        |    8   |
|          k_reg_216         |    8   |
|   results_V6_sum_reg_658   |   62   |
| testing_data_V4_sum_reg_580|   62   |
| testing_instance_V_reg_591 |   64   |
|     tmp_47_cast_reg_557    |   62   |
|     tmp_48_cast_reg_562    |   62   |
|     tmp_49_cast_reg_567    |   62   |
|        tmp_4_reg_627       |   15   |
|       tmp_57_reg_663       |    4   |
|       tmp_65_reg_680       |   64   |
|        tmp_6_reg_653       |    7   |
|training_data_V2_sum_reg_632|   62   |
| training_instance_V_reg_648|   64   |
+----------------------------+--------+
|            Total           |   937  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_158  |  p1  |   2  |  64  |   128  ||    9    |
|  grp_readreq_fu_170  |  p1  |   2  |  64  |   128  ||    9    |
| grp_writeresp_fu_182 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_182 |  p1  |   2  |  64  |   128  ||    9    |
|       k_reg_216      |  p0  |   2  |   8  |   16   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   403  || 3.02925 ||    36   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |    1   |    6   |   630  |  2445  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   36   |
|  Register |    -   |    -   |    -   |   937  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    1   |    9   |  1567  |  2481  |
+-----------+--------+--------+--------+--------+--------+
