#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Fri Oct 17 01:05:49 2025
# Process ID: 3605
# Log file: /home/ise/Working_Space/Backup/Chon_4_Che_Do_Co_Tam_Dung/planAhead_run_2/planAhead.log
# Journal file: /home/ise/Working_Space/Backup/Chon_4_Che_Do_Co_Tam_Dung/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -3092 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/ise/Working_Space/Backup/Chon_4_Che_Do_Co_Tam_Dung/pa.fromHdl.tcl
# create_project -name Chon_4_Che_Do_Co_Tam_Dung -dir "/home/ise/Working_Space/Backup/Chon_4_Che_Do_Co_Tam_Dung/planAhead_run_2" -part xc3s500efg320-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "top.ucf" [current_fileset -constrset]
Adding file '/home/ise/Working_Space/Backup/Chon_4_Che_Do_Co_Tam_Dung/top.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Mode4Processor.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Mode3Processor.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Mode2Processor.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Mode1Processor.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {TickGen.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {PauseController.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ModeSelector.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ModeProcessors.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {TM1638.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {LEDController.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {top.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top top $srcset
# add_files [list {top.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/home/ise/Working_Space/Backup/Chon_4_Che_Do_Co_Tam_Dung/Mode4Processor.v" into library work
Analyzing Verilog file "/home/ise/Working_Space/Backup/Chon_4_Che_Do_Co_Tam_Dung/Mode3Processor.v" into library work
Analyzing Verilog file "/home/ise/Working_Space/Backup/Chon_4_Che_Do_Co_Tam_Dung/Mode2Processor.v" into library work
Analyzing Verilog file "/home/ise/Working_Space/Backup/Chon_4_Che_Do_Co_Tam_Dung/Mode1Processor.v" into library work
Analyzing Verilog file "/home/ise/Working_Space/Backup/Chon_4_Che_Do_Co_Tam_Dung/TickGen.v" into library work
Analyzing Verilog file "/home/ise/Working_Space/Backup/Chon_4_Che_Do_Co_Tam_Dung/PauseController.v" into library work
Analyzing Verilog file "/home/ise/Working_Space/Backup/Chon_4_Che_Do_Co_Tam_Dung/ModeSelector.v" into library work
Analyzing Verilog file "/home/ise/Working_Space/Backup/Chon_4_Che_Do_Co_Tam_Dung/ModeProcessors.v" into library work
Analyzing Verilog file "/home/ise/Working_Space/Backup/Chon_4_Che_Do_Co_Tam_Dung/TM1638.v" into library work
Analyzing Verilog file "/home/ise/Working_Space/Backup/Chon_4_Che_Do_Co_Tam_Dung/LEDController.v" into library work
Analyzing Verilog file "/home/ise/Working_Space/Backup/Chon_4_Che_Do_Co_Tam_Dung/top.v" into library work
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/home/ise/Working_Space/Backup/Chon_4_Che_Do_Co_Tam_Dung/top.ucf]
Finished Parsing UCF File [/home/ise/Working_Space/Backup/Chon_4_Che_Do_Co_Tam_Dung/top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 30fb7969
update_compile_order -fileset sim_1
startgroup
set_property package_pin C9 [get_ports clk_50M]
endgroup
startgroup
set_property package_pin V4 [get_ports reset]
endgroup
set_property package_pin "" [get_ports [list  sw_mode0]]
startgroup
set_property package_pin L14 [get_ports sw_mode1]
endgroup
startgroup
set_property package_pin L13 [get_ports sw_mode0]
endgroup
startgroup
set_property package_pin H18 [get_ports sw_pause]
endgroup
set_property iostandard LVTTL [get_ports [list sw_pause]]
set_property iostandard LVTTL [get_ports [list sw_mode1]]
set_property iostandard LVTTL [get_ports [list sw_mode0]]
set_property pulltype PULLUP [get_ports [list sw_mode0]]
set_property pulltype PULLUP [get_ports [list sw_mode1]]
set_property pulltype PULLUP [get_ports [list sw_pause]]
set_property pulltype PULLDOWN [get_ports [list reset]]
startgroup
set_property package_pin F8 [get_ports clk]
endgroup
set_property iostandard LVCMOS33 [get_ports [list clk]]
startgroup
set_property package_pin C7 [get_ports dio]
endgroup
startgroup
set_property package_pin E8 [get_ports stb]
endgroup
set_property iostandard LVCMOS33 [get_ports [list dio]]
set_property iostandard LVCMOS33 [get_ports [list stb]]
set_property iostandard LVTTL [get_ports [list reset]]
set_property iostandard LVCMOS33 [get_ports [list clk_50M]]
save_constraints
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See /home/ise/Working_Space/Backup/Chon_4_Che_Do_Co_Tam_Dung/planAhead_pid3605.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Oct 17 01:08:23 2025...
INFO: [Common 17-83] Releasing license: PlanAhead
