<?xml version="1.0" encoding="UTF-8"?>
<!--************************************************************************-->
<!--* Copyright (C) 2005-2007 Nicolas Hadacek <hadacek@kde.org>            *-->
<!--*                                                                      *-->
<!--* This program is free software; you can redistribute it and/or modify *-->
<!--* it under the terms of the GNU General Public License as published by *-->
<!--* the Free Software Foundation; either version 2 of the License, or    *-->
<!--* (at your option) any later version.                                  *-->
<!--************************************************************************-->
<device name="18F43K22" status="IP" memory_technology="FLASH" self_write="yes" architecture="18F" id="0x5700" >

<!--* Documents ************************************************************-->
  <documents webpage="547759" datasheet="41412" progsheet="41398" erratas="80512" />

<!--* Operating characteristics ********************************************-->
  <frequency_range name="industrial" >
    <frequency start="0"  end="20" vdd_min="2.3" vdd_max="5.5" />
    <frequency start="20" end="64" vdd_min="2.7" vdd_max="5.5" />
  </frequency_range>
  <frequency_range name="extended"   >
    <frequency start="0"  end="16" vdd_min="2.3" vdd_max="5.5" />
    <frequency start="16" end="48" vdd_min="2.7" vdd_max="5.5" />
  </frequency_range>
  <frequency_range name="industrial" special="low_power"  >
    <frequency start="0"  end="20" vdd_min="1.8" vdd_max="3.6" />
    <frequency start="20" end="64" vdd_min="2.7" vdd_max="3.6" />
  </frequency_range>
  <frequency_range name="extended" special="low_power"    >
    <frequency start="0"  end="16" vdd_min="1.8" vdd_max="3.6" />
    <frequency start="16" end="48" vdd_min="2.7" vdd_max="3.6" />
  </frequency_range>

  <voltages name="vpp"            min="6.3" max="9"     nominal="9" />
  <voltages name="vdd_prog"       min="2.7" max="5.5"   nominal="5"  />
  <voltages name="vdd_prog_write" min="2.7" max="5.5"   nominal="5"  />

<!--* Memory ***************************************************************-->
  <memory name="code"      start="0x000000" end="0x001FFF" word_write_align="32" word_erase_align="32" />
  <memory name="user_ids"     start="0x200000" end="0x200007" rmask="0x0F"              />
  <memory name="device_id"    start="0x3FFFFE" end="0x3FFFFF" />
  <memory name="config"       start="0x300000" end="0x30000D" />
  <memory name="eeprom"       start="0x000000" end="0x0000FF" hexfile_offset="0xF00000" />
  <memory name="debug_vector" start="0x200028" end="0x200037" />

<!--* Configuration bits ***************************************************-->
  <config offset="0x0" name="CONFIG1L" wmask="0xFF" bvalue="0x00" />

  <config offset="0x1" name="CONFIG1H" wmask="0xFF" bvalue="0x25" >
    <mask name="FOSC"  value="0x0F" >
      <value value="0x00" name="LP"           def="_FOSC_LP"   />
      <value value="0x01" name="XT"           def="_FOSC_XT"   />
      <value value="0x02" name="HS_HP"        def="_FOSC_HSHP" />
      <value value="0x03" name="HS_MP"        def="_FOSC_HSMP" />
      <value value="0x04" name="EC_CLKOUT_HP" def="_FOSC_ECHP" />
      <value value="0x05" name="EC_HP"        def="_FOSC_ECHPIO6"/>
      <value value="0x06" name="EXTRC_CLKOUT" def="_FOSC_RC"    />
      <value value="0x07" name="EXTRC_IO"     def="_FOSC_RCIO6" />
      <value value="0x08" name="INTRC_IO"     def="_FOSC_INTIO67"/>
      <value value="0x09" name="INTRC_CLKOUT" def="_FOSC_INTIO7" />
      <value value="0x0A" name="EC_CLKOUT_MP" def="_FOSC_ECMP"   />
      <value value="0x0B" name="EC_MP"        def="_FOSC_ECMPIO6"/>
      <value value="0x0C" name="EC_CLKOUT_LP" def="_FOSC_ECLP"   />
      <value value="0x0D" name="EC_LP"        def="_FOSC_ECLPIO6"/>
      <value value="default" name="EXTRC_CLKOUT" def="_OSC_RC"/>
    </mask>
    <mask name="PLLEN"  value="0x10" >
      <value value="0x00" name="Off" def="_PLLCFG_OFF" />
      <value value="0x10" name="On"  def="_PLLCFG_ON"  />
    </mask>
    <mask name="PRICLKEN" value="0x20" >
      <value value="0x00" name="Off" def="_PRICLKEN_OFF" />
      <value value="0x20" name="On"  def="_PRICLKEN_ON"  />
    </mask>
    <mask name="FCMEN" value="0x40" >
      <value value="0x00" name="Off" def="_FCMEN_OFF" />
      <value value="0x40" name="On"  def="_FCMEN_ON"  />
    </mask>
    <mask name="IESO"  value="0x80" >
      <value value="0x00" name="Off" def="_IESO_OFF" />
      <value value="0x80" name="On"  def="_IESO_ON"  />
    </mask>
  </config>

  <config offset="0x2" name="CONFIG2L" wmask="0xFF" bvalue="0x1F" >
    <mask name="PWRTE" value="0x01" >
      <value value="0x00" name="On"  def="_PWRTEN_ON"  />
      <value value="0x01" name="Off" def="_PWRTEN_OFF" />
    </mask>
    <mask name="BODEN" value="0x06" >
      <value value="0x00" name="Off"      def="_BOREN_OFF"     />
      <value value="0x02" name="Software" def="_BOREN_ON"      />
      <value value="0x04" name="On_run"   def="_BOREN_NOSLP"   />
      <value value="0x06" name="Hardware" def="_BOREN_SBORDIS" />
    </mask>
    <mask name="BORV"  value="0x18" >
      <value value="0x00" name="2.85" def="_BORV_285" />
      <value value="0x08" name="2.5"  def="_BORV_250" />
      <value value="0x10" name="2.2"  def="_BORV_220" />
      <value value="0x18" name="1.9"  def="_BORV_190" />
    </mask>
  </config>

  <config offset="0x3" name="CONFIG2H" wmask="0xFF" bvalue="0x3F" >
    <mask name="WDT"   value="0x03" >
      <value value="0x00" name="Off"      def="_WDTEN_OFF" />
      <value value="0x01" name="On_run"   def="_WDTEN_NOSLP"  />
      <value value="0x02" name="Software" def="_WDTEN_SWON"  />
      <value value="0x03" name="On"       def="_WDTEN_ON"  />
    </mask>
    <mask name="WDTPS" value="0x3C" >
      <value value="0x00" name="1:1"     def="_WDTPS_1"     />
      <value value="0x04" name="1:2"     def="_WDTPS_2"     />
      <value value="0x08" name="1:4"     def="_WDTPS_4"     />
      <value value="0x0C" name="1:8"     def="_WDTPS_8"     />
      <value value="0x10" name="1:16"    def="_WDTPS_16"    />
      <value value="0x14" name="1:32"    def="_WDTPS_32"    />
      <value value="0x18" name="1:64"    def="_WDTPS_64"    />
      <value value="0x1C" name="1:128"   def="_WDTPS_128"   />
      <value value="0x20" name="1:256"   def="_WDTPS_256"   />
      <value value="0x24" name="1:512"   def="_WDTPS_512"   />
      <value value="0x28" name="1:1024"  def="_WDTPS_1024"  />
      <value value="0x2C" name="1:2048"  def="_WDTPS_2048"  />
      <value value="0x30" name="1:4096"  def="_WDTPS_4096"  />
      <value value="0x34" name="1:8192"  def="_WDTPS_8192"  />
      <value value="0x38" name="1:16384" def="_WDTPS_16384" />
      <value value="0x3C" name="1:32768" def="_WDTPS_32768" />
    </mask>
  </config>

  <config offset="0x4" name="CONFIG3L" wmask="0xFF" bvalue="0x00" />

  <config offset="0x5" name="CONFIG3H" wmask="0xFF" bvalue="0xBF" >
    <mask name="CCP2MX"  value="0x01" >
      <value value="0x00" name="RB3" def="_CCP2MX_PORTB3" />
      <value value="0x01" name="RC1" def="_CCP2MX_PORTC1"  />
    </mask>
    <mask name="PBADEN"  value="0x02" >
      <value value="0x00" name="digital" def="_PBADEN_OFF" />
      <value value="0x02" name="analog"  def="_PBADEN_ON"  />
    </mask>
    <mask name="CCP3MX" value="0x04" >
      <value value="0x00" name="RC6" def="_CCP3MX_PORTC6" />
      <value value="0x04" name="RB5"  def="_CCP3MX_PORTB5"  />
    </mask>
    <mask name="HFOFST" value="0x08" >
      <value value="0x00" name="Off" def="_HFOFST_OFF" />
      <value value="0x08" name="On"  def="_HFOFST_ON"  />
    </mask>
    <mask name="T3CMX"   value="0x10" >
      <value value="0x00" name="RB5" def="_T3CMX_PORTB5" />
      <value value="0x10" name="RC0" def="_T3CMX_PORTC0"  />
    </mask>
    <mask name="P2BMX"   value="0x20" >
      <value value="0x00" name="RC0" def="_P2BMX_PORTC0" />
      <value value="0x20" name="RB5" def="_P2BMX_PORTB5"  />
    </mask>
    <mask name="MCLRE"   value="0x80" >
      <value value="0x00" name="Internal" def="_MCLRE_INTMCLR" />
      <value value="0x80" name="External" def="_MCLRE_EXTMCLR"  />
    </mask>
  </config>

  <config offset="0x6" name="CONFIG4L" wmask="0xFF" bvalue="0x85" >
    <mask name="STVREN" value="0x01" >
      <value value="0x00" name="Off" def="_STVREN_OFF" />
      <value value="0x01" name="On"  def="_STVREN_ON"  />
    </mask>
    <mask name="LVP"    value="0x04" >
      <value value="0x00" name="Off" def="_LVP_OFF" />
      <value value="0x04" name="On"  def="_LVP_ON"  />
    </mask>
    <mask name="XINST"  value="0x40" >
      <value value="0x00" name="Off" def="_XINST_OFF" />
      <value value="0x40" name="On"  def="_XINST_ON"  />
    </mask>
    <mask name="DEBUG"  value="0x80" >
      <value value="0x00" name="On"  def="_DEBUG_ON"  />
      <value value="0x80" name="Off" def="_DEBUG_OFF" />
    </mask>
  </config>

  <config offset="0x7" name="CONFIG4H" wmask="0xFF" bvalue="0xFF" />

  <config offset="0x8" name="CONFIG5L" wmask="0xFF" bvalue="0x0F" >
    <mask name="CP_0" value="0x01" >
      <value value="0x00" name="0200:0FFF" def="_CP0_ON"  />
      <value value="0x01" name="Off"       def="_CP0_OFF" />
    </mask>
    <mask name="CP_1" value="0x02" >
      <value value="0x00" name="1000:1FFF" def="_CP1_ON"  />
      <value value="0x02" name="Off"       def="_CP1_OFF" />
    </mask>
  </config>

  <config offset="0x9" name="CONFIG5H" wmask="0xFF" bvalue="0xC0" >
    <mask name="CPB" value="0x40" >
      <value value="0x00" name="0000:01FF" def="_CPB_ON"  />
      <value value="0x40" name="Off"       def="_CPB_OFF" />
    </mask>
    <mask name="CPD" value="0x80" >
      <value value="0x00" name="All" def="_CPD_ON"  />
      <value value="0x80" name="Off" def="_CPD_OFF" />
    </mask>
  </config>

  <config offset="0xA" name="CONFIG6L" wmask="0xFF" bvalue="0x0F" >
    <mask name="WRT_0" value="0x01" >
      <value value="0x00" name="0200:0FFF" def="_WRT0_ON"  />
      <value value="0x01" name="Off"       def="_WRT0_OFF" />
    </mask>
    <mask name="WRT_1" value="0x02" >
      <value value="0x00" name="1000:1FFF" def="_WRT1_ON"  />
      <value value="0x02" name="Off"       def="_WRT1_OFF" />
    </mask>
  </config>

  <config offset="0xB" name="CONFIG6H" wmask="0xFF" bvalue="0xE0" >
    <mask name="WRTC" value="0x20" >
      <value value="0x00" name="All" def="_WRTC_ON"  />
      <value value="0x20" name="Off" def="_WRTC_OFF" />
    </mask>
    <mask name="WRTB" value="0x40" >
      <value value="0x00" name="0000:07FF" def="_WRTB_ON"  />
      <value value="0x40" name="Off"       def="_WRTB_OFF" />
    </mask>
    <mask name="WRTD" value="0x80" >
      <value value="0x00" name="All" def="_WRTD_ON"  />
      <value value="0x80" name="Off" def="_WRTD_OFF" />
    </mask>
  </config>

  <config offset="0xC" name="CONFIG7L" wmask="0xFF" bvalue="0x0F" >
    <mask name="EBTR_0" value="0x01" >
      <value value="0x00" name="0200:0FFF" def="_EBTR0_ON"  />
      <value value="0x01" name="Off"       def="_EBTR0_OFF" />
    </mask>
    <mask name="EBTR_1" value="0x02" >
      <value value="0x00" name="1000:1FFF" def="_EBTR1_ON"  />
      <value value="0x02" name="Off"       def="_EBTR1_OFF" />
    </mask>
  </config>

  <config offset="0xD" name="CONFIG7H" wmask="0xFF" bvalue="0x40" >
    <mask name="EBTRB" value="0x40" >
      <value value="0x00" name="0000:01FF" def="_EBTRB_ON"  />
      <value value="0x40" name="Off"       def="_EBTRB_OFF" />
    </mask>
  </config>

<!--* Packages *************************************************************-->
  <package types="pdip" nb_pins="40" >
    <pin index="1"  name="RE3/MCLR/VPP" />
    <pin index="2"  name="RA0/AN0/C12IN0-" />
    <pin index="3"  name="RA1/AN1/C12IN1-" />
    <pin index="4"  name="RA2/AN2/C2IN+/VREF-DACOUT" />
    <pin index="5"  name="RA3/AN3/C1IN+/VREF+" />
    <pin index="6"  name="RA4/C1OUT/T0CKL" />
    <pin index="7"  name="RA5/AN4/C2OUT/HLVDIN/SS1" />
    <pin index="8"  name="RE0/AN5/CCP3/P3A*" />
    <pin index="9"  name="RE1/AN6/P3B" />
    <pin index="10" name="RE2/AN7/CCP5" />
    <pin index="11" name="VDD" />
    <pin index="12" name="VSS" />
    <pin index="13" name="RA7/OSC1/CLKI" />
    <pin index="14" name="RA6/OSC2/CLKO" />
    <pin index="15" name="RC0/P2B/SOSCO/T1CKL/T3CKL/T3G" />
    <pin index="16" name="RC1/CCP2/P2A/SOSCI" />
    <pin index="17" name="RC2/AN14/CCP1/P1A/T5CKI" />
    <pin index="18" name="RC3/AN15/SCK1/SCL1" />
    <pin index="19" name="RD0/AN20/SCK2/SCL2" />
    <pin index="20" name="RD1/AN21/CCP4/SDI2/SDA2" />
    <pin index="21" name="RD2/AN22/P2B*" />
    <pin index="22" name="RD3/AN23/P2C/SS2" />
    <pin index="23" name="RC4/AN16/SDI1/SDA1" />
    <pin index="24" name="RC5/AN17/SDO1" />
    <pin index="25" name="RC6/AN18/TX1/CK1" />
    <pin index="26" name="RC7/AN19/RX1/DT1" />
    <pin index="27" name="RD4/AN24/P2D/SD02" />
    <pin index="28" name="RD5/AN25/P1B" />
    <pin index="29" name="RD6/AN26/P1C/TX2/CK2" />
    <pin index="30" name="RD7/AN27/P1D/RX2/TD2" />
    <pin index="31" name="VSS" />
    <pin index="32" name="VDD" />
    <pin index="33" name="RB0/AN12/FLT0" />
    <pin index="34" name="RB1/AN10/C12IN3-" />
    <pin index="35" name="RB2/AN8" />
    <pin index="36" name="RB3/AN9/C12IN2-/CCP2/P2A*" />
    <pin index="37" name="RB4/AN11/T5G" />
    <pin index="38" name="RB5/AN13/CCP3/P3A/T1G/T3CKL*" />
    <pin index="39" name="RB6/PGC" />
    <pin index="40" name="RB7/PGD" />
  </package>

  <!-- <package types="uqfn" nb_pins="40" >
    <pin index="1"  name="RC7/AN19/RX1/DT1" />
    <pin index="2"  name="RD4/AN24/P2D/SD02" />
    <pin index="3"  name="RD5/AN25/P1B" />
    <pin index="4"  name="RD6/AN26/P1C/TX2/CK2" />
    <pin index="5"  name="RD7/AN27/P1D/RX2/TD2" />
    <pin index="6"  name="VSS" />
    <pin index="7"  name="VDD" />
    <pin index="8"  name="RB0/AN12/FLT0" />
    <pin index="9"  name="RB1/AN10/C12IN3-" />
    <pin index="10" name="RB2/AN8" />
    <pin index="11" name="RB3/AN9/C12IN2-/CCP2/P2A*" />
    <pin index="12" name="RB4/AN11/T5G" />
    <pin index="13" name="RB5/AN13/CCP3/P3A/T1G/T3CKL*" />
    <pin index="14" name="RB6/PGC" />
    <pin index="15" name="RB7/PGD" />
    <pin index="16" name="RE3/MCLR/VPP" />
    <pin index="17" name="RA0/AN0/C12IN0-" />
    <pin index="18" name="RA1/AN1/C12IN1-" />
    <pin index="19" name="RA2/AN2/C2IN+/VREF-DACOUT" />
    <pin index="20" name="RA3/AN3/C1IN+/VREF+" />
    <pin index="21" name="RA4/C1OUT/T0CKL" />
    <pin index="22" name="RA5/AN4/C2OUT/HLVDIN/SS1" />
    <pin index="23" name="RE0/AN5/CCP3/P3A*" />
    <pin index="24" name="RE1/AN6/P3B" />
    <pin index="25" name="RE2/AN7/CCP5" />
    <pin index="26" name="VDD" />
    <pin index="27" name="VSS" />
    <pin index="28" name="RA7/OSC1/CLKI" />
    <pin index="29" name="RA6/OSC2/CLKO" />
    <pin index="30" name="RC0/P2B/SOSCO/T1CKL/T3CKL/T3G" />
    <pin index="31" name="RC1/CCP2/P2A/SOSCI" />
    <pin index="32" name="RC2/AN14/CCP1/P1A/T5CKI" />
    <pin index="33" name="RC3/AN15/SCK1/SCL1" />
    <pin index="34" name="RD0/AN20/SCK2/SCL2" />
    <pin index="35" name="RD1/AN21/CCP4/SDI2/SDA2" />
    <pin index="36" name="RD2/AN22/P2B*" />
    <pin index="37" name="RD3/AN23/P2C/SS2" />
    <pin index="38" name="RC4/AN16/SDI1/SDA1" />
    <pin index="39" name="RC5/AN17/SDO1" />
    <pin index="40" name="RC6/AN18/TX1/CK1" />
  </package> -->

  <package types="tqfp" nb_pins="44" >
    <pin index="1"  name="RC7/AN19/RX1/DT1" />
    <pin index="2"  name="RD4/AN24/P2D/SD02" />
    <pin index="3"  name="RD5/AN25/P1B" />
    <pin index="4"  name="RD6/AN26/P1C/TX2/CK2" />
    <pin index="5"  name="RD7/AN27/P1D/RX2/TD2" />
    <pin index="6"  name="VSS" />
    <pin index="7"  name="VDD" />
    <pin index="8"  name="RB0/AN12/FLT0" />
    <pin index="9"  name="RB1/AN10/C12IN3-" />
    <pin index="10" name="RB2/AN8" />
    <pin index="11" name="RB3/AN9/C12IN2-/CCP2/P2A*" />
    <pin index="12" name="NC" />
    <pin index="13" name="NC" />
    <pin index="14" name="RB4/AN11/T5G" />
    <pin index="15" name="RB5/AN13/CCP3/P3A/T1G/T3CKL*" />
    <pin index="16" name="RB6/PGC" />
    <pin index="17" name="RB7/PGD" />
    <pin index="18" name="RE3/MCLR/VPP" />
    <pin index="19" name="RA0/AN0/C12IN0-" />
    <pin index="20" name="RA1/AN1/C12IN1-" />
    <pin index="21" name="RA2/AN2/C2IN+/VREF-DACOUT" />
    <pin index="22" name="RA3/AN3/C1IN+/VREF+" />
    <pin index="23" name="RA4/C1OUT/T0CKL" />
    <pin index="24" name="RA5/AN4/C2OUT/HLVDIN/SS1" />
    <pin index="25" name="RE0/AN5/CCP3/P3A*" />
    <pin index="26" name="RE1/AN6/P3B" />
    <pin index="27" name="RE2/AN7/CCP5" />
    <pin index="28" name="VDD" />
    <pin index="29" name="VSS" />
    <pin index="30" name="RA7/OSC1/CLKI" />
    <pin index="31" name="RA6/OSC2/CLKO" />
    <pin index="32" name="RC0/P2B/SOSCO/T1CKL/T3CKL/T3G" />
    <pin index="33" name="NC" />
    <pin index="34" name="NC" />
    <pin index="35" name="RC1/CCP2/P2A/SOSCI" />
    <pin index="36" name="RC2/AN14/CCP1/P1A/T5CKI" />
    <pin index="37" name="RC3/AN15/SCK1/SCL1" />
    <pin index="38" name="RD0/AN20/SCK2/SCL2" />
    <pin index="39" name="RD1/AN21/CCP4/SDI2/SDA2" />
    <pin index="40" name="RD2/AN22/P2B*" />
    <pin index="41" name="RD3/AN23/P2C/SS2" />
    <pin index="42" name="RC4/AN16/SDI1/SDA1" />
    <pin index="43" name="RC5/AN17/SDO1" />
    <pin index="44" name="RC6/AN18/TX1/CK1" />
  </package>

  <package types="qfn" nb_pins="44" >
    <pin index="1"  name="RC7/AN19/RX1/DT1" />
    <pin index="2"  name="RD4/AN24/P2D/SD02" />
    <pin index="3"  name="RD5/AN25/P1B" />
    <pin index="4"  name="RD6/AN26/P1C/TX2/CK2" />
    <pin index="5"  name="RD7/AN27/P1D/RX2/TD2" />
    <pin index="6"  name="VSS" />
    <pin index="7"  name="VDD" />
    <pin index="8"  name="VDD" />
    <pin index="9"  name="RB0/AN12/FLT0" />
    <pin index="10" name="RB1/AN10/C12IN3-" />
    <pin index="11" name="RB2/AN8" />
    <pin index="12" name="RB3/AN9/C12IN2-/CCP2/P2A*" />
    <pin index="13" name="NC" />
    <pin index="14" name="RB4/AN11/T5G" />
    <pin index="15" name="RB5/AN13/CCP3/P3A/T1G/T3CKL*" />
    <pin index="16" name="RB6/PGC" />
    <pin index="17" name="RB7/PGD" />
    <pin index="18" name="RE3/MCLR/VPP" />
    <pin index="19" name="RA0/AN0/C12IN0-" />
    <pin index="20" name="RA1/AN1/C12IN1-" />
    <pin index="21" name="RA2/AN2/C2IN+/VREF-DACOUT" />
    <pin index="22" name="RA3/AN3/C1IN+/VREF+" />
    <pin index="23" name="RA4/C1OUT/T0CKL" />
    <pin index="24" name="RA5/AN4/C2OUT/HLVDIN/SS1" />
    <pin index="25" name="RE0/AN5/CCP3/P3A*" />
    <pin index="26" name="RE1/AN6/P3B" />
    <pin index="27" name="RE2/AN7/CCP5" />
    <pin index="28" name="VDD" />
    <pin index="29" name="VDD" />
    <pin index="30" name="VSS" />
    <pin index="31" name="VSS" />
    <pin index="32" name="RA7/OSC1/CLKI" />
    <pin index="33" name="RA6/OSC2/CLKO" />
    <pin index="34" name="RC0/P2B/SOSCO/T1CKL/T3CKL/T3G" />
    <pin index="35" name="RC1/CCP2/P2A/SOSCI" />
    <pin index="36" name="RC2/AN14/CCP1/P1A/T5CKI" />
    <pin index="37" name="RC3/AN15/SCK1/SCL1" />
    <pin index="38" name="RD0/AN20/SCK2/SCL2" />
    <pin index="39" name="RD1/AN21/CCP4/SDI2/SDA2" />
    <pin index="40" name="RD2/AN22/P2B*" />
    <pin index="41" name="RD3/AN23/P2C/SS2" />
    <pin index="42" name="RC4/AN16/SDI1/SDA1" />
    <pin index="43" name="RC5/AN17/SDO1" />
    <pin index="44" name="RC6/AN18/TX1/CK1" />
  </package>

</device>
