Info: Generated by version: 23.4 build 79
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys.qsys --synthesis=VERILOG --output-directory=/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys --family="Agilex 5" --part=A5ED065BB32AE5SR0
Progress: Loading peripheral_subsys/peripheral_subsys.qsys
Progress: Reading input file
Progress: Parameterizing module button_pio
Progress: Parameterizing module dipsw_pio
Progress: Parameterizing module led_pio
Progress: Parameterizing module pb_cpu_0
Progress: Parameterizing module periph_clk
Progress: Parameterizing module periph_rst_in
Progress: Parameterizing module ssgdma_0
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: peripheral_subsys: "Transforming system: peripheral_subsys"
Info: peripheral_subsys: "Naming system components in system: peripheral_subsys"
Info: peripheral_subsys: "Processing generation queue"
Info: peripheral_subsys: "Generating: peripheral_subsys"
Info: peripheral_subsys: "Generating: button_pio"
Info: peripheral_subsys: "Generating: dipsw_pio"
Info: peripheral_subsys: "Generating: led_pio"
Info: peripheral_subsys: "Generating: pb_cpu_0"
Info: peripheral_subsys: "Generating: periph_clk"
Info: peripheral_subsys: "Generating: periph_rst_in"
Info: peripheral_subsys: "Generating: ssgdma_0"
Info: peripheral_subsys: "Generating: sysid"
Info: peripheral_subsys: "Generating: peripheral_subsys_altera_mm_interconnect_1920_rkcqb5a"
Info: peripheral_subsys: "Generating: peripheral_subsys_altera_merlin_master_translator_192_lykd4la"
Info: peripheral_subsys: "Generating: peripheral_subsys_altera_merlin_slave_translator_191_x56fcki"
Info: peripheral_subsys: "Generating: peripheral_subsys_altera_merlin_master_agent_1921_2inlndi"
Info: peripheral_subsys: "Generating: peripheral_subsys_altera_merlin_axi_slave_ni_1971_zovv3rq"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: my_altera_avalon_st_pipeline_stage_rd: "Generating: my_altera_avalon_st_pipeline_stage_rd"
Info: my_altera_avalon_st_pipeline_stage_wr: "Generating: my_altera_avalon_st_pipeline_stage_wr"
Info: my_altera_avalon_st_pipeline_stage_rp: "Generating: my_altera_avalon_st_pipeline_stage_rp"
Info: peripheral_subsys: "Generating: peripheral_subsys_altera_merlin_slave_agent_1921_b6r3djy"
Info: peripheral_subsys: "Generating: peripheral_subsys_altera_avalon_sc_fifo_1931_vhmcgqy"
Info: peripheral_subsys: "Generating: peripheral_subsys_altera_merlin_router_1921_crkks4a"
Info: peripheral_subsys: "Generating: peripheral_subsys_altera_merlin_router_1921_nlkztfq"
Info: peripheral_subsys: "Generating: peripheral_subsys_altera_merlin_traffic_limiter_1921_js7yfey"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: peripheral_subsys: "Generating: peripheral_subsys_altera_merlin_demultiplexer_1921_qgb6lga"
Info: peripheral_subsys: "Generating: peripheral_subsys_altera_merlin_multiplexer_1922_3vkukdy"
Info: peripheral_subsys: "Generating: peripheral_subsys_altera_merlin_demultiplexer_1921_fg5nsva"
Info: peripheral_subsys: "Generating: peripheral_subsys_altera_merlin_multiplexer_1922_ipyx2my"
Info: peripheral_subsys: "Generating: peripheral_subsys_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_m3ojhla"
Info: peripheral_subsys: "Generating: peripheral_subsys_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_ufj2aqq"
Info: peripheral_subsys: "Generating: peripheral_subsys_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_qv4qemy"
Info: peripheral_subsys: "Generating: peripheral_subsys_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_xrcxq7y"
Info: peripheral_subsys: "Generating: peripheral_subsys_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_ozna4xa"
Info: peripheral_subsys: "Generating: peripheral_subsys_altera_avalon_st_pipeline_stage_1930_bv2ucky"
Info: peripheral_subsys: Done "peripheral_subsys" with 29 modules, 38 files
Info: Finished: Create HDL design files for synthesis
