/usr/bin/env time -v /home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/yosys -c synthesis.tcl

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.55 (git sha1 60f126cd0, g++ 11.4.0-1ubuntu1~22.04.2 -fPIC -O3)
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abstract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `aigmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `alumacc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_eqn' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `assertpmux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `async2sync' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmvcp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `autoname' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `blackbox' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `booth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `box_derive' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bufnorm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bugpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bwmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cellmatch' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `check' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chformal' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chtype' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean_zerowidth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clk2fflogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clkbufmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clockgate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect_rpc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connwrappers' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `constmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_fixup' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_sop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `copy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cutpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `debug' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `delete' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `deminout' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `demuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `design' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffinit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflegalize' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflibmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffunmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dft_tag' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dump' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `echo' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `edgetypes' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `efinix_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_induct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_make' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_mark' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_purge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_remove' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_simple' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_status' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_struct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `example_dt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `expose' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_counter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_fa' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extractinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flatten' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flowmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fmcombine' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `formalff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `freduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_detect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_expand' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_export' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_info' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_recode' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fst2tb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `future' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `gatemate_foldinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `glift' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `greenpak4_dffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `help' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hierarchy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hilomap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `history' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_braminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_wrapcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `insbuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `internal_stats' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `iopadmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `keep_hierarchy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `lattice_gsr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `libcache' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `license' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `log' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `logger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ls' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ltp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `lut2mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `maccmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bmux2rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bram' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_collect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_libmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_memx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_narrow' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_nordff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_unpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `microchip_dffopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `microchip_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `mutate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxcover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `nlutmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `nx_carry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `onehot' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_demorgan' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_expr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_ffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut_ins' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_feedback' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_priority' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_widen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_merge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_muxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `paramap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `peepopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `plugin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmux2shiftx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmuxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `portarcs' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `portlist' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `prep' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `printattrs' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_arst' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dlatch' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_init' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_memwr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_prune' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rmdead' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qbfsat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ql_bram_merge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ql_bram_types' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ql_dsp_io_regs' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ql_dsp_macc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ql_dsp_simd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ql_ioff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_liberty' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_verilog_file_list' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_xaiger2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `recover_names' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rename' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rmports' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scatter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scratchpad' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `script' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `select' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setattr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setenv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setundef' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `show' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shregmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sim' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `simplemap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitcells' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitnets' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sta' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `stat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `submod' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `supercover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_achronix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_anlogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_coolrunner2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_easic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ecp5' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_efinix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_fabulous' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gatemate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gowin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_greenpak4' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ice40' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel_alm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_lattice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_microchip' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_nanoxplore' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_nexus' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_quicklogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_sf2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_xilinx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synthprop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tcl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `techmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tee' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_abcloop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_autotb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_cell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_generic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_pmgen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_select' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `timeest' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `torder' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tribuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `uniquify' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verific' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defaults' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defines' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `viz' -> skip.
[TCL: yosys -import] Command name collisioUsing Yosys read_verilog as yosys frontend
n: found pre-existing command `wbflip' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wrapcell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wreduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_aiger2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_btor' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_cxxrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_edif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_file' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_firrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_functional_cxx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_functional_rosette' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_functional_smt2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_intersynth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_simplec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smt2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_spice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_table' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_xaiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_xaiger2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dffopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_srl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xprop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `zinit' -> skip.
Hard block added to the Design ---> `fp32_mult_then_add`
Hard block added to the Design ---> `fp32_mult_add`
Hard block added to the Design ---> `fp16_mult_fp32_accum`
Hard block added to the Design ---> `fp16_mult_fp32_add`
Hard block added to the Design ---> `fp16_sop2_accum`
Hard block added to the Design ---> `fp16_sop2_mult`
Hard block added to the Design ---> `fp16_mult_add`
Hard block added to the Design ---> `mac_int_9x9`
Hard block added to the Design ---> `mac_int_18x19`
Hard block added to the Design ---> `mac_int_27x27`
Hard block added to the Design ---> `mac_fp_32`
Hard block added to the Design ---> `mac_fp_16`
Hard block added to the Design ---> `int_sop_accum_4`
Hard block added to the Design ---> `int_sop_4`
Hard block added to the Design ---> `mult_add_int_18x19`
Hard block added to the Design ---> `mult_add_int_27x27`
Hard block added to the Design ---> `int_sop_2`
Hard block added to the Design ---> `addition_fp_clk_32`
Hard block added to the Design ---> `addition_fp_clk_16`
Hard block added to the Design ---> `addition_fp_32`
Hard block added to the Design ---> `addition_fp_16`
Hard block added to the Design ---> `mult_fp_clk_32`
Hard blocUsing Yosys read_verilog command
k added to the Design ---> `mult_fp_clk_16`
Hard block added to the Design ---> `mult_fp_32`
Hard block added to the Design ---> `mult_fp_16`
parmys_arch pass finished.

1. Executing Verilog-2005 frontend: /home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v
Parsing Verilog input from `/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v' to AST representation.
Generating RTLIL representation for module `\LUT_K'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\fpga_interconnect'.
Generating RTLIL representation for module `\mux'.
Generating RTLIL representation for module `\adder'.
Generating RTLIL representation for module `\multiply'.
Generating RTLIL representation for module `\single_port_ram'.
Generating RTLIL representation for module `\dual_port_ram'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.v
Parsing SystemVerilog input from `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.v' to AST representation.
Generating RTLIL representation for module `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v
Parsing SystemVerilog input from `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v' to AST representation.
Generating RTLIL representation for module `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v
Parsing SystemVerilog input from `bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v' to AST representation.
Generating RTLIL representation for module `\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: bf_unit_mul_32ns_32ns_64_2_1.v
Parsing SystemVerilog input from `bf_unit_mul_32ns_32ns_64_2_1.v' to AST representation.
Generating RTLIL representation for module `\bf_unit_mul_32ns_32ns_64_2_1'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: bf_unit.v
Parsing SystemVerilog input from `bf_unit.v' to AST representation.
Generating RTLIL representation for module `\bf_unit'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: top.v
Parsing SystemVerilog input from `top.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

8. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module top.
Skipping module \bf_unit as it contains processes (run 'proc' pass first).
Skipping module \bf_unit_mul_32ns_32ns_64_2_1 as it contains processes (run 'proc' pass first).
Skipping module \bf_unit_mem0_RAM_S2P_LUTRAM_1R1W as it contains processes (run 'proc' pass first).
Skipping module \bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP as it contains processes (run 'proc' pass first).
Skipping module \bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R as it contains processes (run 'proc' pass first).
Skipping module \dual_port_ram as it contains processes (run 'proc' pass first).
Skipping module \single_port_ram as it contains processes (run 'proc' pass first).
Found 0 SCCs in module multiply.
Found 0 SCCs in module adder.
Found 0 SCCs in module mux.
Found 0 SCCs in module fpga_interconnect.
Skipping module \DFF as it contains processes (run 'proc' pass first).
Found 0 SCCs in module LUT_K.
Found 0 SCCs.

9. Executing HIERARCHY pass (managing design hierarchy).

9.1. Finding top of design hierarchy..
root of   3 design levels: top                 
root of   2 design levels: bf_unit             
root of   0 design levels: bf_unit_mul_32ns_32ns_64_2_1
root of   0 design levels: bf_unit_mem0_RAM_S2P_LUTRAM_1R1W
root of   1 design levels: bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP
root of   0 design levels: bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R
root of   0 design levels: dual_port_ram       
root of   0 design levels: single_port_ram     
root of   0 design levels: multiply            
root of   0 design levels: adder               
root of   0 design levels: mux                 
root of   0 design levels: fpga_interconnect   
root of   0 design levels: DFF                 
root of   0 design levels: LUT_K               
Automatically selected top as design top module.

9.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \bf_unit
Used module:         \bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP
Used module:             \bf_unit_mul_32ns_32ns_64_2_1
Used module:             \bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R
Used module:         \bf_unit_mem0_RAM_S2P_LUTRAM_1R1W
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 32
Parameter \din1_WIDTH = 32
Parameter \dout_WIDTH = 64

9.3. Executing AST frontend in derive mode using pre-parsed AST for module `\bf_unit_mul_32ns_32ns_64_2_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 32
Parameter \din1_WIDTH = 32
Parameter \dout_WIDTH = 64
Generating RTLIL representation for module `$paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1'.
Parameter \DataWidth = 32
Parameter \AddressWidth = 10
Parameter \AddressRange = 1024

9.4. Executing AST frontend in derive mode using pre-parsed AST for module `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R'.
Parameter \DataWidth = 32
Parameter \AddressWidth = 10
Parameter \AddressRange = 1024
Generating RTLIL representation for module `$paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R'.
Parameter \DataWidth = 32
Parameter \AddressWidth = 6
Parameter \AddressRange = 64

9.5. Executing AST frontend in derive mode using pre-parsed AST for module `\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W'.
Parameter \DataWidth = 32
Parameter \AddressWidth = 6
Parameter \AddressRange = 64
Generating RTLIL representation for module `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W'.
Parameter \DataWidth = 32
Parameter \AddressWidth = 6
Parameter \AddressRange = 64
Found cached RTLIL representation for module `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W'.
Parameter \DataWidth = 32
Parameter \AddressWidth = 6
Parameter \AddressRange = 64
Found cached RTLIL representation for module `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W'.
Parameter \DataWidth = 32
Parameter \AddressWidth = 6
Parameter \AddressRange = 64
Found cached RTLIL representation for module `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W'.

9.6. Analyzing design hierarchy..
Top module:  \top
Used module:     \bf_unit
Used module:         \bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP
Used module:             $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1
Used module:             $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R
Used module:         $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W

9.7. Analyzing design hierarchy..
Top module:  \top
Used module:     \bf_unit
Used module:         \bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP
Used module:             $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1
Used module:             $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R
Used module:         $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W
Removing unused module `\bf_unit_mul_32ns_32ns_64_2_1'.
Removing unused module `\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W'.
Removing unused module `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R'.
Removing unused module `\dual_port_ram'.
Removing unused module `\single_port_ram'.
Removing unused module `\multiply'.
Removing unused module `\adder'.
Removing unused module `\mux'.
Removing unused module `\fpga_interconnect'.
Removing unused module `\DFF'.
Removing unused module `\LUT_K'.
Removing unused module `\mult_fp_16'.
Removing unused module `\mult_fp_32'.
Removing unused module `\mult_fp_clk_16'.
Removing unused module `\mult_fp_clk_32'.
Removing unused module `\addition_fp_16'.
Removing unused module `\addition_fp_32'.
Removing unused module `\addition_fp_clk_16'.
Removing unused module `\addition_fp_clk_32'.
Removing unused module `\int_sop_2'.
Removing unused module `\mult_add_int_27x27'.
Removing unused module `\mult_add_int_18x19'.
Removing unused module `\int_sop_4'.
Removing unused module `\int_sop_accum_4'.
Removing unused module `\mac_fp_16'.
Removing unused module `\mac_fp_32'.
Removing unused module `\mac_int_27x27'.
Removing unused module `\mac_int_18x19'.
Removing unused module `\mac_int_9x9'.
Removing unused module `\fp16_mult_add'.
Removing unused module `\fp16_sop2_mult'.
Removing unused module `\fp16_sop2_accum'.
Removing unused module `\fp16_mult_fp32_add'.
Removing unused module `\fp16_mult_fp32_accum'.
Removing unused module `\fp32_mult_add'.
Removing unused module `\fp32_mult_then_add'.
Removed 36 unused modules.

10. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.
Optimizing module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
<suppressed ~289 debug messages>
Optimizing module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1.
Optimizing module top.
Optimizing module bf_unit.
<suppressed ~20 debug messages>
Optimizing module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.

11. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R because it contains processes (run 'proc' command first).
Warning: Ignoring module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1 because it contains processes (run 'proc' command first).
Finding unused cells or wires in module \top..
Warning: Ignoring module bf_unit because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W because it contains processes (run 'proc' command first).
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

12. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R...
Checking module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W...
Checking module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1...
Checking module bf_unit...
Checking module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP...
Checking module top...
Found and reported 0 problems.

13. Executing OPT pass (performing simple optimizations).

13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.
Optimizing module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.
Optimizing module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1.
Optimizing module bf_unit.
Optimizing module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Optimizing module top.

13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R'.
Finding identical cells in module `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W'.
Finding identical cells in module `$paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1'.
Finding identical cells in module `\bf_unit'.
<suppressed ~9 debug messages>
Finding identical cells in module `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP'.
<suppressed ~423 debug messages>
Finding identical cells in module `\top'.
Removed a total of 144 cells.

13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Warning: Ignoring module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1 because it contains processes (run 'proc' command first).
Warning: Ignoring module bf_unit because it contains processes (run 'proc' command first).
Warning: Ignoring module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP because it contains processes (run 'proc' command first).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.
  Optimizing cells in module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.
  Optimizing cells in module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1.
  Optimizing cells in module \bf_unit.
  Optimizing cells in module \bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
  Optimizing cells in module \top.
Performed a total of 0 changes.

13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R'.
Finding identical cells in module `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W'.
Finding identical cells in module `$paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1'.
Finding identical cells in module `\bf_unit'.
Finding identical cells in module `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

13.6. Executing OPT_DFF pass (perform DFF optimizations).

13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1 because it contains processes (run 'proc' command first).
Warning: Ignoring module bf_unit because it contains processes (run 'proc' command first).
Warning: Ignoring module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP because it contains processes (run 'proc' command first).
Finding unused cells or wires in module \top..

13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.
Optimizing module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.
Optimizing module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1.
Optimizing module bf_unit.
Optimizing module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Optimizing module top.

13.9. Finished OPT passes. (There is nothing left to do.)

14. Executing PROC pass (convert processes to netlists).

14.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.v:0$743'.
Found and cleaned up 1 empty switch in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:782$157'.
Cleaned up 1 empty switch.

14.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:54$747 in module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.
Marked 1 switch rules as full_case in process $proc$bf_unit.v:249$689 in module bf_unit.
Marked 2 switch rules as full_case in process $proc$bf_unit.v:257$691 in module bf_unit.
Marked 1 switch rules as full_case in process $proc$bf_unit.v:288$699 in module bf_unit.
Marked 1 switch rules as full_case in process $proc$bf_unit.v:298$701 in module bf_unit.
Marked 1 switch rules as full_case in process $proc$bf_unit.v:306$703 in module bf_unit.
Marked 1 switch rules as full_case in process $proc$bf_unit.v:314$707 in module bf_unit.
Marked 1 switch rules as full_case in process $proc$bf_unit.v:322$711 in module bf_unit.
Marked 1 switch rules as full_case in process $proc$bf_unit.v:330$715 in module bf_unit.
Marked 1 switch rules as full_case in process $proc$bf_unit.v:338$717 in module bf_unit.
Marked 3 switch rules as full_case in process $proc$bf_unit.v:346$719 in module bf_unit.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1005$247 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1013$251 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 3 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1021$275 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 3 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1035$279 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1049$283 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1057$289 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1065$295 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1073$299 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1081$309 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1089$317 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1097$321 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1105$325 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1113$335 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1121$339 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1129$343 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1137$353 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1145$357 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1153$361 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1161$371 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1169$375 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1177$379 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1185$389 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1193$395 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1201$401 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 2 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1209$407 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:606$44 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:614$46 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 2 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:624$51 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 2 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:636$57 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 2 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:648$63 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 2 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:660$69 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 2 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:672$75 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 2 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:684$81 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 2 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:696$87 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 2 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:708$93 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 2 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:720$99 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 2 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:732$105 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 2 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:744$111 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 2 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:756$117 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:766$135 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:774$146 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 2 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:782$157 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:794$161 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 2 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:802$170 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:812$202 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:820$211 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:828$224 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:989$241 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Marked 1 switch rules as full_case in process $proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:997$243 in module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Removed a total of 0 dead cases.

14.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 97 assignments to connections.

14.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\bf_unit.$proc$bf_unit.v:0$736'.
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_ap_start_reg = 1'0
Found init rule in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:0$673'.
  Set init value: \ap_CS_fsm = 2'01
  Set init value: \ap_enable_reg_pp0_iter11 = 1'0
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0
  Set init value: \ap_enable_reg_pp0_iter5 = 1'0
  Set init value: \ap_enable_reg_pp0_iter6 = 1'0
  Set init value: \ap_enable_reg_pp0_iter7 = 1'0
  Set init value: \ap_enable_reg_pp0_iter8 = 1'0
  Set init value: \ap_enable_reg_pp0_iter9 = 1'0
  Set init value: \ap_enable_reg_pp0_iter10 = 1'0
  Set init value: \mem_empty_fu_222 = 1'0
  Set init value: \write_limit_1_fu_226 = 7'0000000
  Set init value: \write_limit_fu_230 = 7'0000000
  Set init value: \read_limit_fu_234 = 7'0000000
  Set init value: \read_limit_1_fu_238 = 7'0000000

14.5. Executing PROC_ARST pass (detect async resets in processes).

14.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.v:32$740'.
     1/1: $0\q0[31:0]
Creating decoders for process `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.$proc$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:44$745'.
     1/1: $0\q0[31:0]
Creating decoders for process `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.$proc$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:54$747'.
     1/6: $2$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$756
     2/6: $2$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_DATA[31:0]$755
     3/6: $2$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_ADDR[5:0]$754
     4/6: $1$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$753
     5/6: $1$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_DATA[31:0]$752
     6/6: $1$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_ADDR[5:0]$751
Creating decoders for process `$paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1.$proc$bf_unit_mul_32ns_32ns_64_2_1.v:43$739'.
     1/1: $0\buff0[63:0]
Creating decoders for process `\bf_unit.$proc$bf_unit.v:0$736'.
Creating decoders for process `\bf_unit.$proc$bf_unit.v:249$689'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\bf_unit.$proc$bf_unit.v:257$691'.
     1/1: $0\grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_ap_start_reg[0:0]
Creating decoders for process `\bf_unit.$proc$bf_unit.v:269$695'.
     1/7: $0\trunc_ln145_reg_258[9:0]
     2/7: $0\sub61_reg_253[31:0]
     3/7: $0\sub_i231_reg_248[31:0]
     4/7: $0\sub_i268_reg_243[31:0]
     5/7: $0\tmp_40_reg_238[0:0]
     6/7: $0\add7_reg_233[31:0]
     7/7: $0\mask_reg_228[5:0]
Creating decoders for process `\bf_unit.$proc$bf_unit.v:281$697'.
     1/2: $0\tmp_reg_223[0:0]
     2/2: $0\shift_reg_215[31:0]
Creating decoders for process `\bf_unit.$proc$bf_unit.v:288$699'.
     1/1: $1\ap_ST_fsm_state1_blk[0:0]
Creating decoders for process `\bf_unit.$proc$bf_unit.v:298$701'.
     1/1: $1\ap_ST_fsm_state3_blk[0:0]
Creating decoders for process `\bf_unit.$proc$bf_unit.v:306$703'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\bf_unit.$proc$bf_unit.v:314$707'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\bf_unit.$proc$bf_unit.v:322$711'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\bf_unit.$proc$bf_unit.v:330$715'.
     1/1: $1\input_stream_s_read[0:0]
Creating decoders for process `\bf_unit.$proc$bf_unit.v:338$717'.
     1/1: $1\output_stream_s_write[0:0]
Creating decoders for process `\bf_unit.$proc$bf_unit.v:346$719'.
     1/3: $3\ap_NS_fsm[2:0]
     2/3: $2\ap_NS_fsm[2:0]
     3/3: $1\ap_NS_fsm[2:0]
Creating decoders for process `\bf_unit.$proc$bf_unit.v:379$727'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:0$673'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1005$247'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1013$251'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1021$275'.
     1/3: $3\ap_phi_mux_output_data0_2_phi_fu_482_p4[31:0]
     2/3: $2\ap_phi_mux_output_data0_2_phi_fu_482_p4[31:0]
     3/3: $1\ap_phi_mux_output_data0_2_phi_fu_482_p4[31:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1035$279'.
     1/3: $3\ap_phi_mux_output_data1_2_phi_fu_493_p4[31:0]
     2/3: $2\ap_phi_mux_output_data1_2_phi_fu_493_p4[31:0]
     3/3: $1\ap_phi_mux_output_data1_2_phi_fu_493_p4[31:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1049$283'.
     1/1: $1\ap_phi_mux_set_read_limit_phi_fu_434_p4[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1057$289'.
     1/1: $1\ap_phi_mux_set_write_limit_phi_fu_445_p4[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1065$295'.
     1/1: $1\grp_fu_501_ce[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1073$299'.
     1/1: $1\input_stream_s_blk_n[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1081$309'.
     1/1: $1\input_stream_s_read[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1089$317'.
     1/1: $1\mem0_ce0[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1097$321'.
     1/1: $1\mem0_ce1[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1105$325'.
     1/1: $1\mem0_we1[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1113$335'.
     1/1: $1\mem1_ce0[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1121$339'.
     1/1: $1\mem1_ce1[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1129$343'.
     1/1: $1\mem1_we1[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1137$353'.
     1/1: $1\mem2_ce0[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1145$357'.
     1/1: $1\mem2_ce1[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1153$361'.
     1/1: $1\mem2_we1[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1161$371'.
     1/1: $1\mem3_ce0[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1169$375'.
     1/1: $1\mem3_ce1[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1177$379'.
     1/1: $1\mem3_we1[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1185$389'.
     1/1: $1\output_stream_s_blk_n[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1193$395'.
     1/1: $1\output_stream_s_write[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1201$401'.
     1/1: $1\tw_factors_ce0[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1209$407'.
     1/2: $2\ap_NS_fsm[1:0]
     2/2: $1\ap_NS_fsm[1:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1317$452'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1323$456'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1327$464'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1331$472'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1335$480'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1339$484'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1343$488'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1347$494'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1351$496'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1355$498'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1359$500'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1363$502'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1367$504'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1371$506'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1375$508'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1379$510'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1383$512'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1387$514'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1391$516'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1397$519'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1401$523'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1413$527'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1417$531'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1421$535'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1425$539'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1429$543'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1433$547'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1437$551'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1441$555'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1445$559'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1449$563'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1453$569'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1457$575'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1461$581'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1561$621'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1654$657'.
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:606$44'.
     1/1: $0\ap_CS_fsm[1:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:614$46'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:624$51'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:636$57'.
     1/1: $0\ap_enable_reg_pp0_iter10[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:648$63'.
     1/1: $0\ap_enable_reg_pp0_iter11[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:660$69'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:672$75'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:684$81'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:696$87'.
     1/1: $0\ap_enable_reg_pp0_iter5[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:708$93'.
     1/1: $0\ap_enable_reg_pp0_iter6[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:720$99'.
     1/1: $0\ap_enable_reg_pp0_iter7[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:732$105'.
     1/1: $0\ap_enable_reg_pp0_iter8[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:744$111'.
     1/1: $0\ap_enable_reg_pp0_iter9[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:756$117'.
     1/1: $0\mem_empty_fu_222[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:766$135'.
     1/1: $0\read_limit_1_fu_238[6:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:774$146'.
     1/1: $0\read_limit_fu_234[6:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:782$157'.
     1/1: $0\set_read_limit_2_reg_452[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:794$161'.
     1/1: $0\set_read_limit_reg_430[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:802$170'.
     1/1: $0\set_write_limit_2_reg_464[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:812$202'.
     1/1: $0\set_write_limit_reg_441[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:820$211'.
     1/1: $0\write_limit_1_fu_226[6:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:828$224'.
     1/1: $0\write_limit_fu_230[6:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
     1/124: $0\select_ln101_reg_2324[31:0]
     2/124: $0\select_ln100_reg_2318[31:0]
     3/124: $0\reduced_reg_2293[31:0]
     4/124: $0\trunc_ln85_reg_2288[31:0]
     5/124: $0\y_1_reg_2283[32:0]
     6/124: $0\y_reg_2277[32:0]
     7/124: $0\add_ln76_2_reg_2272[4:0]
     8/124: $0\add_ln75_reg_2267[1:0]
     9/124: $0\d_reg_2261_pp0_iter8_reg[31:0]
    10/124: $0\d_reg_2261_pp0_iter7_reg[31:0]
    11/124: $0\d_reg_2261[31:0]
    12/124: $0\tmp_38_reg_2256[3:0]
    13/124: $0\trunc_ln71_reg_2251[1:0]
    14/124: $0\tmp_32_reg_2246[1:0]
    15/124: $0\tmp_35_reg_2241[1:0]
    16/124: $0\add_ln66_13_reg_2236[16:0]
    17/124: $0\add_ln66_5_reg_2231[24:0]
    18/124: $0\add_ln66_2_reg_2226[31:0]
    19/124: $0\h_reg_2220_pp0_iter6_reg[31:0]
    20/124: $0\h_reg_2220_pp0_iter5_reg[31:0]
    21/124: $0\h_reg_2220[31:0]
    22/124: $0\tmp_34_reg_2215[31:0]
    23/124: $0\tmp_33_reg_2210[29:0]
    24/124: $0\tmp_31_reg_2205[27:0]
    25/124: $0\tmp_30_reg_2200[25:0]
    26/124: $0\tmp_29_reg_2195[23:0]
    27/124: $0\tmp_28_reg_2190[21:0]
    28/124: $0\tmp_27_reg_2185[19:0]
    29/124: $0\tmp_26_reg_2180[17:0]
    30/124: $0\tmp_25_reg_2175[15:0]
    31/124: $0\tmp_24_reg_2170[13:0]
    32/124: $0\tmp_23_reg_2165[11:0]
    33/124: $0\tmp_22_reg_2160[9:0]
    34/124: $0\tmp_21_reg_2155[7:0]
    35/124: $0\tmp_20_reg_2150[5:0]
    36/124: $0\tmp_19_reg_2145[3:0]
    37/124: $0\tmp_18_reg_2140[1:0]
    38/124: $0\tmp_17_reg_2135[1:0]
    39/124: $0\tmp_16_reg_2130[1:0]
    40/124: $0\tmp_15_reg_2125[1:0]
    41/124: $0\tmp_14_reg_2120[1:0]
    42/124: $0\tmp_13_reg_2115[1:0]
    43/124: $0\tmp_12_reg_2110[1:0]
    44/124: $0\tmp_11_reg_2105[1:0]
    45/124: $0\tmp_10_reg_2100[1:0]
    46/124: $0\tmp_9_reg_2095[1:0]
    47/124: $0\tmp_8_reg_2090[1:0]
    48/124: $0\tmp_7_reg_2085[1:0]
    49/124: $0\tmp_6_reg_2080[1:0]
    50/124: $0\tmp_5_reg_2075[1:0]
    51/124: $0\tmp_4_reg_2070[1:0]
    52/124: $0\tmp_s_reg_2064[1:0]
    53/124: $0\tw_factor_reg_2049[31:0]
    54/124: $0\in_odd_reg_2034_pp0_iter2_reg[31:0]
    55/124: $0\in_even_reg_2029_pp0_iter9_reg[31:0]
    56/124: $0\in_even_reg_2029_pp0_iter8_reg[31:0]
    57/124: $0\in_even_reg_2029_pp0_iter7_reg[31:0]
    58/124: $0\in_even_reg_2029_pp0_iter6_reg[31:0]
    59/124: $0\in_even_reg_2029_pp0_iter5_reg[31:0]
    60/124: $0\in_even_reg_2029_pp0_iter4_reg[31:0]
    61/124: $0\in_even_reg_2029_pp0_iter3_reg[31:0]
    62/124: $0\in_even_reg_2029_pp0_iter2_reg[31:0]
    63/124: $0\tmp_reg_2025_pp0_iter10_reg[0:0]
    64/124: $0\tmp_reg_2025_pp0_iter9_reg[0:0]
    65/124: $0\tmp_reg_2025_pp0_iter8_reg[0:0]
    66/124: $0\tmp_reg_2025_pp0_iter7_reg[0:0]
    67/124: $0\tmp_reg_2025_pp0_iter6_reg[0:0]
    68/124: $0\tmp_reg_2025_pp0_iter5_reg[0:0]
    69/124: $0\tmp_reg_2025_pp0_iter4_reg[0:0]
    70/124: $0\tmp_reg_2025_pp0_iter3_reg[0:0]
    71/124: $0\tmp_reg_2025_pp0_iter2_reg[0:0]
    72/124: $0\or_ln162_reg_2021_pp0_iter10_reg[0:0]
    73/124: $0\or_ln162_reg_2021_pp0_iter9_reg[0:0]
    74/124: $0\or_ln162_reg_2021_pp0_iter8_reg[0:0]
    75/124: $0\or_ln162_reg_2021_pp0_iter7_reg[0:0]
    76/124: $0\or_ln162_reg_2021_pp0_iter6_reg[0:0]
    77/124: $0\or_ln162_reg_2021_pp0_iter5_reg[0:0]
    78/124: $0\or_ln162_reg_2021_pp0_iter4_reg[0:0]
    79/124: $0\or_ln162_reg_2021_pp0_iter3_reg[0:0]
    80/124: $0\or_ln162_reg_2021_pp0_iter2_reg[0:0]
    81/124: $0\icmp_ln161_reg_2017_pp0_iter9_reg[0:0]
    82/124: $0\icmp_ln161_reg_2017_pp0_iter8_reg[0:0]
    83/124: $0\icmp_ln161_reg_2017_pp0_iter7_reg[0:0]
    84/124: $0\icmp_ln161_reg_2017_pp0_iter6_reg[0:0]
    85/124: $0\icmp_ln161_reg_2017_pp0_iter5_reg[0:0]
    86/124: $0\icmp_ln161_reg_2017_pp0_iter4_reg[0:0]
    87/124: $0\icmp_ln161_reg_2017_pp0_iter3_reg[0:0]
    88/124: $0\icmp_ln161_reg_2017_pp0_iter2_reg[0:0]
    89/124: $0\waddr_reg_2012_pp0_iter9_reg[5:0]
    90/124: $0\waddr_reg_2012_pp0_iter8_reg[5:0]
    91/124: $0\waddr_reg_2012_pp0_iter7_reg[5:0]
    92/124: $0\waddr_reg_2012_pp0_iter6_reg[5:0]
    93/124: $0\waddr_reg_2012_pp0_iter5_reg[5:0]
    94/124: $0\waddr_reg_2012_pp0_iter4_reg[5:0]
    95/124: $0\waddr_reg_2012_pp0_iter3_reg[5:0]
    96/124: $0\waddr_reg_2012_pp0_iter2_reg[5:0]
    97/124: $0\write_mem_idx_reg_2008_pp0_iter10_reg[0:0]
    98/124: $0\write_mem_idx_reg_2008_pp0_iter9_reg[0:0]
    99/124: $0\write_mem_idx_reg_2008_pp0_iter8_reg[0:0]
   100/124: $0\write_mem_idx_reg_2008_pp0_iter7_reg[0:0]
   101/124: $0\write_mem_idx_reg_2008_pp0_iter6_reg[0:0]
   102/124: $0\write_mem_idx_reg_2008_pp0_iter5_reg[0:0]
   103/124: $0\write_mem_idx_reg_2008_pp0_iter4_reg[0:0]
   104/124: $0\write_mem_idx_reg_2008_pp0_iter3_reg[0:0]
   105/124: $0\write_mem_idx_reg_2008_pp0_iter2_reg[0:0]
   106/124: $0\raddr_reg_2003_pp0_iter10_reg[5:0]
   107/124: $0\raddr_reg_2003_pp0_iter9_reg[5:0]
   108/124: $0\raddr_reg_2003_pp0_iter8_reg[5:0]
   109/124: $0\raddr_reg_2003_pp0_iter7_reg[5:0]
   110/124: $0\raddr_reg_2003_pp0_iter6_reg[5:0]
   111/124: $0\raddr_reg_2003_pp0_iter5_reg[5:0]
   112/124: $0\raddr_reg_2003_pp0_iter4_reg[5:0]
   113/124: $0\raddr_reg_2003_pp0_iter3_reg[5:0]
   114/124: $0\raddr_reg_2003_pp0_iter2_reg[5:0]
   115/124: $0\read_mem_idx_reg_1999_pp0_iter10_reg[0:0]
   116/124: $0\read_mem_idx_reg_1999_pp0_iter9_reg[0:0]
   117/124: $0\read_mem_idx_reg_1999_pp0_iter8_reg[0:0]
   118/124: $0\read_mem_idx_reg_1999_pp0_iter7_reg[0:0]
   119/124: $0\read_mem_idx_reg_1999_pp0_iter6_reg[0:0]
   120/124: $0\read_mem_idx_reg_1999_pp0_iter5_reg[0:0]
   121/124: $0\read_mem_idx_reg_1999_pp0_iter4_reg[0:0]
   122/124: $0\read_mem_idx_reg_1999_pp0_iter3_reg[0:0]
   123/124: $0\read_mem_idx_reg_1999_pp0_iter2_reg[0:0]
   124/124: $0\icmp_ln161_reg_2017_pp0_iter10_reg[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:965$237'.
     1/19: $0\tw_idx_reg_2039[9:0]
     2/19: $0\in_odd_reg_2034_pp0_iter1_reg[31:0]
     3/19: $0\in_odd_reg_2034[31:0]
     4/19: $0\in_even_reg_2029_pp0_iter1_reg[31:0]
     5/19: $0\in_even_reg_2029[31:0]
     6/19: $0\tmp_reg_2025_pp0_iter1_reg[0:0]
     7/19: $0\tmp_reg_2025[0:0]
     8/19: $0\or_ln162_reg_2021_pp0_iter1_reg[0:0]
     9/19: $0\or_ln162_reg_2021[0:0]
    10/19: $0\icmp_ln161_reg_2017_pp0_iter1_reg[0:0]
    11/19: $0\waddr_reg_2012_pp0_iter1_reg[5:0]
    12/19: $0\waddr_reg_2012[5:0]
    13/19: $0\write_mem_idx_reg_2008_pp0_iter1_reg[0:0]
    14/19: $0\write_mem_idx_reg_2008[0:0]
    15/19: $0\raddr_reg_2003_pp0_iter1_reg[5:0]
    16/19: $0\raddr_reg_2003[5:0]
    17/19: $0\read_mem_idx_reg_1999_pp0_iter1_reg[0:0]
    18/19: $0\read_mem_idx_reg_1999[0:0]
    19/19: $0\icmp_ln161_reg_2017[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:989$241'.
     1/1: $1\ap_ST_fsm_state1_blk[0:0]
Creating decoders for process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:997$243'.
     1/1: $1\ap_done[0:0]

14.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\bf_unit.\ap_ST_fsm_state1_blk' from process `\bf_unit.$proc$bf_unit.v:288$699'.
No latch inferred for signal `\bf_unit.\ap_ST_fsm_state3_blk' from process `\bf_unit.$proc$bf_unit.v:298$701'.
No latch inferred for signal `\bf_unit.\ap_done' from process `\bf_unit.$proc$bf_unit.v:306$703'.
No latch inferred for signal `\bf_unit.\ap_idle' from process `\bf_unit.$proc$bf_unit.v:314$707'.
No latch inferred for signal `\bf_unit.\ap_ready' from process `\bf_unit.$proc$bf_unit.v:322$711'.
No latch inferred for signal `\bf_unit.\input_stream_s_read' from process `\bf_unit.$proc$bf_unit.v:330$715'.
No latch inferred for signal `\bf_unit.\output_stream_s_write' from process `\bf_unit.$proc$bf_unit.v:338$717'.
No latch inferred for signal `\bf_unit.\ap_NS_fsm' from process `\bf_unit.$proc$bf_unit.v:346$719'.
No latch inferred for signal `\bf_unit.\ap_rst_n_inv' from process `\bf_unit.$proc$bf_unit.v:379$727'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_idle' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1005$247'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_idle_pp0' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1013$251'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_phi_mux_output_data0_2_phi_fu_482_p4' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1021$275'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_phi_mux_output_data1_2_phi_fu_493_p4' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1035$279'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_phi_mux_set_read_limit_phi_fu_434_p4' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1049$283'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_phi_mux_set_write_limit_phi_fu_445_p4' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1057$289'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\grp_fu_501_ce' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1065$295'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\input_stream_s_blk_n' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1073$299'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\input_stream_s_read' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1081$309'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\mem0_ce0' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1089$317'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\mem0_ce1' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1097$321'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\mem0_we1' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1105$325'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\mem1_ce0' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1113$335'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\mem1_ce1' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1121$339'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\mem1_we1' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1129$343'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\mem2_ce0' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1137$353'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\mem2_ce1' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1145$357'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\mem2_we1' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1153$361'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\mem3_ce0' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1161$371'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\mem3_ce1' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1169$375'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\mem3_we1' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1177$379'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\output_stream_s_blk_n' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1185$389'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\output_stream_s_write' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1193$395'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tw_factors_ce0' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1201$401'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_NS_fsm' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1209$407'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_block_pp0' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1317$452'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_block_pp0_stage0_01001' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1323$456'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_block_pp0_stage0_11001' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1327$464'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_block_pp0_stage0_subdone' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1331$472'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_block_state13_pp0_stage0_iter11' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1335$480'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_block_state2_pp0_stage0_iter0' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1339$484'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_condition_412' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1343$488'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_enable_operation_301' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1347$494'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_enable_operation_303' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1351$496'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_enable_operation_305' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1355$498'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_enable_operation_307' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1359$500'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_enable_operation_320' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1363$502'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_enable_operation_321' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1367$504'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_enable_operation_323' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1371$506'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_enable_operation_324' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1375$508'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_enable_operation_333' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1379$510'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_enable_operation_335' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1383$512'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_enable_operation_338' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1387$514'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_enable_operation_340' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1391$516'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_enable_state12_pp0_iter10_stage0' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1397$519'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_enable_state13_pp0_iter11_stage0' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1401$523'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_predicate_op117_read_state2' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1413$527'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_predicate_op301_load_state12' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1417$531'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_predicate_op303_load_state12' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1421$535'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_predicate_op305_load_state12' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1425$539'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_predicate_op307_load_state12' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1429$543'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_predicate_op320_load_state13' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1433$547'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_predicate_op321_load_state13' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1437$551'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_predicate_op323_load_state13' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1441$555'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_predicate_op324_load_state13' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1445$559'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_predicate_op333_store_state13' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1449$563'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_predicate_op335_store_state13' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1453$569'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_predicate_op338_store_state13' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1457$575'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_predicate_op340_store_state13' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1461$581'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\read_limit_4_fu_777_p4' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1561$621'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$bitselwrite$pos$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1563$42' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1561$621'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\write_limit_4_fu_791_p4' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1654$657'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$bitselwrite$pos$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1656$43' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1654$657'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_ST_fsm_state1_blk' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:989$241'.
No latch inferred for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_done' from process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:997$243'.

14.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.\q0' using process `$paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.v:32$740'.
  created $dff cell `$procdff$1416' with positive edge clock.
Creating register for signal `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.\q0' using process `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.$proc$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:44$745'.
  created $dff cell `$procdff$1417' with positive edge clock.
Creating register for signal `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_ADDR' using process `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.$proc$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:54$747'.
  created $dff cell `$procdff$1418' with positive edge clock.
Creating register for signal `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_DATA' using process `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.$proc$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:54$747'.
  created $dff cell `$procdff$1419' with positive edge clock.
Creating register for signal `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN' using process `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.$proc$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:54$747'.
  created $dff cell `$procdff$1420' with positive edge clock.
Creating register for signal `$paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1.\buff0' using process `$paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1.$proc$bf_unit_mul_32ns_32ns_64_2_1.v:43$739'.
  created $dff cell `$procdff$1421' with positive edge clock.
Creating register for signal `\bf_unit.\ap_CS_fsm' using process `\bf_unit.$proc$bf_unit.v:249$689'.
  created $dff cell `$procdff$1422' with positive edge clock.
Creating register for signal `\bf_unit.\grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_ap_start_reg' using process `\bf_unit.$proc$bf_unit.v:257$691'.
  created $dff cell `$procdff$1423' with positive edge clock.
Creating register for signal `\bf_unit.\mask_reg_228' using process `\bf_unit.$proc$bf_unit.v:269$695'.
  created $dff cell `$procdff$1424' with positive edge clock.
Creating register for signal `\bf_unit.\add7_reg_233' using process `\bf_unit.$proc$bf_unit.v:269$695'.
  created $dff cell `$procdff$1425' with positive edge clock.
Creating register for signal `\bf_unit.\tmp_40_reg_238' using process `\bf_unit.$proc$bf_unit.v:269$695'.
  created $dff cell `$procdff$1426' with positive edge clock.
Creating register for signal `\bf_unit.\sub_i268_reg_243' using process `\bf_unit.$proc$bf_unit.v:269$695'.
  created $dff cell `$procdff$1427' with positive edge clock.
Creating register for signal `\bf_unit.\sub_i231_reg_248' using process `\bf_unit.$proc$bf_unit.v:269$695'.
  created $dff cell `$procdff$1428' with positive edge clock.
Creating register for signal `\bf_unit.\sub61_reg_253' using process `\bf_unit.$proc$bf_unit.v:269$695'.
  created $dff cell `$procdff$1429' with positive edge clock.
Creating register for signal `\bf_unit.\trunc_ln145_reg_258' using process `\bf_unit.$proc$bf_unit.v:269$695'.
  created $dff cell `$procdff$1430' with positive edge clock.
Creating register for signal `\bf_unit.\shift_reg_215' using process `\bf_unit.$proc$bf_unit.v:281$697'.
  created $dff cell `$procdff$1431' with positive edge clock.
Creating register for signal `\bf_unit.\tmp_reg_223' using process `\bf_unit.$proc$bf_unit.v:281$697'.
  created $dff cell `$procdff$1432' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_CS_fsm' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:606$44'.
  created $dff cell `$procdff$1433' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_enable_reg_pp0_iter0' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:614$46'.
  created $dff cell `$procdff$1434' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_enable_reg_pp0_iter1' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:624$51'.
  created $dff cell `$procdff$1435' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_enable_reg_pp0_iter10' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:636$57'.
  created $dff cell `$procdff$1436' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_enable_reg_pp0_iter11' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:648$63'.
  created $dff cell `$procdff$1437' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_enable_reg_pp0_iter2' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:660$69'.
  created $dff cell `$procdff$1438' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_enable_reg_pp0_iter3' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:672$75'.
  created $dff cell `$procdff$1439' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_enable_reg_pp0_iter4' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:684$81'.
  created $dff cell `$procdff$1440' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_enable_reg_pp0_iter5' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:696$87'.
  created $dff cell `$procdff$1441' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_enable_reg_pp0_iter6' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:708$93'.
  created $dff cell `$procdff$1442' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_enable_reg_pp0_iter7' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:720$99'.
  created $dff cell `$procdff$1443' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_enable_reg_pp0_iter8' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:732$105'.
  created $dff cell `$procdff$1444' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\ap_enable_reg_pp0_iter9' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:744$111'.
  created $dff cell `$procdff$1445' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\mem_empty_fu_222' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:756$117'.
  created $dff cell `$procdff$1446' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\read_limit_1_fu_238' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:766$135'.
  created $dff cell `$procdff$1447' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\read_limit_fu_234' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:774$146'.
  created $dff cell `$procdff$1448' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\set_read_limit_2_reg_452' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:782$157'.
  created $dff cell `$procdff$1449' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\set_read_limit_reg_430' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:794$161'.
  created $dff cell `$procdff$1450' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\set_write_limit_2_reg_464' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:802$170'.
  created $dff cell `$procdff$1451' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\set_write_limit_reg_441' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:812$202'.
  created $dff cell `$procdff$1452' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\write_limit_1_fu_226' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:820$211'.
  created $dff cell `$procdff$1453' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\write_limit_fu_230' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:828$224'.
  created $dff cell `$procdff$1454' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\icmp_ln161_reg_2017_pp0_iter10_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1455' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\read_mem_idx_reg_1999_pp0_iter2_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1456' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\read_mem_idx_reg_1999_pp0_iter3_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1457' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\read_mem_idx_reg_1999_pp0_iter4_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1458' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\read_mem_idx_reg_1999_pp0_iter5_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1459' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\read_mem_idx_reg_1999_pp0_iter6_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1460' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\read_mem_idx_reg_1999_pp0_iter7_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1461' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\read_mem_idx_reg_1999_pp0_iter8_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1462' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\read_mem_idx_reg_1999_pp0_iter9_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1463' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\read_mem_idx_reg_1999_pp0_iter10_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1464' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\raddr_reg_2003_pp0_iter2_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1465' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\raddr_reg_2003_pp0_iter3_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1466' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\raddr_reg_2003_pp0_iter4_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1467' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\raddr_reg_2003_pp0_iter5_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1468' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\raddr_reg_2003_pp0_iter6_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1469' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\raddr_reg_2003_pp0_iter7_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1470' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\raddr_reg_2003_pp0_iter8_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1471' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\raddr_reg_2003_pp0_iter9_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1472' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\raddr_reg_2003_pp0_iter10_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1473' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\write_mem_idx_reg_2008_pp0_iter2_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1474' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\write_mem_idx_reg_2008_pp0_iter3_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1475' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\write_mem_idx_reg_2008_pp0_iter4_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1476' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\write_mem_idx_reg_2008_pp0_iter5_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1477' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\write_mem_idx_reg_2008_pp0_iter6_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1478' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\write_mem_idx_reg_2008_pp0_iter7_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1479' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\write_mem_idx_reg_2008_pp0_iter8_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1480' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\write_mem_idx_reg_2008_pp0_iter9_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1481' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\write_mem_idx_reg_2008_pp0_iter10_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1482' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\waddr_reg_2012_pp0_iter2_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1483' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\waddr_reg_2012_pp0_iter3_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1484' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\waddr_reg_2012_pp0_iter4_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1485' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\waddr_reg_2012_pp0_iter5_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1486' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\waddr_reg_2012_pp0_iter6_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1487' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\waddr_reg_2012_pp0_iter7_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1488' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\waddr_reg_2012_pp0_iter8_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1489' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\waddr_reg_2012_pp0_iter9_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1490' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\icmp_ln161_reg_2017_pp0_iter2_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1491' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\icmp_ln161_reg_2017_pp0_iter3_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1492' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\icmp_ln161_reg_2017_pp0_iter4_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1493' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\icmp_ln161_reg_2017_pp0_iter5_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1494' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\icmp_ln161_reg_2017_pp0_iter6_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1495' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\icmp_ln161_reg_2017_pp0_iter7_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1496' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\icmp_ln161_reg_2017_pp0_iter8_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1497' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\icmp_ln161_reg_2017_pp0_iter9_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1498' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\or_ln162_reg_2021_pp0_iter2_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1499' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\or_ln162_reg_2021_pp0_iter3_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1500' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\or_ln162_reg_2021_pp0_iter4_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1501' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\or_ln162_reg_2021_pp0_iter5_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1502' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\or_ln162_reg_2021_pp0_iter6_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1503' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\or_ln162_reg_2021_pp0_iter7_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1504' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\or_ln162_reg_2021_pp0_iter8_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1505' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\or_ln162_reg_2021_pp0_iter9_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1506' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\or_ln162_reg_2021_pp0_iter10_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1507' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_reg_2025_pp0_iter2_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1508' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_reg_2025_pp0_iter3_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1509' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_reg_2025_pp0_iter4_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1510' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_reg_2025_pp0_iter5_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1511' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_reg_2025_pp0_iter6_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1512' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_reg_2025_pp0_iter7_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1513' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_reg_2025_pp0_iter8_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1514' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_reg_2025_pp0_iter9_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1515' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_reg_2025_pp0_iter10_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1516' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\in_even_reg_2029_pp0_iter2_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1517' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\in_even_reg_2029_pp0_iter3_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1518' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\in_even_reg_2029_pp0_iter4_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1519' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\in_even_reg_2029_pp0_iter5_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1520' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\in_even_reg_2029_pp0_iter6_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1521' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\in_even_reg_2029_pp0_iter7_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1522' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\in_even_reg_2029_pp0_iter8_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1523' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\in_even_reg_2029_pp0_iter9_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1524' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\in_odd_reg_2034_pp0_iter2_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1525' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tw_factor_reg_2049' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1526' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_s_reg_2064' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1527' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_4_reg_2070' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1528' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_5_reg_2075' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1529' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_6_reg_2080' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1530' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_7_reg_2085' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1531' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_8_reg_2090' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1532' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_9_reg_2095' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1533' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_10_reg_2100' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1534' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_11_reg_2105' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1535' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_12_reg_2110' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1536' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_13_reg_2115' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1537' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_14_reg_2120' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1538' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_15_reg_2125' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1539' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_16_reg_2130' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1540' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_17_reg_2135' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1541' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_18_reg_2140' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1542' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_19_reg_2145' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1543' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_20_reg_2150' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1544' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_21_reg_2155' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1545' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_22_reg_2160' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1546' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_23_reg_2165' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1547' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_24_reg_2170' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1548' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_25_reg_2175' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1549' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_26_reg_2180' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1550' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_27_reg_2185' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1551' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_28_reg_2190' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1552' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_29_reg_2195' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1553' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_30_reg_2200' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1554' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_31_reg_2205' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1555' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_33_reg_2210' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1556' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_34_reg_2215' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1557' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\h_reg_2220' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1558' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\h_reg_2220_pp0_iter5_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1559' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\h_reg_2220_pp0_iter6_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1560' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\add_ln66_2_reg_2226' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1561' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\add_ln66_5_reg_2231' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1562' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\add_ln66_13_reg_2236' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1563' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_35_reg_2241' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1564' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_32_reg_2246' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1565' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\trunc_ln71_reg_2251' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1566' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_38_reg_2256' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1567' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\d_reg_2261' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1568' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\d_reg_2261_pp0_iter7_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1569' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\d_reg_2261_pp0_iter8_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1570' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\add_ln75_reg_2267' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1571' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\add_ln76_2_reg_2272' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1572' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\y_reg_2277' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1573' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\y_1_reg_2283' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1574' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\trunc_ln85_reg_2288' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1575' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\reduced_reg_2293' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1576' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\select_ln100_reg_2318' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1577' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\select_ln101_reg_2324' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
  created $dff cell `$procdff$1578' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\icmp_ln161_reg_2017' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:965$237'.
  created $dff cell `$procdff$1579' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\read_mem_idx_reg_1999' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:965$237'.
  created $dff cell `$procdff$1580' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\read_mem_idx_reg_1999_pp0_iter1_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:965$237'.
  created $dff cell `$procdff$1581' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\raddr_reg_2003' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:965$237'.
  created $dff cell `$procdff$1582' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\raddr_reg_2003_pp0_iter1_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:965$237'.
  created $dff cell `$procdff$1583' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\write_mem_idx_reg_2008' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:965$237'.
  created $dff cell `$procdff$1584' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\write_mem_idx_reg_2008_pp0_iter1_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:965$237'.
  created $dff cell `$procdff$1585' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\waddr_reg_2012' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:965$237'.
  created $dff cell `$procdff$1586' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\waddr_reg_2012_pp0_iter1_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:965$237'.
  created $dff cell `$procdff$1587' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\icmp_ln161_reg_2017_pp0_iter1_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:965$237'.
  created $dff cell `$procdff$1588' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\or_ln162_reg_2021' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:965$237'.
  created $dff cell `$procdff$1589' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\or_ln162_reg_2021_pp0_iter1_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:965$237'.
  created $dff cell `$procdff$1590' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_reg_2025' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:965$237'.
  created $dff cell `$procdff$1591' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tmp_reg_2025_pp0_iter1_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:965$237'.
  created $dff cell `$procdff$1592' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\in_even_reg_2029' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:965$237'.
  created $dff cell `$procdff$1593' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\in_even_reg_2029_pp0_iter1_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:965$237'.
  created $dff cell `$procdff$1594' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\in_odd_reg_2034' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:965$237'.
  created $dff cell `$procdff$1595' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\in_odd_reg_2034_pp0_iter1_reg' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:965$237'.
  created $dff cell `$procdff$1596' with positive edge clock.
Creating register for signal `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.\tw_idx_reg_2039' using process `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:965$237'.
  created $dff cell `$procdff$1597' with positive edge clock.

14.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

14.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.v:32$740'.
Removing empty process `$paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.v:32$740'.
Found and cleaned up 1 empty switch in `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.$proc$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:44$745'.
Removing empty process `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.$proc$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:44$745'.
Found and cleaned up 2 empty switches in `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.$proc$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:54$747'.
Removing empty process `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.$proc$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:54$747'.
Found and cleaned up 1 empty switch in `$paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1.$proc$bf_unit_mul_32ns_32ns_64_2_1.v:43$739'.
Removing empty process `$paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1.$proc$bf_unit_mul_32ns_32ns_64_2_1.v:43$739'.
Removing empty process `bf_unit.$proc$bf_unit.v:0$736'.
Found and cleaned up 1 empty switch in `\bf_unit.$proc$bf_unit.v:249$689'.
Removing empty process `bf_unit.$proc$bf_unit.v:249$689'.
Found and cleaned up 3 empty switches in `\bf_unit.$proc$bf_unit.v:257$691'.
Removing empty process `bf_unit.$proc$bf_unit.v:257$691'.
Found and cleaned up 1 empty switch in `\bf_unit.$proc$bf_unit.v:269$695'.
Removing empty process `bf_unit.$proc$bf_unit.v:269$695'.
Found and cleaned up 1 empty switch in `\bf_unit.$proc$bf_unit.v:281$697'.
Removing empty process `bf_unit.$proc$bf_unit.v:281$697'.
Found and cleaned up 1 empty switch in `\bf_unit.$proc$bf_unit.v:288$699'.
Removing empty process `bf_unit.$proc$bf_unit.v:288$699'.
Found and cleaned up 1 empty switch in `\bf_unit.$proc$bf_unit.v:298$701'.
Removing empty process `bf_unit.$proc$bf_unit.v:298$701'.
Found and cleaned up 1 empty switch in `\bf_unit.$proc$bf_unit.v:306$703'.
Removing empty process `bf_unit.$proc$bf_unit.v:306$703'.
Found and cleaned up 1 empty switch in `\bf_unit.$proc$bf_unit.v:314$707'.
Removing empty process `bf_unit.$proc$bf_unit.v:314$707'.
Found and cleaned up 1 empty switch in `\bf_unit.$proc$bf_unit.v:322$711'.
Removing empty process `bf_unit.$proc$bf_unit.v:322$711'.
Found and cleaned up 1 empty switch in `\bf_unit.$proc$bf_unit.v:330$715'.
Removing empty process `bf_unit.$proc$bf_unit.v:330$715'.
Found and cleaned up 1 empty switch in `\bf_unit.$proc$bf_unit.v:338$717'.
Removing empty process `bf_unit.$proc$bf_unit.v:338$717'.
Found and cleaned up 3 empty switches in `\bf_unit.$proc$bf_unit.v:346$719'.
Removing empty process `bf_unit.$proc$bf_unit.v:346$719'.
Removing empty process `bf_unit.$proc$bf_unit.v:379$727'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:0$673'.
Found and cleaned up 1 empty switch in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1005$247'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1005$247'.
Found and cleaned up 1 empty switch in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1013$251'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1013$251'.
Found and cleaned up 3 empty switches in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1021$275'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1021$275'.
Found and cleaned up 3 empty switches in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1035$279'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1035$279'.
Found and cleaned up 1 empty switch in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1049$283'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1049$283'.
Found and cleaned up 1 empty switch in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1057$289'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1057$289'.
Found and cleaned up 1 empty switch in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1065$295'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1065$295'.
Found and cleaned up 1 empty switch in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1073$299'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1073$299'.
Found and cleaned up 1 empty switch in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1081$309'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1081$309'.
Found and cleaned up 1 empty switch in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1089$317'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1089$317'.
Found and cleaned up 1 empty switch in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1097$321'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1097$321'.
Found and cleaned up 1 empty switch in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1105$325'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1105$325'.
Found and cleaned up 1 empty switch in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1113$335'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1113$335'.
Found and cleaned up 1 empty switch in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1121$339'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1121$339'.
Found and cleaned up 1 empty switch in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1129$343'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1129$343'.
Found and cleaned up 1 empty switch in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1137$353'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1137$353'.
Found and cleaned up 1 empty switch in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1145$357'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1145$357'.
Found and cleaned up 1 empty switch in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1153$361'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1153$361'.
Found and cleaned up 1 empty switch in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1161$371'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1161$371'.
Found and cleaned up 1 empty switch in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1169$375'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1169$375'.
Found and cleaned up 1 empty switch in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1177$379'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1177$379'.
Found and cleaned up 1 empty switch in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1185$389'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1185$389'.
Found and cleaned up 1 empty switch in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1193$395'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1193$395'.
Found and cleaned up 1 empty switch in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1201$401'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1201$401'.
Found and cleaned up 2 empty switches in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1209$407'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1209$407'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1317$452'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1323$456'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1327$464'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1331$472'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1335$480'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1339$484'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1343$488'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1347$494'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1351$496'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1355$498'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1359$500'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1363$502'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1367$504'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1371$506'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1375$508'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1379$510'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1383$512'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1387$514'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1391$516'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1397$519'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1401$523'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1413$527'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1417$531'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1421$535'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1425$539'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1429$543'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1433$547'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1437$551'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1441$555'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1445$559'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1449$563'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1453$569'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1457$575'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1461$581'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1561$621'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1654$657'.
Found and cleaned up 1 empty switch in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:606$44'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:606$44'.
Found and cleaned up 2 empty switches in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:614$46'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:614$46'.
Found and cleaned up 3 empty switches in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:624$51'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:624$51'.
Found and cleaned up 3 empty switches in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:636$57'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:636$57'.
Found and cleaned up 3 empty switches in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:648$63'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:648$63'.
Found and cleaned up 3 empty switches in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:660$69'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:660$69'.
Found and cleaned up 3 empty switches in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:672$75'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:672$75'.
Found and cleaned up 3 empty switches in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:684$81'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:684$81'.
Found and cleaned up 3 empty switches in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:696$87'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:696$87'.
Found and cleaned up 3 empty switches in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:708$93'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:708$93'.
Found and cleaned up 3 empty switches in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:720$99'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:720$99'.
Found and cleaned up 3 empty switches in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:732$105'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:732$105'.
Found and cleaned up 3 empty switches in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:744$111'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:744$111'.
Found and cleaned up 3 empty switches in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:756$117'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:756$117'.
Found and cleaned up 2 empty switches in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:766$135'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:766$135'.
Found and cleaned up 2 empty switches in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:774$146'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:774$146'.
Found and cleaned up 3 empty switches in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:782$157'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:782$157'.
Found and cleaned up 2 empty switches in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:794$161'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:794$161'.
Found and cleaned up 3 empty switches in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:802$170'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:802$170'.
Found and cleaned up 2 empty switches in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:812$202'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:812$202'.
Found and cleaned up 2 empty switches in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:820$211'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:820$211'.
Found and cleaned up 2 empty switches in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:828$224'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:828$224'.
Found and cleaned up 1 empty switch in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:836$235'.
Found and cleaned up 1 empty switch in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:965$237'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:965$237'.
Found and cleaned up 1 empty switch in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:989$241'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:989$241'.
Found and cleaned up 1 empty switch in `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:997$243'.
Removing empty process `bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$proc$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:997$243'.
Cleaned up 112 empty switches.

14.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.
Optimizing module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.
Optimizing module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1.
Optimizing module bf_unit.
<suppressed ~4 debug messages>
Optimizing module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
<suppressed ~145 debug messages>
Optimizing module top.

15. Executing FSM pass (extract and optimize FSM).

15.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN.

15.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN' from module `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W'.
  found $dff cell for state register: $procdff$1420
  root of input selection tree: $procmux$782_Y
  found reset state: 0 (guessed from mux tree)
  found ctrl input: \ce1
  found state code: 0
  found ctrl input: \we1
  found state code: 32'11111111111111111111111111111111
  ctrl inputs: { \ce1 \we1 }
  ctrl outputs: $procmux$782_Y
  transition:          0 2'0- ->          0 0
  transition:          0 2'10 ->          0 0
  transition:          0 2'11 -> 32'11111111111111111111111111111111 32'11111111111111111111111111111111
  transition: 32'11111111111111111111111111111111 2'0- ->          0 0
  transition: 32'11111111111111111111111111111111 2'10 ->          0 0
  transition: 32'11111111111111111111111111111111 2'11 -> 32'11111111111111111111111111111111 32'11111111111111111111111111111111

15.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN$1599' from module `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W'.

15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R..
Finding unused cells or wires in module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W..
Finding unused cells or wires in module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1..
Finding unused cells or wires in module \bf_unit..
Finding unused cells or wires in module \bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP..
Finding unused cells or wires in module \top..
Removed 56 unused cells and 1185 unused wires.
<suppressed ~97 debug messages>

15.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN$1599' from module `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W'.

15.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN$1599' from module `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000000000000000000000000000000 -> -1
  11111111111111111111111111111111 -> 1-

15.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN$1599' from module `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W':
-------------------------------------

  Information on FSM $fsm$$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN$1599 ($memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN):

  Number of input signals:    2
  Number of output signals:  32
  Number of state bits:       2

  Input signals:
    0: \we1
    1: \ce1

  Output signals:
    0: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [0]
    1: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [1]
    2: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [2]
    3: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [3]
    4: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [4]
    5: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [5]
    6: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [6]
    7: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [7]
    8: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [8]
    9: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [9]
   10: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [10]
   11: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [11]
   12: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [12]
   13: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [13]
   14: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [14]
   15: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [15]
   16: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [16]
   17: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [17]
   18: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [18]
   19: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [19]
   20: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [20]
   21: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [21]
   22: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [22]
   23: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [23]
   24: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [24]
   25: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [25]
   26: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [26]
   27: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [27]
   28: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [28]
   29: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [29]
   30: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [30]
   31: $0$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN[31:0]$750 [31]

  State encoding:
    0:       2'-1  <RESET STATE>
    1:       2'1-

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'10   ->     0 0
      1:     0 2'0-   ->     0 0
      2:     0 2'11   ->     1 32'11111111111111111111111111111111
      3:     1 2'10   ->     0 0
      4:     1 2'0-   ->     0 0
      5:     1 2'11   ->     1 32'11111111111111111111111111111111

-------------------------------------

15.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$$memwr$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:58$744_EN$1599' from module `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W'.

16. Executing OPT pass (performing simple optimizations).

16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.
Optimizing module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.
<suppressed ~1 debug messages>
Optimizing module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1.
Optimizing module bf_unit.
Optimizing module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Optimizing module top.

16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R'.
Finding identical cells in module `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W'.
<suppressed ~96 debug messages>
Finding identical cells in module `$paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1'.
Finding identical cells in module `\bf_unit'.
<suppressed ~6 debug messages>
Finding identical cells in module `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP'.
<suppressed ~3 debug messages>
Finding identical cells in module `\top'.
Removed a total of 35 cells.

16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$773.
    dead port 2/2 on $mux $procmux$779.
Running muxtree optimizer on module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bf_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$846.
    dead port 2/2 on $mux $procmux$854.
Running muxtree optimizer on module \bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$1089.
    dead port 1/2 on $mux $procmux$869.
    dead port 1/2 on $mux $procmux$872.
    dead port 1/2 on $mux $procmux$874.
    dead port 1/2 on $mux $procmux$880.
    dead port 1/2 on $mux $procmux$887.
    dead port 1/2 on $mux $procmux$890.
    dead port 1/2 on $mux $procmux$892.
    dead port 1/2 on $mux $procmux$898.
    dead port 2/2 on $mux $procmux$968.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 14 multiplexer ports.
<suppressed ~224 debug messages>

16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.
  Optimizing cells in module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.
  Optimizing cells in module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1.
  Optimizing cells in module \bf_unit.
  Optimizing cells in module \bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
  Optimizing cells in module \top.
Performed a total of 0 changes.

16.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R'.
Finding identical cells in module `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W'.
Finding identical cells in module `$paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1'.
Finding identical cells in module `\bf_unit'.
<suppressed ~3 debug messages>
Finding identical cells in module `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP'.
<suppressed ~27 debug messages>
Finding identical cells in module `\top'.
Removed a total of 10 cells.

16.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$1416 ($dff) from module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R (D = $memrd$\rom0$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.v:36$741_DATA, Q = \q0).
Adding EN signal on $procdff$1417 ($dff) from module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W (D = $memrd$\ram$bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.v:47$746_DATA, Q = \q0).
Adding EN signal on $procdff$1421 ($dff) from module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1 (D = \tmp_product, Q = \buff0).
Adding EN signal on $procdff$1432 ($dff) from module bf_unit (D = \shift_fu_135_p2 [31], Q = \tmp_reg_223).
Adding EN signal on $procdff$1431 ($dff) from module bf_unit (D = \shift_fu_135_p2, Q = \shift_reg_215).
Adding EN signal on $procdff$1430 ($dff) from module bf_unit (D = \shl62_fu_198_p2 [9:0], Q = \trunc_ln145_reg_258).
Adding EN signal on $procdff$1429 ($dff) from module bf_unit (D = \sub61_fu_192_p2, Q = \sub61_reg_253).
Adding EN signal on $procdff$1428 ($dff) from module bf_unit (D = \sub_i231_fu_186_p2, Q = \sub_i231_reg_248).
Adding EN signal on $procdff$1427 ($dff) from module bf_unit (D = \sub_i268_fu_180_p2, Q = \sub_i268_reg_243).
Adding EN signal on $procdff$1426 ($dff) from module bf_unit (D = \add7_fu_165_p2 [31], Q = \tmp_40_reg_238).
Adding EN signal on $procdff$1425 ($dff) from module bf_unit (D = \add7_fu_165_p2, Q = \add7_reg_233).
Adding EN signal on $procdff$1424 ($dff) from module bf_unit (D = \mask_fu_158_p2, Q = \mask_reg_228).
Adding SRST signal on $procdff$1423 ($dff) from module bf_unit (D = $procmux$798_Y, Q = \grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_ap_start_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1688 ($sdff) from module bf_unit (D = $procmux$798_Y, Q = \grp_bf_unit_Pipeline_BF_UNIT_LOOP_fu_112_ap_start_reg).
Adding SRST signal on $procdff$1422 ($dff) from module bf_unit (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding EN signal on $procdff$1597 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \tw_idx_fu_863_p2, Q = \tw_idx_reg_2039).
Adding EN signal on $procdff$1596 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \in_odd_reg_2034, Q = \in_odd_reg_2034_pp0_iter1_reg).
Adding EN signal on $procdff$1595 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \input_stream_s_dout [63:32], Q = \in_odd_reg_2034).
Adding EN signal on $procdff$1594 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \in_even_reg_2029, Q = \in_even_reg_2029_pp0_iter1_reg).
Adding EN signal on $procdff$1593 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \input_stream_s_dout [31:0], Q = \in_even_reg_2029).
Adding EN signal on $procdff$1592 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \tmp_reg_2025, Q = \tmp_reg_2025_pp0_iter1_reg).
Adding EN signal on $procdff$1591 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \input_stream_s_empty_n, Q = \tmp_reg_2025).
Adding EN signal on $procdff$1590 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \or_ln162_reg_2021, Q = \or_ln162_reg_2021_pp0_iter1_reg).
Adding EN signal on $procdff$1589 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \or_ln162_fu_822_p2, Q = \or_ln162_reg_2021).
Adding EN signal on $procdff$1588 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \icmp_ln161_reg_2017, Q = \icmp_ln161_reg_2017_pp0_iter1_reg).
Adding EN signal on $procdff$1587 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \waddr_reg_2012, Q = \waddr_reg_2012_pp0_iter1_reg).
Adding EN signal on $procdff$1586 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \waddr_fu_737_p2, Q = \waddr_reg_2012).
Adding EN signal on $procdff$1585 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \write_mem_idx_reg_2008, Q = \write_mem_idx_reg_2008_pp0_iter1_reg).
Adding EN signal on $procdff$1584 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \write_mem_idx_fu_670_p3, Q = \write_mem_idx_reg_2008).
Adding EN signal on $procdff$1583 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \raddr_reg_2003, Q = \raddr_reg_2003_pp0_iter1_reg).
Adding EN signal on $procdff$1582 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \raddr_fu_642_p2, Q = \raddr_reg_2003).
Adding EN signal on $procdff$1581 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \read_mem_idx_reg_1999, Q = \read_mem_idx_reg_1999_pp0_iter1_reg).
Adding EN signal on $procdff$1580 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \read_mem_idx_fu_575_p3, Q = \read_mem_idx_reg_1999).
Adding EN signal on $procdff$1579 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \icmp_ln161_fu_805_p2, Q = \icmp_ln161_reg_2017).
Adding EN signal on $procdff$1578 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \select_ln101_fu_1875_p3, Q = \select_ln101_reg_2324).
Adding EN signal on $procdff$1577 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \select_ln100_fu_1849_p3, Q = \select_ln100_reg_2318).
Adding EN signal on $procdff$1576 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \reduced_fu_1803_p2, Q = \reduced_reg_2293).
Adding EN signal on $procdff$1575 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \y_1_fu_1773_p2 [31:0], Q = \trunc_ln85_reg_2288).
Adding EN signal on $procdff$1574 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \y_1_fu_1773_p2, Q = \y_1_reg_2283).
Adding EN signal on $procdff$1573 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \y_fu_1754_p2, Q = \y_reg_2277).
Adding EN signal on $procdff$1572 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \add_ln76_2_fu_1706_p2, Q = \add_ln76_2_reg_2272).
Adding EN signal on $procdff$1571 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \add_ln75_fu_1677_p2, Q = \add_ln75_reg_2267).
Adding EN signal on $procdff$1570 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \d_reg_2261_pp0_iter7_reg, Q = \d_reg_2261_pp0_iter8_reg).
Adding EN signal on $procdff$1569 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \d_reg_2261, Q = \d_reg_2261_pp0_iter7_reg).
Adding EN signal on $procdff$1568 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \d_fu_1604_p2, Q = \d_reg_2261).
Adding EN signal on $procdff$1567 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \c_fu_1411_p2 [5:2], Q = \tmp_38_reg_2256).
Adding EN signal on $procdff$1566 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \add_ln61_14_fu_1405_p2 [1:0], Q = \trunc_ln71_reg_2251).
Adding EN signal on $procdff$1565 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \add_ln61_14_fu_1405_p2 [3:2], Q = \tmp_32_reg_2246).
Adding EN signal on $procdff$1564 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \c_fu_1411_p2 [5:4], Q = \tmp_35_reg_2241).
Adding EN signal on $procdff$1563 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \add_ln66_13_fu_1553_p2, Q = \add_ln66_13_reg_2236).
Adding EN signal on $procdff$1562 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \add_ln66_5_fu_1499_p2, Q = \add_ln66_5_reg_2231).
Adding EN signal on $procdff$1561 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \add_ln66_2_fu_1477_p2, Q = \add_ln66_2_reg_2226).
Adding EN signal on $procdff$1560 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \h_reg_2220_pp0_iter5_reg, Q = \h_reg_2220_pp0_iter6_reg).
Adding EN signal on $procdff$1559 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \h_reg_2220, Q = \h_reg_2220_pp0_iter5_reg).
Adding EN signal on $procdff$1558 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [31:0], Q = \h_reg_2220).
Adding EN signal on $procdff$1557 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [63:32], Q = \tmp_34_reg_2215).
Adding EN signal on $procdff$1556 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [63:34], Q = \tmp_33_reg_2210).
Adding EN signal on $procdff$1555 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [63:36], Q = \tmp_31_reg_2205).
Adding EN signal on $procdff$1554 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [63:38], Q = \tmp_30_reg_2200).
Adding EN signal on $procdff$1553 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [63:40], Q = \tmp_29_reg_2195).
Adding EN signal on $procdff$1552 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [63:42], Q = \tmp_28_reg_2190).
Adding EN signal on $procdff$1551 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [63:44], Q = \tmp_27_reg_2185).
Adding EN signal on $procdff$1550 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [63:46], Q = \tmp_26_reg_2180).
Adding EN signal on $procdff$1549 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [63:48], Q = \tmp_25_reg_2175).
Adding EN signal on $procdff$1548 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [63:50], Q = \tmp_24_reg_2170).
Adding EN signal on $procdff$1547 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [63:52], Q = \tmp_23_reg_2165).
Adding EN signal on $procdff$1546 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [63:54], Q = \tmp_22_reg_2160).
Adding EN signal on $procdff$1545 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [63:56], Q = \tmp_21_reg_2155).
Adding EN signal on $procdff$1544 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [63:58], Q = \tmp_20_reg_2150).
Adding EN signal on $procdff$1543 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [63:60], Q = \tmp_19_reg_2145).
Adding EN signal on $procdff$1542 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [33:32], Q = \tmp_18_reg_2140).
Adding EN signal on $procdff$1541 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [35:34], Q = \tmp_17_reg_2135).
Adding EN signal on $procdff$1540 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [37:36], Q = \tmp_16_reg_2130).
Adding EN signal on $procdff$1539 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [39:38], Q = \tmp_15_reg_2125).
Adding EN signal on $procdff$1538 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [41:40], Q = \tmp_14_reg_2120).
Adding EN signal on $procdff$1537 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [43:42], Q = \tmp_13_reg_2115).
Adding EN signal on $procdff$1536 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [45:44], Q = \tmp_12_reg_2110).
Adding EN signal on $procdff$1535 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [47:46], Q = \tmp_11_reg_2105).
Adding EN signal on $procdff$1534 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [49:48], Q = \tmp_10_reg_2100).
Adding EN signal on $procdff$1533 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [51:50], Q = \tmp_9_reg_2095).
Adding EN signal on $procdff$1532 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [53:52], Q = \tmp_8_reg_2090).
Adding EN signal on $procdff$1531 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [55:54], Q = \tmp_7_reg_2085).
Adding EN signal on $procdff$1530 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [57:56], Q = \tmp_6_reg_2080).
Adding EN signal on $procdff$1529 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [59:58], Q = \tmp_5_reg_2075).
Adding EN signal on $procdff$1528 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [61:60], Q = \tmp_4_reg_2070).
Adding EN signal on $procdff$1527 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \grp_fu_501_p2 [63:62], Q = \tmp_s_reg_2064).
Adding EN signal on $procdff$1526 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \tw_factors_q0, Q = \tw_factor_reg_2049).
Adding EN signal on $procdff$1525 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \in_odd_reg_2034_pp0_iter1_reg, Q = \in_odd_reg_2034_pp0_iter2_reg).
Adding EN signal on $procdff$1524 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \in_even_reg_2029_pp0_iter8_reg, Q = \in_even_reg_2029_pp0_iter9_reg).
Adding EN signal on $procdff$1523 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \in_even_reg_2029_pp0_iter7_reg, Q = \in_even_reg_2029_pp0_iter8_reg).
Adding EN signal on $procdff$1522 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \in_even_reg_2029_pp0_iter6_reg, Q = \in_even_reg_2029_pp0_iter7_reg).
Adding EN signal on $procdff$1521 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \in_even_reg_2029_pp0_iter5_reg, Q = \in_even_reg_2029_pp0_iter6_reg).
Adding EN signal on $procdff$1520 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \in_even_reg_2029_pp0_iter4_reg, Q = \in_even_reg_2029_pp0_iter5_reg).
Adding EN signal on $procdff$1519 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \in_even_reg_2029_pp0_iter3_reg, Q = \in_even_reg_2029_pp0_iter4_reg).
Adding EN signal on $procdff$1518 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \in_even_reg_2029_pp0_iter2_reg, Q = \in_even_reg_2029_pp0_iter3_reg).
Adding EN signal on $procdff$1517 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \in_even_reg_2029_pp0_iter1_reg, Q = \in_even_reg_2029_pp0_iter2_reg).
Adding EN signal on $procdff$1516 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \tmp_reg_2025_pp0_iter9_reg, Q = \tmp_reg_2025_pp0_iter10_reg).
Adding EN signal on $procdff$1515 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \tmp_reg_2025_pp0_iter8_reg, Q = \tmp_reg_2025_pp0_iter9_reg).
Adding EN signal on $procdff$1514 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \tmp_reg_2025_pp0_iter7_reg, Q = \tmp_reg_2025_pp0_iter8_reg).
Adding EN signal on $procdff$1513 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \tmp_reg_2025_pp0_iter6_reg, Q = \tmp_reg_2025_pp0_iter7_reg).
Adding EN signal on $procdff$1512 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \tmp_reg_2025_pp0_iter5_reg, Q = \tmp_reg_2025_pp0_iter6_reg).
Adding EN signal on $procdff$1511 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \tmp_reg_2025_pp0_iter4_reg, Q = \tmp_reg_2025_pp0_iter5_reg).
Adding EN signal on $procdff$1510 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \tmp_reg_2025_pp0_iter3_reg, Q = \tmp_reg_2025_pp0_iter4_reg).
Adding EN signal on $procdff$1509 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \tmp_reg_2025_pp0_iter2_reg, Q = \tmp_reg_2025_pp0_iter3_reg).
Adding EN signal on $procdff$1508 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \tmp_reg_2025_pp0_iter1_reg, Q = \tmp_reg_2025_pp0_iter2_reg).
Adding EN signal on $procdff$1507 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \or_ln162_reg_2021_pp0_iter9_reg, Q = \or_ln162_reg_2021_pp0_iter10_reg).
Adding EN signal on $procdff$1506 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \or_ln162_reg_2021_pp0_iter8_reg, Q = \or_ln162_reg_2021_pp0_iter9_reg).
Adding EN signal on $procdff$1505 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \or_ln162_reg_2021_pp0_iter7_reg, Q = \or_ln162_reg_2021_pp0_iter8_reg).
Adding EN signal on $procdff$1504 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \or_ln162_reg_2021_pp0_iter6_reg, Q = \or_ln162_reg_2021_pp0_iter7_reg).
Adding EN signal on $procdff$1503 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \or_ln162_reg_2021_pp0_iter5_reg, Q = \or_ln162_reg_2021_pp0_iter6_reg).
Adding EN signal on $procdff$1502 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \or_ln162_reg_2021_pp0_iter4_reg, Q = \or_ln162_reg_2021_pp0_iter5_reg).
Adding EN signal on $procdff$1501 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \or_ln162_reg_2021_pp0_iter3_reg, Q = \or_ln162_reg_2021_pp0_iter4_reg).
Adding EN signal on $procdff$1500 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \or_ln162_reg_2021_pp0_iter2_reg, Q = \or_ln162_reg_2021_pp0_iter3_reg).
Adding EN signal on $procdff$1499 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \or_ln162_reg_2021_pp0_iter1_reg, Q = \or_ln162_reg_2021_pp0_iter2_reg).
Adding EN signal on $procdff$1498 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \icmp_ln161_reg_2017_pp0_iter8_reg, Q = \icmp_ln161_reg_2017_pp0_iter9_reg).
Adding EN signal on $procdff$1497 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \icmp_ln161_reg_2017_pp0_iter7_reg, Q = \icmp_ln161_reg_2017_pp0_iter8_reg).
Adding EN signal on $procdff$1496 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \icmp_ln161_reg_2017_pp0_iter6_reg, Q = \icmp_ln161_reg_2017_pp0_iter7_reg).
Adding EN signal on $procdff$1495 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \icmp_ln161_reg_2017_pp0_iter5_reg, Q = \icmp_ln161_reg_2017_pp0_iter6_reg).
Adding EN signal on $procdff$1494 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \icmp_ln161_reg_2017_pp0_iter4_reg, Q = \icmp_ln161_reg_2017_pp0_iter5_reg).
Adding EN signal on $procdff$1493 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \icmp_ln161_reg_2017_pp0_iter3_reg, Q = \icmp_ln161_reg_2017_pp0_iter4_reg).
Adding EN signal on $procdff$1492 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \icmp_ln161_reg_2017_pp0_iter2_reg, Q = \icmp_ln161_reg_2017_pp0_iter3_reg).
Adding EN signal on $procdff$1491 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \icmp_ln161_reg_2017_pp0_iter1_reg, Q = \icmp_ln161_reg_2017_pp0_iter2_reg).
Adding EN signal on $procdff$1490 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \waddr_reg_2012_pp0_iter8_reg, Q = \waddr_reg_2012_pp0_iter9_reg).
Adding EN signal on $procdff$1489 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \waddr_reg_2012_pp0_iter7_reg, Q = \waddr_reg_2012_pp0_iter8_reg).
Adding EN signal on $procdff$1488 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \waddr_reg_2012_pp0_iter6_reg, Q = \waddr_reg_2012_pp0_iter7_reg).
Adding EN signal on $procdff$1487 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \waddr_reg_2012_pp0_iter5_reg, Q = \waddr_reg_2012_pp0_iter6_reg).
Adding EN signal on $procdff$1486 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \waddr_reg_2012_pp0_iter4_reg, Q = \waddr_reg_2012_pp0_iter5_reg).
Adding EN signal on $procdff$1485 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \waddr_reg_2012_pp0_iter3_reg, Q = \waddr_reg_2012_pp0_iter4_reg).
Adding EN signal on $procdff$1484 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \waddr_reg_2012_pp0_iter2_reg, Q = \waddr_reg_2012_pp0_iter3_reg).
Adding EN signal on $procdff$1483 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \waddr_reg_2012_pp0_iter1_reg, Q = \waddr_reg_2012_pp0_iter2_reg).
Adding EN signal on $procdff$1482 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \write_mem_idx_reg_2008_pp0_iter9_reg, Q = \write_mem_idx_reg_2008_pp0_iter10_reg).
Adding EN signal on $procdff$1481 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \write_mem_idx_reg_2008_pp0_iter8_reg, Q = \write_mem_idx_reg_2008_pp0_iter9_reg).
Adding EN signal on $procdff$1480 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \write_mem_idx_reg_2008_pp0_iter7_reg, Q = \write_mem_idx_reg_2008_pp0_iter8_reg).
Adding EN signal on $procdff$1479 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \write_mem_idx_reg_2008_pp0_iter6_reg, Q = \write_mem_idx_reg_2008_pp0_iter7_reg).
Adding EN signal on $procdff$1478 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \write_mem_idx_reg_2008_pp0_iter5_reg, Q = \write_mem_idx_reg_2008_pp0_iter6_reg).
Adding EN signal on $procdff$1477 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \write_mem_idx_reg_2008_pp0_iter4_reg, Q = \write_mem_idx_reg_2008_pp0_iter5_reg).
Adding EN signal on $procdff$1476 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \write_mem_idx_reg_2008_pp0_iter3_reg, Q = \write_mem_idx_reg_2008_pp0_iter4_reg).
Adding EN signal on $procdff$1475 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \write_mem_idx_reg_2008_pp0_iter2_reg, Q = \write_mem_idx_reg_2008_pp0_iter3_reg).
Adding EN signal on $procdff$1474 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \write_mem_idx_reg_2008_pp0_iter1_reg, Q = \write_mem_idx_reg_2008_pp0_iter2_reg).
Adding EN signal on $procdff$1473 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \raddr_reg_2003_pp0_iter9_reg, Q = \raddr_reg_2003_pp0_iter10_reg).
Adding EN signal on $procdff$1472 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \raddr_reg_2003_pp0_iter8_reg, Q = \raddr_reg_2003_pp0_iter9_reg).
Adding EN signal on $procdff$1471 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \raddr_reg_2003_pp0_iter7_reg, Q = \raddr_reg_2003_pp0_iter8_reg).
Adding EN signal on $procdff$1470 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \raddr_reg_2003_pp0_iter6_reg, Q = \raddr_reg_2003_pp0_iter7_reg).
Adding EN signal on $procdff$1469 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \raddr_reg_2003_pp0_iter5_reg, Q = \raddr_reg_2003_pp0_iter6_reg).
Adding EN signal on $procdff$1468 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \raddr_reg_2003_pp0_iter4_reg, Q = \raddr_reg_2003_pp0_iter5_reg).
Adding EN signal on $procdff$1467 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \raddr_reg_2003_pp0_iter3_reg, Q = \raddr_reg_2003_pp0_iter4_reg).
Adding EN signal on $procdff$1466 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \raddr_reg_2003_pp0_iter2_reg, Q = \raddr_reg_2003_pp0_iter3_reg).
Adding EN signal on $procdff$1465 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \raddr_reg_2003_pp0_iter1_reg, Q = \raddr_reg_2003_pp0_iter2_reg).
Adding EN signal on $procdff$1464 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \read_mem_idx_reg_1999_pp0_iter9_reg, Q = \read_mem_idx_reg_1999_pp0_iter10_reg).
Adding EN signal on $procdff$1463 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \read_mem_idx_reg_1999_pp0_iter8_reg, Q = \read_mem_idx_reg_1999_pp0_iter9_reg).
Adding EN signal on $procdff$1462 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \read_mem_idx_reg_1999_pp0_iter7_reg, Q = \read_mem_idx_reg_1999_pp0_iter8_reg).
Adding EN signal on $procdff$1461 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \read_mem_idx_reg_1999_pp0_iter6_reg, Q = \read_mem_idx_reg_1999_pp0_iter7_reg).
Adding EN signal on $procdff$1460 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \read_mem_idx_reg_1999_pp0_iter5_reg, Q = \read_mem_idx_reg_1999_pp0_iter6_reg).
Adding EN signal on $procdff$1459 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \read_mem_idx_reg_1999_pp0_iter4_reg, Q = \read_mem_idx_reg_1999_pp0_iter5_reg).
Adding EN signal on $procdff$1458 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \read_mem_idx_reg_1999_pp0_iter3_reg, Q = \read_mem_idx_reg_1999_pp0_iter4_reg).
Adding EN signal on $procdff$1457 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \read_mem_idx_reg_1999_pp0_iter2_reg, Q = \read_mem_idx_reg_1999_pp0_iter3_reg).
Adding EN signal on $procdff$1456 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \read_mem_idx_reg_1999_pp0_iter1_reg, Q = \read_mem_idx_reg_1999_pp0_iter2_reg).
Adding EN signal on $procdff$1455 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \icmp_ln161_reg_2017_pp0_iter9_reg, Q = \icmp_ln161_reg_2017_pp0_iter10_reg).
Adding SRST signal on $procdff$1454 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$1119_Y, Q = \write_limit_fu_230, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:266:slice$1836 ($sdff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \write_limit_4_fu_791_p4, Q = \write_limit_fu_230).
Adding SRST signal on $procdff$1453 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$1114_Y, Q = \write_limit_1_fu_226, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:266:slice$1838 ($sdff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \read_idx_fu_868_p2, Q = \write_limit_1_fu_226).
Adding EN signal on $procdff$1452 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $0\set_write_limit_reg_441[0:0], Q = \set_write_limit_reg_441).
Adding SRST signal on $procdff$1451 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$1104_Y, Q = \set_write_limit_2_reg_464, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1843 ($sdff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$1104_Y, Q = \set_write_limit_2_reg_464).
Adding EN signal on $procdff$1450 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $0\set_read_limit_reg_430[0:0], Q = \set_read_limit_reg_430).
Adding EN signal on $procdff$1449 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$1092_Y, Q = \set_read_limit_2_reg_452).
Adding SRST signal on $auto$ff.cc:266:slice$1850 ($dffe) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$1089_Y, Q = \set_read_limit_2_reg_452, rval = 1'0).
Adding SRST signal on $procdff$1448 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$1083_Y, Q = \read_limit_fu_234, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:266:slice$1852 ($sdff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \read_limit_4_fu_777_p4, Q = \read_limit_fu_234).
Adding SRST signal on $procdff$1447 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$1078_Y, Q = \read_limit_1_fu_238, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:266:slice$1854 ($sdff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \write_idx_fu_811_p2, Q = \read_limit_1_fu_238).
Adding SRST signal on $procdff$1446 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$1073_Y, Q = \mem_empty_fu_222, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$1856 ($sdff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$1073_Y, Q = \mem_empty_fu_222).
Adding SRST signal on $procdff$1445 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$1065_Y, Q = \ap_enable_reg_pp0_iter9, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1860 ($sdff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$1065_Y, Q = \ap_enable_reg_pp0_iter9).
Adding SRST signal on $procdff$1444 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$1057_Y, Q = \ap_enable_reg_pp0_iter8, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1864 ($sdff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$1057_Y, Q = \ap_enable_reg_pp0_iter8).
Adding SRST signal on $procdff$1443 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$1049_Y, Q = \ap_enable_reg_pp0_iter7, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1868 ($sdff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$1049_Y, Q = \ap_enable_reg_pp0_iter7).
Adding SRST signal on $procdff$1442 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$1041_Y, Q = \ap_enable_reg_pp0_iter6, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1872 ($sdff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$1041_Y, Q = \ap_enable_reg_pp0_iter6).
Adding SRST signal on $procdff$1441 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$1033_Y, Q = \ap_enable_reg_pp0_iter5, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1876 ($sdff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$1033_Y, Q = \ap_enable_reg_pp0_iter5).
Adding SRST signal on $procdff$1440 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$1025_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1880 ($sdff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$1025_Y, Q = \ap_enable_reg_pp0_iter4).
Adding SRST signal on $procdff$1439 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$1017_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1884 ($sdff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$1017_Y, Q = \ap_enable_reg_pp0_iter3).
Adding SRST signal on $procdff$1438 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$1009_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1888 ($sdff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$1009_Y, Q = \ap_enable_reg_pp0_iter2).
Adding SRST signal on $procdff$1437 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$1001_Y, Q = \ap_enable_reg_pp0_iter11, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1892 ($sdff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$1001_Y, Q = \ap_enable_reg_pp0_iter11).
Adding SRST signal on $procdff$1436 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$993_Y, Q = \ap_enable_reg_pp0_iter10, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1896 ($sdff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$993_Y, Q = \ap_enable_reg_pp0_iter10).
Adding SRST signal on $procdff$1435 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$985_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1900 ($sdff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$985_Y, Q = \ap_enable_reg_pp0_iter1).
Adding SRST signal on $procdff$1434 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = $procmux$977_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1904 ($sdff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$1433 ($dff) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 2'01).

16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R..
Finding unused cells or wires in module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W..
Finding unused cells or wires in module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1..
Finding unused cells or wires in module \bf_unit..
Finding unused cells or wires in module \bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP..
Finding unused cells or wires in module \top..
Removed 187 unused cells and 239 unused wires.
<suppressed ~192 debug messages>

16.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.
Optimizing module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.
Optimizing module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1.
Optimizing module bf_unit.
<suppressed ~1 debug messages>
Optimizing module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
<suppressed ~5 debug messages>
Optimizing module top.

16.9. Rerunning OPT passes. (Maybe there is more to do..)

16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \bf_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~55 debug messages>

16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.
  Optimizing cells in module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.
  Optimizing cells in module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1.
  Optimizing cells in module \bf_unit.
  Optimizing cells in module \bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
  Optimizing cells in module \top.
Performed a total of 0 changes.

16.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R'.
Finding identical cells in module `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W'.
Finding identical cells in module `$paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1'.
Finding identical cells in module `\bf_unit'.
Finding identical cells in module `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP'.
<suppressed ~69 debug messages>
Finding identical cells in module `\top'.
Removed a total of 23 cells.

16.13. Executing OPT_DFF pass (perform DFF optimizations).

16.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R..
Finding unused cells or wires in module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W..
Finding unused cells or wires in module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1..
Finding unused cells or wires in module \bf_unit..
Finding unused cells or wires in module \bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

16.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.
Optimizing module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.
Optimizing module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1.
Optimizing module bf_unit.
Optimizing module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Optimizing module top.

16.16. Rerunning OPT passes. (Maybe there is more to do..)

16.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \bf_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~56 debug messages>

16.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.
  Optimizing cells in module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.
  Optimizing cells in module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1.
  Optimizing cells in module \bf_unit.
  Optimizing cells in module \bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
  Optimizing cells in module \top.
Performed a total of 0 changes.

16.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R'.
Finding identical cells in module `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W'.
Finding identical cells in module `$paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1'.
Finding identical cells in module `\bf_unit'.
Finding identical cells in module `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

16.20. Executing OPT_DFF pass (perform DFF optimizations).

16.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R..
Finding unused cells or wires in module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W..
Finding unused cells or wires in module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1..
Finding unused cells or wires in module \bf_unit..
Finding unused cells or wires in module \bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP..
Finding unused cells or wires in module \top..

16.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.
Optimizing module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.
Optimizing module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1.
Optimizing module bf_unit.
Optimizing module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Optimizing module top.

16.23. Finished OPT passes. (There is nothing left to do.)

17. Executing WREDUCE pass (reducing word size of cells).
Removed top 22 address bits (of 32) from memory init port $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.$meminit$\rom0$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.v:0$742 (rom0).
Removed top 31 bits (of 64) from port A of cell $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1.$mul$bf_unit_mul_32ns_32ns_64_2_1.v:33$738 ($mul).
Removed top 31 bits (of 64) from port B of cell $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1.$mul$bf_unit_mul_32ns_32ns_64_2_1.v:33$738 ($mul).
Converting cell $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1.$mul$bf_unit_mul_32ns_32ns_64_2_1.v:33$738 ($mul) from signed to unsigned.
Removed top 1 bits (of 33) from port A of cell $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1.$mul$bf_unit_mul_32ns_32ns_64_2_1.v:33$738 ($mul).
Removed top 1 bits (of 33) from port B of cell $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1.$mul$bf_unit_mul_32ns_32ns_64_2_1.v:33$738 ($mul).
Removed top 1 bits (of 3) from port B of cell bf_unit.$procmux$859_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell bf_unit.$procmux$855_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell bf_unit.$procmux$852 ($mux).
Removed top 31 bits (of 32) from port B of cell bf_unit.$add$bf_unit.v:371$726 ($add).
Removed top 5 bits (of 6) from port B of cell bf_unit.$add$bf_unit.v:387$729 ($add).
Removed top 29 bits (of 32) from port A of cell bf_unit.$sub$bf_unit.v:391$730 ($sub).
Removed top 31 bits (of 32) from port A of cell bf_unit.$shl$bf_unit.v:393$731 ($shl).
Removed top 22 bits (of 32) from port Y of cell bf_unit.$shl$bf_unit.v:393$731 ($shl).
Removed top 31 bits (of 32) from port A of cell bf_unit.$shl$bf_unit.v:395$732 ($shl).
Removed top 26 bits (of 32) from port Y of cell bf_unit.$shl$bf_unit.v:395$732 ($shl).
Removed top 28 bits (of 32) from port A of cell bf_unit.$sub$bf_unit.v:397$733 ($sub).
Removed top 28 bits (of 32) from port B of cell bf_unit.$add$bf_unit.v:399$734 ($add).
Removed top 31 bits (of 32) from port A of cell bf_unit.$sub$bf_unit.v:401$735 ($sub).
Removed top 1 bits (of 3) from wire bf_unit.$2\ap_NS_fsm[2:0].
Removed top 2 bits (of 32) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1231$411 ($add).
Removed top 1 bits (of 32) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1233$412 ($add).
Removed top 1 bits (of 3) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1235$413 ($add).
Removed top 1 bits (of 3) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1235$413 ($add).
Removed top 1 bits (of 3) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1237$414 ($add).
Removed top 1 bits (of 3) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1237$414 ($add).
Removed top 1 bits (of 4) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1239$415 ($add).
Removed top 1 bits (of 4) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1239$415 ($add).
Removed top 1 bits (of 5) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1241$416 ($add).
Removed top 1 bits (of 5) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1241$416 ($add).
Removed top 1 bits (of 3) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1249$420 ($add).
Removed top 1 bits (of 3) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1249$420 ($add).
Removed top 1 bits (of 4) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1251$421 ($add).
Removed top 1 bits (of 4) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1251$421 ($add).
Removed top 1 bits (of 3) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1253$422 ($add).
Removed top 1 bits (of 3) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1253$422 ($add).
Removed top 1 bits (of 3) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1255$423 ($add).
Removed top 1 bits (of 3) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1255$423 ($add).
Removed top 1 bits (of 4) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1257$424 ($add).
Removed top 1 bits (of 4) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1257$424 ($add).
Removed top 1 bits (of 5) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1259$425 ($add).
Removed top 1 bits (of 5) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1259$425 ($add).
Removed top 1 bits (of 3) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1261$426 ($add).
Removed top 1 bits (of 3) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1261$426 ($add).
Removed top 1 bits (of 3) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1263$427 ($add).
Removed top 1 bits (of 3) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1263$427 ($add).
Removed top 1 bits (of 4) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1265$428 ($add).
Removed top 1 bits (of 4) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1265$428 ($add).
Removed top 1 bits (of 3) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1267$429 ($add).
Removed top 1 bits (of 3) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1267$429 ($add).
Removed top 1 bits (of 9) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1269$430 ($add).
Removed top 3 bits (of 9) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1269$430 ($add).
Removed top 1 bits (of 5) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1271$431 ($add).
Removed top 3 bits (of 5) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1271$431 ($add).
Removed top 4 bits (of 9) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1273$432 ($add).
Removed top 8 bits (of 17) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1275$433 ($add).
Removed top 1 bits (of 29) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1277$434 ($add).
Removed top 3 bits (of 29) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1277$434 ($add).
Removed top 3 bits (of 32) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1279$435 ($add).
Removed top 1 bits (of 25) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1281$436 ($add).
Removed top 3 bits (of 25) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1281$436 ($add).
Removed top 1 bits (of 21) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1283$437 ($add).
Removed top 3 bits (of 21) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1283$437 ($add).
Removed top 4 bits (of 25) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1285$438 ($add).
Removed top 7 bits (of 32) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1287$439 ($add).
Removed top 1 bits (of 17) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1289$440 ($add).
Removed top 3 bits (of 17) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1289$440 ($add).
Removed top 1 bits (of 13) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1291$441 ($add).
Removed top 3 bits (of 13) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1291$441 ($add).
Removed top 4 bits (of 17) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1293$442 ($add).
Removed top 2 bits (of 32) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1295$443 ($add).
Removed top 1 bits (of 3) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1297$444 ($add).
Removed top 1 bits (of 3) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1297$444 ($add).
Removed top 1 bits (of 2) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1299$445 ($add).
Removed top 2 bits (of 3) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1301$446 ($add).
Removed top 1 bits (of 3) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1301$446 ($add).
Removed top 2 bits (of 5) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1303$447 ($add).
Removed top 1 bits (of 5) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1303$447 ($add).
Removed top 3 bits (of 4) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1305$448 ($add).
Removed top 1 bits (of 33) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1307$449 ($add).
Removed top 1 bits (of 33) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1307$449 ($add).
Removed top 1 bits (of 2) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$procmux$969_CMP0 ($eq).
Removed top 1 bits (of 6) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1467$587 ($add).
Removed top 1 bits (of 6) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1467$587 ($add).
Removed top 1 bits (of 33) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1469$588 ($add).
Removed top 1 bits (of 33) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1469$588 ($add).
Removed top 1 bits (of 33) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$sub$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1471$589 ($sub).
Removed top 1 bits (of 33) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$sub$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1471$589 ($sub).
Removed top 15 bits (of 32) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1475$592 ($add).
Removed top 1 bits (of 3) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1477$593 ($add).
Removed top 2 bits (of 3) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1479$594 ($add).
Removed top 1 bits (of 3) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1479$594 ($add).
Removed top 27 bits (of 32) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$sub$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1481$595 ($sub).
Removed top 1 bits (of 33) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$gt$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1495$596 ($gt).
Removed top 1 bits (of 33) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$gt$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1505$606 ($gt).
Removed top 1 bits (of 33) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$lt$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1507$608 ($lt).
Removed top 25 bits (of 32) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$shr$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1511$610 ($shr).
Removed top 31 bits (of 32) from port Y of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$shr$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1511$610 ($shr).
Removed top 25 bits (of 32) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$shr$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1513$611 ($shr).
Removed top 26 bits (of 32) from port Y of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$shr$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1513$611 ($shr).
Removed top 25 bits (of 32) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$shr$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1517$613 ($shr).
Removed top 31 bits (of 32) from port Y of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$shr$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1517$613 ($shr).
Removed top 25 bits (of 32) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$shr$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1519$614 ($shr).
Removed top 26 bits (of 32) from port Y of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$shr$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1519$614 ($shr).
Removed top 23 bits (of 32) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$shr$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1523$616 ($shr).
Removed top 22 bits (of 32) from port Y of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$shr$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1523$616 ($shr).
Removed top 6 bits (of 7) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1559$620 ($add).
Converting cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$neg$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:0$623 ($neg) from signed to unsigned.
Removed top 1 bits (of 33) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$neg$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:0$623 ($neg).
Removed top 1 bits (of 33) from mux cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$ternary$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1582$645 ($mux).
Removed top 25 bits (of 32) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$shl$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1586$648 ($shl).
Removed top 31 bits (of 32) from port Y of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$shl$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1586$648 ($shl).
Removed top 25 bits (of 32) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$shl$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1588$649 ($shl).
Removed top 26 bits (of 32) from port Y of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$shl$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1588$649 ($shl).
Removed top 25 bits (of 32) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$shl$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1592$651 ($shl).
Removed top 31 bits (of 32) from port Y of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$shl$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1592$651 ($shl).
Removed top 25 bits (of 32) from port A of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$shl$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1594$652 ($shl).
Removed top 26 bits (of 32) from port Y of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$shl$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1594$652 ($shl).
Removed top 6 bits (of 7) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$add$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1652$656 ($add).
Removed top 1 bits (of 33) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$sub$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1665$671 ($sub).
Removed top 1 bits (of 2) from port B of cell bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.$auto$opt_dff.cc:195:make_patterns_logic$1863 ($ne).
Removed top 1 bits (of 33) from wire bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.select_ln83_fu_1765_p3.

18. Executing PEEPOPT pass (run peephole optimizers).

19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R..
Finding unused cells or wires in module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W..
Finding unused cells or wires in module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1..
Finding unused cells or wires in module \bf_unit..
Finding unused cells or wires in module \bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

20. Executing SHARE pass (SAT-based resource sharing).

21. Executing OPT pass (performing simple optimizations).

21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.
Optimizing module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.
<suppressed ~4 debug messages>
Optimizing module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1.
Optimizing module bf_unit.
<suppressed ~37 debug messages>
Optimizing module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
<suppressed ~137 debug messages>
Optimizing module top.

21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R'.
Finding identical cells in module `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W'.
Finding identical cells in module `$paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1'.
Finding identical cells in module `\bf_unit'.
Finding identical cells in module `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \bf_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.
  Optimizing cells in module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.
  Optimizing cells in module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1.
  Optimizing cells in module \bf_unit.
    Consolidated identical input bits for $mux cell $procmux$844:
      Old ports: A=3'100, B=3'001, Y=$3\ap_NS_fsm[2:0]
      New ports: A=2'10, B=2'01, Y={ $3\ap_NS_fsm[2:0] [2] $3\ap_NS_fsm[2:0] [0] }
      New connections: $3\ap_NS_fsm[2:0] [1] = 1'0
  Optimizing cells in module \bf_unit.
  Optimizing cells in module \bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
    Consolidated identical input bits for $mux cell $ternary$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1473$591:
      Old ports: A=33'000000000000000000000000000000000, B=33'100111111111111111111111111111111, Y=\conv3_i12_i92_i_i_neg_fu_1740_p3
      New ports: A=1'0, B=1'1, Y=\conv3_i12_i92_i_i_neg_fu_1740_p3 [0]
      New connections: \conv3_i12_i92_i_i_neg_fu_1740_p3 [32:1] = { \conv3_i12_i92_i_i_neg_fu_1740_p3 [0] 2'00 \conv3_i12_i92_i_i_neg_fu_1740_p3 [0] \conv3_i12_i92_i_i_neg_fu_1740_p3 [0] \conv3_i12_i92_i_i_neg_fu_1740_p3 [0] \conv3_i12_i92_i_i_neg_fu_1740_p3 [0] \conv3_i12_i92_i_i_neg_fu_1740_p3 [0] \conv3_i12_i92_i_i_neg_fu_1740_p3 [0] \conv3_i12_i92_i_i_neg_fu_1740_p3 [0] \conv3_i12_i92_i_i_neg_fu_1740_p3 [0] \conv3_i12_i92_i_i_neg_fu_1740_p3 [0] \conv3_i12_i92_i_i_neg_fu_1740_p3 [0] \conv3_i12_i92_i_i_neg_fu_1740_p3 [0] \conv3_i12_i92_i_i_neg_fu_1740_p3 [0] \conv3_i12_i92_i_i_neg_fu_1740_p3 [0] \conv3_i12_i92_i_i_neg_fu_1740_p3 [0] \conv3_i12_i92_i_i_neg_fu_1740_p3 [0] \conv3_i12_i92_i_i_neg_fu_1740_p3 [0] \conv3_i12_i92_i_i_neg_fu_1740_p3 [0] \conv3_i12_i92_i_i_neg_fu_1740_p3 [0] \conv3_i12_i92_i_i_neg_fu_1740_p3 [0] \conv3_i12_i92_i_i_neg_fu_1740_p3 [0] \conv3_i12_i92_i_i_neg_fu_1740_p3 [0] \conv3_i12_i92_i_i_neg_fu_1740_p3 [0] \conv3_i12_i92_i_i_neg_fu_1740_p3 [0] \conv3_i12_i92_i_i_neg_fu_1740_p3 [0] \conv3_i12_i92_i_i_neg_fu_1740_p3 [0] \conv3_i12_i92_i_i_neg_fu_1740_p3 [0] \conv3_i12_i92_i_i_neg_fu_1740_p3 [0] \conv3_i12_i92_i_i_neg_fu_1740_p3 [0] \conv3_i12_i92_i_i_neg_fu_1740_p3 [0] }
    Consolidated identical input bits for $mux cell $ternary$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1582$645:
      Old ports: A=0, B=32'11000000000000000000000000000001, Y=\select_ln83_fu_1765_p3
      New ports: A=1'0, B=1'1, Y=\select_ln83_fu_1765_p3 [0]
      New connections: \select_ln83_fu_1765_p3 [31:1] = { \select_ln83_fu_1765_p3 [0] \select_ln83_fu_1765_p3 [0] 29'00000000000000000000000000000 }
    Consolidated identical input bits for $mux cell $ternary$bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.v:1584$647:
      Old ports: A=0, B=32'11000000000000000000000000000001, Y=\select_ln85_fu_1790_p3
      New ports: A=1'0, B=1'1, Y=\select_ln85_fu_1790_p3 [0]
      New connections: \select_ln85_fu_1790_p3 [31:1] = { \select_ln85_fu_1790_p3 [0] \select_ln85_fu_1790_p3 [0] 29'00000000000000000000000000000 }
  Optimizing cells in module \bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
  Optimizing cells in module \top.
Performed a total of 4 changes.

21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R'.
Finding identical cells in module `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W'.
Finding identical cells in module `$paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1'.
Finding identical cells in module `\bf_unit'.
Finding identical cells in module `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.6. Executing OPT_SHARE pass.

21.7. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$1847 ($dffe) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \set_read_limit_2_reg_452, Q = \set_read_limit_reg_430, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$1840 ($dffe) from module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP (D = \set_write_limit_2_reg_464, Q = \set_write_limit_reg_441, rval = 1'0).

21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R..
Finding unused cells or wires in module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W..
Finding unused cells or wires in module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1..
Finding unused cells or wires in module \bf_unit..
Finding unused cells or wires in module \bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP..
Finding unused cells or wires in module \top..
Removed 4 unused cells and 33 unused wires.
<suppressed ~7 debug messages>

21.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.
Optimizing module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.
Optimizing module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1.
Optimizing module bf_unit.
Optimizing module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
<suppressed ~3 debug messages>
Optimizing module top.

21.10. Rerunning OPT passes. (Maybe there is more to do..)

21.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \bf_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

21.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.
  Optimizing cells in module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.
  Optimizing cells in module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1.
  Optimizing cells in module \bf_unit.
  Optimizing cells in module \bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
  Optimizing cells in module \top.
Performed a total of 0 changes.

21.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R'.
Finding identical cells in module `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W'.
Finding identical cells in module `$paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1'.
Finding identical cells in module `\bf_unit'.
Finding identical cells in module `\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.14. Executing OPT_SHARE pass.

21.15. Executing OPT_DFF pass (perform DFF optimizations).

21.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R..
Finding unused cells or wires in module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W..
Finding unused cells or wires in module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1..
Finding unused cells or wires in module \bf_unit..
Finding unused cells or wires in module \bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP..
Finding unused cells or wires in module \top..

21.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.
Optimizing module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.
Optimizing module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1.
Optimizing module bf_unit.
Optimizing module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
Optimizing module top.

21.18. Finished OPT passes. (There is nothing left to do.)

22. Executing MEMORY pass.

22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.ram write port 0.

22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\rom0'[0] in module `$paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R': merging output FF to cell.
Checking read port `\ram'[0] in module `$paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W': merging output FF to cell.
    Write port 0: non-transparent.

22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R..
Finding unused cells or wires in module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W..
Finding unused cells or wires in module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1..
Finding unused cells or wires in module \bf_unit..
Finding unused cells or wires in module \bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP..
Finding unused cells or wires in module \top..
Removed 2 unused cells and 66 unused wires.
<suppressed ~4 debug messages>

22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R..
Finding unused cells or wires in module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W..
Finding unused cells or wires in module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1..
Finding unused cells or wires in module \bf_unit..
Finding unused cells or wires in module \bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP..
Finding unused cells or wires in module \top..

22.10. Executing MEMORY_COLLECT pass (generating $mem cells).

23. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$37377960e60b382c6cdc0202831e79fefb74cf0a\bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP_tw_factors_ROM_AUTO_1R.
Deleting now unused module $paramod$7b3c76660e8d6919de0f4d79830301328f09f2db\bf_unit_mem0_RAM_S2P_LUTRAM_1R1W.
Deleting now unused module $paramod$c699706a4a52d1a2ed45b621731db99348d702a1\bf_unit_mul_32ns_32ns_64_2_1.
Deleting now unused module bf_unit.
Deleting now unused module bf_unit_bf_unit_Pipeline_BF_UNIT_LOOP.
<suppressed ~8 debug messages>

24. Executing OPT pass (performing simple optimizations).

24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~30 debug messages>

24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

24.6. Executing OPT_SHARE pass.

24.7. Executing OPT_DFF pass (perform DFF optimizations).

24.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

24.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

24.10. Rerunning OPT passes. (Maybe there is more to do..)

24.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

24.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

24.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

24.14. Executing OPT_SHARE pass.

24.15. Executing OPT_DFF pass (perform DFF optimizations).

24.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

24.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

24.18. Finished OPT passes. (There is nothing left to do.)

25. Executing TECHMAP pass (map to technology primitives).

25.1. Executing Verilog-2005 frontend: /home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/adff2dff.v
Parsing Verilog input from `/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/adff2dff.v' to AST representation.
Generating RTLIL representation for module `\adff2dff'.
Successfully finished Verilog frontend.

25.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

26. Executing TECHMAP pass (map to technology primitives).

26.1. Executing Verilog-2005 frontend: /home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/adffe2dff.v
Parsing Verilog input from `/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/adffe2dff.v' to AST representation.
Generating RTLIL representation for module `\adffe2dff'.
Successfully finished Verilog frontend.

26.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

27. Executing TECHMAP pass (map to technology primitives).

27.1. Executing Verilog-2005 frontend: /home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/aldff2dff.v
Parsing Verilog input from `/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/aldff2dff.v' to AST representation.
Generating RTLIL representation for module `\aldff2dff'.
Successfully finished Verilog frontend.

27.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

28. Executing TECHMAP pass (map to technology primitives).

28.1. Executing Verilog-2005 frontend: /home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/aldffe2dff.v
Parsing Verilog input from `/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/aldffe2dff.v' to AST representation.
Generating RTLIL representation for module `\aldffe2dff'.
Successfully finished Verilog frontend.

28.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

29. Executing OPT pass (performing simple optimizations).

29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

29.6. Executing OPT_SHARE pass.

29.7. Executing OPT_DFF pass (perform DFF optimizations).

29.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

29.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

29.10. Finished OPT passes. (There is nothing left to do.)

30. Starting parmys pass.
Reading Configuration file
Architecture: k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
--------------------------------------------------------------------
Creating Odin-II Netlist from Design
--------------------------------------------------------------------
High-level Synthesis Begin

Elaboration Time: 0.3ms
--------------------------------------------------------------------
Successful Elaboration of the design by Odin-II
Performing Optimization on the Netlist

Hard Logical Memory Distribution
============================
SPRAM: 32 width 1024 depth
DPRAM: 32 width 64 depth
DPRAM: 32 width 64 depth
DPRAM: 32 width 64 depth
DPRAM: 32 width 64 depth

Total Logical Memory Blocks = 5 
Total Logical Memory bits = 40960 
Max Memory Width = 32 
Max Memory Depth = 1024 


Optimization Time: 1.6ms
--------------------------------------------------------------------
Successful Optimization of netlist by Odin-II
Performing Partial Technology Mapping to the target device

Techmap Time: 1.4ms
--------------------------------------------------------------------
Successful Partial Technology Mapping by Odin-II

Total Synthesis Time: 3.3ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================
5 X 5 => 1
5 X 27 => 1
27 X 5 => 1
27 X 27 => 1


Total # of multipliers = 4

Hard adder Distribution
============================


Total # of chains = 2

Hard adder chain Details
============================


The Number of Hard Block adders in the Longest Chain: 38


The Total Number of Hard Block adders: 72


Geometric mean adder/subtractor chain length: 33.74

Hard MINUS Distribution
============================


Total # of chains = 7

Hard sub chain Details
============================


The Number of Hard Block subs in the Longest Chain: 34


The Total Number of Hard Block subs: 232

	==== Stats ====
Number of <INPUT_NODE> node:              101
Number of <OUTPUT_NODE> node:             71
Number of <ADD> node:                     1051
Number of <LOGICAL_NOT> node:             196
Number of <MULTIPLY> node:                4
Number of <MEMORY> node:                  160
Number of <GENERIC> node:                 506
Total estimated number of lut:            1549
Total number of node:                     1721
Longest path:                             320
Average path:                             7


--------------------------------------------------------------------
Updating the Design
--------------------------------------------------------------------
parmys pass finished.

31. Executing OPT pass (performing simple optimizations).

31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~29 debug messages>

31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~102 debug messages>
Removed a total of 34 cells.

31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

31.6. Executing OPT_SHARE pass.

31.7. Executing OPT_DFF pass (perform DFF optimizations).

31.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 33 unused cells and 169 unused wires.
<suppressed ~34 debug messages>

31.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

31.10. Rerunning OPT passes. (Maybe there is more to do..)

31.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

31.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

31.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

31.14. Executing OPT_SHARE pass.

31.15. Executing OPT_DFF pass (perform DFF optimizations).

31.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

31.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

31.18. Finished OPT passes. (There is nothing left to do.)

32. Executing TECHMAP pass (map to technology primitives).

32.1. Executing Verilog-2005 frontend: /home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

32.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dffe.
Running "alumacc" on wrapper $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=33:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=33:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=33:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $mux.
Running "alumacc" on wrapper $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=33:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=33:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=33:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$constmap:fab2a50f7f152f2da4e2284ecdfab628aaf99afc$paramod$ccae0eca1557091f2374de7cd4b2610e4fc2dbb4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using extmapper simplemap for cells of type $and.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $or.
Using template $paramod$constmap:fab2a50f7f152f2da4e2284ecdfab628aaf99afc$paramod$dc3a0c711319df50214d2f372efa1e48e1b616c5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$constmap:2411e78b46cfdeb1adf6a6e7ed22ddf5fa5ac77a$paramod$163080d84c8452220432588519ea38c6d18c02bd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $sdffce.
Running "alumacc" on wrapper $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$constmap:d6004ed5c674dcdc14d3687236d9fafaa58a7d51$paramod$01de21793d300f7ad4528dfdc8592f0515aa17b9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:d6004ed5c674dcdc14d3687236d9fafaa58a7d51$paramod$4f946c1eaaee26344a0ec25415d38d84ee337e92\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:2411e78b46cfdeb1adf6a6e7ed22ddf5fa5ac77a$paramod$77a9b7dca52083dab1af2bf63667159be2de74f5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:5d3047ea483b308d7d5e8e18852ea6ed0b830537$paramod$8433ad12017f4a103ddcb193c1070911d034460b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$constmap:776c18c558755cfed8ba6adb1a7ec5444f944b24$paramod$eb691336d9e477400ac4c1153407077d00e7e96a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Running "alumacc" on wrapper $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=33:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=33:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=33:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$constmap:d5cef534503bb5585896238eec2c5fa65eeb5211$paramod$97cc8a1bdd943c352e360b0a7c8d5f6bee091418\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
Creating constmapped module `$paramod$constmap:09bd0ec5d6565c174569e519faaf36b0eb04b4fc$paramod$97cc8a1bdd943c352e360b0a7c8d5f6bee091418\_90_shift_shiftx'.

32.58. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:09bd0ec5d6565c174569e519faaf36b0eb04b4fc$paramod$97cc8a1bdd943c352e360b0a7c8d5f6bee091418\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$7040.
    dead port 2/2 on $mux $procmux$7034.
    dead port 2/2 on $mux $procmux$7028.
    dead port 2/2 on $mux $procmux$7022.
Removed 4 multiplexer ports.
<suppressed ~2159 debug messages>

32.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:09bd0ec5d6565c174569e519faaf36b0eb04b4fc$paramod$97cc8a1bdd943c352e360b0a7c8d5f6bee091418\_90_shift_shiftx.
<suppressed ~36 debug messages>
Removed 55 unused cells and 71 unused wires.
Using template $paramod$constmap:09bd0ec5d6565c174569e519faaf36b0eb04b4fc$paramod$97cc8a1bdd943c352e360b0a7c8d5f6bee091418\_90_shift_shiftx for cells of type $shift.
Using template $paramod$constmap:42535e8b21a1073b603875cefc0cffc80617b3a4$paramod$421b93056a0f9f87f191bd1322d4a1f73aa03e81\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$ba2b8c117ce4915aa78c6334bae512cf5c3ff68e\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using template $paramod$99501223b6f7e5af250351eeb57edb5403a5ad0b\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100001 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
No more expansions possible.
<suppressed ~1468 debug messages>

33. Executing OPT pass (performing simple optimizations).

33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~833 debug messages>

33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~1863 debug messages>
Removed a total of 621 cells.

33.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$7245 ($_DFFE_PP_) from module top (D = $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$5\buffer[9:0] [1], Q = $dffe~8^Q~9, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$7236 ($_DFFE_PP_) from module top (D = $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$5\buffer[9:0] [0], Q = $dffe~8^Q~0, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$7237 ($_DFFE_PP_) from module top (D = $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$5\buffer[9:0] [1], Q = $dffe~8^Q~1, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$7238 ($_DFFE_PP_) from module top (D = $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$3\buffer[9:0] [2], Q = $dffe~8^Q~2, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$7239 ($_DFFE_PP_) from module top (D = $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$3\buffer[9:0] [3], Q = $dffe~8^Q~3, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$7240 ($_DFFE_PP_) from module top (D = $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$3\buffer[9:0] [0], Q = $dffe~8^Q~4, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$7241 ($_DFFE_PP_) from module top (D = $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$3\buffer[9:0] [1], Q = $dffe~8^Q~5, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$7242 ($_DFFE_PP_) from module top (D = $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$3\buffer[9:0] [2], Q = $dffe~8^Q~6, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$7243 ($_DFFE_PP_) from module top (D = $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$3\buffer[9:0] [3], Q = $dffe~8^Q~7, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$7244 ($_DFFE_PP_) from module top (D = $techmap$auto$hard_block.cc:122:cell_hard_block$3624.$5\buffer[9:0] [0], Q = $dffe~8^Q~8, rval = 1'0).

33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 445 unused cells and 1562 unused wires.
<suppressed ~446 debug messages>

33.5. Rerunning OPT passes. (Removed registers in this run.)

33.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

33.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

33.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$4439 ($_SDFF_PP0_) from module top (D = $auto$hard_block.cc:122:cell_hard_block$2195.Y_B [2], Q = $auto$simplemap.cc:248:simplemap_eqne$7223 [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$4438 ($_SDFF_PP0_) from module top (D = $auto$hard_block.cc:122:cell_hard_block$2195.A [1], Q = $auto$simplemap.cc:248:simplemap_eqne$7210 [1], rval = 1'0).

33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 20 unused wires.
<suppressed ~3 debug messages>

33.10. Rerunning OPT passes. (Removed registers in this run.)

33.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

33.13. Executing OPT_DFF pass (perform DFF optimizations).

33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

33.15. Finished fast OPT passes.

34. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

35. Executing OPT pass (performing simple optimizations).

35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

35.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

35.4. Finished fast OPT passes.

36. Printing statistics.

=== top ===

   Number of wires:               6200
   Number of wire bits:           7681
   Number of public wires:         820
   Number of public wire bits:     820
   Number of ports:                336
   Number of port bits:            336
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5593
     $_AND_                        405
     $_DFF_P_                     1356
     $_MUX_                       1954
     $_NOT_                        265
     $_OR_                         344
     $_XOR_                        112
     adder                         993
     dual_port_ram                 128
     multiply                        4
     single_port_ram                32

37. Executing HIERARCHY pass (managing design hierarchy).

37.1. Finding top of design hierarchy..
root of   1 design levels: top                 
Automatically selected top as design top module.

37.2. Analyzing design hierarchy..
Top module:  \top

37.3. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

38. Executing BLIF backend.

Warnings: 5 unique messages, 15 total
End of script. Logfile hash: c89eced982, CPU: user 0.89s system 0.02s, MEM: 60.43 MB peak
Yosys 0.55 (git sha1 60f126cd0, g++ 11.4.0-1ubuntu1~22.04.2 -fPIC -O3)
Time spent: 25% 22x opt_clean (0 sec), 22% 48x opt_expr (0 sec), ...
	Command being timed: "/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/yosys -c synthesis.tcl"
	User time (seconds): 0.89
	System time (seconds): 0.02
	Percent of CPU this job got: 99%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:00.92
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 61876
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 10376
	Voluntary context switches: 1
	Involuntary context switches: 0
	Swaps: 0
	File system inputs: 0
	File system outputs: 2112
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
