<stg><name>G</name>


<trans_list>

<trans id="80" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %b_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %b)

]]></Node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %a_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %a)

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="4">
<![CDATA[
:6  %zext_ln8 = zext i4 %a_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="4">
<![CDATA[
:7  %zext_ln8_1 = zext i4 %b_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln8_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %v_V_addr = getelementptr [16 x i32]* %v_V, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="v_V_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="4">
<![CDATA[
:9  %v_V_load = load i32* %v_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v_V_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %v_V_addr_5 = getelementptr [16 x i32]* %v_V, i64 0, i64 %zext_ln8_1

]]></Node>
<StgValue><ssdm name="v_V_addr_5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="4">
<![CDATA[
:11  %v_V_load_3 = load i32* %v_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="v_V_load_3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x_V)

]]></Node>
<StgValue><ssdm name="x_V_read"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="4">
<![CDATA[
:9  %v_V_load = load i32* %v_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v_V_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="4">
<![CDATA[
:11  %v_V_load_3 = load i32* %v_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="v_V_load_3"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %add_ln209 = add i32 %x_V_read, %v_V_load_3

]]></Node>
<StgValue><ssdm name="add_ln209"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %rhs_V = add i32 %add_ln209, %v_V_load

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  store i32 %rhs_V, i32* %v_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %d_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %d)

]]></Node>
<StgValue><ssdm name="d_read"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="5">
<![CDATA[
:15  %zext_ln9 = zext i5 %d_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %v_V_addr_6 = getelementptr [16 x i32]* %v_V, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="v_V_addr_6"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
:17  %lhs_V = load i32* %v_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
:17  %lhs_V = load i32* %v_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %ret_V = xor i32 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %r_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="32">
<![CDATA[
:20  %trunc_ln790 = trunc i32 %ret_V to i16

]]></Node>
<StgValue><ssdm name="trunc_ln790"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
:21  %ret_V_1 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %trunc_ln790, i16 %r_V)

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:22  store i32 %ret_V_1, i32* %v_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %c_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %c)

]]></Node>
<StgValue><ssdm name="c_read"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="5">
<![CDATA[
:23  %zext_ln10 = zext i5 %c_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %v_V_addr_7 = getelementptr [16 x i32]* %v_V, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="v_V_addr_7"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
:25  %v_V_load_5 = load i32* %v_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="v_V_load_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="45" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
:25  %v_V_load_5 = load i32* %v_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="v_V_load_5"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %rhs_V_1 = add i32 %v_V_load_5, %ret_V_1

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:27  store i32 %rhs_V_1, i32* %v_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="48" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
:28  %lhs_V_1 = load i32* %v_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="49" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
:28  %lhs_V_1 = load i32* %v_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %ret_V_2 = xor i32 %lhs_V_1, %rhs_V_1

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:30  %r_V_6 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %ret_V_2, i32 12, i32 31)

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="32">
<![CDATA[
:31  %trunc_ln790_1 = trunc i32 %ret_V_2 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln790_1"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="12" op_2_bw="20">
<![CDATA[
:32  %ret_V_3 = call i32 @_ssdm_op_BitConcatenate.i32.i12.i20(i12 %trunc_ln790_1, i20 %r_V_6)

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:33  store i32 %ret_V_3, i32* %v_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="55" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
:34  %v_V_load_7 = load i32* %v_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v_V_load_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="56" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %y_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %y_V)

]]></Node>
<StgValue><ssdm name="y_V_read"/></StgValue>
</operation>

<operation id="57" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
:34  %v_V_load_7 = load i32* %v_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v_V_load_7"/></StgValue>
</operation>

<operation id="58" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %add_ln209_3 = add i32 %y_V_read, %ret_V_3

]]></Node>
<StgValue><ssdm name="add_ln209_3"/></StgValue>
</operation>

<operation id="59" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %rhs_V_2 = add i32 %add_ln209_3, %v_V_load_7

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:37  store i32 %rhs_V_2, i32* %v_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="61" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
:38  %lhs_V_2 = load i32* %v_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="62" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
:38  %lhs_V_2 = load i32* %v_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="63" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %ret_V_4 = xor i32 %lhs_V_2, %rhs_V_2

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="64" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:40  %r_V_8 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %ret_V_4, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="65" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="32">
<![CDATA[
:41  %trunc_ln790_2 = trunc i32 %ret_V_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln790_2"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
:42  %ret_V_5 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 %trunc_ln790_2, i24 %r_V_8)

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="67" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:43  store i32 %ret_V_5, i32* %v_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="68" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
:44  %v_V_load_9 = load i32* %v_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="v_V_load_9"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="69" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
:44  %v_V_load_9 = load i32* %v_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="v_V_load_9"/></StgValue>
</operation>

<operation id="70" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %rhs_V_3 = add i32 %v_V_load_9, %ret_V_5

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="71" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:46  store i32 %rhs_V_3, i32* %v_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="72" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
:47  %lhs_V_3 = load i32* %v_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="73" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
:47  %lhs_V_3 = load i32* %v_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="74" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %ret_V_6 = xor i32 %lhs_V_3, %rhs_V_3

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="75" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:49  %r_V_s = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %ret_V_6, i32 7, i32 31)

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="76" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="32">
<![CDATA[
:50  %trunc_ln790_3 = trunc i32 %ret_V_6 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln790_3"/></StgValue>
</operation>

<operation id="77" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
:51  %ret_V_7 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln790_3, i25 %r_V_s)

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="78" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:52  store i32 %ret_V_7, i32* %v_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="79" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0">
<![CDATA[
:53  ret void

]]></Node>
<StgValue><ssdm name="ret_ln16"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="95" name="v_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="v_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="96" name="a" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a"/></StgValue>
</port>
<port id="97" name="b" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b"/></StgValue>
</port>
<port id="98" name="c" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="c"/></StgValue>
</port>
<port id="99" name="d" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="d"/></StgValue>
</port>
<port id="100" name="x_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x_V"/></StgValue>
</port>
<port id="101" name="y_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="y_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="103" from="_ssdm_op_Read.ap_auto.i4" to="b_read" fromId="102" toId="17">
</dataflow>
<dataflow id="104" from="b" to="b_read" fromId="97" toId="17">
</dataflow>
<dataflow id="105" from="_ssdm_op_Read.ap_auto.i4" to="a_read" fromId="102" toId="18">
</dataflow>
<dataflow id="106" from="a" to="a_read" fromId="96" toId="18">
</dataflow>
<dataflow id="107" from="a_read" to="zext_ln8" fromId="18" toId="19">
</dataflow>
<dataflow id="108" from="b_read" to="zext_ln8_1" fromId="17" toId="20">
</dataflow>
<dataflow id="109" from="v_V" to="v_V_addr" fromId="95" toId="21">
</dataflow>
<dataflow id="111" from="StgValue_110" to="v_V_addr" fromId="110" toId="21">
</dataflow>
<dataflow id="112" from="zext_ln8" to="v_V_addr" fromId="19" toId="21">
</dataflow>
<dataflow id="113" from="v_V_addr" to="v_V_load" fromId="21" toId="22">
</dataflow>
<dataflow id="114" from="v_V" to="v_V_addr_5" fromId="95" toId="23">
</dataflow>
<dataflow id="115" from="StgValue_110" to="v_V_addr_5" fromId="110" toId="23">
</dataflow>
<dataflow id="116" from="zext_ln8_1" to="v_V_addr_5" fromId="20" toId="23">
</dataflow>
<dataflow id="117" from="v_V_addr_5" to="v_V_load_3" fromId="23" toId="24">
</dataflow>
<dataflow id="119" from="_ssdm_op_Read.ap_auto.i32" to="x_V_read" fromId="118" toId="25">
</dataflow>
<dataflow id="120" from="x_V" to="x_V_read" fromId="100" toId="25">
</dataflow>
<dataflow id="121" from="v_V_addr" to="v_V_load" fromId="21" toId="26">
</dataflow>
<dataflow id="122" from="v_V_addr_5" to="v_V_load_3" fromId="23" toId="27">
</dataflow>
<dataflow id="123" from="x_V_read" to="add_ln209" fromId="25" toId="28">
</dataflow>
<dataflow id="124" from="v_V_load_3" to="add_ln209" fromId="27" toId="28">
</dataflow>
<dataflow id="125" from="add_ln209" to="rhs_V" fromId="28" toId="29">
</dataflow>
<dataflow id="126" from="v_V_load" to="rhs_V" fromId="26" toId="29">
</dataflow>
<dataflow id="127" from="rhs_V" to="store_ln8" fromId="29" toId="30">
</dataflow>
<dataflow id="128" from="v_V_addr" to="store_ln8" fromId="21" toId="30">
</dataflow>
<dataflow id="130" from="_ssdm_op_Read.ap_auto.i5" to="d_read" fromId="129" toId="31">
</dataflow>
<dataflow id="131" from="d" to="d_read" fromId="99" toId="31">
</dataflow>
<dataflow id="132" from="d_read" to="zext_ln9" fromId="31" toId="32">
</dataflow>
<dataflow id="133" from="v_V" to="v_V_addr_6" fromId="95" toId="33">
</dataflow>
<dataflow id="134" from="StgValue_110" to="v_V_addr_6" fromId="110" toId="33">
</dataflow>
<dataflow id="135" from="zext_ln9" to="v_V_addr_6" fromId="32" toId="33">
</dataflow>
<dataflow id="136" from="v_V_addr_6" to="lhs_V" fromId="33" toId="34">
</dataflow>
<dataflow id="137" from="v_V_addr_6" to="lhs_V" fromId="33" toId="35">
</dataflow>
<dataflow id="138" from="lhs_V" to="ret_V" fromId="35" toId="36">
</dataflow>
<dataflow id="139" from="rhs_V" to="ret_V" fromId="29" toId="36">
</dataflow>
<dataflow id="141" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="r_V" fromId="140" toId="37">
</dataflow>
<dataflow id="142" from="ret_V" to="r_V" fromId="36" toId="37">
</dataflow>
<dataflow id="144" from="StgValue_143" to="r_V" fromId="143" toId="37">
</dataflow>
<dataflow id="146" from="StgValue_145" to="r_V" fromId="145" toId="37">
</dataflow>
<dataflow id="147" from="ret_V" to="trunc_ln790" fromId="36" toId="38">
</dataflow>
<dataflow id="149" from="_ssdm_op_BitConcatenate.i32.i16.i16" to="ret_V_1" fromId="148" toId="39">
</dataflow>
<dataflow id="150" from="trunc_ln790" to="ret_V_1" fromId="38" toId="39">
</dataflow>
<dataflow id="151" from="r_V" to="ret_V_1" fromId="37" toId="39">
</dataflow>
<dataflow id="152" from="ret_V_1" to="store_ln9" fromId="39" toId="40">
</dataflow>
<dataflow id="153" from="v_V_addr_6" to="store_ln9" fromId="33" toId="40">
</dataflow>
<dataflow id="154" from="_ssdm_op_Read.ap_auto.i5" to="c_read" fromId="129" toId="41">
</dataflow>
<dataflow id="155" from="c" to="c_read" fromId="98" toId="41">
</dataflow>
<dataflow id="156" from="c_read" to="zext_ln10" fromId="41" toId="42">
</dataflow>
<dataflow id="157" from="v_V" to="v_V_addr_7" fromId="95" toId="43">
</dataflow>
<dataflow id="158" from="StgValue_110" to="v_V_addr_7" fromId="110" toId="43">
</dataflow>
<dataflow id="159" from="zext_ln10" to="v_V_addr_7" fromId="42" toId="43">
</dataflow>
<dataflow id="160" from="v_V_addr_7" to="v_V_load_5" fromId="43" toId="44">
</dataflow>
<dataflow id="161" from="v_V_addr_7" to="v_V_load_5" fromId="43" toId="45">
</dataflow>
<dataflow id="162" from="v_V_load_5" to="rhs_V_1" fromId="45" toId="46">
</dataflow>
<dataflow id="163" from="ret_V_1" to="rhs_V_1" fromId="39" toId="46">
</dataflow>
<dataflow id="164" from="rhs_V_1" to="store_ln10" fromId="46" toId="47">
</dataflow>
<dataflow id="165" from="v_V_addr_7" to="store_ln10" fromId="43" toId="47">
</dataflow>
<dataflow id="166" from="v_V_addr_5" to="lhs_V_1" fromId="23" toId="48">
</dataflow>
<dataflow id="167" from="v_V_addr_5" to="lhs_V_1" fromId="23" toId="49">
</dataflow>
<dataflow id="168" from="lhs_V_1" to="ret_V_2" fromId="49" toId="50">
</dataflow>
<dataflow id="169" from="rhs_V_1" to="ret_V_2" fromId="46" toId="50">
</dataflow>
<dataflow id="171" from="_ssdm_op_PartSelect.i20.i32.i32.i32" to="r_V_6" fromId="170" toId="51">
</dataflow>
<dataflow id="172" from="ret_V_2" to="r_V_6" fromId="50" toId="51">
</dataflow>
<dataflow id="174" from="StgValue_173" to="r_V_6" fromId="173" toId="51">
</dataflow>
<dataflow id="175" from="StgValue_145" to="r_V_6" fromId="145" toId="51">
</dataflow>
<dataflow id="176" from="ret_V_2" to="trunc_ln790_1" fromId="50" toId="52">
</dataflow>
<dataflow id="178" from="_ssdm_op_BitConcatenate.i32.i12.i20" to="ret_V_3" fromId="177" toId="53">
</dataflow>
<dataflow id="179" from="trunc_ln790_1" to="ret_V_3" fromId="52" toId="53">
</dataflow>
<dataflow id="180" from="r_V_6" to="ret_V_3" fromId="51" toId="53">
</dataflow>
<dataflow id="181" from="ret_V_3" to="store_ln11" fromId="53" toId="54">
</dataflow>
<dataflow id="182" from="v_V_addr_5" to="store_ln11" fromId="23" toId="54">
</dataflow>
<dataflow id="183" from="v_V_addr" to="v_V_load_7" fromId="21" toId="55">
</dataflow>
<dataflow id="184" from="_ssdm_op_Read.ap_auto.i32" to="y_V_read" fromId="118" toId="56">
</dataflow>
<dataflow id="185" from="y_V" to="y_V_read" fromId="101" toId="56">
</dataflow>
<dataflow id="186" from="v_V_addr" to="v_V_load_7" fromId="21" toId="57">
</dataflow>
<dataflow id="187" from="y_V_read" to="add_ln209_3" fromId="56" toId="58">
</dataflow>
<dataflow id="188" from="ret_V_3" to="add_ln209_3" fromId="53" toId="58">
</dataflow>
<dataflow id="189" from="add_ln209_3" to="rhs_V_2" fromId="58" toId="59">
</dataflow>
<dataflow id="190" from="v_V_load_7" to="rhs_V_2" fromId="57" toId="59">
</dataflow>
<dataflow id="191" from="rhs_V_2" to="store_ln12" fromId="59" toId="60">
</dataflow>
<dataflow id="192" from="v_V_addr" to="store_ln12" fromId="21" toId="60">
</dataflow>
<dataflow id="193" from="v_V_addr_6" to="lhs_V_2" fromId="33" toId="61">
</dataflow>
<dataflow id="194" from="v_V_addr_6" to="lhs_V_2" fromId="33" toId="62">
</dataflow>
<dataflow id="195" from="lhs_V_2" to="ret_V_4" fromId="62" toId="63">
</dataflow>
<dataflow id="196" from="rhs_V_2" to="ret_V_4" fromId="59" toId="63">
</dataflow>
<dataflow id="198" from="_ssdm_op_PartSelect.i24.i32.i32.i32" to="r_V_8" fromId="197" toId="64">
</dataflow>
<dataflow id="199" from="ret_V_4" to="r_V_8" fromId="63" toId="64">
</dataflow>
<dataflow id="201" from="StgValue_200" to="r_V_8" fromId="200" toId="64">
</dataflow>
<dataflow id="202" from="StgValue_145" to="r_V_8" fromId="145" toId="64">
</dataflow>
<dataflow id="203" from="ret_V_4" to="trunc_ln790_2" fromId="63" toId="65">
</dataflow>
<dataflow id="205" from="_ssdm_op_BitConcatenate.i32.i8.i24" to="ret_V_5" fromId="204" toId="66">
</dataflow>
<dataflow id="206" from="trunc_ln790_2" to="ret_V_5" fromId="65" toId="66">
</dataflow>
<dataflow id="207" from="r_V_8" to="ret_V_5" fromId="64" toId="66">
</dataflow>
<dataflow id="208" from="ret_V_5" to="store_ln13" fromId="66" toId="67">
</dataflow>
<dataflow id="209" from="v_V_addr_6" to="store_ln13" fromId="33" toId="67">
</dataflow>
<dataflow id="210" from="v_V_addr_7" to="v_V_load_9" fromId="43" toId="68">
</dataflow>
<dataflow id="211" from="v_V_addr_7" to="v_V_load_9" fromId="43" toId="69">
</dataflow>
<dataflow id="212" from="v_V_load_9" to="rhs_V_3" fromId="69" toId="70">
</dataflow>
<dataflow id="213" from="ret_V_5" to="rhs_V_3" fromId="66" toId="70">
</dataflow>
<dataflow id="214" from="rhs_V_3" to="store_ln14" fromId="70" toId="71">
</dataflow>
<dataflow id="215" from="v_V_addr_7" to="store_ln14" fromId="43" toId="71">
</dataflow>
<dataflow id="216" from="v_V_addr_5" to="lhs_V_3" fromId="23" toId="72">
</dataflow>
<dataflow id="217" from="v_V_addr_5" to="lhs_V_3" fromId="23" toId="73">
</dataflow>
<dataflow id="218" from="lhs_V_3" to="ret_V_6" fromId="73" toId="74">
</dataflow>
<dataflow id="219" from="rhs_V_3" to="ret_V_6" fromId="70" toId="74">
</dataflow>
<dataflow id="221" from="_ssdm_op_PartSelect.i25.i32.i32.i32" to="r_V_s" fromId="220" toId="75">
</dataflow>
<dataflow id="222" from="ret_V_6" to="r_V_s" fromId="74" toId="75">
</dataflow>
<dataflow id="224" from="StgValue_223" to="r_V_s" fromId="223" toId="75">
</dataflow>
<dataflow id="225" from="StgValue_145" to="r_V_s" fromId="145" toId="75">
</dataflow>
<dataflow id="226" from="ret_V_6" to="trunc_ln790_3" fromId="74" toId="76">
</dataflow>
<dataflow id="228" from="_ssdm_op_BitConcatenate.i32.i7.i25" to="ret_V_7" fromId="227" toId="77">
</dataflow>
<dataflow id="229" from="trunc_ln790_3" to="ret_V_7" fromId="76" toId="77">
</dataflow>
<dataflow id="230" from="r_V_s" to="ret_V_7" fromId="75" toId="77">
</dataflow>
<dataflow id="231" from="ret_V_7" to="store_ln15" fromId="77" toId="78">
</dataflow>
<dataflow id="232" from="v_V_addr_5" to="store_ln15" fromId="23" toId="78">
</dataflow>
</dataflows>


</stg>
