// Seed: 4124399452
module module_0 (
    output supply0 id_0
);
  id_2(
      .id_0(1'd0), .id_1(id_0 && 1 - !id_3)
  );
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input wor id_2,
    output tri0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input wor id_6,
    output wire id_7,
    input supply0 id_8,
    input supply1 id_9,
    output logic id_10,
    output tri id_11,
    output supply1 id_12,
    input wor id_13,
    output tri id_14,
    input logic id_15
);
  always @(1 < id_0) begin : LABEL_0
    id_10 <= id_15;
  end
  module_0 modCall_1 (id_14);
  assign modCall_1.id_3 = 0;
endmodule
