// Seed: 754382487
module module_0;
  wor   id_1 = -1;
  logic id_2;
endmodule
module module_1 (
    input  supply0 id_0,
    input  supply1 id_1,
    output uwire   id_2
);
  parameter id_4 = -1 ? -1 : 1;
  module_0 modCall_1 ();
  assign id_2 = id_0;
endmodule
module module_2 #(
    parameter id_12 = 32'd28
) (
    output supply1 id_0,
    input tri0 id_1,
    input tri id_2,
    input wand id_3,
    input tri id_4,
    input uwire id_5,
    input supply0 id_6,
    input wor id_7,
    input wor id_8,
    input wire id_9[-1 'b0 : id_12],
    output supply0 id_10,
    output supply1 id_11[1 : 1 'b0],
    output supply1 _id_12,
    output tri id_13,
    output wand id_14,
    input wand id_15,
    output supply0 id_16,
    output wor id_17,
    output wand id_18
);
  assign id_16 = id_9;
  module_0 modCall_1 ();
  wire id_20;
  or primCall (id_0, id_1, id_15, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9);
  assign id_17 = -1;
endmodule
