Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: Decode.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Decode.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Decode"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Decode
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\PG_cell.vhd" into library work
Parsing entity <PG_cell>.
Parsing architecture <Behavioral> of entity <pg_cell>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Sum_Network.vhd" into library work
Parsing entity <Sum_Network>.
Parsing architecture <Behavioral> of entity <sum_network>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\PG_network.vhd" into library work
Parsing entity <PG_network>.
Parsing architecture <Behavioral> of entity <pg_network>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Carry_Network.vhd" into library work
Parsing entity <Carry_Network>.
Parsing architecture <Behavioral> of entity <carry_network>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\PropagateCarryLookahead.vhd" into library work
Parsing entity <PropagateCarryLookahead>.
Parsing architecture <Behavioral> of entity <propagatecarrylookahead>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\NRegister.vhd" into library work
Parsing entity <NRegister>.
Parsing architecture <Behavioral> of entity <nregister>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\NDecoder.vhd" into library work
Parsing entity <Decoder>.
Parsing architecture <Behavioral> of entity <decoder>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Mux_NBit_2x1.vhd" into library work
Parsing entity <Mux_NBit_2x1>.
Parsing architecture <Behavioral> of entity <mux_nbit_2x1>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Enable_Interface.vhd" into library work
Parsing entity <Enable_Interface>.
Parsing architecture <Behavioral> of entity <enable_interface>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\constants.vhd" into library work
Parsing package <CONSTANTS>.
Parsing package body <CONSTANTS>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\ComparatorWithEnable.vhd" into library work
Parsing entity <ComparatorWithEnable>.
Parsing architecture <Behavioral> of entity <comparatorwithenable>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Sign_Extender.vhd" into library work
Parsing entity <Sign_Extender>.
Parsing architecture <Behavioral> of entity <sign_extender>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Register_File.vhd" into library work
Parsing entity <Register_File>.
Parsing architecture <Structural> of entity <register_file>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Reg1Bit.vhd" into library work
Parsing entity <Reg1Bit>.
Parsing architecture <Behavioral> of entity <reg1bit>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\NComparatorWithEnable.vhd" into library work
Parsing entity <NComparatorWithEnable>.
Parsing architecture <Behavioral> of entity <ncomparatorwithenable>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Jmp_Branch_Manager.vhd" into library work
Parsing entity <Jmp_Branch_Manager>.
Parsing architecture <Behavioral> of entity <jmp_branch_manager>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Decode.vhd" into library work
Parsing entity <Decode>.
Parsing architecture <Structural> of entity <decode>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Decode> (architecture <Structural>) with generics from library <work>.

Elaborating entity <Reg1Bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux_NBit_2x1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <NRegister> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Register_File> (architecture <Structural>) with generics from library <work>.

Elaborating entity <Decoder> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Enable_Interface> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <NRegister> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Mux_NBit_2x1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Sign_Extender> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Mux_NBit_2x1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Mux_NBit_2x1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <NComparatorWithEnable> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ComparatorWithEnable> (architecture <Behavioral>) from library <work>.

Elaborating entity <Jmp_Branch_Manager> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <PropagateCarryLookahead> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <PG_network> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\PG_network.vhd" Line 61: Assignment to tmp1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\PG_network.vhd" Line 62: Assignment to tmp2 ignored, since the identifier is never used

Elaborating entity <PG_cell> (architecture <Behavioral>) from library <work>.

Elaborating entity <Carry_Network> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Sum_Network> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Decode>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Decode.vhd".
        NBIT_PC = 32
        NBIT_IR = 32
        NBIT_ADDR = 5
        NBIT_DATA = 32
WARNING:Xst:647 - Input <DE_IR<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DE_PC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Decode> synthesized.

Synthesizing Unit <Reg1Bit>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Reg1Bit.vhd".
    Found 1-bit register for signal <data_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Reg1Bit> synthesized.

Synthesizing Unit <Mux_NBit_2x1_1>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Mux_NBit_2x1.vhd".
        NBIT_IN = 5
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_NBit_2x1_1> synthesized.

Synthesizing Unit <NRegister_1>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\NRegister.vhd".
        N = 5
    Found 5-bit register for signal <data_out>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <NRegister_1> synthesized.

Synthesizing Unit <Register_File>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Register_File.vhd".
        NBIT_ADDR = 5
        NBIT_DATA = 32
    Summary:
	no macro.
Unit <Register_File> synthesized.

Synthesizing Unit <Decoder>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\NDecoder.vhd".
        DEC_NBIT = 5
    Summary:
	inferred   1 Multiplexer(s).
Unit <Decoder> synthesized.

Synthesizing Unit <Enable_Interface>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Enable_Interface.vhd".
        NBIT_DATA = 5
    Summary:
	no macro.
Unit <Enable_Interface> synthesized.

Synthesizing Unit <NRegister_2>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\NRegister.vhd".
        N = 32
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <NRegister_2> synthesized.

Synthesizing Unit <Mux_NBit_2x1_2>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Mux_NBit_2x1.vhd".
        NBIT_IN = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_NBit_2x1_2> synthesized.

Synthesizing Unit <Sign_Extender>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Sign_Extender.vhd".
        NBIT_DATA = 32
WARNING:Xst:647 - Input <SE_in<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Sign_Extender> synthesized.

Synthesizing Unit <Mux_NBit_2x1_3>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Mux_NBit_2x1.vhd".
        NBIT_IN = 10
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_NBit_2x1_3> synthesized.

Synthesizing Unit <Mux_NBit_2x1_4>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Mux_NBit_2x1.vhd".
        NBIT_IN = 6
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_NBit_2x1_4> synthesized.

Synthesizing Unit <NComparatorWithEnable>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\NComparatorWithEnable.vhd".
        NBIT = 32
    Summary:
	no macro.
Unit <NComparatorWithEnable> synthesized.

Synthesizing Unit <ComparatorWithEnable>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\ComparatorWithEnable.vhd".
    Summary:
	no macro.
Unit <ComparatorWithEnable> synthesized.

Synthesizing Unit <Jmp_Branch_Manager>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Jmp_Branch_Manager.vhd".
        N = 32
INFO:Xst:3210 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Jmp_Branch_Manager.vhd" line 164: Output port <Cout> of the instance <ADD> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Jmp_Branch_Manager> synthesized.

Synthesizing Unit <PropagateCarryLookahead>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\PropagateCarryLookahead.vhd".
        N = 32
    Summary:
	no macro.
Unit <PropagateCarryLookahead> synthesized.

Synthesizing Unit <PG_network>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\PG_network.vhd".
        N = 32
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <PG_network> synthesized.

Synthesizing Unit <PG_cell>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\PG_cell.vhd".
    Summary:
Unit <PG_cell> synthesized.

Synthesizing Unit <Carry_Network>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Carry_Network.vhd".
        N = 32
    Summary:
	no macro.
Unit <Carry_Network> synthesized.

Synthesizing Unit <Sum_Network>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Sum_Network.vhd".
        N = 32
    Summary:
Unit <Sum_Network> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 41
 1-bit register                                        : 3
 32-bit register                                       : 35
 5-bit register                                        : 3
# Multiplexers                                         : 74
 10-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 68
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 64
 1-bit xor2                                            : 64

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <data_out_31> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_30> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_29> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_28> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_27> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_26> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_25> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_24> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_23> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_22> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_21> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_20> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_19> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_18> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_17> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_16> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_15> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_14> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_13> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_12> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_11> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_10> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_9> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_8> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_7> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_6> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_5> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_4> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_3> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_2> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_1> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_0> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 1138
 Flip-Flops                                            : 1138
# Multiplexers                                         : 74
 10-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 68
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 64
 1-bit xor2                                            : 64

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Decode> ...

Optimizing unit <Jmp_Branch_Manager> ...

Optimizing unit <Carry_Network> ...

Optimizing unit <Register_File> ...

Optimizing unit <NRegister_2> ...
WARNING:Xst:1710 - FF/Latch <RF/cyc_regs[0].if0.R0/data_out_0> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_1> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_2> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_3> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_4> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_5> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_6> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_7> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_8> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_9> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_10> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_11> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_12> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_13> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_14> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_15> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_16> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_17> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_18> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_19> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_20> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_21> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_22> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_23> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_24> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_25> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_26> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_27> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_28> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_29> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_30> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/cyc_regs[0].if0.R0/data_out_31> (without init value) has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <RegI/data_out_31> in Unit <Decode> is equivalent to the following FF/Latch, which will be removed : <RegI/data_out_26> 
INFO:Xst:2261 - The FF/Latch <RegI/data_out_31> in Unit <Decode> is equivalent to the following 4 FFs/Latches, which will be removed : <RegI/data_out_30> <RegI/data_out_29> <RegI/data_out_28> <RegI/data_out_27> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Decode, actual ratio is 2.
FlipFlop RegI/data_out_31 has been replicated 5 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1106
 Flip-Flops                                            : 1106

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Decode.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 946
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 1
#      LUT3                        : 79
#      LUT4                        : 18
#      LUT5                        : 35
#      LUT6                        : 747
#      MUXF7                       : 64
# FlipFlops/Latches                : 1106
#      FDCE                        : 1106
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 296
#      IBUF                        : 135
#      OBUF                        : 161

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1074  out of  126800     0%  
 Number of Slice LUTs:                  881  out of  63400     1%  
    Number used as Logic:               881  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1753
   Number with an unused Flip Flop:     679  out of   1753    38%  
   Number with an unused LUT:           872  out of   1753    49%  
   Number of fully used LUT-FF pairs:   202  out of   1753    11%  
   Number of unique control sets:        32

IO Utilization: 
 Number of IOs:                         335
 Number of bonded IOBs:                 297  out of    210   141% (*) 
    IOB Flip Flops/Latches:              32

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
DE_clk                             | BUFGP                  | 1106  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.914ns (Maximum Frequency: 255.519MHz)
   Minimum input arrival time before clock: 2.489ns
   Maximum output required time after clock: 24.562ns
   Maximum combinational path delay: 25.089ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'DE_clk'
  Clock period: 3.914ns (frequency: 255.519MHz)
  Total number of paths / destination ports: 8012 / 1132
-------------------------------------------------------------------------
Delay:               1.957ns (Levels of Logic = 3)
  Source:            RF/cyc_regs[21].ifi.Ri/data_out_31 (FF)
  Destination:       RegB/data_out_31 (FF)
  Source Clock:      DE_clk falling
  Destination Clock: DE_clk rising

  Data Path: RF/cyc_regs[21].ifi.Ri/data_out_31 to RegB/data_out_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.561  RF/cyc_regs[21].ifi.Ri/data_out_31 (RF/cyc_regs[21].ifi.Ri/data_out_31)
     LUT6:I2->O            1   0.097   0.556  RF/depth2[4].width2[0].mod_if2.MUX2/Mmux_portY_974 (RF/depth2[4].width2[0].mod_if2.MUX2/Mmux_portY_974)
     LUT6:I2->O            1   0.097   0.000  RF/depth2[4].width2[0].mod_if2.MUX2/Mmux_portY_424 (RF/depth2[4].width2[0].mod_if2.MUX2/Mmux_portY_424)
     MUXF7:I0->O           1   0.277   0.000  RF/depth2[4].width2[0].mod_if2.MUX2/Mmux_portY_2_f7_23 (s_data_Frf_TregB<31>)
     FDCE:D                    0.008          RegB/data_out_31
    ----------------------------------------
    Total                      1.957ns (0.840ns logic, 1.117ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DE_clk'
  Total number of paths / destination ports: 8329 / 3306
-------------------------------------------------------------------------
Offset:              2.489ns (Levels of Logic = 5)
  Source:            DE_IR<17> (PAD)
  Destination:       RegB/data_out_31 (FF)
  Destination Clock: DE_clk rising

  Data Path: DE_IR<17> to RegB/data_out_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.521  DE_IR_17_IBUF (DE_IR_17_IBUF)
     LUT3:I0->O          256   0.097   0.834  RF/depth2[1].width2[0].mod_if2.MUX2/sel_INV_9_o1 (RF/depth2[1].width2[0].mod_if2.MUX2/sel_INV_9_o)
     LUT6:I0->O            1   0.097   0.556  RF/depth2[4].width2[0].mod_if2.MUX2/Mmux_portY_92 (RF/depth2[4].width2[0].mod_if2.MUX2/Mmux_portY_92)
     LUT6:I2->O            1   0.097   0.000  RF/depth2[4].width2[0].mod_if2.MUX2/Mmux_portY_4 (RF/depth2[4].width2[0].mod_if2.MUX2/Mmux_portY_4)
     MUXF7:I0->O           1   0.277   0.000  RF/depth2[4].width2[0].mod_if2.MUX2/Mmux_portY_2_f7 (s_data_Frf_TregB<0>)
     FDCE:D                    0.008          RegB/data_out_0
    ----------------------------------------
    Total                      2.489ns (0.577ns logic, 1.912ns route)
                                       (23.2% logic, 76.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DE_clk'
  Total number of paths / destination ports: 15596 / 129
-------------------------------------------------------------------------
Offset:              24.562ns (Levels of Logic = 33)
  Source:            RF/cyc_regs[21].ifi.Ri/data_out_2 (FF)
  Destination:       DE_new_PC<31> (PAD)
  Source Clock:      DE_clk falling

  Data Path: RF/cyc_regs[21].ifi.Ri/data_out_2 to DE_new_PC<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.560  RF/cyc_regs[21].ifi.Ri/data_out_2 (RF/cyc_regs[21].ifi.Ri/data_out_2)
     LUT6:I2->O            1   0.097   0.556  RF/depth1[4].width1[0].mod_if1.MUX1/Mmux_portY_968 (RF/depth1[4].width1[0].mod_if1.MUX1/Mmux_portY_968)
     LUT6:I2->O            1   0.097   0.000  RF/depth1[4].width1[0].mod_if1.MUX1/Mmux_portY_422 (RF/depth1[4].width1[0].mod_if1.MUX1/Mmux_portY_422)
     MUXF7:I0->O           4   0.277   0.309  RF/depth1[4].width1[0].mod_if1.MUX1/Mmux_portY_2_f7_21 (s_data_Frf_TregA<2>)
     LUT6:I5->O            2   0.097   0.698  JBM/ADD/CN/s_carry<2>1 (JBM/ADD/s_G2<3>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<3>1 (JBM/ADD/s_G2<4>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<4>1 (JBM/ADD/s_G2<5>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<5>1 (JBM/ADD/s_G2<6>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<6>1 (JBM/ADD/s_G2<7>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<7>1 (JBM/ADD/s_G2<8>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<8>1 (JBM/ADD/s_G2<9>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<9>1 (JBM/ADD/s_G2<10>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<10>1 (JBM/ADD/s_G2<11>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<11>1 (JBM/ADD/s_G2<12>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<12>1 (JBM/ADD/s_G2<13>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<13>1 (JBM/ADD/s_G2<14>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<14>1 (JBM/ADD/s_G2<15>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<15>1 (JBM/ADD/s_G2<16>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<16>1 (JBM/ADD/s_G2<17>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<17>1 (JBM/ADD/s_G2<18>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<18>1 (JBM/ADD/s_G2<19>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<19>1 (JBM/ADD/s_G2<20>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<20>1 (JBM/ADD/s_G2<21>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<21>1 (JBM/ADD/s_G2<22>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<22>1 (JBM/ADD/s_G2<23>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<23>1 (JBM/ADD/s_G2<24>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<24>1 (JBM/ADD/s_G2<25>)
     LUT6:I0->O            2   0.097   0.697  JBM/ADD/CN/s_carry<25>1 (JBM/ADD/s_G2<26>)
     LUT6:I0->O            2   0.097   0.697  JBM/ADD/CN/s_carry<26>1 (JBM/ADD/s_G2<27>)
     LUT6:I0->O            2   0.097   0.697  JBM/ADD/CN/s_carry<27>1 (JBM/ADD/s_G2<28>)
     LUT6:I0->O            2   0.097   0.697  JBM/ADD/CN/s_carry<28>1 (JBM/ADD/s_G2<29>)
     LUT6:I0->O            1   0.097   0.379  JBM/ADD/CN/s_carry<29>1 (JBM/ADD/s_G2<30>)
     LUT6:I4->O            1   0.097   0.279  JBM/ADD/SN/Mxor_S<31>_xo<0>1 (DE_new_PC_31_OBUF)
     OBUF:I->O                 0.000          DE_new_PC_31_OBUF (DE_new_PC<31>)
    ----------------------------------------
    Total                     24.562ns (3.645ns logic, 20.917ns route)
                                       (14.8% logic, 85.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 34279 / 65
-------------------------------------------------------------------------
Delay:               25.089ns (Levels of Logic = 35)
  Source:            DE_IR<22> (PAD)
  Destination:       DE_new_PC<31> (PAD)

  Data Path: DE_IR<22> to DE_new_PC<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.515  DE_IR_22_IBUF (DE_IR_22_IBUF)
     LUT3:I0->O          256   0.097   0.834  RF/depth1[1].width1[0].mod_if1.MUX1/sel_INV_9_o1 (RF/depth1[1].width1[0].mod_if1.MUX1/sel_INV_9_o)
     LUT6:I0->O            1   0.097   0.556  RF/depth1[4].width1[0].mod_if1.MUX1/Mmux_portY_968 (RF/depth1[4].width1[0].mod_if1.MUX1/Mmux_portY_968)
     LUT6:I2->O            1   0.097   0.000  RF/depth1[4].width1[0].mod_if1.MUX1/Mmux_portY_422 (RF/depth1[4].width1[0].mod_if1.MUX1/Mmux_portY_422)
     MUXF7:I0->O           4   0.277   0.309  RF/depth1[4].width1[0].mod_if1.MUX1/Mmux_portY_2_f7_21 (s_data_Frf_TregA<2>)
     LUT6:I5->O            2   0.097   0.698  JBM/ADD/CN/s_carry<2>1 (JBM/ADD/s_G2<3>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<3>1 (JBM/ADD/s_G2<4>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<4>1 (JBM/ADD/s_G2<5>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<5>1 (JBM/ADD/s_G2<6>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<6>1 (JBM/ADD/s_G2<7>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<7>1 (JBM/ADD/s_G2<8>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<8>1 (JBM/ADD/s_G2<9>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<9>1 (JBM/ADD/s_G2<10>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<10>1 (JBM/ADD/s_G2<11>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<11>1 (JBM/ADD/s_G2<12>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<12>1 (JBM/ADD/s_G2<13>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<13>1 (JBM/ADD/s_G2<14>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<14>1 (JBM/ADD/s_G2<15>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<15>1 (JBM/ADD/s_G2<16>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<16>1 (JBM/ADD/s_G2<17>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<17>1 (JBM/ADD/s_G2<18>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<18>1 (JBM/ADD/s_G2<19>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<19>1 (JBM/ADD/s_G2<20>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<20>1 (JBM/ADD/s_G2<21>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<21>1 (JBM/ADD/s_G2<22>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<22>1 (JBM/ADD/s_G2<23>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<23>1 (JBM/ADD/s_G2<24>)
     LUT6:I0->O            2   0.097   0.698  JBM/ADD/CN/s_carry<24>1 (JBM/ADD/s_G2<25>)
     LUT6:I0->O            2   0.097   0.697  JBM/ADD/CN/s_carry<25>1 (JBM/ADD/s_G2<26>)
     LUT6:I0->O            2   0.097   0.697  JBM/ADD/CN/s_carry<26>1 (JBM/ADD/s_G2<27>)
     LUT6:I0->O            2   0.097   0.697  JBM/ADD/CN/s_carry<27>1 (JBM/ADD/s_G2<28>)
     LUT6:I0->O            2   0.097   0.697  JBM/ADD/CN/s_carry<28>1 (JBM/ADD/s_G2<29>)
     LUT6:I0->O            1   0.097   0.379  JBM/ADD/CN/s_carry<29>1 (JBM/ADD/s_G2<30>)
     LUT6:I4->O            1   0.097   0.279  JBM/ADD/SN/Mxor_S<31>_xo<0>1 (DE_new_PC_31_OBUF)
     OBUF:I->O                 0.000          DE_new_PC_31_OBUF (DE_new_PC<31>)
    ----------------------------------------
    Total                     25.089ns (3.382ns logic, 21.707ns route)
                                       (13.5% logic, 86.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock DE_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DE_clk         |    0.648|    1.957|    1.824|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.97 secs
 
--> 

Total memory usage is 329436 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   71 (   0 filtered)
Number of infos    :    3 (   0 filtered)

