

================================================================
== Vivado HLS Report for 'fe_cmov'
================================================================
* Date:           Thu Jun  1 23:26:45 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ed25519
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.37|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|    9|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 1.13ns
ST_1: u_xy2d_offset_read (16)  [1/1] 0.00ns
:1  %u_xy2d_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %u_xy2d_offset)

ST_1: tmp_7562_read (17)  [1/1] 0.00ns
:2  %tmp_7562_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %tmp_7562)

ST_1: tmp (28)  [1/1] 0.00ns
:13  %tmp = call i11 @_ssdm_op_BitConcatenate.i11.i5.i3.i3(i5 %tmp_7562_read, i3 %u_xy2d_offset_read, i3 0)

ST_1: p_shl_cast (29)  [1/1] 0.00ns
:14  %p_shl_cast = zext i11 %tmp to i12

ST_1: tmp_1437 (30)  [1/1] 0.00ns
:15  %tmp_1437 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i3.i1(i5 %tmp_7562_read, i3 %u_xy2d_offset_read, i1 false)

ST_1: p_shl1_cast (31)  [1/1] 0.00ns
:16  %p_shl1_cast = zext i9 %tmp_1437 to i12

ST_1: tmp_1438 (32)  [1/1] 1.13ns
:17  %tmp_1438 = add i12 %p_shl_cast, %p_shl1_cast


 <State 2>: 1.14ns
ST_2: tmp_1440 (38)  [1/1] 1.14ns  loc: ed25519/src/fe.cpp:175
:23  %tmp_1440 = add i12 2, %tmp_1438


 <State 3>: 1.14ns
ST_3: tmp_1441 (41)  [1/1] 1.14ns  loc: ed25519/src/fe.cpp:176
:26  %tmp_1441 = add i12 3, %tmp_1438


 <State 4>: 1.14ns
ST_4: tmp_1442 (44)  [1/1] 1.14ns  loc: ed25519/src/fe.cpp:177
:29  %tmp_1442 = add i12 4, %tmp_1438


 <State 5>: 1.24ns
ST_5: tmp_1438_cast (33)  [1/1] 0.00ns
:18  %tmp_1438_cast = zext i12 %tmp_1438 to i64

ST_5: g_addr (34)  [1/1] 0.00ns
:19  %g_addr = getelementptr [2560 x i32]* %g, i64 0, i64 %tmp_1438_cast

ST_5: tmp_1439 (35)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:174
:20  %tmp_1439 = or i12 %tmp_1438, 1

ST_5: tmp_1439_cast (36)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:174
:21  %tmp_1439_cast = zext i12 %tmp_1439 to i64

ST_5: g_addr_1 (37)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:174
:22  %g_addr_1 = getelementptr [2560 x i32]* %g, i64 0, i64 %tmp_1439_cast

ST_5: tmp_1443 (47)  [1/1] 1.14ns  loc: ed25519/src/fe.cpp:178
:32  %tmp_1443 = add i12 5, %tmp_1438

ST_5: g0 (69)  [2/2] 1.24ns  loc: ed25519/src/fe.cpp:173
:54  %g0 = load i32* %g_addr, align 4

ST_5: g1 (70)  [2/2] 1.24ns  loc: ed25519/src/fe.cpp:174
:55  %g1 = load i32* %g_addr_1, align 4


 <State 6>: 1.24ns
ST_6: tmp_1440_cast (39)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:175
:24  %tmp_1440_cast = zext i12 %tmp_1440 to i64

ST_6: g_addr_2 (40)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:175
:25  %g_addr_2 = getelementptr [2560 x i32]* %g, i64 0, i64 %tmp_1440_cast

ST_6: tmp_1441_cast (42)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:176
:27  %tmp_1441_cast = zext i12 %tmp_1441 to i64

ST_6: g_addr_3 (43)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:176
:28  %g_addr_3 = getelementptr [2560 x i32]* %g, i64 0, i64 %tmp_1441_cast

ST_6: tmp_1444 (50)  [1/1] 1.14ns  loc: ed25519/src/fe.cpp:179
:35  %tmp_1444 = add i12 6, %tmp_1438

ST_6: g0 (69)  [1/2] 1.24ns  loc: ed25519/src/fe.cpp:173
:54  %g0 = load i32* %g_addr, align 4

ST_6: g1 (70)  [1/2] 1.24ns  loc: ed25519/src/fe.cpp:174
:55  %g1 = load i32* %g_addr_1, align 4

ST_6: g2 (71)  [2/2] 1.24ns  loc: ed25519/src/fe.cpp:175
:56  %g2 = load i32* %g_addr_2, align 4

ST_6: g3 (72)  [2/2] 1.24ns  loc: ed25519/src/fe.cpp:176
:57  %g3 = load i32* %g_addr_3, align 4


 <State 7>: 1.24ns
ST_7: tmp_1442_cast (45)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:177
:30  %tmp_1442_cast = zext i12 %tmp_1442 to i64

ST_7: g_addr_4 (46)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:177
:31  %g_addr_4 = getelementptr [2560 x i32]* %g, i64 0, i64 %tmp_1442_cast

ST_7: tmp_1443_cast (48)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:178
:33  %tmp_1443_cast = zext i12 %tmp_1443 to i64

ST_7: g_addr_5 (49)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:178
:34  %g_addr_5 = getelementptr [2560 x i32]* %g, i64 0, i64 %tmp_1443_cast

ST_7: tmp_1445 (53)  [1/1] 1.14ns  loc: ed25519/src/fe.cpp:180
:38  %tmp_1445 = add i12 7, %tmp_1438

ST_7: g2 (71)  [1/2] 1.24ns  loc: ed25519/src/fe.cpp:175
:56  %g2 = load i32* %g_addr_2, align 4

ST_7: g3 (72)  [1/2] 1.24ns  loc: ed25519/src/fe.cpp:176
:57  %g3 = load i32* %g_addr_3, align 4

ST_7: g4 (73)  [2/2] 1.24ns  loc: ed25519/src/fe.cpp:177
:58  %g4 = load i32* %g_addr_4, align 4

ST_7: g5 (74)  [2/2] 1.24ns  loc: ed25519/src/fe.cpp:178
:59  %g5 = load i32* %g_addr_5, align 4


 <State 8>: 1.24ns
ST_8: tmp_1444_cast (51)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:179
:36  %tmp_1444_cast = zext i12 %tmp_1444 to i64

ST_8: g_addr_6 (52)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:179
:37  %g_addr_6 = getelementptr [2560 x i32]* %g, i64 0, i64 %tmp_1444_cast

ST_8: tmp_1445_cast (54)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:180
:39  %tmp_1445_cast = zext i12 %tmp_1445 to i64

ST_8: g_addr_7 (55)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:180
:40  %g_addr_7 = getelementptr [2560 x i32]* %g, i64 0, i64 %tmp_1445_cast

ST_8: tmp_1446 (56)  [1/1] 1.14ns  loc: ed25519/src/fe.cpp:181
:41  %tmp_1446 = add i12 8, %tmp_1438

ST_8: g4 (73)  [1/2] 1.24ns  loc: ed25519/src/fe.cpp:177
:58  %g4 = load i32* %g_addr_4, align 4

ST_8: g5 (74)  [1/2] 1.24ns  loc: ed25519/src/fe.cpp:178
:59  %g5 = load i32* %g_addr_5, align 4

ST_8: g6 (75)  [2/2] 1.24ns  loc: ed25519/src/fe.cpp:179
:60  %g6 = load i32* %g_addr_6, align 4

ST_8: g7 (76)  [2/2] 1.24ns  loc: ed25519/src/fe.cpp:180
:61  %g7 = load i32* %g_addr_7, align 4


 <State 9>: 2.37ns
ST_9: tmp_1446_cast (57)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:181
:42  %tmp_1446_cast = zext i12 %tmp_1446 to i64

ST_9: g_addr_8 (58)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:181
:43  %g_addr_8 = getelementptr [2560 x i32]* %g, i64 0, i64 %tmp_1446_cast

ST_9: tmp_1447 (59)  [1/1] 1.14ns  loc: ed25519/src/fe.cpp:182
:44  %tmp_1447 = add i12 9, %tmp_1438

ST_9: tmp_1447_cast (60)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:182
:45  %tmp_1447_cast = zext i12 %tmp_1447 to i64

ST_9: g_addr_9 (61)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:182
:46  %g_addr_9 = getelementptr [2560 x i32]* %g, i64 0, i64 %tmp_1447_cast

ST_9: g6 (75)  [1/2] 1.24ns  loc: ed25519/src/fe.cpp:179
:60  %g6 = load i32* %g_addr_6, align 4

ST_9: g7 (76)  [1/2] 1.24ns  loc: ed25519/src/fe.cpp:180
:61  %g7 = load i32* %g_addr_7, align 4

ST_9: g8 (77)  [2/2] 1.24ns  loc: ed25519/src/fe.cpp:181
:62  %g8 = load i32* %g_addr_8, align 4

ST_9: g9 (78)  [2/2] 1.24ns  loc: ed25519/src/fe.cpp:182
:63  %g9 = load i32* %g_addr_9, align 4


 <State 10>: 1.29ns
ST_10: b_read (15)  [1/1] 0.00ns
:0  %b_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %b)

ST_10: f_9_read67 (18)  [1/1] 0.00ns
:3  %f_9_read67 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_9_read)

ST_10: f_8_read66 (19)  [1/1] 0.00ns
:4  %f_8_read66 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_8_read)

ST_10: f_7_read65 (20)  [1/1] 0.00ns
:5  %f_7_read65 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_7_read)

ST_10: f_6_read64 (21)  [1/1] 0.00ns
:6  %f_6_read64 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_6_read)

ST_10: f_5_read63 (22)  [1/1] 0.00ns
:7  %f_5_read63 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_5_read)

ST_10: f_4_read62 (23)  [1/1] 0.00ns
:8  %f_4_read62 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_4_read)

ST_10: f_3_read61 (24)  [1/1] 0.00ns
:9  %f_3_read61 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_3_read)

ST_10: f_2_read_9 (25)  [1/1] 0.00ns
:10  %f_2_read_9 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_2_read)

ST_10: f_1_read_9 (26)  [1/1] 0.00ns
:11  %f_1_read_9 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_1_read)

ST_10: f_0_read58 (27)  [1/1] 0.00ns
:12  %f_0_read58 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_0_read)

ST_10: StgValue_76 (62)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:156
:47  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str75, [1 x i8]* @p_str176, [1 x i8]* @p_str176, [1 x i8]* @p_str176) nounwind

ST_10: StgValue_77 (63)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:157
:48  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str277, [1 x i8]* @p_str176, [1 x i8]* @p_str176, [1 x i8]* @p_str176) nounwind

ST_10: StgValue_78 (64)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:158
:49  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str378, [1 x i8]* @p_str176, [1 x i8]* @p_str176, [1 x i8]* @p_str176) nounwind

ST_10: StgValue_79 (65)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:159
:50  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str479, [1 x i8]* @p_str176, [1 x i8]* @p_str176, [1 x i8]* @p_str176) nounwind

ST_10: StgValue_80 (66)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:160
:51  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str580, [1 x i8]* @p_str176, [1 x i8]* @p_str176, [1 x i8]* @p_str176) nounwind

ST_10: StgValue_81 (67)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:161
:52  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str681, [1 x i8]* @p_str176, [1 x i8]* @p_str176, [1 x i8]* @p_str176) nounwind

ST_10: StgValue_82 (68)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:162
:53  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str782, [1 x i8]* @p_str176, [1 x i8]* @p_str176, [1 x i8]* @p_str176) nounwind

ST_10: g8 (77)  [1/2] 1.24ns  loc: ed25519/src/fe.cpp:181
:62  %g8 = load i32* %g_addr_8, align 4

ST_10: g9 (78)  [1/2] 1.24ns  loc: ed25519/src/fe.cpp:182
:63  %g9 = load i32* %g_addr_9, align 4

ST_10: x0 (79)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:183 (grouped into LUT with out node f_0_write_assign)
:64  %x0 = xor i32 %g0, %f_0_read58

ST_10: x1 (80)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:184 (grouped into LUT with out node f_1_write_assign)
:65  %x1 = xor i32 %g1, %f_1_read_9

ST_10: x2 (81)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:185 (grouped into LUT with out node f_2_write_assign)
:66  %x2 = xor i32 %g2, %f_2_read_9

ST_10: x3 (82)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:186 (grouped into LUT with out node f_3_write_assign)
:67  %x3 = xor i32 %g3, %f_3_read61

ST_10: x4 (83)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:187 (grouped into LUT with out node f_4_write_assign)
:68  %x4 = xor i32 %g4, %f_4_read62

ST_10: x5 (84)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:188 (grouped into LUT with out node f_5_write_assign)
:69  %x5 = xor i32 %g5, %f_5_read63

ST_10: x6 (85)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:189 (grouped into LUT with out node f_6_write_assign)
:70  %x6 = xor i32 %g6, %f_6_read64

ST_10: x7 (86)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:190 (grouped into LUT with out node f_7_write_assign)
:71  %x7 = xor i32 %g7, %f_7_read65

ST_10: x8 (87)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:191 (grouped into LUT with out node f_8_write_assign)
:72  %x8 = xor i32 %g8, %f_8_read66

ST_10: x9 (88)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:192 (grouped into LUT with out node f_9_write_assign)
:73  %x9 = xor i32 %g9, %f_9_read67

ST_10: b_assign_cast (89)  [1/1] 0.08ns  loc: ed25519/src/fe.cpp:194
:74  %b_assign_cast = select i1 %b_read, i32 -1, i32 0

ST_10: x0_1 (90)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:195 (grouped into LUT with out node f_0_write_assign)
:75  %x0_1 = and i32 %x0, %b_assign_cast

ST_10: x1_1 (91)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:196 (grouped into LUT with out node f_1_write_assign)
:76  %x1_1 = and i32 %x1, %b_assign_cast

ST_10: x2_1 (92)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:197 (grouped into LUT with out node f_2_write_assign)
:77  %x2_1 = and i32 %x2, %b_assign_cast

ST_10: x3_1 (93)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:198 (grouped into LUT with out node f_3_write_assign)
:78  %x3_1 = and i32 %x3, %b_assign_cast

ST_10: x4_1 (94)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:199 (grouped into LUT with out node f_4_write_assign)
:79  %x4_1 = and i32 %x4, %b_assign_cast

ST_10: x5_1 (95)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:200 (grouped into LUT with out node f_5_write_assign)
:80  %x5_1 = and i32 %x5, %b_assign_cast

ST_10: x6_1 (96)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:201 (grouped into LUT with out node f_6_write_assign)
:81  %x6_1 = and i32 %x6, %b_assign_cast

ST_10: x7_1 (97)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:202 (grouped into LUT with out node f_7_write_assign)
:82  %x7_1 = and i32 %x7, %b_assign_cast

ST_10: x8_1 (98)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:203 (grouped into LUT with out node f_8_write_assign)
:83  %x8_1 = and i32 %x8, %b_assign_cast

ST_10: x9_1 (99)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:204 (grouped into LUT with out node f_9_write_assign)
:84  %x9_1 = and i32 %x9, %b_assign_cast

ST_10: f_0_write_assign (100)  [1/1] 0.05ns  loc: ed25519/src/fe.cpp:206 (out node of the LUT)
:85  %f_0_write_assign = xor i32 %x0_1, %f_0_read58

ST_10: f_1_write_assign (101)  [1/1] 0.05ns  loc: ed25519/src/fe.cpp:207 (out node of the LUT)
:86  %f_1_write_assign = xor i32 %x1_1, %f_1_read_9

ST_10: f_2_write_assign (102)  [1/1] 0.05ns  loc: ed25519/src/fe.cpp:208 (out node of the LUT)
:87  %f_2_write_assign = xor i32 %x2_1, %f_2_read_9

ST_10: f_3_write_assign (103)  [1/1] 0.05ns  loc: ed25519/src/fe.cpp:209 (out node of the LUT)
:88  %f_3_write_assign = xor i32 %x3_1, %f_3_read61

ST_10: f_4_write_assign (104)  [1/1] 0.05ns  loc: ed25519/src/fe.cpp:210 (out node of the LUT)
:89  %f_4_write_assign = xor i32 %x4_1, %f_4_read62

ST_10: f_5_write_assign (105)  [1/1] 0.05ns  loc: ed25519/src/fe.cpp:211 (out node of the LUT)
:90  %f_5_write_assign = xor i32 %x5_1, %f_5_read63

ST_10: f_6_write_assign (106)  [1/1] 0.05ns  loc: ed25519/src/fe.cpp:212 (out node of the LUT)
:91  %f_6_write_assign = xor i32 %x6_1, %f_6_read64

ST_10: f_7_write_assign (107)  [1/1] 0.05ns  loc: ed25519/src/fe.cpp:213 (out node of the LUT)
:92  %f_7_write_assign = xor i32 %x7_1, %f_7_read65

ST_10: f_8_write_assign (108)  [1/1] 0.05ns  loc: ed25519/src/fe.cpp:214 (out node of the LUT)
:93  %f_8_write_assign = xor i32 %x8_1, %f_8_read66

ST_10: f_9_write_assign (109)  [1/1] 0.05ns  loc: ed25519/src/fe.cpp:215 (out node of the LUT)
:94  %f_9_write_assign = xor i32 %x9_1, %f_9_read67

ST_10: mrv (110)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:216
:95  %mrv = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %f_0_write_assign, 0

ST_10: mrv_1 (111)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:216
:96  %mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv, i32 %f_1_write_assign, 1

ST_10: mrv_2 (112)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:216
:97  %mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %f_2_write_assign, 2

ST_10: mrv_3 (113)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:216
:98  %mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %f_3_write_assign, 3

ST_10: mrv_4 (114)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:216
:99  %mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %f_4_write_assign, 4

ST_10: mrv_5 (115)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:216
:100  %mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %f_5_write_assign, 5

ST_10: mrv_6 (116)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:216
:101  %mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %f_6_write_assign, 6

ST_10: mrv_7 (117)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:216
:102  %mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %f_7_write_assign, 7

ST_10: mrv_8 (118)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:216
:103  %mrv_8 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7, i32 %f_8_write_assign, 8

ST_10: mrv_9 (119)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:216
:104  %mrv_9 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_8, i32 %f_9_write_assign, 9

ST_10: StgValue_126 (120)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:216
:105  ret { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_9



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ f_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_4_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_5_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_6_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_7_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_8_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_9_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ g]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ tmp_7562]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u_xy2d_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
u_xy2d_offset_read (read             ) [ 00000000000]
tmp_7562_read      (read             ) [ 00000000000]
tmp                (bitconcatenate   ) [ 00000000000]
p_shl_cast         (zext             ) [ 00000000000]
tmp_1437           (bitconcatenate   ) [ 00000000000]
p_shl1_cast        (zext             ) [ 00000000000]
tmp_1438           (add              ) [ 00111111110]
tmp_1440           (add              ) [ 00011110000]
tmp_1441           (add              ) [ 00001110000]
tmp_1442           (add              ) [ 00000111000]
tmp_1438_cast      (zext             ) [ 00000000000]
g_addr             (getelementptr    ) [ 00000010000]
tmp_1439           (or               ) [ 00000000000]
tmp_1439_cast      (zext             ) [ 00000000000]
g_addr_1           (getelementptr    ) [ 00000010000]
tmp_1443           (add              ) [ 00000011000]
tmp_1440_cast      (zext             ) [ 00000000000]
g_addr_2           (getelementptr    ) [ 00000001000]
tmp_1441_cast      (zext             ) [ 00000000000]
g_addr_3           (getelementptr    ) [ 00000001000]
tmp_1444           (add              ) [ 00000001100]
g0                 (load             ) [ 00000001111]
g1                 (load             ) [ 00000001111]
tmp_1442_cast      (zext             ) [ 00000000000]
g_addr_4           (getelementptr    ) [ 00000000100]
tmp_1443_cast      (zext             ) [ 00000000000]
g_addr_5           (getelementptr    ) [ 00000000100]
tmp_1445           (add              ) [ 00000000100]
g2                 (load             ) [ 00000000111]
g3                 (load             ) [ 00000000111]
tmp_1444_cast      (zext             ) [ 00000000000]
g_addr_6           (getelementptr    ) [ 00000000010]
tmp_1445_cast      (zext             ) [ 00000000000]
g_addr_7           (getelementptr    ) [ 00000000010]
tmp_1446           (add              ) [ 00000000010]
g4                 (load             ) [ 00000000011]
g5                 (load             ) [ 00000000011]
tmp_1446_cast      (zext             ) [ 00000000000]
g_addr_8           (getelementptr    ) [ 00000000001]
tmp_1447           (add              ) [ 00000000000]
tmp_1447_cast      (zext             ) [ 00000000000]
g_addr_9           (getelementptr    ) [ 00000000001]
g6                 (load             ) [ 00000000001]
g7                 (load             ) [ 00000000001]
b_read             (read             ) [ 00000000000]
f_9_read67         (read             ) [ 00000000000]
f_8_read66         (read             ) [ 00000000000]
f_7_read65         (read             ) [ 00000000000]
f_6_read64         (read             ) [ 00000000000]
f_5_read63         (read             ) [ 00000000000]
f_4_read62         (read             ) [ 00000000000]
f_3_read61         (read             ) [ 00000000000]
f_2_read_9         (read             ) [ 00000000000]
f_1_read_9         (read             ) [ 00000000000]
f_0_read58         (read             ) [ 00000000000]
StgValue_76        (specresourcelimit) [ 00000000000]
StgValue_77        (specresourcelimit) [ 00000000000]
StgValue_78        (specresourcelimit) [ 00000000000]
StgValue_79        (specresourcelimit) [ 00000000000]
StgValue_80        (specresourcelimit) [ 00000000000]
StgValue_81        (specresourcelimit) [ 00000000000]
StgValue_82        (specresourcelimit) [ 00000000000]
g8                 (load             ) [ 00000000000]
g9                 (load             ) [ 00000000000]
x0                 (xor              ) [ 00000000000]
x1                 (xor              ) [ 00000000000]
x2                 (xor              ) [ 00000000000]
x3                 (xor              ) [ 00000000000]
x4                 (xor              ) [ 00000000000]
x5                 (xor              ) [ 00000000000]
x6                 (xor              ) [ 00000000000]
x7                 (xor              ) [ 00000000000]
x8                 (xor              ) [ 00000000000]
x9                 (xor              ) [ 00000000000]
b_assign_cast      (select           ) [ 00000000000]
x0_1               (and              ) [ 00000000000]
x1_1               (and              ) [ 00000000000]
x2_1               (and              ) [ 00000000000]
x3_1               (and              ) [ 00000000000]
x4_1               (and              ) [ 00000000000]
x5_1               (and              ) [ 00000000000]
x6_1               (and              ) [ 00000000000]
x7_1               (and              ) [ 00000000000]
x8_1               (and              ) [ 00000000000]
x9_1               (and              ) [ 00000000000]
f_0_write_assign   (xor              ) [ 00000000000]
f_1_write_assign   (xor              ) [ 00000000000]
f_2_write_assign   (xor              ) [ 00000000000]
f_3_write_assign   (xor              ) [ 00000000000]
f_4_write_assign   (xor              ) [ 00000000000]
f_5_write_assign   (xor              ) [ 00000000000]
f_6_write_assign   (xor              ) [ 00000000000]
f_7_write_assign   (xor              ) [ 00000000000]
f_8_write_assign   (xor              ) [ 00000000000]
f_9_write_assign   (xor              ) [ 00000000000]
mrv                (insertvalue      ) [ 00000000000]
mrv_1              (insertvalue      ) [ 00000000000]
mrv_2              (insertvalue      ) [ 00000000000]
mrv_3              (insertvalue      ) [ 00000000000]
mrv_4              (insertvalue      ) [ 00000000000]
mrv_5              (insertvalue      ) [ 00000000000]
mrv_6              (insertvalue      ) [ 00000000000]
mrv_7              (insertvalue      ) [ 00000000000]
mrv_8              (insertvalue      ) [ 00000000000]
mrv_9              (insertvalue      ) [ 00000000000]
StgValue_126       (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="f_0_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_0_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f_1_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_1_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="f_2_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_2_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="f_3_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_3_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="f_4_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_4_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="f_5_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_5_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="f_6_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_6_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="f_7_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_7_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="f_8_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_8_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="f_9_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_9_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="g">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="tmp_7562">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_7562"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="u_xy2d_offset">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_xy2d_offset"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="b">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i5.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str176"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str277"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str378"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str479"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str580"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str681"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str782"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="u_xy2d_offset_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="0"/>
<pin id="92" dir="0" index="1" bw="3" slack="0"/>
<pin id="93" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_xy2d_offset_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_7562_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="5" slack="0"/>
<pin id="98" dir="0" index="1" bw="5" slack="0"/>
<pin id="99" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_7562_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="b_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/10 "/>
</bind>
</comp>

<comp id="108" class="1004" name="f_9_read67_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_9_read67/10 "/>
</bind>
</comp>

<comp id="114" class="1004" name="f_8_read66_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_8_read66/10 "/>
</bind>
</comp>

<comp id="120" class="1004" name="f_7_read65_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_7_read65/10 "/>
</bind>
</comp>

<comp id="126" class="1004" name="f_6_read64_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_6_read64/10 "/>
</bind>
</comp>

<comp id="132" class="1004" name="f_5_read63_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_5_read63/10 "/>
</bind>
</comp>

<comp id="138" class="1004" name="f_4_read62_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_4_read62/10 "/>
</bind>
</comp>

<comp id="144" class="1004" name="f_3_read61_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_3_read61/10 "/>
</bind>
</comp>

<comp id="150" class="1004" name="f_2_read_9_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_2_read_9/10 "/>
</bind>
</comp>

<comp id="156" class="1004" name="f_1_read_9_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_1_read_9/10 "/>
</bind>
</comp>

<comp id="162" class="1004" name="f_0_read58_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_0_read58/10 "/>
</bind>
</comp>

<comp id="168" class="1004" name="g_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="12" slack="0"/>
<pin id="172" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_addr/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="g_addr_1_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="12" slack="0"/>
<pin id="179" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_addr_1/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="12" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="3" bw="12" slack="0"/>
<pin id="188" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
<pin id="189" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="g0/5 g1/5 g2/6 g3/6 g4/7 g5/7 g6/8 g7/8 g8/9 g9/9 "/>
</bind>
</comp>

<comp id="191" class="1004" name="g_addr_2_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="12" slack="0"/>
<pin id="195" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_addr_2/6 "/>
</bind>
</comp>

<comp id="198" class="1004" name="g_addr_3_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="12" slack="0"/>
<pin id="202" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_addr_3/6 "/>
</bind>
</comp>

<comp id="207" class="1004" name="g_addr_4_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="12" slack="0"/>
<pin id="211" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_addr_4/7 "/>
</bind>
</comp>

<comp id="214" class="1004" name="g_addr_5_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="12" slack="0"/>
<pin id="218" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_addr_5/7 "/>
</bind>
</comp>

<comp id="223" class="1004" name="g_addr_6_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="12" slack="0"/>
<pin id="227" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_addr_6/8 "/>
</bind>
</comp>

<comp id="230" class="1004" name="g_addr_7_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="12" slack="0"/>
<pin id="234" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_addr_7/8 "/>
</bind>
</comp>

<comp id="239" class="1004" name="g_addr_8_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="12" slack="0"/>
<pin id="243" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_addr_8/9 "/>
</bind>
</comp>

<comp id="246" class="1004" name="g_addr_9_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="12" slack="0"/>
<pin id="250" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_addr_9/9 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_fu_255">
<pin_list>
<pin id="259" dir="0" index="0" bw="11" slack="0"/>
<pin id="260" dir="0" index="1" bw="12" slack="0"/>
<pin id="261" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1438/1 tmp_1440/2 tmp_1441/3 tmp_1442/4 tmp_1443/5 tmp_1444/6 tmp_1445/7 tmp_1446/8 tmp_1447/9 "/>
</bind>
</comp>

<comp id="262" class="1005" name="tmp_1438_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="12" slack="1"/>
<pin id="264" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1438 "/>
</bind>
</comp>

<comp id="270" class="1005" name="reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="12" slack="2"/>
<pin id="272" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1440 tmp_1444 "/>
</bind>
</comp>

<comp id="276" class="1005" name="reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="1"/>
<pin id="278" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1441 tmp_1445 tmp_1446 "/>
</bind>
</comp>

<comp id="282" class="1005" name="tmp_1442_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="12" slack="3"/>
<pin id="284" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1442 "/>
</bind>
</comp>

<comp id="288" class="1005" name="tmp_1443_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="12" slack="2"/>
<pin id="290" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1443 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="11" slack="0"/>
<pin id="306" dir="0" index="1" bw="5" slack="0"/>
<pin id="307" dir="0" index="2" bw="3" slack="0"/>
<pin id="308" dir="0" index="3" bw="1" slack="0"/>
<pin id="309" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_shl_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="11" slack="0"/>
<pin id="316" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_1437_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="9" slack="0"/>
<pin id="321" dir="0" index="1" bw="5" slack="0"/>
<pin id="322" dir="0" index="2" bw="3" slack="0"/>
<pin id="323" dir="0" index="3" bw="1" slack="0"/>
<pin id="324" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1437/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="p_shl1_cast_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="9" slack="0"/>
<pin id="331" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_1438_cast_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="12" slack="4"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1438_cast/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_1439_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="12" slack="4"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_1439/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_1439_cast_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="12" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1439_cast/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_1440_cast_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="12" slack="4"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1440_cast/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_1441_cast_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="12" slack="3"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1441_cast/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_1442_cast_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="12" slack="3"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1442_cast/7 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_1443_cast_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="12" slack="2"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1443_cast/7 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_1444_cast_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="12" slack="2"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1444_cast/8 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_1445_cast_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="12" slack="1"/>
<pin id="377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1445_cast/8 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_1446_cast_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="12" slack="1"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1446_cast/9 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_1447_cast_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="12" slack="0"/>
<pin id="387" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1447_cast/9 "/>
</bind>
</comp>

<comp id="390" class="1004" name="x0_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="4"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x0/10 "/>
</bind>
</comp>

<comp id="395" class="1004" name="x1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="4"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x1/10 "/>
</bind>
</comp>

<comp id="400" class="1004" name="x2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="3"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x2/10 "/>
</bind>
</comp>

<comp id="405" class="1004" name="x3_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="3"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x3/10 "/>
</bind>
</comp>

<comp id="410" class="1004" name="x4_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="2"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x4/10 "/>
</bind>
</comp>

<comp id="415" class="1004" name="x5_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="2"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x5/10 "/>
</bind>
</comp>

<comp id="420" class="1004" name="x6_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x6/10 "/>
</bind>
</comp>

<comp id="425" class="1004" name="x7_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x7/10 "/>
</bind>
</comp>

<comp id="430" class="1004" name="x8_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x8/10 "/>
</bind>
</comp>

<comp id="436" class="1004" name="x9_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x9/10 "/>
</bind>
</comp>

<comp id="442" class="1004" name="b_assign_cast_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_assign_cast/10 "/>
</bind>
</comp>

<comp id="450" class="1004" name="x0_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x0_1/10 "/>
</bind>
</comp>

<comp id="456" class="1004" name="x1_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x1_1/10 "/>
</bind>
</comp>

<comp id="462" class="1004" name="x2_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x2_1/10 "/>
</bind>
</comp>

<comp id="468" class="1004" name="x3_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x3_1/10 "/>
</bind>
</comp>

<comp id="474" class="1004" name="x4_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x4_1/10 "/>
</bind>
</comp>

<comp id="480" class="1004" name="x5_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x5_1/10 "/>
</bind>
</comp>

<comp id="486" class="1004" name="x6_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x6_1/10 "/>
</bind>
</comp>

<comp id="492" class="1004" name="x7_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="0"/>
<pin id="495" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x7_1/10 "/>
</bind>
</comp>

<comp id="498" class="1004" name="x8_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x8_1/10 "/>
</bind>
</comp>

<comp id="504" class="1004" name="x9_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x9_1/10 "/>
</bind>
</comp>

<comp id="510" class="1004" name="f_0_write_assign_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="f_0_write_assign/10 "/>
</bind>
</comp>

<comp id="516" class="1004" name="f_1_write_assign_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="f_1_write_assign/10 "/>
</bind>
</comp>

<comp id="522" class="1004" name="f_2_write_assign_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="0"/>
<pin id="525" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="f_2_write_assign/10 "/>
</bind>
</comp>

<comp id="528" class="1004" name="f_3_write_assign_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="f_3_write_assign/10 "/>
</bind>
</comp>

<comp id="534" class="1004" name="f_4_write_assign_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="0"/>
<pin id="537" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="f_4_write_assign/10 "/>
</bind>
</comp>

<comp id="540" class="1004" name="f_5_write_assign_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="0"/>
<pin id="543" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="f_5_write_assign/10 "/>
</bind>
</comp>

<comp id="546" class="1004" name="f_6_write_assign_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="0"/>
<pin id="549" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="f_6_write_assign/10 "/>
</bind>
</comp>

<comp id="552" class="1004" name="f_7_write_assign_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="0" index="1" bw="32" slack="0"/>
<pin id="555" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="f_7_write_assign/10 "/>
</bind>
</comp>

<comp id="558" class="1004" name="f_8_write_assign_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="f_8_write_assign/10 "/>
</bind>
</comp>

<comp id="564" class="1004" name="f_9_write_assign_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="0"/>
<pin id="567" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="f_9_write_assign/10 "/>
</bind>
</comp>

<comp id="570" class="1004" name="mrv_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="320" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="0"/>
<pin id="573" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/10 "/>
</bind>
</comp>

<comp id="576" class="1004" name="mrv_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="320" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="0"/>
<pin id="579" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/10 "/>
</bind>
</comp>

<comp id="582" class="1004" name="mrv_2_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="320" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="0"/>
<pin id="585" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/10 "/>
</bind>
</comp>

<comp id="588" class="1004" name="mrv_3_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="320" slack="0"/>
<pin id="590" dir="0" index="1" bw="32" slack="0"/>
<pin id="591" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/10 "/>
</bind>
</comp>

<comp id="594" class="1004" name="mrv_4_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="320" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="0"/>
<pin id="597" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/10 "/>
</bind>
</comp>

<comp id="600" class="1004" name="mrv_5_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="320" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/10 "/>
</bind>
</comp>

<comp id="606" class="1004" name="mrv_6_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="320" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="0"/>
<pin id="609" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/10 "/>
</bind>
</comp>

<comp id="612" class="1004" name="mrv_7_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="320" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/10 "/>
</bind>
</comp>

<comp id="618" class="1004" name="mrv_8_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="320" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="0"/>
<pin id="621" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/10 "/>
</bind>
</comp>

<comp id="624" class="1004" name="mrv_9_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="320" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="0"/>
<pin id="627" dir="1" index="2" bw="320" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/10 "/>
</bind>
</comp>

<comp id="630" class="1005" name="g_addr_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="12" slack="1"/>
<pin id="632" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="g_addr "/>
</bind>
</comp>

<comp id="635" class="1005" name="g_addr_1_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="12" slack="1"/>
<pin id="637" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="g_addr_1 "/>
</bind>
</comp>

<comp id="640" class="1005" name="g_addr_2_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="12" slack="1"/>
<pin id="642" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="g_addr_2 "/>
</bind>
</comp>

<comp id="645" class="1005" name="g_addr_3_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="12" slack="1"/>
<pin id="647" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="g_addr_3 "/>
</bind>
</comp>

<comp id="650" class="1005" name="g0_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="4"/>
<pin id="652" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="g0 "/>
</bind>
</comp>

<comp id="655" class="1005" name="g1_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="4"/>
<pin id="657" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="g1 "/>
</bind>
</comp>

<comp id="660" class="1005" name="g_addr_4_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="12" slack="1"/>
<pin id="662" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="g_addr_4 "/>
</bind>
</comp>

<comp id="665" class="1005" name="g_addr_5_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="12" slack="1"/>
<pin id="667" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="g_addr_5 "/>
</bind>
</comp>

<comp id="670" class="1005" name="g2_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="3"/>
<pin id="672" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="g2 "/>
</bind>
</comp>

<comp id="675" class="1005" name="g3_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="3"/>
<pin id="677" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="g3 "/>
</bind>
</comp>

<comp id="680" class="1005" name="g_addr_6_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="12" slack="1"/>
<pin id="682" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="g_addr_6 "/>
</bind>
</comp>

<comp id="685" class="1005" name="g_addr_7_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="12" slack="1"/>
<pin id="687" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="g_addr_7 "/>
</bind>
</comp>

<comp id="690" class="1005" name="g4_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="2"/>
<pin id="692" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="g4 "/>
</bind>
</comp>

<comp id="695" class="1005" name="g5_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="2"/>
<pin id="697" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="g5 "/>
</bind>
</comp>

<comp id="700" class="1005" name="g_addr_8_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="12" slack="1"/>
<pin id="702" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="g_addr_8 "/>
</bind>
</comp>

<comp id="705" class="1005" name="g_addr_9_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="12" slack="1"/>
<pin id="707" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="g_addr_9 "/>
</bind>
</comp>

<comp id="710" class="1005" name="g6_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="1"/>
<pin id="712" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="g6 "/>
</bind>
</comp>

<comp id="715" class="1005" name="g7_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="1"/>
<pin id="717" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="g7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="60" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="62" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="62" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="62" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="62" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="62" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="62" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="62" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="62" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="62" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="62" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="46" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="168" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="175" pin="3"/><net_sink comp="182" pin=3"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="46" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="46" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="191" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="206"><net_src comp="198" pin="3"/><net_sink comp="182" pin=3"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="46" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="46" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="207" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="222"><net_src comp="214" pin="3"/><net_sink comp="182" pin=3"/></net>

<net id="228"><net_src comp="20" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="46" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="20" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="46" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="223" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="238"><net_src comp="230" pin="3"/><net_sink comp="182" pin=3"/></net>

<net id="244"><net_src comp="20" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="46" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="20" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="46" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="239" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="254"><net_src comp="246" pin="3"/><net_sink comp="182" pin=3"/></net>

<net id="265"><net_src comp="255" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="40" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="269"><net_src comp="262" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="273"><net_src comp="255" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="42" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="279"><net_src comp="255" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="44" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="285"><net_src comp="255" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="50" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="291"><net_src comp="255" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="52" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="295"><net_src comp="54" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="297"><net_src comp="56" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="299"><net_src comp="58" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="310"><net_src comp="32" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="96" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="90" pin="2"/><net_sink comp="304" pin=2"/></net>

<net id="313"><net_src comp="34" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="317"><net_src comp="304" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="325"><net_src comp="36" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="96" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="90" pin="2"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="38" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="332"><net_src comp="319" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="337"><net_src comp="262" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="343"><net_src comp="262" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="48" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="353"><net_src comp="270" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="358"><net_src comp="276" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="363"><net_src comp="282" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="368"><net_src comp="288" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="373"><net_src comp="270" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="378"><net_src comp="276" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="383"><net_src comp="276" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="388"><net_src comp="255" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="394"><net_src comp="162" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="156" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="150" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="144" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="138" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="132" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="126" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="120" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="182" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="114" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="182" pin="5"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="108" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="102" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="84" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="86" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="390" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="442" pin="3"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="395" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="442" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="400" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="442" pin="3"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="405" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="442" pin="3"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="410" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="442" pin="3"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="415" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="442" pin="3"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="420" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="442" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="425" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="442" pin="3"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="430" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="442" pin="3"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="436" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="442" pin="3"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="450" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="162" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="456" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="156" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="462" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="150" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="468" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="144" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="474" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="138" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="480" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="132" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="486" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="126" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="492" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="120" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="498" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="114" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="504" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="108" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="88" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="510" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="570" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="516" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="576" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="522" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="582" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="528" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="588" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="534" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="594" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="540" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="600" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="546" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="606" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="552" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="612" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="558" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="618" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="564" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="633"><net_src comp="168" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="638"><net_src comp="175" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="182" pin=3"/></net>

<net id="643"><net_src comp="191" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="648"><net_src comp="198" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="182" pin=3"/></net>

<net id="653"><net_src comp="182" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="658"><net_src comp="182" pin="5"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="663"><net_src comp="207" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="668"><net_src comp="214" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="182" pin=3"/></net>

<net id="673"><net_src comp="182" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="678"><net_src comp="182" pin="5"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="683"><net_src comp="223" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="688"><net_src comp="230" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="182" pin=3"/></net>

<net id="693"><net_src comp="182" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="698"><net_src comp="182" pin="5"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="703"><net_src comp="239" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="708"><net_src comp="246" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="182" pin=3"/></net>

<net id="713"><net_src comp="182" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="718"><net_src comp="182" pin="5"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="425" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fe_cmov : f_0_read | {10 }
	Port: fe_cmov : f_1_read | {10 }
	Port: fe_cmov : f_2_read | {10 }
	Port: fe_cmov : f_3_read | {10 }
	Port: fe_cmov : f_4_read | {10 }
	Port: fe_cmov : f_5_read | {10 }
	Port: fe_cmov : f_6_read | {10 }
	Port: fe_cmov : f_7_read | {10 }
	Port: fe_cmov : f_8_read | {10 }
	Port: fe_cmov : f_9_read | {10 }
	Port: fe_cmov : g | {5 6 7 8 9 10 }
	Port: fe_cmov : tmp_7562 | {1 }
	Port: fe_cmov : u_xy2d_offset | {1 }
	Port: fe_cmov : b | {10 }
  - Chain level:
	State 1
		p_shl_cast : 1
		p_shl1_cast : 1
		tmp_1438 : 2
	State 2
	State 3
	State 4
	State 5
		g_addr : 1
		g_addr_1 : 1
		g0 : 2
		g1 : 2
	State 6
		g_addr_2 : 1
		g_addr_3 : 1
		g2 : 2
		g3 : 2
	State 7
		g_addr_4 : 1
		g_addr_5 : 1
		g4 : 2
		g5 : 2
	State 8
		g_addr_6 : 1
		g_addr_7 : 1
		g6 : 2
		g7 : 2
	State 9
		g_addr_8 : 1
		tmp_1447_cast : 1
		g_addr_9 : 2
		g8 : 2
		g9 : 3
	State 10
		x8 : 1
		x9 : 1
		x8_1 : 1
		x9_1 : 1
		f_8_write_assign : 1
		f_9_write_assign : 1
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		mrv_6 : 6
		mrv_7 : 7
		mrv_8 : 8
		mrv_9 : 9
		StgValue_126 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |           x0_fu_390           |    0    |    32   |
|          |           x1_fu_395           |    0    |    32   |
|          |           x2_fu_400           |    0    |    32   |
|          |           x3_fu_405           |    0    |    32   |
|          |           x4_fu_410           |    0    |    32   |
|          |           x5_fu_415           |    0    |    32   |
|          |           x6_fu_420           |    0    |    32   |
|          |           x7_fu_425           |    0    |    32   |
|          |           x8_fu_430           |    0    |    32   |
|    xor   |           x9_fu_436           |    0    |    32   |
|          |    f_0_write_assign_fu_510    |    0    |    32   |
|          |    f_1_write_assign_fu_516    |    0    |    32   |
|          |    f_2_write_assign_fu_522    |    0    |    32   |
|          |    f_3_write_assign_fu_528    |    0    |    32   |
|          |    f_4_write_assign_fu_534    |    0    |    32   |
|          |    f_5_write_assign_fu_540    |    0    |    32   |
|          |    f_6_write_assign_fu_546    |    0    |    32   |
|          |    f_7_write_assign_fu_552    |    0    |    32   |
|          |    f_8_write_assign_fu_558    |    0    |    32   |
|          |    f_9_write_assign_fu_564    |    0    |    32   |
|----------|-------------------------------|---------|---------|
|          |          x0_1_fu_450          |    0    |    32   |
|          |          x1_1_fu_456          |    0    |    32   |
|          |          x2_1_fu_462          |    0    |    32   |
|          |          x3_1_fu_468          |    0    |    32   |
|    and   |          x4_1_fu_474          |    0    |    32   |
|          |          x5_1_fu_480          |    0    |    32   |
|          |          x6_1_fu_486          |    0    |    32   |
|          |          x7_1_fu_492          |    0    |    32   |
|          |          x8_1_fu_498          |    0    |    32   |
|          |          x9_1_fu_504          |    0    |    32   |
|----------|-------------------------------|---------|---------|
|    add   |           grp_fu_255          |    0    |    19   |
|----------|-------------------------------|---------|---------|
|  select  |      b_assign_cast_fu_442     |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          | u_xy2d_offset_read_read_fu_90 |    0    |    0    |
|          |    tmp_7562_read_read_fu_96   |    0    |    0    |
|          |       b_read_read_fu_102      |    0    |    0    |
|          |     f_9_read67_read_fu_108    |    0    |    0    |
|          |     f_8_read66_read_fu_114    |    0    |    0    |
|          |     f_7_read65_read_fu_120    |    0    |    0    |
|   read   |     f_6_read64_read_fu_126    |    0    |    0    |
|          |     f_5_read63_read_fu_132    |    0    |    0    |
|          |     f_4_read62_read_fu_138    |    0    |    0    |
|          |     f_3_read61_read_fu_144    |    0    |    0    |
|          |     f_2_read_9_read_fu_150    |    0    |    0    |
|          |     f_1_read_9_read_fu_156    |    0    |    0    |
|          |     f_0_read58_read_fu_162    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|           tmp_fu_304          |    0    |    0    |
|          |        tmp_1437_fu_319        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       p_shl_cast_fu_314       |    0    |    0    |
|          |       p_shl1_cast_fu_329      |    0    |    0    |
|          |      tmp_1438_cast_fu_334     |    0    |    0    |
|          |      tmp_1439_cast_fu_345     |    0    |    0    |
|          |      tmp_1440_cast_fu_350     |    0    |    0    |
|   zext   |      tmp_1441_cast_fu_355     |    0    |    0    |
|          |      tmp_1442_cast_fu_360     |    0    |    0    |
|          |      tmp_1443_cast_fu_365     |    0    |    0    |
|          |      tmp_1444_cast_fu_370     |    0    |    0    |
|          |      tmp_1445_cast_fu_375     |    0    |    0    |
|          |      tmp_1446_cast_fu_380     |    0    |    0    |
|          |      tmp_1447_cast_fu_385     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|    or    |        tmp_1439_fu_339        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           mrv_fu_570          |    0    |    0    |
|          |          mrv_1_fu_576         |    0    |    0    |
|          |          mrv_2_fu_582         |    0    |    0    |
|          |          mrv_3_fu_588         |    0    |    0    |
|insertvalue|          mrv_4_fu_594         |    0    |    0    |
|          |          mrv_5_fu_600         |    0    |    0    |
|          |          mrv_6_fu_606         |    0    |    0    |
|          |          mrv_7_fu_612         |    0    |    0    |
|          |          mrv_8_fu_618         |    0    |    0    |
|          |          mrv_9_fu_624         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   981   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|   g0_reg_650   |   32   |
|   g1_reg_655   |   32   |
|   g2_reg_670   |   32   |
|   g3_reg_675   |   32   |
|   g4_reg_690   |   32   |
|   g5_reg_695   |   32   |
|   g6_reg_710   |   32   |
|   g7_reg_715   |   32   |
|g_addr_1_reg_635|   12   |
|g_addr_2_reg_640|   12   |
|g_addr_3_reg_645|   12   |
|g_addr_4_reg_660|   12   |
|g_addr_5_reg_665|   12   |
|g_addr_6_reg_680|   12   |
|g_addr_7_reg_685|   12   |
|g_addr_8_reg_700|   12   |
|g_addr_9_reg_705|   12   |
| g_addr_reg_630 |   12   |
|     reg_270    |   12   |
|     reg_276    |   12   |
|tmp_1438_reg_262|   12   |
|tmp_1442_reg_282|   12   |
|tmp_1443_reg_288|   12   |
+----------------+--------+
|      Total     |   436  |
+----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_182 |  p0  |  10  |  12  |   120  ||    47   |
| grp_access_fu_182 |  p3  |  10  |  12  |   120  ||    47   |
|     grp_fu_255    |  p0  |   9  |  11  |   99   ||    21   |
|     grp_fu_255    |  p1  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   363  ||  3.2791 ||   124   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   981  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   124  |
|  Register |    -   |   436  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   436  |  1105  |
+-----------+--------+--------+--------+
