

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-fbfcd38850a0168f221b70ed2c6620bed513ac8c_modified_97.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      1 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:512,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,4,4,4,4,0,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=10:RCD=20:RAS=50:RP=20:RC=62: CL=20:WL=8:CDLR=9:WR=20:nbkgrp=4:CCDL=4:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-run_uid                             r1b5 # TODO
-profile                                0 # TODO
-last_cycle                          7099 # TODO
-component_to_flip                      0 # TODO
-thread_rand                          891 # TODO
-warp_rand                            405 # TODO
-total_cycle_rand                    4626 # TODO
-register_rand_n                        1 # TODO
-register_name                       %r25 # Optional: specify PTX virtual register name(s) to inject (colon-delimited). Overrides -register_rand_n when set.
-reg_bitflip_rand_n                     1 # TODO
-per_warp                               0 # TODO
-kernel_n                               0 # TODO
-local_mem_bitflip_rand_n                    1 # TODO
-components_to_flip                     0 # TODO
-block_n                                1 # TODO
-shared_mem_bitflip_rand_n                    1 # TODO
-block_rand                          4777 # TODO
-l1d_shader_rand_n                      1 # TODO
-l1d_cache_bitflip_rand_n                46941 # TODO
-l1c_shader_rand_n                      2 # TODO
-l1c_cache_bitflip_rand_n                58791 # TODO
-l1t_shader_rand_n                      0 # TODO
-l1t_cache_bitflip_rand_n                81460 # TODO
-l2_cache_bitflip_rand_n              6344721 # TODO
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365.0:1365.0:1365.0:3500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components          WARP_SCHEDULER # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    10 # minimal delay between activation of rows in different banks
RCD                                    20 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     20 # time needed to precharge (deactivate) row
RC                                     62 # row cycle time
CDLR                                    9 # switching from write to read (changes tWTR)
WR                                     20 # last data-in to row precharge
CL                                     20 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028571428571
*** Initializing M9a0385cad23323aa2ca524562e53519c  /workspace/gen
Extracting PTX file and ptxas options    1: gen.1.sm_75.ptx -arch=sm_75
emory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /workspace/gen
self exe links to: /workspace/gen
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /workspace/gen
Running md5sum using "md5sum /workspace/gen "
self exe links to: /workspace/gen
Extracting specific PTX file named gen.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z7kernel3PK6__halfS1_PS_ii : hostFun 0x0x5c2daa801d67, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing gen.1.sm_75.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z7kernel1PK6__halfS1_PS_Pfii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z7kernel2PKfPK6__halfPS1_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z7kernel3PK6__halfS1_PS_ii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file gen.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from gen.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z7kernel3PK6__halfS1_PS_ii' : regs=49, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z7kernel2PKfPK6__halfPS1_i' : regs=15, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z7kernel1PK6__halfS1_PS_Pfii' : regs=44, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z7kernel2PKfPK6__halfPS1_i : hostFun 0x0x5c2daa801b7b, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7kernel1PK6__halfS1_PS_Pfii : hostFun 0x0x5c2daa801994, fat_cubin_handle = 1
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2437ec78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2437ec80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2437ec88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2437ec90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2437ec4c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2437ec48..

GPGPU-Sim PTX: cudaLaunch for 0x0x5c2daa801994 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7kernel1PK6__halfS1_PS_Pfii'...
GPGPU-Sim PTX: Finding dominators for '_Z7kernel1PK6__halfS1_PS_Pfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7kernel1PK6__halfS1_PS_Pfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7kernel1PK6__halfS1_PS_Pfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7kernel1PK6__halfS1_PS_Pfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7kernel1PK6__halfS1_PS_Pfii'...
GPGPU-Sim PTX: reconvergence points for _Z7kernel1PK6__halfS1_PS_Pfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (gen.1.sm_75.ptx:44) @%p1 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x390 (gen.1.sm_75.ptx:208) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x080 (gen.1.sm_75.ptx:48) @%p2 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (gen.1.sm_75.ptx:178) cvta.to.global.u64 %rd25, %rd9;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0b0 (gen.1.sm_75.ptx:55) @%p3 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (gen.1.sm_75.ptx:117) setp.lt.u32%p6, %r13, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x0c0 (gen.1.sm_75.ptx:58) @%p4 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (gen.1.sm_75.ptx:98) add.s32 %r21, %r28, %r5;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x0d0 (gen.1.sm_75.ptx:61) @%p5 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x118 (gen.1.sm_75.ptx:79) add.s32 %r20, %r28, %r5;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d0 (gen.1.sm_75.ptx:118) @%p6 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (gen.1.sm_75.ptx:178) cvta.to.global.u64 %rd25, %rd9;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2c0 (gen.1.sm_75.ptx:175) @%p7 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (gen.1.sm_75.ptx:178) cvta.to.global.u64 %rd25, %rd9;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7kernel1PK6__halfS1_PS_Pfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7kernel1PK6__halfS1_PS_Pfii'.
GPGPU-Sim PTX: pushing kernel '_Z7kernel1PK6__halfS1_PS_Pfii' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7kernel1PK6__halfS1_PS_Pfii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
Destroy streams for kernel 1: size 0
kernel_name = _Z7kernel1PK6__halfS1_PS_Pfii 
kernel_launch_uid = 1 
gpu_sim_cycle = 3167
gpu_sim_insn = 3956
gpu_ipc =       1.2491
gpu_tot_sim_cycle = 3167
gpu_tot_sim_insn = 3956
gpu_tot_ipc =       1.2491
gpu_tot_issued_cta = 1
gpu_occupancy = 9.4599% 
gpu_tot_occupancy = 9.4599% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0041
partiton_level_parallism_total  =       0.0041
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.4827 GB/Sec
L2_BW_total  =       0.4827 GB/Sec
gpu_total_sim_rate=3956

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 103
	L1I_total_cache_misses = 20
	L1I_total_cache_miss_rate = 0.1942
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5, Miss = 3, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 5
	L1D_total_cache_misses = 3
	L1D_total_cache_miss_rate = 0.6000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 48
	L1C_total_cache_misses = 48
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 48
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 83
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 103

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
77, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 5824
gpgpu_n_tot_w_icount = 182
gpgpu_n_stall_shd_mem = 1
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4
gpgpu_n_mem_write_global = 1
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 10
gpgpu_n_store_insn = 2
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:81	W0_Idle:10455	W0_Scoreboard:1946	W1:0	W2:62	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:120
single_issue_nums: WS0:92	WS1:30	WS2:30	WS3:30	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16 {8:2,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40 {40:1,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_coretomem[INST_ACC_R] = 56 {8:7,}
traffic_breakdown_memtocore[CONST_ACC_R] = 80 {40:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 80 {40:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8 {8:1,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_memtocore[INST_ACC_R] = 1120 {40:28,}
maxmflatency = 292 
max_icnt2mem_latency = 23 
maxmrqlatency = 15 
max_icnt2sh_latency = 2 
averagemflatency = 228 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:9 	0 	7 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	0 	0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       294       919         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1239      1994         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0      2365         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2683       886         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 31/8 = 3.875000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 31
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        128         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none           0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         46         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        570    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        292         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        187         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        187         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        285         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=8118 n_nop=8104 n_act=3 n_pre=1 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004927
n_activity=206 dram_eff=0.1942
bk0: 6a 8046i bk1: 4a 8088i bk2: 0a 8116i bk3: 0a 8117i bk4: 0a 8117i bk5: 0a 8118i bk6: 0a 8118i bk7: 0a 8118i bk8: 0a 8118i bk9: 0a 8118i bk10: 0a 8118i bk11: 0a 8118i bk12: 0a 8118i bk13: 0a 8119i bk14: 0a 8119i bk15: 0a 8119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004927 
total_CMD = 8118 
util_bw = 40 
Wasted_Col = 60 
Wasted_Row = 20 
Idle = 7998 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8118 
n_nop = 8104 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 10 
Row_Bus_Util =  0.000493 
CoL_Bus_Util = 0.001232 
Either_Row_CoL_Bus_Util = 0.001725 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0193397
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=8118 n_nop=8108 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003942
n_activity=124 dram_eff=0.2581
bk0: 4a 8090i bk1: 4a 8089i bk2: 0a 8117i bk3: 0a 8117i bk4: 0a 8117i bk5: 0a 8118i bk6: 0a 8118i bk7: 0a 8118i bk8: 0a 8118i bk9: 0a 8118i bk10: 0a 8118i bk11: 0a 8118i bk12: 0a 8118i bk13: 0a 8118i bk14: 0a 8118i bk15: 0a 8119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003942 
total_CMD = 8118 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 8046 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8118 
n_nop = 8108 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000246 
CoL_Bus_Util = 0.000985 
Either_Row_CoL_Bus_Util = 0.001232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0149051
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=8118 n_nop=8113 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001971
n_activity=62 dram_eff=0.2581
bk0: 0a 8118i bk1: 4a 8089i bk2: 0a 8117i bk3: 0a 8118i bk4: 0a 8118i bk5: 0a 8118i bk6: 0a 8118i bk7: 0a 8118i bk8: 0a 8118i bk9: 0a 8118i bk10: 0a 8118i bk11: 0a 8118i bk12: 0a 8118i bk13: 0a 8118i bk14: 0a 8118i bk15: 0a 8118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001971 
total_CMD = 8118 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 8082 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8118 
n_nop = 8113 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.000493 
Either_Row_CoL_Bus_Util = 0.000616 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0072678
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=8118 n_nop=8108 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003942
n_activity=124 dram_eff=0.2581
bk0: 4a 8089i bk1: 4a 8088i bk2: 0a 8116i bk3: 0a 8117i bk4: 0a 8117i bk5: 0a 8117i bk6: 0a 8118i bk7: 0a 8118i bk8: 0a 8118i bk9: 0a 8118i bk10: 0a 8118i bk11: 0a 8118i bk12: 0a 8119i bk13: 0a 8119i bk14: 0a 8119i bk15: 0a 8119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003942 
total_CMD = 8118 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 8046 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8118 
n_nop = 8108 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000246 
CoL_Bus_Util = 0.000985 
Either_Row_CoL_Bus_Util = 0.001232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0146588
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=8118 n_nop=8118 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8118i bk1: 0a 8118i bk2: 0a 8118i bk3: 0a 8118i bk4: 0a 8118i bk5: 0a 8118i bk6: 0a 8118i bk7: 0a 8118i bk8: 0a 8118i bk9: 0a 8118i bk10: 0a 8118i bk11: 0a 8118i bk12: 0a 8118i bk13: 0a 8118i bk14: 0a 8118i bk15: 0a 8118i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8118 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8118 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8118 
n_nop = 8118 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=8118 n_nop=8116 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004927
n_activity=62 dram_eff=0.06452
bk0: 1a 8098i bk1: 0a 8118i bk2: 0a 8118i bk3: 0a 8118i bk4: 0a 8118i bk5: 0a 8118i bk6: 0a 8118i bk7: 0a 8118i bk8: 0a 8118i bk9: 0a 8118i bk10: 0a 8118i bk11: 0a 8118i bk12: 0a 8118i bk13: 0a 8118i bk14: 0a 8118i bk15: 0a 8118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000493 
total_CMD = 8118 
util_bw = 4 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 8094 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8118 
n_nop = 8116 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=8118 n_nop=8118 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8118i bk1: 0a 8118i bk2: 0a 8118i bk3: 0a 8118i bk4: 0a 8118i bk5: 0a 8118i bk6: 0a 8118i bk7: 0a 8118i bk8: 0a 8118i bk9: 0a 8118i bk10: 0a 8118i bk11: 0a 8118i bk12: 0a 8118i bk13: 0a 8118i bk14: 0a 8118i bk15: 0a 8118i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8118 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8118 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8118 
n_nop = 8118 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=8118 n_nop=8118 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8118i bk1: 0a 8118i bk2: 0a 8118i bk3: 0a 8118i bk4: 0a 8118i bk5: 0a 8118i bk6: 0a 8118i bk7: 0a 8118i bk8: 0a 8118i bk9: 0a 8118i bk10: 0a 8118i bk11: 0a 8118i bk12: 0a 8118i bk13: 0a 8118i bk14: 0a 8118i bk15: 0a 8118i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8118 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8118 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8118 
n_nop = 8118 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=8118 n_nop=8118 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8118i bk1: 0a 8118i bk2: 0a 8118i bk3: 0a 8118i bk4: 0a 8118i bk5: 0a 8118i bk6: 0a 8118i bk7: 0a 8118i bk8: 0a 8118i bk9: 0a 8118i bk10: 0a 8118i bk11: 0a 8118i bk12: 0a 8118i bk13: 0a 8118i bk14: 0a 8118i bk15: 0a 8118i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8118 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8118 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8118 
n_nop = 8118 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=8118 n_nop=8118 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8118i bk1: 0a 8118i bk2: 0a 8118i bk3: 0a 8118i bk4: 0a 8118i bk5: 0a 8118i bk6: 0a 8118i bk7: 0a 8118i bk8: 0a 8118i bk9: 0a 8118i bk10: 0a 8118i bk11: 0a 8118i bk12: 0a 8118i bk13: 0a 8118i bk14: 0a 8118i bk15: 0a 8118i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8118 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8118 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8118 
n_nop = 8118 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=8118 n_nop=8118 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8118i bk1: 0a 8118i bk2: 0a 8118i bk3: 0a 8118i bk4: 0a 8118i bk5: 0a 8118i bk6: 0a 8118i bk7: 0a 8118i bk8: 0a 8118i bk9: 0a 8118i bk10: 0a 8118i bk11: 0a 8118i bk12: 0a 8118i bk13: 0a 8118i bk14: 0a 8118i bk15: 0a 8118i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8118 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8118 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8118 
n_nop = 8118 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=8118 n_nop=8118 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8118i bk1: 0a 8118i bk2: 0a 8118i bk3: 0a 8118i bk4: 0a 8118i bk5: 0a 8118i bk6: 0a 8118i bk7: 0a 8118i bk8: 0a 8118i bk9: 0a 8118i bk10: 0a 8118i bk11: 0a 8118i bk12: 0a 8118i bk13: 0a 8118i bk14: 0a 8118i bk15: 0a 8118i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8118 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8118 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8118 
n_nop = 8118 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 35
L2_total_cache_misses = 32
L2_total_cache_miss_rate = 0.9143
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 21
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 28
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=35
icnt_total_pkts_simt_to_mem=13
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

[PTX_INST_SUM] Aggregated active threads per PTX instruction:
[PTX_INST_SUM] id=1 pc=0 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x000 (gen.1.sm_75.ptx:31) ld.param.u64 %rd11, [_Z7kernel1PK6__halfS1_PS_Pfii_param_0];" total_active=256
[PTX_INST_SUM] id=2 pc=8 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x008 (gen.1.sm_75.ptx:32) ld.param.u64 %rd12, [_Z7kernel1PK6__halfS1_PS_Pfii_param_1];" total_active=256
[PTX_INST_SUM] id=3 pc=16 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x010 (gen.1.sm_75.ptx:33) ld.param.u64 %rd9, [_Z7kernel1PK6__halfS1_PS_Pfii_param_2];" total_active=256
[PTX_INST_SUM] id=4 pc=24 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x018 (gen.1.sm_75.ptx:34) ld.param.u64 %rd10, [_Z7kernel1PK6__halfS1_PS_Pfii_param_3];" total_active=256
[PTX_INST_SUM] id=5 pc=32 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x020 (gen.1.sm_75.ptx:35) ld.param.u32 %r14, [_Z7kernel1PK6__halfS1_PS_Pfii_param_4];" total_active=256
[PTX_INST_SUM] id=6 pc=40 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x028 (gen.1.sm_75.ptx:36) ld.param.u32 %r13, [_Z7kernel1PK6__halfS1_PS_Pfii_param_5];" total_active=256
[PTX_INST_SUM] id=7 pc=48 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x030 (gen.1.sm_75.ptx:37) cvta.to.global.u64 %rd1, %rd12;" total_active=256
[PTX_INST_SUM] id=8 pc=56 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x038 (gen.1.sm_75.ptx:38) cvta.to.global.u64 %rd2, %rd11;" total_active=256
[PTX_INST_SUM] id=9 pc=64 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x040 (gen.1.sm_75.ptx:39) mov.u32 %r1, %ntid.x;" total_active=256
[PTX_INST_SUM] id=10 pc=72 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x048 (gen.1.sm_75.ptx:40) mov.u32 %r2, %ctaid.x;" total_active=256
[PTX_INST_SUM] id=11 pc=80 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x050 (gen.1.sm_75.ptx:41) mov.u32 %r3, %tid.x;" total_active=256
[PTX_INST_SUM] id=12 pc=88 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x058 (gen.1.sm_75.ptx:42) mad.lo.s32 %r4, %r1, %r2, %r3;" total_active=256
[PTX_INST_SUM] id=13 pc=96 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x060 (gen.1.sm_75.ptx:43) setp.ge.s32%p1, %r4, %r14;" total_active=256
[PTX_INST_SUM] id=14 pc=104 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x068 (gen.1.sm_75.ptx:44) @%p1 bra BB0_12;" total_active=256
[PTX_INST_SUM] id=15 pc=112 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x070 (gen.1.sm_75.ptx:46) mov.f32 %f53, 0f00000000;" total_active=2
[PTX_INST_SUM] id=16 pc=120 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x078 (gen.1.sm_75.ptx:47) setp.lt.s32%p2, %r13, 1;" total_active=2
[PTX_INST_SUM] id=17 pc=128 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x080 (gen.1.sm_75.ptx:48) @%p2 bra BB0_11;" total_active=2
[PTX_INST_SUM] id=18 pc=136 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x088 (gen.1.sm_75.ptx:50) mul.lo.s32 %r5, %r4, %r13;" total_active=2
[PTX_INST_SUM] id=19 pc=144 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x090 (gen.1.sm_75.ptx:51) and.b32 %r18, %r13, 3;" total_active=2
[PTX_INST_SUM] id=20 pc=152 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x098 (gen.1.sm_75.ptx:52) mov.f32 %f53, 0f00000000;" total_active=2
[PTX_INST_SUM] id=21 pc=160 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x0a0 (gen.1.sm_75.ptx:53) mov.u32 %r28, 0;" total_active=2
[PTX_INST_SUM] id=22 pc=168 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x0a8 (gen.1.sm_75.ptx:54) setp.eq.s32%p3, %r18, 0;" total_active=2
[PTX_INST_SUM] id=23 pc=176 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x0b0 (gen.1.sm_75.ptx:55) @%p3 bra BB0_8;" total_active=2
[PTX_INST_SUM] id=24 pc=184 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x0b8 (gen.1.sm_75.ptx:57) setp.eq.s32%p4, %r18, 1;" total_active=2
[PTX_INST_SUM] id=25 pc=192 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x0c0 (gen.1.sm_75.ptx:58) @%p4 bra BB0_7;" total_active=2
[PTX_INST_SUM] id=26 pc=200 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x0c8 (gen.1.sm_75.ptx:60) setp.eq.s32%p5, %r18, 2;" total_active=2
[PTX_INST_SUM] id=27 pc=208 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x0d0 (gen.1.sm_75.ptx:61) @%p5 bra BB0_6;" total_active=2
[PTX_INST_SUM] id=37 pc=280 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x118 (gen.1.sm_75.ptx:79) add.s32 %r20, %r28, %r5;" total_active=2
[PTX_INST_SUM] id=38 pc=288 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x120 (gen.1.sm_75.ptx:80) mul.wide.s32 %rd15, %r20, 2;" total_active=2
[PTX_INST_SUM] id=39 pc=296 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x128 (gen.1.sm_75.ptx:81) add.s64 %rd16, %rd2, %rd15;" total_active=2
[PTX_INST_SUM] id=40 pc=304 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x130 (gen.1.sm_75.ptx:82) ld.global.nc.u16 %rs3, [%rd16];" total_active=2
[PTX_INST_SUM] id=41 pc=312 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x138 (gen.1.sm_75.ptx:84) { cvt.f32.f16 %f16, %rs3;}" total_active=2
[PTX_INST_SUM] id=42 pc=320 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x140 (gen.1.sm_75.ptx:87) mul.wide.u32 %rd17, %r28, 2;" total_active=2
[PTX_INST_SUM] id=43 pc=328 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x148 (gen.1.sm_75.ptx:88) add.s64 %rd18, %rd1, %rd17;" total_active=2
[PTX_INST_SUM] id=44 pc=336 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x150 (gen.1.sm_75.ptx:89) ld.global.nc.u16 %rs4, [%rd18];" total_active=2
[PTX_INST_SUM] id=45 pc=344 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x158 (gen.1.sm_75.ptx:91) { cvt.f32.f16 %f17, %rs4;}" total_active=2
[PTX_INST_SUM] id=46 pc=352 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x160 (gen.1.sm_75.ptx:94) fma.rn.f32 %f53, %f16, %f17, %f53;" total_active=2
[PTX_INST_SUM] id=47 pc=360 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x168 (gen.1.sm_75.ptx:95) add.s32 %r28, %r28, 1;" total_active=2
[PTX_INST_SUM] id=49 pc=368 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x170 (gen.1.sm_75.ptx:98) add.s32 %r21, %r28, %r5;" total_active=2
[PTX_INST_SUM] id=50 pc=376 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x178 (gen.1.sm_75.ptx:99) mul.wide.s32 %rd19, %r21, 2;" total_active=2
[PTX_INST_SUM] id=51 pc=384 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x180 (gen.1.sm_75.ptx:100) add.s64 %rd20, %rd2, %rd19;" total_active=2
[PTX_INST_SUM] id=52 pc=392 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x188 (gen.1.sm_75.ptx:101) ld.global.nc.u16 %rs5, [%rd20];" total_active=2
[PTX_INST_SUM] id=53 pc=400 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x190 (gen.1.sm_75.ptx:103) { cvt.f32.f16 %f18, %rs5;}" total_active=2
[PTX_INST_SUM] id=54 pc=408 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x198 (gen.1.sm_75.ptx:106) mul.wide.s32 %rd21, %r28, 2;" total_active=2
[PTX_INST_SUM] id=55 pc=416 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x1a0 (gen.1.sm_75.ptx:107) add.s64 %rd22, %rd1, %rd21;" total_active=2
[PTX_INST_SUM] id=56 pc=424 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x1a8 (gen.1.sm_75.ptx:108) ld.global.nc.u16 %rs6, [%rd22];" total_active=2
[PTX_INST_SUM] id=57 pc=432 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x1b0 (gen.1.sm_75.ptx:110) { cvt.f32.f16 %f19, %rs6;}" total_active=2
[PTX_INST_SUM] id=58 pc=440 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x1b8 (gen.1.sm_75.ptx:113) fma.rn.f32 %f53, %f18, %f19, %f53;" total_active=2
[PTX_INST_SUM] id=59 pc=448 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x1c0 (gen.1.sm_75.ptx:114) add.s32 %r28, %r28, 1;" total_active=2
[PTX_INST_SUM] id=61 pc=456 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x1c8 (gen.1.sm_75.ptx:117) setp.lt.u32%p6, %r13, 4;" total_active=2
[PTX_INST_SUM] id=62 pc=464 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x1d0 (gen.1.sm_75.ptx:118) @%p6 bra BB0_11;" total_active=2
[PTX_INST_SUM] id=95 pc=712 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x2c8 (gen.1.sm_75.ptx:178) cvta.to.global.u64 %rd25, %rd9;" total_active=2
[PTX_INST_SUM] id=96 pc=720 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x2d0 (gen.1.sm_75.ptx:180) { cvt.rn.f16.f32 %rs15, %f53;}" total_active=2
[PTX_INST_SUM] id=97 pc=728 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x2d8 (gen.1.sm_75.ptx:183) mul.wide.s32 %rd26, %r4, 2;" total_active=2
[PTX_INST_SUM] id=98 pc=736 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x2e0 (gen.1.sm_75.ptx:184) add.s64 %rd27, %rd25, %rd26;" total_active=2
[PTX_INST_SUM] id=99 pc=744 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x2e8 (gen.1.sm_75.ptx:185) st.global.u16 [%rd27], %rs15;" total_active=2
[PTX_INST_SUM] id=100 pc=752 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x2f0 (gen.1.sm_75.ptx:186) mov.f32 %f32, 0f3F000000;" total_active=2
[PTX_INST_SUM] id=101 pc=760 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x2f8 (gen.1.sm_75.ptx:187) mov.f32 %f33, 0f3BBB989D;" total_active=2
[PTX_INST_SUM] id=102 pc=768 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x300 (gen.1.sm_75.ptx:188) fma.rn.f32 %f34, %f53, %f33, %f32;" total_active=2
[PTX_INST_SUM] id=103 pc=776 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x308 (gen.1.sm_75.ptx:189) cvt.sat.f32.f32%f35, %f34;" total_active=2
[PTX_INST_SUM] id=104 pc=784 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x310 (gen.1.sm_75.ptx:190) mov.f32 %f36, 0f4B400001;" total_active=2
[PTX_INST_SUM] id=105 pc=792 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x318 (gen.1.sm_75.ptx:191) mov.f32 %f37, 0f437C0000;" total_active=2
[PTX_INST_SUM] id=106 pc=800 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x320 (gen.1.sm_75.ptx:192) fma.rm.f32 %f38, %f35, %f37, %f36;" total_active=2
[PTX_INST_SUM] id=107 pc=808 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x328 (gen.1.sm_75.ptx:193) add.f32 %f39, %f38, 0fCB40007F;" total_active=2
[PTX_INST_SUM] id=108 pc=816 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x330 (gen.1.sm_75.ptx:194) neg.f32 %f40, %f39;" total_active=2
[PTX_INST_SUM] id=109 pc=824 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x338 (gen.1.sm_75.ptx:195) mov.f32 %f41, 0f3FB8AA3B;" total_active=2
[PTX_INST_SUM] id=110 pc=832 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x340 (gen.1.sm_75.ptx:196) fma.rn.f32 %f42, %f53, %f41, %f40;" total_active=2
[PTX_INST_SUM] id=111 pc=840 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x348 (gen.1.sm_75.ptx:197) mov.f32 %f43, 0f32A57060;" total_active=2
[PTX_INST_SUM] id=112 pc=848 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x350 (gen.1.sm_75.ptx:198) fma.rn.f32 %f44, %f53, %f43, %f42;" total_active=2
[PTX_INST_SUM] id=113 pc=856 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x358 (gen.1.sm_75.ptx:199) mov.b32 %r24, %f38;" total_active=2
[PTX_INST_SUM] id=114 pc=864 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x360 (gen.1.sm_75.ptx:200) shl.b32 %r25, %r24, 23;" total_active=2
[PTX_INST_SUM] id=115 pc=872 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x368 (gen.1.sm_75.ptx:201) mov.b32 %f45, %r25;" total_active=2
[PTX_INST_SUM] id=116 pc=880 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x370 (gen.1.sm_75.ptx:202) ex2.approx.ftz.f32 %f46, %f44;" total_active=2
[PTX_INST_SUM] id=117 pc=888 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x378 (gen.1.sm_75.ptx:203) mul.f32 %f47, %f46, %f45;" total_active=2
[PTX_INST_SUM] id=118 pc=896 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x380 (gen.1.sm_75.ptx:204) cvta.to.global.u64 %rd28, %rd10;" total_active=2
[PTX_INST_SUM] id=119 pc=904 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x388 (gen.1.sm_75.ptx:205) atom.global.add.f32 %f48, [%rd28], %f47;" total_active=2
[PTX_INST_SUM] id=121 pc=912 kernel="_Z7kernel1PK6__halfS1_PS_Pfii" text=" PC=0x390 (gen.1.sm_75.ptx:208) ret;" total_active=256

[PTX_REG_SUM] Aggregated register usage across program (reads+writes):
[PTX_REG_SUM] reg="%r4" uses=516
[PTX_REG_SUM] reg="%p1" uses=512
[PTX_REG_SUM] reg="%r1" uses=512
[PTX_REG_SUM] reg="%r14" uses=512
[PTX_REG_SUM] reg="%r2" uses=512
[PTX_REG_SUM] reg="%r3" uses=512
[PTX_REG_SUM] reg="%rd11" uses=512
[PTX_REG_SUM] reg="%rd12" uses=512
[PTX_REG_SUM] reg="%r13" uses=264
[PTX_REG_SUM] reg="%rd1" uses=260
[PTX_REG_SUM] reg="%rd2" uses=260
[PTX_REG_SUM] reg="%rd10" uses=258
[PTX_REG_SUM] reg="%rd9" uses=258
[PTX_REG_SUM] reg="%f53" uses=20
[PTX_REG_SUM] reg="%r28" uses=18
[PTX_REG_SUM] reg="%r18" uses=8
[PTX_REG_SUM] reg="%f38" uses=6
[PTX_REG_SUM] reg="%r5" uses=6
[PTX_REG_SUM] reg="%rd28" uses=6
[PTX_REG_SUM] reg="%f16" uses=4
[PTX_REG_SUM] reg="%f17" uses=4
[PTX_REG_SUM] reg="%f18" uses=4
[PTX_REG_SUM] reg="%f19" uses=4
[PTX_REG_SUM] reg="%f32" uses=4
[PTX_REG_SUM] reg="%f33" uses=4
[PTX_REG_SUM] reg="%f34" uses=4
[PTX_REG_SUM] reg="%f35" uses=4
[PTX_REG_SUM] reg="%f36" uses=4
[PTX_REG_SUM] reg="%f37" uses=4
[PTX_REG_SUM] reg="%f39" uses=4
[PTX_REG_SUM] reg="%f40" uses=4
[PTX_REG_SUM] reg="%f41" uses=4
[PTX_REG_SUM] reg="%f42" uses=4
[PTX_REG_SUM] reg="%f43" uses=4
[PTX_REG_SUM] reg="%f44" uses=4
[PTX_REG_SUM] reg="%f45" uses=4
[PTX_REG_SUM] reg="%f46" uses=4
[PTX_REG_SUM] reg="%f47" uses=4
[PTX_REG_SUM] reg="%p2" uses=4
[PTX_REG_SUM] reg="%p3" uses=4
[PTX_REG_SUM] reg="%p4" uses=4
[PTX_REG_SUM] reg="%p5" uses=4
[PTX_REG_SUM] reg="%p6" uses=4
[PTX_REG_SUM] reg="%r20" uses=4
[PTX_REG_SUM] reg="%r21" uses=4
[PTX_REG_SUM] reg="%r24" uses=4
[PTX_REG_SUM] reg="%r25" uses=4
[PTX_REG_SUM] reg="%rd15" uses=4
[PTX_REG_SUM] reg="%rd16" uses=4
[PTX_REG_SUM] reg="%rd17" uses=4
[PTX_REG_SUM] reg="%rd18" uses=4
[PTX_REG_SUM] reg="%rd19" uses=4
[PTX_REG_SUM] reg="%rd20" uses=4
[PTX_REG_SUM] reg="%rd21" uses=4
[PTX_REG_SUM] reg="%rd22" uses=4
[PTX_REG_SUM] reg="%rd25" uses=4
[PTX_REG_SUM] reg="%rd26" uses=4
[PTX_REG_SUM] reg="%rd27" uses=4
[PTX_REG_SUM] reg="%rs15" uses=4
[PTX_REG_SUM] reg="%rs3" uses=4
[PTX_REG_SUM] reg="%rs4" uses=4
[PTX_REG_SUM] reg="%rs5" uses=4
[PTX_REG_SUM] reg="%rs6" uses=4
[PTX_REG_SUM] reg="%f48" uses=2
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 13
Req_Network_cycles = 3167
Req_Network_injected_packets_per_cycle =       0.0041 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 35
Reply_Network_cycles = 3167
Reply_Network_injected_packets_per_cycle =        0.0111
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 3956 (inst/sec)
gpgpu_simulation_rate = 3167 (cycle/sec)
gpgpu_silicon_slowdown = 431007x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2437eca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2437eca8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2437ecb0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2437ec74..

GPGPU-Sim PTX: cudaLaunch for 0x0x5c2daa801b7b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7kernel2PKfPK6__halfPS1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7kernel2PKfPK6__halfPS1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7kernel2PKfPK6__halfPS1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7kernel2PKfPK6__halfPS1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7kernel2PKfPK6__halfPS1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7kernel2PKfPK6__halfPS1_i'...
GPGPU-Sim PTX: reconvergence points for _Z7kernel2PKfPK6__halfPS1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3e0 (gen.1.sm_75.ptx:235) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d8 (gen.1.sm_75.ptx:275) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7kernel2PKfPK6__halfPS1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7kernel2PKfPK6__halfPS1_i'.
GPGPU-Sim PTX: pushing kernel '_Z7kernel2PKfPK6__halfPS1_i' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
