#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Tue Nov 05 12:36:31 2019
# Process ID: 6928
# Log file: D:/CPU_Controller-20191029T090228Z-001/CPU_Controller/planAhead_run_2/planAhead.log
# Journal file: D:/CPU_Controller-20191029T090228Z-001/CPU_Controller/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/CPU_Controller-20191029T090228Z-001/CPU_Controller/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property iostandard LVCMOS18 [get_ports [list RAM_WR]]
set_property iostandard HSTL_I [get_ports [list RAM_MUX]]
set_property package_pin "" [get_ports [list  RAM_MUX]]
set_property iostandard HSTL_I [get_ports [list PC_LOAD]]
