INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
