// Seed: 2686328825
module module_0 (
    output wire  id_0,
    input  uwire id_1,
    output wand  id_2,
    output tri0  id_3
);
  assign id_2 = -1 == id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd79
) (
    input supply0 _id_0,
    output tri0 id_1,
    input tri id_2,
    output tri0 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output supply0 id_6,
    input supply0 id_7,
    output wand id_8
);
  assign id_8 = 1'd0;
  wire id_10;
  wire id_11[-1 : -1];
  wire [id_0 : 1 'b0] id_12;
  assign id_6 = -1;
  xor primCall (id_8, id_12, id_7, id_10, id_11, id_2, id_5, id_4);
  module_0 modCall_1 (
      id_1,
      id_2,
      id_6,
      id_8
  );
endmodule
