(declare-fun temp182_1 () (_ BitVec 64))
(declare-fun var75937 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp182_2 () (_ BitVec 64))
(declare-fun var141643 () (_ BitVec 64))
(declare-fun ARGNAME_offset_NAMEEND () (_ BitVec 64))
(declare-fun temp182_3 () (_ BitVec 64))
(declare-fun var71509 () (_ BitVec 64))
(declare-fun temp182_4 () (_ BitVec 64))
(declare-fun temp182_5 () (_ BitVec 64))
(declare-fun temp182_6 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp182_7 () (_ BitVec 64))
(declare-fun temp182_8 () (_ BitVec 64))
(declare-fun temp182_9 () (_ BitVec 64))
(declare-fun temp182_10 () (_ BitVec 64))
(declare-fun temp182_11 () (_ BitVec 64))
(declare-fun temp182_12 () (_ BitVec 64))
(declare-fun temp182_13 () (_ BitVec 64))
(declare-fun temp182_14 () (_ BitVec 64))
(declare-fun temp182_15 () (_ BitVec 64))
(declare-fun temp182_16 () (_ BitVec 64))
(declare-fun temp182_17 () (_ BitVec 64))
(declare-fun temp182_18 () (_ BitVec 64))
(declare-fun temp182_19 () (_ BitVec 64))
(declare-fun temp182_20 () (_ BitVec 64))
(declare-fun temp182_21 () (_ BitVec 64))
(declare-fun temp182_22 () (_ BitVec 64))
(declare-fun temp182_23 () (_ BitVec 64))
(declare-fun temp182_24 () (_ BitVec 64))
(declare-fun var75972 () (_ BitVec 64))
(declare-fun temp182_25 () (_ BitVec 64))
(declare-fun var4003261 () (_ BitVec 64))
(declare-fun var4003273 () (_ BitVec 64))
(assert (= temp182_1 #x0000000000000001))
(assert (= var75937 (bvadd ARGNAME_input_NAMEEND_DIM temp182_1)))
(assert (= temp182_2 #x0000000000000000))
(assert (= var141643
   (ite (bvslt ARGNAME_offset_NAMEEND temp182_2)
        #x0000000000000001
        #x0000000000000000)))
(assert (= temp182_3 #xffffffffffffffff))
(assert (= var71509 temp182_3))
(assert (= temp182_4 #x0000000000000000))
(assert (= temp182_5 temp182_4))
(assert (= temp182_6 (select ARGNAME_input_NAMEEND_DIMSIZE temp182_5)))
(assert (= temp182_7 #x0000000000000001))
(assert (= temp182_8 temp182_7))
(assert (= temp182_9 (select ARGNAME_input_NAMEEND_DIMSIZE temp182_8)))
(assert (= temp182_10 #x0000000000000002))
(assert (= temp182_11 temp182_10))
(assert (= temp182_12 (select ARGNAME_input_NAMEEND_DIMSIZE temp182_11)))
(assert (= temp182_13 #x0000000000000003))
(assert (= temp182_14 temp182_13))
(assert (= temp182_15 (select ARGNAME_input_NAMEEND_DIMSIZE temp182_14)))
(assert (= temp182_16 #x0000000000000004))
(assert (= temp182_17 temp182_16))
(assert (= temp182_18 (select ARGNAME_input_NAMEEND_DIMSIZE temp182_17)))
(assert (= temp182_19 #x0000000000000005))
(assert (= temp182_20 temp182_19))
(assert (= temp182_21 (select ARGNAME_input_NAMEEND_DIMSIZE temp182_20)))
(assert (= temp182_22 #x0000000000000000))
(assert (= temp182_23
   (ite (bvslt var71509 temp182_22)
        (bvadd ARGNAME_input_NAMEEND_DIM var71509)
        var71509)))
(assert (= temp182_24 (select ARGNAME_input_NAMEEND_DIMSIZE temp182_23)))
(assert (= var75972 temp182_24))
(assert (bvslt (ite (bvslt var71509 temp182_22)
            (bvadd ARGNAME_input_NAMEEND_DIM var71509)
            var71509)
       ARGNAME_input_NAMEEND_DIM))
(assert (= temp182_25 #x0000000000000001))
(assert (= var4003261 temp182_25))
(assert (= var4003273 var4003261))
(model-add temp182_1 () (_ BitVec 64) #x0000000000000001)
(model-add var75937
           ()
           (_ BitVec 64)
           (bvadd #x0000000000000001 ARGNAME_input_NAMEEND_DIM))
(model-add temp182_2 () (_ BitVec 64) #x0000000000000000)
(model-add var141643
           ()
           (_ BitVec 64)
           (ite (bvsle #x0000000000000000 ARGNAME_offset_NAMEEND)
                #x0000000000000000
                #x0000000000000001))
(model-add temp182_3 () (_ BitVec 64) #xffffffffffffffff)
(model-add var71509 () (_ BitVec 64) #xffffffffffffffff)
(model-add temp182_4 () (_ BitVec 64) #x0000000000000000)
(model-add temp182_5 () (_ BitVec 64) #x0000000000000000)
(model-add temp182_6
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000000))
(model-add temp182_7 () (_ BitVec 64) #x0000000000000001)
(model-add temp182_8 () (_ BitVec 64) #x0000000000000001)
(model-add temp182_9
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp182_10 () (_ BitVec 64) #x0000000000000002)
(model-add temp182_11 () (_ BitVec 64) #x0000000000000002)
(model-add temp182_12
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000002))
(model-add temp182_13 () (_ BitVec 64) #x0000000000000003)
(model-add temp182_14 () (_ BitVec 64) #x0000000000000003)
(model-add temp182_15
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000003))
(model-add temp182_16 () (_ BitVec 64) #x0000000000000004)
(model-add temp182_17 () (_ BitVec 64) #x0000000000000004)
(model-add temp182_18
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000004))
(model-add temp182_19 () (_ BitVec 64) #x0000000000000005)
(model-add temp182_20 () (_ BitVec 64) #x0000000000000005)
(model-add temp182_21
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000005))
(model-add temp182_22 () (_ BitVec 64) #x0000000000000000)
(model-add temp182_23
           ()
           (_ BitVec 64)
           (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM))
(model-add temp182_24
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add var75972
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add temp182_25 () (_ BitVec 64) #x0000000000000001)
(model-add var4003261 () (_ BitVec 64) #x0000000000000001)
(model-add var4003273 () (_ BitVec 64) #x0000000000000001)






