# compile vhdl design source files
vhdl xpm  \
"/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_VCOMP.vhd" \

vhdl lib_pkg_v1_0_4  \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/8c68/hdl/lib_pkg_v1_0_rfs.vhd" \

vhdl axi_apb_bridge_v3_0_20  \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/8d5f/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_sim_trig_0/ip_0/sim/axi_apb_bridge_0.vhd" \

vhdl lib_cdc_v1_0_3  \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd" \

vhdl proc_sys_reset_v5_0_16  \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vhdl versal_cips_ps_vip_v1_0_11  \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl/versal_cips_ps_vip_v1_0_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" \

# Do not sort compile order
nosort
