Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Feb 15 12:55:53 2019
| Host         : DESKTOP-IRNLGB8 running 64-bit major release  (build 9200)
| Command      : report_methodology -file m16x4Mux_methodology_drc_routed.rpt -pb m16x4Mux_methodology_drc_routed.pb -rpx m16x4Mux_methodology_drc_routed.rpx
| Design       : m16x4Mux
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 24
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch | 24         |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch LED_reg[10] cannot be properly analyzed as its control pin LED_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch LED_reg[11] cannot be properly analyzed as its control pin LED_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch LED_reg[12] cannot be properly analyzed as its control pin LED_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch LED_reg[13] cannot be properly analyzed as its control pin LED_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch LED_reg[14] cannot be properly analyzed as its control pin LED_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch LED_reg[15] cannot be properly analyzed as its control pin LED_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch LED_reg[8] cannot be properly analyzed as its control pin LED_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch LED_reg[9] cannot be properly analyzed as its control pin LED_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch muxInput_reg[0] cannot be properly analyzed as its control pin muxInput_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch muxInput_reg[10] cannot be properly analyzed as its control pin muxInput_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch muxInput_reg[11] cannot be properly analyzed as its control pin muxInput_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch muxInput_reg[12] cannot be properly analyzed as its control pin muxInput_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch muxInput_reg[13] cannot be properly analyzed as its control pin muxInput_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch muxInput_reg[14] cannot be properly analyzed as its control pin muxInput_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch muxInput_reg[15] cannot be properly analyzed as its control pin muxInput_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch muxInput_reg[1] cannot be properly analyzed as its control pin muxInput_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch muxInput_reg[2] cannot be properly analyzed as its control pin muxInput_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch muxInput_reg[3] cannot be properly analyzed as its control pin muxInput_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch muxInput_reg[4] cannot be properly analyzed as its control pin muxInput_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch muxInput_reg[5] cannot be properly analyzed as its control pin muxInput_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch muxInput_reg[6] cannot be properly analyzed as its control pin muxInput_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch muxInput_reg[7] cannot be properly analyzed as its control pin muxInput_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch muxInput_reg[8] cannot be properly analyzed as its control pin muxInput_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch muxInput_reg[9] cannot be properly analyzed as its control pin muxInput_reg[9]/G is not reached by a timing clock
Related violations: <none>


