
I2S_Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000a00  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08000b88  08000b88  00001b88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000b98  08000b98  00002004  2**0
                  CONTENTS
  4 .ARM          00000000  08000b98  08000b98  00002004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000b98  08000b98  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000b98  08000b98  00001b98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000b9c  08000b9c  00001b9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08000ba0  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00002004  2**0
                  CONTENTS
 10 .bss          00000040  20000004  20000004  00002004  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000044  20000044  00002004  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 13 .debug_info   000050bf  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000006c3  00000000  00000000  000070f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000100  00000000  00000000  000077b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000ae  00000000  00000000  000078b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000095c  00000000  00000000  00007966  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000022bd  00000000  00000000  000082c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008e8a4  00000000  00000000  0000a57f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00098e23  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000002a0  00000000  00000000  00098e68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004a  00000000  00000000  00099108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000b70 	.word	0x08000b70

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08000b70 	.word	0x08000b70

080001c8 <GPIO_Clock_Enable>:

	return 1;
}

int GPIO_Clock_Enable(GPIO_TypeDef *PORT)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
	if(PORT == GPIOA)
 80001d0:	687b      	ldr	r3, [r7, #4]
 80001d2:	4a25      	ldr	r2, [pc, #148]	@ (8000268 <GPIO_Clock_Enable+0xa0>)
 80001d4:	4293      	cmp	r3, r2
 80001d6:	d106      	bne.n	80001e6 <GPIO_Clock_Enable+0x1e>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIOAEN;
 80001d8:	4b24      	ldr	r3, [pc, #144]	@ (800026c <GPIO_Clock_Enable+0xa4>)
 80001da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80001dc:	4a23      	ldr	r2, [pc, #140]	@ (800026c <GPIO_Clock_Enable+0xa4>)
 80001de:	f043 0301 	orr.w	r3, r3, #1
 80001e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80001e4:	e039      	b.n	800025a <GPIO_Clock_Enable+0x92>
	} else 	if(PORT == GPIOB)
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	4a21      	ldr	r2, [pc, #132]	@ (8000270 <GPIO_Clock_Enable+0xa8>)
 80001ea:	4293      	cmp	r3, r2
 80001ec:	d106      	bne.n	80001fc <GPIO_Clock_Enable+0x34>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIOBEN;
 80001ee:	4b1f      	ldr	r3, [pc, #124]	@ (800026c <GPIO_Clock_Enable+0xa4>)
 80001f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80001f2:	4a1e      	ldr	r2, [pc, #120]	@ (800026c <GPIO_Clock_Enable+0xa4>)
 80001f4:	f043 0302 	orr.w	r3, r3, #2
 80001f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80001fa:	e02e      	b.n	800025a <GPIO_Clock_Enable+0x92>
	}else 	if(PORT == GPIOC)
 80001fc:	687b      	ldr	r3, [r7, #4]
 80001fe:	4a1d      	ldr	r2, [pc, #116]	@ (8000274 <GPIO_Clock_Enable+0xac>)
 8000200:	4293      	cmp	r3, r2
 8000202:	d106      	bne.n	8000212 <GPIO_Clock_Enable+0x4a>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIOCEN;
 8000204:	4b19      	ldr	r3, [pc, #100]	@ (800026c <GPIO_Clock_Enable+0xa4>)
 8000206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000208:	4a18      	ldr	r2, [pc, #96]	@ (800026c <GPIO_Clock_Enable+0xa4>)
 800020a:	f043 0304 	orr.w	r3, r3, #4
 800020e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000210:	e023      	b.n	800025a <GPIO_Clock_Enable+0x92>
	}else 	if(PORT == GPIOD)
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	4a18      	ldr	r2, [pc, #96]	@ (8000278 <GPIO_Clock_Enable+0xb0>)
 8000216:	4293      	cmp	r3, r2
 8000218:	d106      	bne.n	8000228 <GPIO_Clock_Enable+0x60>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIODEN;
 800021a:	4b14      	ldr	r3, [pc, #80]	@ (800026c <GPIO_Clock_Enable+0xa4>)
 800021c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800021e:	4a13      	ldr	r2, [pc, #76]	@ (800026c <GPIO_Clock_Enable+0xa4>)
 8000220:	f043 0308 	orr.w	r3, r3, #8
 8000224:	6313      	str	r3, [r2, #48]	@ 0x30
 8000226:	e018      	b.n	800025a <GPIO_Clock_Enable+0x92>
	}else 	if(PORT == GPIOE)
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	4a14      	ldr	r2, [pc, #80]	@ (800027c <GPIO_Clock_Enable+0xb4>)
 800022c:	4293      	cmp	r3, r2
 800022e:	d106      	bne.n	800023e <GPIO_Clock_Enable+0x76>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIOEEN;
 8000230:	4b0e      	ldr	r3, [pc, #56]	@ (800026c <GPIO_Clock_Enable+0xa4>)
 8000232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000234:	4a0d      	ldr	r2, [pc, #52]	@ (800026c <GPIO_Clock_Enable+0xa4>)
 8000236:	f043 0310 	orr.w	r3, r3, #16
 800023a:	6313      	str	r3, [r2, #48]	@ 0x30
 800023c:	e00d      	b.n	800025a <GPIO_Clock_Enable+0x92>
	}else 	if(PORT == GPIOH)
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	4a0f      	ldr	r2, [pc, #60]	@ (8000280 <GPIO_Clock_Enable+0xb8>)
 8000242:	4293      	cmp	r3, r2
 8000244:	d106      	bne.n	8000254 <GPIO_Clock_Enable+0x8c>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIOHEN;
 8000246:	4b09      	ldr	r3, [pc, #36]	@ (800026c <GPIO_Clock_Enable+0xa4>)
 8000248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800024a:	4a08      	ldr	r2, [pc, #32]	@ (800026c <GPIO_Clock_Enable+0xa4>)
 800024c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000250:	6313      	str	r3, [r2, #48]	@ 0x30
 8000252:	e002      	b.n	800025a <GPIO_Clock_Enable+0x92>
	}else
	{
		return -1;
 8000254:	f04f 33ff 	mov.w	r3, #4294967295
 8000258:	e000      	b.n	800025c <GPIO_Clock_Enable+0x94>
	}

	return 1;
 800025a:	2301      	movs	r3, #1
}
 800025c:	4618      	mov	r0, r3
 800025e:	370c      	adds	r7, #12
 8000260:	46bd      	mov	sp, r7
 8000262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000266:	4770      	bx	lr
 8000268:	40020000 	.word	0x40020000
 800026c:	40023800 	.word	0x40023800
 8000270:	40020400 	.word	0x40020400
 8000274:	40020800 	.word	0x40020800
 8000278:	40020c00 	.word	0x40020c00
 800027c:	40021000 	.word	0x40021000
 8000280:	40021c00 	.word	0x40021c00

08000284 <GPIO_Pin_Init>:


void GPIO_Pin_Init(GPIO_TypeDef *Port, uint8_t pin, uint8_t mode, uint8_t output_type, uint8_t speed, uint8_t pull, uint8_t alternate_function)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	b082      	sub	sp, #8
 8000288:	af00      	add	r7, sp, #0
 800028a:	6078      	str	r0, [r7, #4]
 800028c:	4608      	mov	r0, r1
 800028e:	4611      	mov	r1, r2
 8000290:	461a      	mov	r2, r3
 8000292:	4603      	mov	r3, r0
 8000294:	70fb      	strb	r3, [r7, #3]
 8000296:	460b      	mov	r3, r1
 8000298:	70bb      	strb	r3, [r7, #2]
 800029a:	4613      	mov	r3, r2
 800029c:	707b      	strb	r3, [r7, #1]
	GPIO_Clock_Enable(Port);
 800029e:	6878      	ldr	r0, [r7, #4]
 80002a0:	f7ff ff92 	bl	80001c8 <GPIO_Clock_Enable>
	Port -> MODER |= mode << (pin*2);
 80002a4:	687b      	ldr	r3, [r7, #4]
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	78b9      	ldrb	r1, [r7, #2]
 80002aa:	78fa      	ldrb	r2, [r7, #3]
 80002ac:	0052      	lsls	r2, r2, #1
 80002ae:	fa01 f202 	lsl.w	r2, r1, r2
 80002b2:	431a      	orrs	r2, r3
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	601a      	str	r2, [r3, #0]
	Port -> OTYPER |= output_type << pin;
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	685b      	ldr	r3, [r3, #4]
 80002bc:	7879      	ldrb	r1, [r7, #1]
 80002be:	78fa      	ldrb	r2, [r7, #3]
 80002c0:	fa01 f202 	lsl.w	r2, r1, r2
 80002c4:	431a      	orrs	r2, r3
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	605a      	str	r2, [r3, #4]
	Port -> OSPEEDR |= speed << (pin*2);
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	689b      	ldr	r3, [r3, #8]
 80002ce:	7c39      	ldrb	r1, [r7, #16]
 80002d0:	78fa      	ldrb	r2, [r7, #3]
 80002d2:	0052      	lsls	r2, r2, #1
 80002d4:	fa01 f202 	lsl.w	r2, r1, r2
 80002d8:	431a      	orrs	r2, r3
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	609a      	str	r2, [r3, #8]
	Port -> PUPDR |= pull << (pin*2);
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	68db      	ldr	r3, [r3, #12]
 80002e2:	7d39      	ldrb	r1, [r7, #20]
 80002e4:	78fa      	ldrb	r2, [r7, #3]
 80002e6:	0052      	lsls	r2, r2, #1
 80002e8:	fa01 f202 	lsl.w	r2, r1, r2
 80002ec:	431a      	orrs	r2, r3
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	60da      	str	r2, [r3, #12]
	if(pin < 8) Port -> AFR[0] |= alternate_function << (pin*4);
 80002f2:	78fb      	ldrb	r3, [r7, #3]
 80002f4:	2b07      	cmp	r3, #7
 80002f6:	d80a      	bhi.n	800030e <GPIO_Pin_Init+0x8a>
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	6a1b      	ldr	r3, [r3, #32]
 80002fc:	7e39      	ldrb	r1, [r7, #24]
 80002fe:	78fa      	ldrb	r2, [r7, #3]
 8000300:	0092      	lsls	r2, r2, #2
 8000302:	fa01 f202 	lsl.w	r2, r1, r2
 8000306:	431a      	orrs	r2, r3
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	621a      	str	r2, [r3, #32]
	else Port -> AFR[1] |= alternate_function << ((pin-8)*4);
}
 800030c:	e00a      	b.n	8000324 <GPIO_Pin_Init+0xa0>
	else Port -> AFR[1] |= alternate_function << ((pin-8)*4);
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000312:	7e39      	ldrb	r1, [r7, #24]
 8000314:	78fa      	ldrb	r2, [r7, #3]
 8000316:	3a08      	subs	r2, #8
 8000318:	0092      	lsls	r2, r2, #2
 800031a:	fa01 f202 	lsl.w	r2, r1, r2
 800031e:	431a      	orrs	r2, r3
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000324:	bf00      	nop
 8000326:	3708      	adds	r7, #8
 8000328:	46bd      	mov	sp, r7
 800032a:	bd80      	pop	{r7, pc}

0800032c <I2S_Init>:




int8_t I2S_Init(I2S_Config *config)
{
 800032c:	b590      	push	{r4, r7, lr}
 800032e:	b087      	sub	sp, #28
 8000330:	af04      	add	r7, sp, #16
 8000332:	6078      	str	r0, [r7, #4]


	if(config->I2S_Port == I2S_Config_Port.I2S2)
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	4a9a      	ldr	r2, [pc, #616]	@ (80005a4 <I2S_Init+0x278>)
 800033a:	4293      	cmp	r3, r2
 800033c:	f040 8220 	bne.w	8000780 <I2S_Init+0x454>
	{
		RCC->APB1ENR |= RCC_APB1ENR_SPI2EN;
 8000340:	4b99      	ldr	r3, [pc, #612]	@ (80005a8 <I2S_Init+0x27c>)
 8000342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000344:	4a98      	ldr	r2, [pc, #608]	@ (80005a8 <I2S_Init+0x27c>)
 8000346:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800034a:	6413      	str	r3, [r2, #64]	@ 0x40

		/*******************************************************************************************************************************************************************/
		if(config->Full_Duplex.SD_Pin == I2S_SD_Pin.I2S2.PB15){
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	7c1b      	ldrb	r3, [r3, #16]
 8000350:	22d5      	movs	r2, #213	@ 0xd5
 8000352:	4293      	cmp	r3, r2
 8000354:	d10e      	bne.n	8000374 <I2S_Init+0x48>
			GPIO_Pin_Init(GPIOB, 15, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.I2S_2EXT);
 8000356:	2002      	movs	r0, #2
 8000358:	2400      	movs	r4, #0
 800035a:	2303      	movs	r3, #3
 800035c:	2200      	movs	r2, #0
 800035e:	2105      	movs	r1, #5
 8000360:	9102      	str	r1, [sp, #8]
 8000362:	9201      	str	r2, [sp, #4]
 8000364:	9300      	str	r3, [sp, #0]
 8000366:	4623      	mov	r3, r4
 8000368:	4602      	mov	r2, r0
 800036a:	210f      	movs	r1, #15
 800036c:	488f      	ldr	r0, [pc, #572]	@ (80005ac <I2S_Init+0x280>)
 800036e:	f7ff ff89 	bl	8000284 <GPIO_Pin_Init>
 8000372:	e019      	b.n	80003a8 <I2S_Init+0x7c>
		}
		else if(config->Full_Duplex.SD_Pin == I2S_SD_Pin.I2S2.PC03){
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	7c1b      	ldrb	r3, [r3, #16]
 8000378:	22df      	movs	r2, #223	@ 0xdf
 800037a:	4293      	cmp	r3, r2
 800037c:	d10e      	bne.n	800039c <I2S_Init+0x70>
			GPIO_Pin_Init(GPIOC, 3, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.I2S_2EXT);
 800037e:	2002      	movs	r0, #2
 8000380:	2400      	movs	r4, #0
 8000382:	2303      	movs	r3, #3
 8000384:	2200      	movs	r2, #0
 8000386:	2105      	movs	r1, #5
 8000388:	9102      	str	r1, [sp, #8]
 800038a:	9201      	str	r2, [sp, #4]
 800038c:	9300      	str	r3, [sp, #0]
 800038e:	4623      	mov	r3, r4
 8000390:	4602      	mov	r2, r0
 8000392:	2103      	movs	r1, #3
 8000394:	4886      	ldr	r0, [pc, #536]	@ (80005b0 <I2S_Init+0x284>)
 8000396:	f7ff ff75 	bl	8000284 <GPIO_Pin_Init>
 800039a:	e005      	b.n	80003a8 <I2S_Init+0x7c>
		}
		else{
			config->Error.SD_Pin_Error = 1;
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	2201      	movs	r2, #1
 80003a0:	771a      	strb	r2, [r3, #28]
			return -1;
 80003a2:	f04f 33ff 	mov.w	r3, #4294967295
 80003a6:	e1fe      	b.n	80007a6 <I2S_Init+0x47a>
		}
		/*******************************************************************************************************************************************************************/
		if(config->Full_Duplex.WS_Pin == I2S_WS_Pin.I2S2.PB09){
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	7c5b      	ldrb	r3, [r3, #17]
 80003ac:	22d1      	movs	r2, #209	@ 0xd1
 80003ae:	4293      	cmp	r3, r2
 80003b0:	d10e      	bne.n	80003d0 <I2S_Init+0xa4>
			GPIO_Pin_Init(GPIOB, 9, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.I2S_2EXT);
 80003b2:	2002      	movs	r0, #2
 80003b4:	2400      	movs	r4, #0
 80003b6:	2303      	movs	r3, #3
 80003b8:	2200      	movs	r2, #0
 80003ba:	2105      	movs	r1, #5
 80003bc:	9102      	str	r1, [sp, #8]
 80003be:	9201      	str	r2, [sp, #4]
 80003c0:	9300      	str	r3, [sp, #0]
 80003c2:	4623      	mov	r3, r4
 80003c4:	4602      	mov	r2, r0
 80003c6:	2109      	movs	r1, #9
 80003c8:	4878      	ldr	r0, [pc, #480]	@ (80005ac <I2S_Init+0x280>)
 80003ca:	f7ff ff5b 	bl	8000284 <GPIO_Pin_Init>
 80003ce:	e019      	b.n	8000404 <I2S_Init+0xd8>
		}
		else if(config->Full_Duplex.WS_Pin == I2S_WS_Pin.I2S2.PB12){
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	7c5b      	ldrb	r3, [r3, #17]
 80003d4:	22d4      	movs	r2, #212	@ 0xd4
 80003d6:	4293      	cmp	r3, r2
 80003d8:	d10e      	bne.n	80003f8 <I2S_Init+0xcc>
			GPIO_Pin_Init(GPIOB, 12, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.I2S_2EXT);
 80003da:	2002      	movs	r0, #2
 80003dc:	2400      	movs	r4, #0
 80003de:	2303      	movs	r3, #3
 80003e0:	2200      	movs	r2, #0
 80003e2:	2105      	movs	r1, #5
 80003e4:	9102      	str	r1, [sp, #8]
 80003e6:	9201      	str	r2, [sp, #4]
 80003e8:	9300      	str	r3, [sp, #0]
 80003ea:	4623      	mov	r3, r4
 80003ec:	4602      	mov	r2, r0
 80003ee:	210c      	movs	r1, #12
 80003f0:	486e      	ldr	r0, [pc, #440]	@ (80005ac <I2S_Init+0x280>)
 80003f2:	f7ff ff47 	bl	8000284 <GPIO_Pin_Init>
 80003f6:	e005      	b.n	8000404 <I2S_Init+0xd8>
		}
		else{
			config->Error.WS_Pin_Error = 1;
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	2201      	movs	r2, #1
 80003fc:	775a      	strb	r2, [r3, #29]
			return -1;
 80003fe:	f04f 33ff 	mov.w	r3, #4294967295
 8000402:	e1d0      	b.n	80007a6 <I2S_Init+0x47a>
		}
		/*******************************************************************************************************************************************************************/
		if(config->Full_Duplex.SCK_Pin == I2S_SCK_Pin.I2S2.PB10){
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	7bdb      	ldrb	r3, [r3, #15]
 8000408:	22d2      	movs	r2, #210	@ 0xd2
 800040a:	4293      	cmp	r3, r2
 800040c:	d10e      	bne.n	800042c <I2S_Init+0x100>
			GPIO_Pin_Init(GPIOB, 10, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.I2S_2EXT);
 800040e:	2002      	movs	r0, #2
 8000410:	2400      	movs	r4, #0
 8000412:	2303      	movs	r3, #3
 8000414:	2200      	movs	r2, #0
 8000416:	2105      	movs	r1, #5
 8000418:	9102      	str	r1, [sp, #8]
 800041a:	9201      	str	r2, [sp, #4]
 800041c:	9300      	str	r3, [sp, #0]
 800041e:	4623      	mov	r3, r4
 8000420:	4602      	mov	r2, r0
 8000422:	210a      	movs	r1, #10
 8000424:	4861      	ldr	r0, [pc, #388]	@ (80005ac <I2S_Init+0x280>)
 8000426:	f7ff ff2d 	bl	8000284 <GPIO_Pin_Init>
 800042a:	e019      	b.n	8000460 <I2S_Init+0x134>
		}
		else if(config->Full_Duplex.SCK_Pin == I2S_SCK_Pin.I2S2.PB13){
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	7bdb      	ldrb	r3, [r3, #15]
 8000430:	22d5      	movs	r2, #213	@ 0xd5
 8000432:	4293      	cmp	r3, r2
 8000434:	d10e      	bne.n	8000454 <I2S_Init+0x128>
			GPIO_Pin_Init(GPIOB, 13, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.I2S_2EXT);
 8000436:	2002      	movs	r0, #2
 8000438:	2400      	movs	r4, #0
 800043a:	2303      	movs	r3, #3
 800043c:	2200      	movs	r2, #0
 800043e:	2105      	movs	r1, #5
 8000440:	9102      	str	r1, [sp, #8]
 8000442:	9201      	str	r2, [sp, #4]
 8000444:	9300      	str	r3, [sp, #0]
 8000446:	4623      	mov	r3, r4
 8000448:	4602      	mov	r2, r0
 800044a:	210d      	movs	r1, #13
 800044c:	4857      	ldr	r0, [pc, #348]	@ (80005ac <I2S_Init+0x280>)
 800044e:	f7ff ff19 	bl	8000284 <GPIO_Pin_Init>
 8000452:	e005      	b.n	8000460 <I2S_Init+0x134>
		}
		else{
			config->Error.SCK_Pin_Error = 1;
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	2201      	movs	r2, #1
 8000458:	779a      	strb	r2, [r3, #30]
			return -1;
 800045a:	f04f 33ff 	mov.w	r3, #4294967295
 800045e:	e1a2      	b.n	80007a6 <I2S_Init+0x47a>
		}
		/*******************************************************************************************************************************************************************/
		if(config->Full_Duplex.MCK_Pin != I2S_MCK_Pin.I2S2.Disable)
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	7b9b      	ldrb	r3, [r3, #14]
 8000464:	22ff      	movs	r2, #255	@ 0xff
 8000466:	4293      	cmp	r3, r2
 8000468:	d019      	beq.n	800049e <I2S_Init+0x172>
		{
			if((config->Full_Duplex.MCK_Pin == I2S_MCK_Pin.I2S2.PC7)){
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	7b9b      	ldrb	r3, [r3, #14]
 800046e:	2225      	movs	r2, #37	@ 0x25
 8000470:	4293      	cmp	r3, r2
 8000472:	d10e      	bne.n	8000492 <I2S_Init+0x166>
				GPIO_Pin_Init(GPIOC, 7, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.I2S_2);
 8000474:	2002      	movs	r0, #2
 8000476:	2400      	movs	r4, #0
 8000478:	2303      	movs	r3, #3
 800047a:	2200      	movs	r2, #0
 800047c:	2105      	movs	r1, #5
 800047e:	9102      	str	r1, [sp, #8]
 8000480:	9201      	str	r2, [sp, #4]
 8000482:	9300      	str	r3, [sp, #0]
 8000484:	4623      	mov	r3, r4
 8000486:	4602      	mov	r2, r0
 8000488:	2107      	movs	r1, #7
 800048a:	4849      	ldr	r0, [pc, #292]	@ (80005b0 <I2S_Init+0x284>)
 800048c:	f7ff fefa 	bl	8000284 <GPIO_Pin_Init>
 8000490:	e005      	b.n	800049e <I2S_Init+0x172>
			}
			else{
				config->Error.MCK_PIN_Error = 1;
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	2201      	movs	r2, #1
 8000496:	77da      	strb	r2, [r3, #31]
				return -1;
 8000498:	f04f 33ff 	mov.w	r3, #4294967295
 800049c:	e183      	b.n	80007a6 <I2S_Init+0x47a>
			}
		}

		/*******************************************************************************************************************************************************************/
		if((config->Full_Duplex.Enable == true) && (config->Half_Duplex.Enable == false)){
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	7b1b      	ldrb	r3, [r3, #12]
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	f000 8086 	beq.w	80005b4 <I2S_Init+0x288>
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	7cdb      	ldrb	r3, [r3, #19]
 80004ac:	f083 0301 	eor.w	r3, r3, #1
 80004b0:	b2db      	uxtb	r3, r3
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d07e      	beq.n	80005b4 <I2S_Init+0x288>

			/*******************************************************************************************************************************************************************/
			if(config->Full_Duplex.EXT_SD == I2S_ext_SD_Pin.I2S2.PB14){
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	7c9b      	ldrb	r3, [r3, #18]
 80004ba:	22d6      	movs	r2, #214	@ 0xd6
 80004bc:	4293      	cmp	r3, r2
 80004be:	d10e      	bne.n	80004de <I2S_Init+0x1b2>
				GPIO_Pin_Init(GPIOB, 14, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.I2S_2EXT);
 80004c0:	2002      	movs	r0, #2
 80004c2:	2400      	movs	r4, #0
 80004c4:	2303      	movs	r3, #3
 80004c6:	2200      	movs	r2, #0
 80004c8:	2105      	movs	r1, #5
 80004ca:	9102      	str	r1, [sp, #8]
 80004cc:	9201      	str	r2, [sp, #4]
 80004ce:	9300      	str	r3, [sp, #0]
 80004d0:	4623      	mov	r3, r4
 80004d2:	4602      	mov	r2, r0
 80004d4:	210e      	movs	r1, #14
 80004d6:	4835      	ldr	r0, [pc, #212]	@ (80005ac <I2S_Init+0x280>)
 80004d8:	f7ff fed4 	bl	8000284 <GPIO_Pin_Init>
 80004dc:	e019      	b.n	8000512 <I2S_Init+0x1e6>
			}
			else if(config->Full_Duplex.EXT_SD == I2S_ext_SD_Pin.I2S2.PC02){
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	7c9b      	ldrb	r3, [r3, #18]
 80004e2:	22ca      	movs	r2, #202	@ 0xca
 80004e4:	4293      	cmp	r3, r2
 80004e6:	d10e      	bne.n	8000506 <I2S_Init+0x1da>
				GPIO_Pin_Init(GPIOC, 2, MODE.Alternate_Function, Output_Type.Push_Pull, Speed.Very_High_Speed, Pull.No_Pull_Up_Down, Alternate_Functions.I2S_2EXT);
 80004e8:	2002      	movs	r0, #2
 80004ea:	2400      	movs	r4, #0
 80004ec:	2303      	movs	r3, #3
 80004ee:	2200      	movs	r2, #0
 80004f0:	2105      	movs	r1, #5
 80004f2:	9102      	str	r1, [sp, #8]
 80004f4:	9201      	str	r2, [sp, #4]
 80004f6:	9300      	str	r3, [sp, #0]
 80004f8:	4623      	mov	r3, r4
 80004fa:	4602      	mov	r2, r0
 80004fc:	2102      	movs	r1, #2
 80004fe:	482c      	ldr	r0, [pc, #176]	@ (80005b0 <I2S_Init+0x284>)
 8000500:	f7ff fec0 	bl	8000284 <GPIO_Pin_Init>
 8000504:	e005      	b.n	8000512 <I2S_Init+0x1e6>
			}
			else{
				config->Error.Ext_SD_Pin_Error = 1;
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	2201      	movs	r2, #1
 800050a:	76da      	strb	r2, [r3, #27]
				return -1;
 800050c:	f04f 33ff 	mov.w	r3, #4294967295
 8000510:	e149      	b.n	80007a6 <I2S_Init+0x47a>
			}
			/*******************************************************************************************************************************************************************/

			//  I2S  select
			config->I2S_Port->I2SCFGR |= 1 << 11;
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	69da      	ldr	r2, [r3, #28]
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8000520:	61da      	str	r2, [r3, #28]

			// I2S Mode
			if(config->Full_Duplex.mode == I2S_Mode.Master.Transmit){
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	7b5b      	ldrb	r3, [r3, #13]
 8000526:	2201      	movs	r2, #1
 8000528:	4293      	cmp	r3, r2
 800052a:	d108      	bne.n	800053e <I2S_Init+0x212>
				config->I2S_Port->I2SCFGR |= 2 << 8;
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	69da      	ldr	r2, [r3, #28]
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800053a:	61da      	str	r2, [r3, #28]
 800053c:	e028      	b.n	8000590 <I2S_Init+0x264>
			}else if(config->Full_Duplex.mode == I2S_Mode.Master.Receive){
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	7b5b      	ldrb	r3, [r3, #13]
 8000542:	2202      	movs	r2, #2
 8000544:	4293      	cmp	r3, r2
 8000546:	d108      	bne.n	800055a <I2S_Init+0x22e>
				config->I2S_Port->I2SCFGR |= 3 << 8;
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	69da      	ldr	r2, [r3, #28]
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8000556:	61da      	str	r2, [r3, #28]
 8000558:	e01a      	b.n	8000590 <I2S_Init+0x264>
			}else if(config->Full_Duplex.mode == I2S_Mode.Slave.Transmit){
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	7b5b      	ldrb	r3, [r3, #13]
 800055e:	2203      	movs	r2, #3
 8000560:	4293      	cmp	r3, r2
 8000562:	d108      	bne.n	8000576 <I2S_Init+0x24a>
				config->I2S_Port->I2SCFGR &= ~(3 << 8);
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	69da      	ldr	r2, [r3, #28]
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8000572:	61da      	str	r2, [r3, #28]
 8000574:	e00c      	b.n	8000590 <I2S_Init+0x264>
			}else if(config->Full_Duplex.mode == I2S_Mode.Slave.Receive){
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	7b5b      	ldrb	r3, [r3, #13]
 800057a:	2204      	movs	r2, #4
 800057c:	4293      	cmp	r3, r2
 800057e:	d107      	bne.n	8000590 <I2S_Init+0x264>
				config->I2S_Port->I2SCFGR |= (1 << 8);
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	69da      	ldr	r2, [r3, #28]
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800058e:	61da      	str	r2, [r3, #28]
			}



			//  I2S Enable
			config->I2S_Port->I2SCFGR |= 1 << 10;
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	69da      	ldr	r2, [r3, #28]
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800059e:	61da      	str	r2, [r3, #28]
 80005a0:	e100      	b.n	80007a4 <I2S_Init+0x478>
 80005a2:	bf00      	nop
 80005a4:	40003800 	.word	0x40003800
 80005a8:	40023800 	.word	0x40023800
 80005ac:	40020400 	.word	0x40020400
 80005b0:	40020800 	.word	0x40020800



		}
		/*******************************************************************************************************************************************************************/
		else if((config->Full_Duplex.Enable == false) && (config->Half_Duplex.Enable == true)){
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	7b1b      	ldrb	r3, [r3, #12]
 80005b8:	f083 0301 	eor.w	r3, r3, #1
 80005bc:	b2db      	uxtb	r3, r3
 80005be:	2b00      	cmp	r3, #0
 80005c0:	f000 80d8 	beq.w	8000774 <I2S_Init+0x448>
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	7cdb      	ldrb	r3, [r3, #19]
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	f000 80d3 	beq.w	8000774 <I2S_Init+0x448>

			config->I2S_Port->I2SCFGR |= 1 << 11;
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	69da      	ldr	r2, [r3, #28]
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80005dc:	61da      	str	r2, [r3, #28]


			// I2S Mode
			if(config->Full_Duplex.mode == I2S_Mode.Master.Transmit){
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	7b5b      	ldrb	r3, [r3, #13]
 80005e2:	2201      	movs	r2, #1
 80005e4:	4293      	cmp	r3, r2
 80005e6:	d108      	bne.n	80005fa <I2S_Init+0x2ce>
				config->I2S_Port->I2SCFGR |= 2 << 8;
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	69da      	ldr	r2, [r3, #28]
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80005f6:	61da      	str	r2, [r3, #28]
 80005f8:	e028      	b.n	800064c <I2S_Init+0x320>
			}else if(config->Full_Duplex.mode == I2S_Mode.Master.Receive){
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	7b5b      	ldrb	r3, [r3, #13]
 80005fe:	2202      	movs	r2, #2
 8000600:	4293      	cmp	r3, r2
 8000602:	d108      	bne.n	8000616 <I2S_Init+0x2ea>
				config->I2S_Port->I2SCFGR |= 3 << 8;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	69da      	ldr	r2, [r3, #28]
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8000612:	61da      	str	r2, [r3, #28]
 8000614:	e01a      	b.n	800064c <I2S_Init+0x320>
			}else if(config->Full_Duplex.mode == I2S_Mode.Slave.Transmit){
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	7b5b      	ldrb	r3, [r3, #13]
 800061a:	2203      	movs	r2, #3
 800061c:	4293      	cmp	r3, r2
 800061e:	d108      	bne.n	8000632 <I2S_Init+0x306>
				config->I2S_Port->I2SCFGR &= ~(3 << 8);
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	69da      	ldr	r2, [r3, #28]
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800062e:	61da      	str	r2, [r3, #28]
 8000630:	e00c      	b.n	800064c <I2S_Init+0x320>
			}else if(config->Full_Duplex.mode == I2S_Mode.Slave.Receive){
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	7b5b      	ldrb	r3, [r3, #13]
 8000636:	2204      	movs	r2, #4
 8000638:	4293      	cmp	r3, r2
 800063a:	d107      	bne.n	800064c <I2S_Init+0x320>
				config->I2S_Port->I2SCFGR |= (1 << 8);
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	69da      	ldr	r2, [r3, #28]
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800064a:	61da      	str	r2, [r3, #28]
			}

			// Standard
			if(config->Standard == I2S_Standard.I2S_Philips){
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	7a5b      	ldrb	r3, [r3, #9]
 8000650:	461a      	mov	r2, r3
 8000652:	2301      	movs	r3, #1
 8000654:	429a      	cmp	r2, r3
 8000656:	d108      	bne.n	800066a <I2S_Init+0x33e>
				config->I2S_Port->I2SCFGR &= ~(3 << 4);
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	69da      	ldr	r2, [r3, #28]
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8000666:	61da      	str	r2, [r3, #28]
 8000668:	e030      	b.n	80006cc <I2S_Init+0x3a0>
			}else if(config->Standard == I2S_Standard.Left_Justified){
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	7a5b      	ldrb	r3, [r3, #9]
 800066e:	461a      	mov	r2, r3
 8000670:	2302      	movs	r3, #2
 8000672:	429a      	cmp	r2, r3
 8000674:	d108      	bne.n	8000688 <I2S_Init+0x35c>
				config->I2S_Port->I2SCFGR |= (1 << 4);
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	69da      	ldr	r2, [r3, #28]
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	f042 0210 	orr.w	r2, r2, #16
 8000684:	61da      	str	r2, [r3, #28]
 8000686:	e021      	b.n	80006cc <I2S_Init+0x3a0>
			}else if(config->Standard == I2S_Standard.Right_Justified){
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	7a5b      	ldrb	r3, [r3, #9]
 800068c:	461a      	mov	r2, r3
 800068e:	2303      	movs	r3, #3
 8000690:	429a      	cmp	r2, r3
 8000692:	d108      	bne.n	80006a6 <I2S_Init+0x37a>
				config->I2S_Port->I2SCFGR |= (2 << 4);
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	69da      	ldr	r2, [r3, #28]
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	f042 0220 	orr.w	r2, r2, #32
 80006a2:	61da      	str	r2, [r3, #28]
 80006a4:	e012      	b.n	80006cc <I2S_Init+0x3a0>
			}else if(config->Standard == I2S_Standard.PCM){
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	7a5b      	ldrb	r3, [r3, #9]
 80006aa:	461a      	mov	r2, r3
 80006ac:	2304      	movs	r3, #4
 80006ae:	429a      	cmp	r2, r3
 80006b0:	d108      	bne.n	80006c4 <I2S_Init+0x398>
				config->I2S_Port->I2SCFGR |= (3 << 4);
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	69da      	ldr	r2, [r3, #28]
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 80006c0:	61da      	str	r2, [r3, #28]
 80006c2:	e003      	b.n	80006cc <I2S_Init+0x3a0>
			}else{
				config->Error.Standard_Error = 1;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	2201      	movs	r2, #1
 80006c8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
			}

			if(config->Data_Length == I2S_Data_Length._16_bit){
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	7a9b      	ldrb	r3, [r3, #10]
 80006d0:	461a      	mov	r2, r3
 80006d2:	2301      	movs	r3, #1
 80006d4:	429a      	cmp	r2, r3
 80006d6:	d108      	bne.n	80006ea <I2S_Init+0x3be>
				config->I2S_Port->I2SCFGR &= ~(3<<1);
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	69da      	ldr	r2, [r3, #28]
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	f022 0206 	bic.w	r2, r2, #6
 80006e6:	61da      	str	r2, [r3, #28]
 80006e8:	e01d      	b.n	8000726 <I2S_Init+0x3fa>
			}else if(config->Data_Length == I2S_Data_Length._24_bit){
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	7a9b      	ldrb	r3, [r3, #10]
 80006ee:	461a      	mov	r2, r3
 80006f0:	2302      	movs	r3, #2
 80006f2:	429a      	cmp	r2, r3
 80006f4:	d106      	bne.n	8000704 <I2S_Init+0x3d8>
				config->I2S_Port->I2SCFGR |= (1<1);
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	681a      	ldr	r2, [r3, #0]
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	69d2      	ldr	r2, [r2, #28]
 8000700:	61da      	str	r2, [r3, #28]
 8000702:	e010      	b.n	8000726 <I2S_Init+0x3fa>
			}else if(config->Data_Length == I2S_Data_Length._32_bit){
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	7a9b      	ldrb	r3, [r3, #10]
 8000708:	461a      	mov	r2, r3
 800070a:	2303      	movs	r3, #3
 800070c:	429a      	cmp	r2, r3
 800070e:	d106      	bne.n	800071e <I2S_Init+0x3f2>
				config->I2S_Port->I2SCFGR |= (2<1);
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	681a      	ldr	r2, [r3, #0]
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	69d2      	ldr	r2, [r2, #28]
 800071a:	61da      	str	r2, [r3, #28]
 800071c:	e003      	b.n	8000726 <I2S_Init+0x3fa>
			}else{
				config->Error.Data_Len_Error = 1;
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	2201      	movs	r2, #1
 8000722:	f883 2020 	strb.w	r2, [r3, #32]
			}


			if(config->Channel_Length == I2S_Channel_Length._16_bit){
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	7adb      	ldrb	r3, [r3, #11]
 800072a:	461a      	mov	r2, r3
 800072c:	2301      	movs	r3, #1
 800072e:	429a      	cmp	r2, r3
 8000730:	d108      	bne.n	8000744 <I2S_Init+0x418>
				config->I2S_Port->I2SCFGR &= ~(1<<0);
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	69da      	ldr	r2, [r3, #28]
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	f022 0201 	bic.w	r2, r2, #1
 8000740:	61da      	str	r2, [r3, #28]
 8000742:	e00e      	b.n	8000762 <I2S_Init+0x436>
			}else if(config->Channel_Length == I2S_Channel_Length._16_bit){
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	7adb      	ldrb	r3, [r3, #11]
 8000748:	461a      	mov	r2, r3
 800074a:	2301      	movs	r3, #1
 800074c:	429a      	cmp	r2, r3
 800074e:	d104      	bne.n	800075a <I2S_Init+0x42e>
				config->I2S_Port->I2SCFGR =  (1<<0);
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	2201      	movs	r2, #1
 8000756:	61da      	str	r2, [r3, #28]
 8000758:	e003      	b.n	8000762 <I2S_Init+0x436>
			}else{
				config->Error.Channel_Length_Error = 1;
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	2201      	movs	r2, #1
 800075e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
			}

			//  I2S Enable
			config->I2S_Port->I2SCFGR |= 1 << 10;
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	69da      	ldr	r2, [r3, #28]
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000770:	61da      	str	r2, [r3, #28]
 8000772:	e017      	b.n	80007a4 <I2S_Init+0x478>

		}
		else{
			config->Error.Mode_Error = 1;
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	2201      	movs	r2, #1
 8000778:	769a      	strb	r2, [r3, #26]
			return -1;
 800077a:	f04f 33ff 	mov.w	r3, #4294967295
 800077e:	e012      	b.n	80007a6 <I2S_Init+0x47a>
		}


	}
	/*******************************************************************************************************************************************************************/
	else if(config->I2S_Port == I2S_Config_Port.I2S3)
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	4a0a      	ldr	r2, [pc, #40]	@ (80007b0 <I2S_Init+0x484>)
 8000786:	4293      	cmp	r3, r2
 8000788:	d106      	bne.n	8000798 <I2S_Init+0x46c>
	{
		RCC->APB1ENR |= RCC_APB1ENR_SPI3EN;
 800078a:	4b0a      	ldr	r3, [pc, #40]	@ (80007b4 <I2S_Init+0x488>)
 800078c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800078e:	4a09      	ldr	r2, [pc, #36]	@ (80007b4 <I2S_Init+0x488>)
 8000790:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000794:	6413      	str	r3, [r2, #64]	@ 0x40
 8000796:	e005      	b.n	80007a4 <I2S_Init+0x478>
	}
	else
	{
		config->Error.Port_Error = 1;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	2201      	movs	r2, #1
 800079c:	765a      	strb	r2, [r3, #25]
		return -1;
 800079e:	f04f 33ff 	mov.w	r3, #4294967295
 80007a2:	e000      	b.n	80007a6 <I2S_Init+0x47a>
	}




	return 1;
 80007a4:	2301      	movs	r3, #1

}
 80007a6:	4618      	mov	r0, r3
 80007a8:	370c      	adds	r7, #12
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd90      	pop	{r4, r7, pc}
 80007ae:	bf00      	nop
 80007b0:	40003c00 	.word	0x40003c00
 80007b4:	40023800 	.word	0x40023800

080007b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0
 80007be:	4603      	mov	r3, r0
 80007c0:	6039      	str	r1, [r7, #0]
 80007c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	db0a      	blt.n	80007e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007cc:	683b      	ldr	r3, [r7, #0]
 80007ce:	b2da      	uxtb	r2, r3
 80007d0:	490c      	ldr	r1, [pc, #48]	@ (8000804 <__NVIC_SetPriority+0x4c>)
 80007d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007d6:	0112      	lsls	r2, r2, #4
 80007d8:	b2d2      	uxtb	r2, r2
 80007da:	440b      	add	r3, r1
 80007dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007e0:	e00a      	b.n	80007f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007e2:	683b      	ldr	r3, [r7, #0]
 80007e4:	b2da      	uxtb	r2, r3
 80007e6:	4908      	ldr	r1, [pc, #32]	@ (8000808 <__NVIC_SetPriority+0x50>)
 80007e8:	79fb      	ldrb	r3, [r7, #7]
 80007ea:	f003 030f 	and.w	r3, r3, #15
 80007ee:	3b04      	subs	r3, #4
 80007f0:	0112      	lsls	r2, r2, #4
 80007f2:	b2d2      	uxtb	r2, r2
 80007f4:	440b      	add	r3, r1
 80007f6:	761a      	strb	r2, [r3, #24]
}
 80007f8:	bf00      	nop
 80007fa:	370c      	adds	r7, #12
 80007fc:	46bd      	mov	sp, r7
 80007fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000802:	4770      	bx	lr
 8000804:	e000e100 	.word	0xe000e100
 8000808:	e000ed00 	.word	0xe000ed00

0800080c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b082      	sub	sp, #8
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	3b01      	subs	r3, #1
 8000818:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800081c:	d301      	bcc.n	8000822 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800081e:	2301      	movs	r3, #1
 8000820:	e00f      	b.n	8000842 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000822:	4a0a      	ldr	r2, [pc, #40]	@ (800084c <SysTick_Config+0x40>)
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	3b01      	subs	r3, #1
 8000828:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800082a:	210f      	movs	r1, #15
 800082c:	f04f 30ff 	mov.w	r0, #4294967295
 8000830:	f7ff ffc2 	bl	80007b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000834:	4b05      	ldr	r3, [pc, #20]	@ (800084c <SysTick_Config+0x40>)
 8000836:	2200      	movs	r2, #0
 8000838:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800083a:	4b04      	ldr	r3, [pc, #16]	@ (800084c <SysTick_Config+0x40>)
 800083c:	2207      	movs	r2, #7
 800083e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000840:	2300      	movs	r3, #0
}
 8000842:	4618      	mov	r0, r3
 8000844:	3708      	adds	r7, #8
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	e000e010 	.word	0xe000e010

08000850 <MCU_Clock_Setup>:
{
	return (SystemCoreClock >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
}

__STATIC_INLINE void MCU_Clock_Setup(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b082      	sub	sp, #8
 8000854:	af00      	add	r7, sp, #0
	uint8_t pll_m = 4;
 8000856:	2304      	movs	r3, #4
 8000858:	71fb      	strb	r3, [r7, #7]
	uint8_t pll_n = 168; //192
 800085a:	23a8      	movs	r3, #168	@ 0xa8
 800085c:	71bb      	strb	r3, [r7, #6]
	uint8_t pll_p = 0;
 800085e:	2300      	movs	r3, #0
 8000860:	717b      	strb	r3, [r7, #5]
	uint8_t pll_q = 7;
 8000862:	2307      	movs	r3, #7
 8000864:	713b      	strb	r3, [r7, #4]

	RCC->PLLCFGR = 0x00000000;
 8000866:	4b3d      	ldr	r3, [pc, #244]	@ (800095c <MCU_Clock_Setup+0x10c>)
 8000868:	2200      	movs	r2, #0
 800086a:	605a      	str	r2, [r3, #4]
	RCC -> CR |= RCC_CR_HSEON;
 800086c:	4b3b      	ldr	r3, [pc, #236]	@ (800095c <MCU_Clock_Setup+0x10c>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4a3a      	ldr	r2, [pc, #232]	@ (800095c <MCU_Clock_Setup+0x10c>)
 8000872:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000876:	6013      	str	r3, [r2, #0]
	while(!(RCC -> CR & RCC_CR_HSERDY)){}
 8000878:	bf00      	nop
 800087a:	4b38      	ldr	r3, [pc, #224]	@ (800095c <MCU_Clock_Setup+0x10c>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000882:	2b00      	cmp	r3, #0
 8000884:	d0f9      	beq.n	800087a <MCU_Clock_Setup+0x2a>
	RCC -> APB1ENR |= RCC_APB1ENR_PWREN;
 8000886:	4b35      	ldr	r3, [pc, #212]	@ (800095c <MCU_Clock_Setup+0x10c>)
 8000888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800088a:	4a34      	ldr	r2, [pc, #208]	@ (800095c <MCU_Clock_Setup+0x10c>)
 800088c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000890:	6413      	str	r3, [r2, #64]	@ 0x40
	PWR ->CR |= PWR_CR_VOS;
 8000892:	4b33      	ldr	r3, [pc, #204]	@ (8000960 <MCU_Clock_Setup+0x110>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	4a32      	ldr	r2, [pc, #200]	@ (8000960 <MCU_Clock_Setup+0x110>)
 8000898:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800089c:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= FLASH_ACR_ICEN | FLASH_ACR_PRFTEN | FLASH_ACR_DCEN | FLASH_ACR_LATENCY_5WS;
 800089e:	4b31      	ldr	r3, [pc, #196]	@ (8000964 <MCU_Clock_Setup+0x114>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	4a30      	ldr	r2, [pc, #192]	@ (8000964 <MCU_Clock_Setup+0x114>)
 80008a4:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80008a8:	f043 0305 	orr.w	r3, r3, #5
 80008ac:	6013      	str	r3, [r2, #0]
	RCC->PLLCFGR |= (pll_q << 24) | (pll_p << 16) | (pll_n << 6) | (pll_m << 0);
 80008ae:	4b2b      	ldr	r3, [pc, #172]	@ (800095c <MCU_Clock_Setup+0x10c>)
 80008b0:	685b      	ldr	r3, [r3, #4]
 80008b2:	793a      	ldrb	r2, [r7, #4]
 80008b4:	0611      	lsls	r1, r2, #24
 80008b6:	797a      	ldrb	r2, [r7, #5]
 80008b8:	0412      	lsls	r2, r2, #16
 80008ba:	4311      	orrs	r1, r2
 80008bc:	79ba      	ldrb	r2, [r7, #6]
 80008be:	0192      	lsls	r2, r2, #6
 80008c0:	4311      	orrs	r1, r2
 80008c2:	79fa      	ldrb	r2, [r7, #7]
 80008c4:	430a      	orrs	r2, r1
 80008c6:	4611      	mov	r1, r2
 80008c8:	4a24      	ldr	r2, [pc, #144]	@ (800095c <MCU_Clock_Setup+0x10c>)
 80008ca:	430b      	orrs	r3, r1
 80008cc:	6053      	str	r3, [r2, #4]
	RCC ->PLLCFGR |= 1 << 22;
 80008ce:	4b23      	ldr	r3, [pc, #140]	@ (800095c <MCU_Clock_Setup+0x10c>)
 80008d0:	685b      	ldr	r3, [r3, #4]
 80008d2:	4a22      	ldr	r2, [pc, #136]	@ (800095c <MCU_Clock_Setup+0x10c>)
 80008d4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80008d8:	6053      	str	r3, [r2, #4]
	RCC -> CFGR |= RCC_CFGR_HPRE_DIV1;
 80008da:	4b20      	ldr	r3, [pc, #128]	@ (800095c <MCU_Clock_Setup+0x10c>)
 80008dc:	4a1f      	ldr	r2, [pc, #124]	@ (800095c <MCU_Clock_Setup+0x10c>)
 80008de:	689b      	ldr	r3, [r3, #8]
 80008e0:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE1_DIV4;
 80008e2:	4b1e      	ldr	r3, [pc, #120]	@ (800095c <MCU_Clock_Setup+0x10c>)
 80008e4:	689b      	ldr	r3, [r3, #8]
 80008e6:	4a1d      	ldr	r2, [pc, #116]	@ (800095c <MCU_Clock_Setup+0x10c>)
 80008e8:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 80008ec:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE2_DIV2;
 80008ee:	4b1b      	ldr	r3, [pc, #108]	@ (800095c <MCU_Clock_Setup+0x10c>)
 80008f0:	689b      	ldr	r3, [r3, #8]
 80008f2:	4a1a      	ldr	r2, [pc, #104]	@ (800095c <MCU_Clock_Setup+0x10c>)
 80008f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80008f8:	6093      	str	r3, [r2, #8]
	RCC -> CR |= RCC_CR_PLLON;
 80008fa:	4b18      	ldr	r3, [pc, #96]	@ (800095c <MCU_Clock_Setup+0x10c>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	4a17      	ldr	r2, [pc, #92]	@ (800095c <MCU_Clock_Setup+0x10c>)
 8000900:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000904:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_PLLRDY)){}
 8000906:	bf00      	nop
 8000908:	4b14      	ldr	r3, [pc, #80]	@ (800095c <MCU_Clock_Setup+0x10c>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000910:	2b00      	cmp	r3, #0
 8000912:	d0f9      	beq.n	8000908 <MCU_Clock_Setup+0xb8>
	RCC -> CFGR |= RCC_CFGR_SW_PLL;
 8000914:	4b11      	ldr	r3, [pc, #68]	@ (800095c <MCU_Clock_Setup+0x10c>)
 8000916:	689b      	ldr	r3, [r3, #8]
 8000918:	4a10      	ldr	r2, [pc, #64]	@ (800095c <MCU_Clock_Setup+0x10c>)
 800091a:	f043 0302 	orr.w	r3, r3, #2
 800091e:	6093      	str	r3, [r2, #8]
	while((RCC -> CFGR & RCC_CFGR_SWS_PLL) != RCC_CFGR_SWS_PLL);
 8000920:	bf00      	nop
 8000922:	4b0e      	ldr	r3, [pc, #56]	@ (800095c <MCU_Clock_Setup+0x10c>)
 8000924:	689b      	ldr	r3, [r3, #8]
 8000926:	f003 0308 	and.w	r3, r3, #8
 800092a:	2b08      	cmp	r3, #8
 800092c:	d1f9      	bne.n	8000922 <MCU_Clock_Setup+0xd2>
	SystemCoreClockUpdate();
 800092e:	f000 f851 	bl	80009d4 <SystemCoreClockUpdate>
	SysTick_Config(SystemCoreClock/168);
 8000932:	4b0d      	ldr	r3, [pc, #52]	@ (8000968 <MCU_Clock_Setup+0x118>)
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	08db      	lsrs	r3, r3, #3
 8000938:	4a0c      	ldr	r2, [pc, #48]	@ (800096c <MCU_Clock_Setup+0x11c>)
 800093a:	fba2 2303 	umull	r2, r3, r2, r3
 800093e:	085b      	lsrs	r3, r3, #1
 8000940:	4618      	mov	r0, r3
 8000942:	f7ff ff63 	bl	800080c <SysTick_Config>
	RCC -> APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8000946:	4b05      	ldr	r3, [pc, #20]	@ (800095c <MCU_Clock_Setup+0x10c>)
 8000948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800094a:	4a04      	ldr	r2, [pc, #16]	@ (800095c <MCU_Clock_Setup+0x10c>)
 800094c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000950:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000952:	bf00      	nop
 8000954:	3708      	adds	r7, #8
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	40023800 	.word	0x40023800
 8000960:	40007000 	.word	0x40007000
 8000964:	40023c00 	.word	0x40023c00
 8000968:	20000000 	.word	0x20000000
 800096c:	18618619 	.word	0x18618619

08000970 <main>:


I2S_Config INMP441_I2S;

int main(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
	MCU_Clock_Setup();
 8000974:	f7ff ff6c 	bl	8000850 <MCU_Clock_Setup>


	INMP441_I2S.I2S_Port = I2S_Config_Port.I2S2;
 8000978:	4a0b      	ldr	r2, [pc, #44]	@ (80009a8 <main+0x38>)
 800097a:	4b0c      	ldr	r3, [pc, #48]	@ (80009ac <main+0x3c>)
 800097c:	601a      	str	r2, [r3, #0]

	INMP441_I2S.Full_Duplex.Enable = true;
 800097e:	4b0b      	ldr	r3, [pc, #44]	@ (80009ac <main+0x3c>)
 8000980:	2201      	movs	r2, #1
 8000982:	731a      	strb	r2, [r3, #12]
	INMP441_I2S.Full_Duplex.mode = I2S_Mode.Master.Transmit;
 8000984:	2201      	movs	r2, #1
 8000986:	4b09      	ldr	r3, [pc, #36]	@ (80009ac <main+0x3c>)
 8000988:	735a      	strb	r2, [r3, #13]
	INMP441_I2S.Full_Duplex.MCK_Pin = I2S_MCK_Pin.I2S2.Disable;
 800098a:	22ff      	movs	r2, #255	@ 0xff
 800098c:	4b07      	ldr	r3, [pc, #28]	@ (80009ac <main+0x3c>)
 800098e:	739a      	strb	r2, [r3, #14]
	INMP441_I2S.Full_Duplex.EXT_SD = I2S_ext_SD_Pin.I2S2.PC02;
 8000990:	22ca      	movs	r2, #202	@ 0xca
 8000992:	4b06      	ldr	r3, [pc, #24]	@ (80009ac <main+0x3c>)
 8000994:	749a      	strb	r2, [r3, #18]
	INMP441_I2S.Full_Duplex.SCK_Pin = I2S_SCK_Pin.I2S2.PB10;
 8000996:	22d2      	movs	r2, #210	@ 0xd2
 8000998:	4b04      	ldr	r3, [pc, #16]	@ (80009ac <main+0x3c>)
 800099a:	73da      	strb	r2, [r3, #15]

	I2S_Init(&INMP441_I2S);
 800099c:	4803      	ldr	r0, [pc, #12]	@ (80009ac <main+0x3c>)
 800099e:	f7ff fcc5 	bl	800032c <I2S_Init>




    /* Loop forever */
	for(;;);
 80009a2:	bf00      	nop
 80009a4:	e7fd      	b.n	80009a2 <main+0x32>
 80009a6:	bf00      	nop
 80009a8:	40003800 	.word	0x40003800
 80009ac:	20000020 	.word	0x20000020

080009b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009b4:	4b06      	ldr	r3, [pc, #24]	@ (80009d0 <SystemInit+0x20>)
 80009b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80009ba:	4a05      	ldr	r2, [pc, #20]	@ (80009d0 <SystemInit+0x20>)
 80009bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80009c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009c4:	bf00      	nop
 80009c6:	46bd      	mov	sp, r7
 80009c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop
 80009d0:	e000ed00 	.word	0xe000ed00

080009d4 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b087      	sub	sp, #28
 80009d8:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80009da:	2300      	movs	r3, #0
 80009dc:	613b      	str	r3, [r7, #16]
 80009de:	2300      	movs	r3, #0
 80009e0:	617b      	str	r3, [r7, #20]
 80009e2:	2302      	movs	r3, #2
 80009e4:	60fb      	str	r3, [r7, #12]
 80009e6:	2300      	movs	r3, #0
 80009e8:	60bb      	str	r3, [r7, #8]
 80009ea:	2302      	movs	r3, #2
 80009ec:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80009ee:	4b34      	ldr	r3, [pc, #208]	@ (8000ac0 <SystemCoreClockUpdate+0xec>)
 80009f0:	689b      	ldr	r3, [r3, #8]
 80009f2:	f003 030c 	and.w	r3, r3, #12
 80009f6:	613b      	str	r3, [r7, #16]

  switch (tmp)
 80009f8:	693b      	ldr	r3, [r7, #16]
 80009fa:	2b08      	cmp	r3, #8
 80009fc:	d011      	beq.n	8000a22 <SystemCoreClockUpdate+0x4e>
 80009fe:	693b      	ldr	r3, [r7, #16]
 8000a00:	2b08      	cmp	r3, #8
 8000a02:	d844      	bhi.n	8000a8e <SystemCoreClockUpdate+0xba>
 8000a04:	693b      	ldr	r3, [r7, #16]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d003      	beq.n	8000a12 <SystemCoreClockUpdate+0x3e>
 8000a0a:	693b      	ldr	r3, [r7, #16]
 8000a0c:	2b04      	cmp	r3, #4
 8000a0e:	d004      	beq.n	8000a1a <SystemCoreClockUpdate+0x46>
 8000a10:	e03d      	b.n	8000a8e <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000a12:	4b2c      	ldr	r3, [pc, #176]	@ (8000ac4 <SystemCoreClockUpdate+0xf0>)
 8000a14:	4a2c      	ldr	r2, [pc, #176]	@ (8000ac8 <SystemCoreClockUpdate+0xf4>)
 8000a16:	601a      	str	r2, [r3, #0]
      break;
 8000a18:	e03d      	b.n	8000a96 <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000a1a:	4b2a      	ldr	r3, [pc, #168]	@ (8000ac4 <SystemCoreClockUpdate+0xf0>)
 8000a1c:	4a2b      	ldr	r2, [pc, #172]	@ (8000acc <SystemCoreClockUpdate+0xf8>)
 8000a1e:	601a      	str	r2, [r3, #0]
      break;
 8000a20:	e039      	b.n	8000a96 <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000a22:	4b27      	ldr	r3, [pc, #156]	@ (8000ac0 <SystemCoreClockUpdate+0xec>)
 8000a24:	685b      	ldr	r3, [r3, #4]
 8000a26:	0d9b      	lsrs	r3, r3, #22
 8000a28:	f003 0301 	and.w	r3, r3, #1
 8000a2c:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000a2e:	4b24      	ldr	r3, [pc, #144]	@ (8000ac0 <SystemCoreClockUpdate+0xec>)
 8000a30:	685b      	ldr	r3, [r3, #4]
 8000a32:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000a36:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8000a38:	68bb      	ldr	r3, [r7, #8]
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d00c      	beq.n	8000a58 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000a3e:	4a23      	ldr	r2, [pc, #140]	@ (8000acc <SystemCoreClockUpdate+0xf8>)
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a46:	4a1e      	ldr	r2, [pc, #120]	@ (8000ac0 <SystemCoreClockUpdate+0xec>)
 8000a48:	6852      	ldr	r2, [r2, #4]
 8000a4a:	0992      	lsrs	r2, r2, #6
 8000a4c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000a50:	fb02 f303 	mul.w	r3, r2, r3
 8000a54:	617b      	str	r3, [r7, #20]
 8000a56:	e00b      	b.n	8000a70 <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000a58:	4a1b      	ldr	r2, [pc, #108]	@ (8000ac8 <SystemCoreClockUpdate+0xf4>)
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a60:	4a17      	ldr	r2, [pc, #92]	@ (8000ac0 <SystemCoreClockUpdate+0xec>)
 8000a62:	6852      	ldr	r2, [r2, #4]
 8000a64:	0992      	lsrs	r2, r2, #6
 8000a66:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000a6a:	fb02 f303 	mul.w	r3, r2, r3
 8000a6e:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000a70:	4b13      	ldr	r3, [pc, #76]	@ (8000ac0 <SystemCoreClockUpdate+0xec>)
 8000a72:	685b      	ldr	r3, [r3, #4]
 8000a74:	0c1b      	lsrs	r3, r3, #16
 8000a76:	f003 0303 	and.w	r3, r3, #3
 8000a7a:	3301      	adds	r3, #1
 8000a7c:	005b      	lsls	r3, r3, #1
 8000a7e:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8000a80:	697a      	ldr	r2, [r7, #20]
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a88:	4a0e      	ldr	r2, [pc, #56]	@ (8000ac4 <SystemCoreClockUpdate+0xf0>)
 8000a8a:	6013      	str	r3, [r2, #0]
      break;
 8000a8c:	e003      	b.n	8000a96 <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 8000a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8000ac4 <SystemCoreClockUpdate+0xf0>)
 8000a90:	4a0d      	ldr	r2, [pc, #52]	@ (8000ac8 <SystemCoreClockUpdate+0xf4>)
 8000a92:	601a      	str	r2, [r3, #0]
      break;
 8000a94:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000a96:	4b0a      	ldr	r3, [pc, #40]	@ (8000ac0 <SystemCoreClockUpdate+0xec>)
 8000a98:	689b      	ldr	r3, [r3, #8]
 8000a9a:	091b      	lsrs	r3, r3, #4
 8000a9c:	f003 030f 	and.w	r3, r3, #15
 8000aa0:	4a0b      	ldr	r2, [pc, #44]	@ (8000ad0 <SystemCoreClockUpdate+0xfc>)
 8000aa2:	5cd3      	ldrb	r3, [r2, r3]
 8000aa4:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000aa6:	4b07      	ldr	r3, [pc, #28]	@ (8000ac4 <SystemCoreClockUpdate+0xf0>)
 8000aa8:	681a      	ldr	r2, [r3, #0]
 8000aaa:	693b      	ldr	r3, [r7, #16]
 8000aac:	fa22 f303 	lsr.w	r3, r2, r3
 8000ab0:	4a04      	ldr	r2, [pc, #16]	@ (8000ac4 <SystemCoreClockUpdate+0xf0>)
 8000ab2:	6013      	str	r3, [r2, #0]
}
 8000ab4:	bf00      	nop
 8000ab6:	371c      	adds	r7, #28
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abe:	4770      	bx	lr
 8000ac0:	40023800 	.word	0x40023800
 8000ac4:	20000000 	.word	0x20000000
 8000ac8:	00f42400 	.word	0x00f42400
 8000acc:	007a1200 	.word	0x007a1200
 8000ad0:	08000b88 	.word	0x08000b88

08000ad4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ad4:	480d      	ldr	r0, [pc, #52]	@ (8000b0c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ad6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ad8:	f7ff ff6a 	bl	80009b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000adc:	480c      	ldr	r0, [pc, #48]	@ (8000b10 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ade:	490d      	ldr	r1, [pc, #52]	@ (8000b14 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ae0:	4a0d      	ldr	r2, [pc, #52]	@ (8000b18 <LoopForever+0xe>)
  movs r3, #0
 8000ae2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ae4:	e002      	b.n	8000aec <LoopCopyDataInit>

08000ae6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ae6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ae8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000aea:	3304      	adds	r3, #4

08000aec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000aec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000aee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000af0:	d3f9      	bcc.n	8000ae6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000af2:	4a0a      	ldr	r2, [pc, #40]	@ (8000b1c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000af4:	4c0a      	ldr	r4, [pc, #40]	@ (8000b20 <LoopForever+0x16>)
  movs r3, #0
 8000af6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000af8:	e001      	b.n	8000afe <LoopFillZerobss>

08000afa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000afa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000afc:	3204      	adds	r2, #4

08000afe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000afe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b00:	d3fb      	bcc.n	8000afa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000b02:	f000 f811 	bl	8000b28 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b06:	f7ff ff33 	bl	8000970 <main>

08000b0a <LoopForever>:

LoopForever:
  b LoopForever
 8000b0a:	e7fe      	b.n	8000b0a <LoopForever>
  ldr   r0, =_estack
 8000b0c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b14:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000b18:	08000ba0 	.word	0x08000ba0
  ldr r2, =_sbss
 8000b1c:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000b20:	20000044 	.word	0x20000044

08000b24 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b24:	e7fe      	b.n	8000b24 <ADC_IRQHandler>
	...

08000b28 <__libc_init_array>:
 8000b28:	b570      	push	{r4, r5, r6, lr}
 8000b2a:	4d0d      	ldr	r5, [pc, #52]	@ (8000b60 <__libc_init_array+0x38>)
 8000b2c:	4c0d      	ldr	r4, [pc, #52]	@ (8000b64 <__libc_init_array+0x3c>)
 8000b2e:	1b64      	subs	r4, r4, r5
 8000b30:	10a4      	asrs	r4, r4, #2
 8000b32:	2600      	movs	r6, #0
 8000b34:	42a6      	cmp	r6, r4
 8000b36:	d109      	bne.n	8000b4c <__libc_init_array+0x24>
 8000b38:	4d0b      	ldr	r5, [pc, #44]	@ (8000b68 <__libc_init_array+0x40>)
 8000b3a:	4c0c      	ldr	r4, [pc, #48]	@ (8000b6c <__libc_init_array+0x44>)
 8000b3c:	f000 f818 	bl	8000b70 <_init>
 8000b40:	1b64      	subs	r4, r4, r5
 8000b42:	10a4      	asrs	r4, r4, #2
 8000b44:	2600      	movs	r6, #0
 8000b46:	42a6      	cmp	r6, r4
 8000b48:	d105      	bne.n	8000b56 <__libc_init_array+0x2e>
 8000b4a:	bd70      	pop	{r4, r5, r6, pc}
 8000b4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b50:	4798      	blx	r3
 8000b52:	3601      	adds	r6, #1
 8000b54:	e7ee      	b.n	8000b34 <__libc_init_array+0xc>
 8000b56:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b5a:	4798      	blx	r3
 8000b5c:	3601      	adds	r6, #1
 8000b5e:	e7f2      	b.n	8000b46 <__libc_init_array+0x1e>
 8000b60:	08000b98 	.word	0x08000b98
 8000b64:	08000b98 	.word	0x08000b98
 8000b68:	08000b98 	.word	0x08000b98
 8000b6c:	08000b9c 	.word	0x08000b9c

08000b70 <_init>:
 8000b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b72:	bf00      	nop
 8000b74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b76:	bc08      	pop	{r3}
 8000b78:	469e      	mov	lr, r3
 8000b7a:	4770      	bx	lr

08000b7c <_fini>:
 8000b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b7e:	bf00      	nop
 8000b80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b82:	bc08      	pop	{r3}
 8000b84:	469e      	mov	lr, r3
 8000b86:	4770      	bx	lr
