{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1455163672909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1455163672909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 10 23:07:52 2016 " "Processing started: Wed Feb 10 23:07:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1455163672909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1455163672909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off drawlines -c drawlines " "Command: quartus_map --read_settings_files=on --write_settings_files=off drawlines -c drawlines" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1455163672909 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1455163673289 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UI_components.v(129) " "Verilog HDL information at UI_components.v(129): always construct contains both blocking and non-blocking assignments" {  } { { "UI_components.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/UI_components.v" 129 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1455163673329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x0 X0 UI_components.v(309) " "Verilog HDL Declaration information at UI_components.v(309): object \"x0\" differs only in case from object \"X0\" in the same scope" {  } { { "UI_components.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/UI_components.v" 309 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1455163673329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y0 Y0 UI_components.v(309) " "Verilog HDL Declaration information at UI_components.v(309): object \"y0\" differs only in case from object \"Y0\" in the same scope" {  } { { "UI_components.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/UI_components.v" 309 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1455163673329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x1 X1 UI_components.v(309) " "Verilog HDL Declaration information at UI_components.v(309): object \"x1\" differs only in case from object \"X1\" in the same scope" {  } { { "UI_components.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/UI_components.v" 309 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1455163673329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y1 Y1 UI_components.v(309) " "Verilog HDL Declaration information at UI_components.v(309): object \"y1\" differs only in case from object \"Y1\" in the same scope" {  } { { "UI_components.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/UI_components.v" 309 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1455163673329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "deltax deltaX UI_components.v(306) " "Verilog HDL Declaration information at UI_components.v(306): object \"deltax\" differs only in case from object \"deltaX\" in the same scope" {  } { { "UI_components.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/UI_components.v" 306 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1455163673329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "deltay deltaY UI_components.v(306) " "Verilog HDL Declaration information at UI_components.v(306): object \"deltay\" differs only in case from object \"deltaY\" in the same scope" {  } { { "UI_components.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/UI_components.v" 306 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1455163673329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ui_components.v 7 7 " "Found 7 design units, including 7 entities, in source file ui_components.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "UI_components.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/UI_components.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455163673339 ""} { "Info" "ISGN_ENTITY_NAME" "2 subtractor " "Found entity 2: subtractor" {  } { { "UI_components.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/UI_components.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455163673339 ""} { "Info" "ISGN_ENTITY_NAME" "3 comparator " "Found entity 3: comparator" {  } { { "UI_components.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/UI_components.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455163673339 ""} { "Info" "ISGN_ENTITY_NAME" "4 flip_flop " "Found entity 4: flip_flop" {  } { { "UI_components.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/UI_components.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455163673339 ""} { "Info" "ISGN_ENTITY_NAME" "5 flip_flop_1bit " "Found entity 5: flip_flop_1bit" {  } { { "UI_components.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/UI_components.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455163673339 ""} { "Info" "ISGN_ENTITY_NAME" "6 user_interface_FSM " "Found entity 6: user_interface_FSM" {  } { { "UI_components.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/UI_components.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455163673339 ""} { "Info" "ISGN_ENTITY_NAME" "7 UI_Datapath " "Found entity 7: UI_Datapath" {  } { { "UI_components.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/UI_components.v" 291 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455163673339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455163673339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda.v 1 1 " "Found 1 design units, including 1 entities, in source file lda.v" { { "Info" "ISGN_ENTITY_NAME" "1 LDA " "Found entity 1: LDA" {  } { { "LDA.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/LDA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455163673339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455163673339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda components.v 2 2 " "Found 2 design units, including 2 entities, in source file lda components.v" { { "Info" "ISGN_ENTITY_NAME" "1 LDA_FSM " "Found entity 1: LDA_FSM" {  } { { "LDA components.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/LDA components.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455163673339 ""} { "Info" "ISGN_ENTITY_NAME" "2 LDA_datapath " "Found entity 2: LDA_datapath" {  } { { "LDA components.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/LDA components.v" 339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455163673339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455163673339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455163673339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455163673339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455163673339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455163673339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455163673349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455163673349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455163673349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455163673349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawlines.v 2 2 " "Found 2 design units, including 2 entities, in source file drawlines.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455163673349 ""} { "Info" "ISGN_ENTITY_NAME" "2 drawlines " "Found entity 2: drawlines" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455163673349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455163673349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file user_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 user_interface " "Found entity 1: user_interface" {  } { { "user_interface.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/user_interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455163673349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455163673349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 UI_components.v(313) " "Verilog HDL Implicit Net warning at UI_components.v(313): created implicit net for \"CLOCK_50\"" {  } { { "UI_components.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/UI_components.v" 313 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455163673349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 LDA components.v(364) " "Verilog HDL Implicit Net warning at LDA components.v(364): created implicit net for \"CLOCK_50\"" {  } { { "LDA components.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/LDA components.v" 364 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455163673349 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "user_interface.v(16) " "Verilog HDL Instantiation warning at user_interface.v(16): instance has no name" {  } { { "user_interface.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/user_interface.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1455163673349 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "user_interface.v(19) " "Verilog HDL Instantiation warning at user_interface.v(19): instance has no name" {  } { { "user_interface.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/user_interface.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1455163673349 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "drawlines " "Elaborating entity \"drawlines\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1455163673389 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG drawlines.v(39) " "Output port \"LEDG\" at drawlines.v(39) has no driver" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1455163673389 "|drawlines"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "drawlines.v" "VGA" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "E:/342lab/lab4/lab4_starter_kit/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "E:/342lab/lab4/lab4_starter_kit/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455163673439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE background.mif " "Parameter \"INIT_FILE\" = \"background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673439 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1455163673439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ddg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ddg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ddg1 " "Found entity 1: altsyncram_ddg1" {  } { { "db/altsyncram_ddg1.tdf" "" { Text "E:/342lab/lab4/lab4_starter_kit/db/altsyncram_ddg1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455163673499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455163673499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ddg1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated " "Elaborating entity \"altsyncram_ddg1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus2/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d7r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d7r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d7r1 " "Found entity 1: altsyncram_d7r1" {  } { { "db/altsyncram_d7r1.tdf" "" { Text "E:/342lab/lab4/lab4_starter_kit/db/altsyncram_d7r1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455163673579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455163673579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d7r1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1 " "Elaborating entity \"altsyncram_d7r1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\"" {  } { { "db/altsyncram_ddg1.tdf" "altsyncram1" { Text "E:/342lab/lab4/lab4_starter_kit/db/altsyncram_ddg1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673579 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Variable or input pin \"clocken1\" is defined but never used." {  } { { "db/altsyncram_d7r1.tdf" "" { Text "E:/342lab/lab4/lab4_starter_kit/db/altsyncram_d7r1.tdf" 37 2 0 } } { "db/altsyncram_ddg1.tdf" "" { Text "E:/342lab/lab4/lab4_starter_kit/db/altsyncram_ddg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus2/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter/vga_adapter.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/vga_adapter/vga_adapter.v" 213 0 0 } } { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 78 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1455163673589 "|drawlines|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tpa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_tpa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tpa " "Found entity 1: decode_tpa" {  } { { "db/decode_tpa.tdf" "" { Text "E:/342lab/lab4/lab4_starter_kit/db/decode_tpa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455163673649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455163673649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_tpa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|decode_tpa:decode3 " "Elaborating entity \"decode_tpa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|decode_tpa:decode3\"" {  } { { "db/altsyncram_d7r1.tdf" "decode3" { Text "E:/342lab/lab4/lab4_starter_kit/db/altsyncram_d7r1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_tpa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|decode_tpa:decode_a " "Elaborating entity \"decode_tpa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|decode_tpa:decode_a\"" {  } { { "db/altsyncram_d7r1.tdf" "decode_a" { Text "E:/342lab/lab4/lab4_starter_kit/db/altsyncram_d7r1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8kb " "Found entity 1: mux_8kb" {  } { { "db/mux_8kb.tdf" "" { Text "E:/342lab/lab4/lab4_starter_kit/db/mux_8kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455163673719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455163673719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8kb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|mux_8kb:mux5 " "Elaborating entity \"mux_8kb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ddg1:auto_generated\|altsyncram_d7r1:altsyncram1\|mux_8kb:mux5\"" {  } { { "db/altsyncram_d7r1.tdf" "mux5" { Text "E:/342lab/lab4/lab4_starter_kit/db/altsyncram_d7r1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "E:/342lab/lab4/lab4_starter_kit/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "E:/342lab/lab4/lab4_starter_kit/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455163673769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673769 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1455163673769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "E:/342lab/lab4/lab4_starter_kit/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDA LDA:LD " "Elaborating entity \"LDA\" for hierarchy \"LDA:LD\"" {  } { { "drawlines.v" "LD" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDA_FSM LDA:LD\|LDA_FSM:L " "Elaborating entity \"LDA_FSM\" for hierarchy \"LDA:LD\|LDA_FSM:L\"" {  } { { "LDA.v" "L" { Text "E:/342lab/lab4/lab4_starter_kit/LDA.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673779 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LDA components.v(152) " "Verilog HDL Case Statement information at LDA components.v(152): all case item expressions in this case statement are onehot" {  } { { "LDA components.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/LDA components.v" 152 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1455163673779 "|drawlines|LDA:LD|LDA_FSM:L"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDA_datapath LDA:LD\|LDA_datapath:D " "Elaborating entity \"LDA_datapath\" for hierarchy \"LDA:LD\|LDA_datapath:D\"" {  } { { "LDA.v" "D" { Text "E:/342lab/lab4/lab4_starter_kit/LDA.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_1bit LDA:LD\|LDA_datapath:D\|flip_flop_1bit:P " "Elaborating entity \"flip_flop_1bit\" for hierarchy \"LDA:LD\|LDA_datapath:D\|flip_flop_1bit:P\"" {  } { { "LDA components.v" "P" { Text "E:/342lab/lab4/lab4_starter_kit/LDA components.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator LDA:LD\|LDA_datapath:D\|comparator:out_C1 " "Elaborating entity \"comparator\" for hierarchy \"LDA:LD\|LDA_datapath:D\|comparator:out_C1\"" {  } { { "LDA components.v" "out_C1" { Text "E:/342lab/lab4/lab4_starter_kit/LDA components.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor LDA:LD\|LDA_datapath:D\|subtractor:e_S1 " "Elaborating entity \"subtractor\" for hierarchy \"LDA:LD\|LDA_datapath:D\|subtractor:e_S1\"" {  } { { "LDA components.v" "e_S1" { Text "E:/342lab/lab4/lab4_starter_kit/LDA components.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 LDA:LD\|LDA_datapath:D\|mux_2to1:e_M1 " "Elaborating entity \"mux_2to1\" for hierarchy \"LDA:LD\|LDA_datapath:D\|mux_2to1:e_M1\"" {  } { { "LDA components.v" "e_M1" { Text "E:/342lab/lab4/lab4_starter_kit/LDA components.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop LDA:LD\|LDA_datapath:D\|flip_flop:e_Y1 " "Elaborating entity \"flip_flop\" for hierarchy \"LDA:LD\|LDA_datapath:D\|flip_flop:e_Y1\"" {  } { { "LDA components.v" "e_Y1" { Text "E:/342lab/lab4/lab4_starter_kit/LDA components.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder LDA:LD\|LDA_datapath:D\|adder:e_A1 " "Elaborating entity \"adder\" for hierarchy \"LDA:LD\|LDA_datapath:D\|adder:e_A1\"" {  } { { "LDA components.v" "e_A1" { Text "E:/342lab/lab4/lab4_starter_kit/LDA components.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_interface user_interface:UI " "Elaborating entity \"user_interface\" for hierarchy \"user_interface:UI\"" {  } { { "drawlines.v" "UI" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673819 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "outx0 0 user_interface.v(7) " "Net \"outx0\" at user_interface.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "user_interface.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/user_interface.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1455163673819 "|drawlines|user_interface:UI"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "outy0 0 user_interface.v(7) " "Net \"outy0\" at user_interface.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "user_interface.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/user_interface.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1455163673819 "|drawlines|user_interface:UI"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "outx1 0 user_interface.v(7) " "Net \"outx1\" at user_interface.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "user_interface.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/user_interface.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1455163673819 "|drawlines|user_interface:UI"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "outy1 0 user_interface.v(7) " "Net \"outy1\" at user_interface.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "user_interface.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/user_interface.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1455163673819 "|drawlines|user_interface:UI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_interface_FSM user_interface:UI\|user_interface_FSM:comb_3 " "Elaborating entity \"user_interface_FSM\" for hierarchy \"user_interface:UI\|user_interface_FSM:comb_3\"" {  } { { "user_interface.v" "comb_3" { Text "E:/342lab/lab4/lab4_starter_kit/user_interface.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UI_Datapath user_interface:UI\|UI_Datapath:comb_4 " "Elaborating entity \"UI_Datapath\" for hierarchy \"user_interface:UI\|UI_Datapath:comb_4\"" {  } { { "user_interface.v" "comb_4" { Text "E:/342lab/lab4/lab4_starter_kit/user_interface.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455163673819 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "user_interface:UI\|UI_Datapath:comb_4\|CLOCK_50 " "Net \"user_interface:UI\|UI_Datapath:comb_4\|CLOCK_50\" is missing source, defaulting to GND" {  } { { "UI_components.v" "CLOCK_50" { Text "E:/342lab/lab4/lab4_starter_kit/UI_components.v" 313 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1455163673939 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1455163673939 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "LDA:LD\|LDA_datapath:D\|CLOCK_50 " "Net \"LDA:LD\|LDA_datapath:D\|CLOCK_50\" is missing source, defaulting to GND" {  } { { "LDA components.v" "CLOCK_50" { Text "E:/342lab/lab4/lab4_starter_kit/LDA components.v" 364 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1455163673949 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1455163673949 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|drawlines\|user_interface:UI\|user_interface_FSM:comb_3\|currentstate " "Flipped 1 bits in user-encoded state machine \|drawlines\|user_interface:UI\|user_interface_FSM:comb_3\|currentstate" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1455163674269 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|drawlines\|LDA:LD\|LDA_FSM:L\|currentstate " "Flipped 1 bits in user-encoded state machine \|drawlines\|LDA:LD\|LDA_FSM:L\|currentstate" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1455163674269 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "45 " "45 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1455163674509 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455163674609 "|drawlines|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455163674609 "|drawlines|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455163674609 "|drawlines|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455163674609 "|drawlines|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455163674609 "|drawlines|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455163674609 "|drawlines|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455163674609 "|drawlines|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455163674609 "|drawlines|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455163674609 "|drawlines|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455163674609 "|drawlines|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1455163674609 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "29 " "29 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1455163674969 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/342lab/lab4/lab4_starter_kit/drawlines.map.smsg " "Generated suppressed messages file E:/342lab/lab4/lab4_starter_kit/drawlines.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1455163675079 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1455163675279 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455163675279 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455163675339 "|drawlines|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455163675339 "|drawlines|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455163675339 "|drawlines|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455163675339 "|drawlines|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455163675339 "|drawlines|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455163675339 "|drawlines|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455163675339 "|drawlines|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455163675339 "|drawlines|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455163675339 "|drawlines|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455163675339 "|drawlines|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455163675339 "|drawlines|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455163675339 "|drawlines|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455163675339 "|drawlines|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455163675339 "|drawlines|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455163675339 "|drawlines|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455163675339 "|drawlines|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455163675339 "|drawlines|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455163675339 "|drawlines|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455163675339 "|drawlines|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455163675339 "|drawlines|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "drawlines.v" "" { Text "E:/342lab/lab4/lab4_starter_kit/drawlines.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455163675339 "|drawlines|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1455163675339 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "279 " "Implemented 279 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1455163675339 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1455163675339 ""} { "Info" "ICUT_CUT_TM_LCELLS" "154 " "Implemented 154 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1455163675339 ""} { "Info" "ICUT_CUT_TM_RAMS" "57 " "Implemented 57 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1455163675339 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1455163675339 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1455163675339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455163675399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 10 23:07:55 2016 " "Processing ended: Wed Feb 10 23:07:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455163675399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455163675399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455163675399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455163675399 ""}
