{
  "Top": "cluster",
  "RtlTop": "cluster",
  "RtlPrefix": "",
  "RtlSubPrefix": "cluster_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "Ileft_w": {
      "index": "0",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "Ileft_w",
          "usage": "data",
          "direction": "in"
        }]
    },
    "Ileft_h": {
      "index": "1",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "Ileft_h",
          "usage": "data",
          "direction": "in"
        }]
    },
    "Ileft_data": {
      "index": "2",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "Ileft_data_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "Ileft_data_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "Iright_w": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "Iright_w",
          "usage": "data",
          "direction": "in"
        }]
    },
    "Iright_h": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "Iright_h",
          "usage": "data",
          "direction": "in"
        }]
    },
    "Iright_data": {
      "index": "5",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "Iright_data_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "Iright_data_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "Iright_moved_w": {
      "index": "6",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "Iright_moved_w",
          "usage": "data",
          "direction": "in"
        }]
    },
    "Iright_moved_h": {
      "index": "7",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "Iright_moved_h",
          "usage": "data",
          "direction": "in"
        }]
    },
    "Iright_moved_data": {
      "index": "8",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "Iright_moved_data_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "Iright_moved_data_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "win_sz": {
      "index": "9",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "win_sz",
          "usage": "data",
          "direction": "in"
        }]
    },
    "disparity": {
      "index": "10",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "disparity",
          "usage": "data",
          "direction": "in"
        }]
    },
    "SAD_w": {
      "index": "11",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "SAD_w",
          "usage": "data",
          "direction": "in"
        }]
    },
    "SAD_h": {
      "index": "12",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "SAD_h",
          "usage": "data",
          "direction": "in"
        }]
    },
    "SAD_data": {
      "index": "13",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "SAD_data_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "SAD_data_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "integralImg_w": {
      "index": "14",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "integralImg_w",
          "usage": "data",
          "direction": "in"
        }]
    },
    "integralImg_h": {
      "index": "15",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "integralImg_h",
          "usage": "data",
          "direction": "in"
        }]
    },
    "integralImg_data": {
      "index": "16",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "integralImg_data_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "integralImg_data_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "retSAD_w": {
      "index": "17",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "retSAD_w",
          "usage": "data",
          "direction": "in"
        }]
    },
    "retSAD_h": {
      "index": "18",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "retSAD_h",
          "usage": "data",
          "direction": "in"
        }]
    },
    "retSAD_data": {
      "index": "19",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "retSAD_data_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "retSAD_data_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "range_w": {
      "index": "20",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "range_w",
          "usage": "data",
          "direction": "in"
        }]
    },
    "range_h": {
      "index": "21",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "range_h",
          "usage": "data",
          "direction": "in"
        }]
    },
    "range_data": {
      "index": "22",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "range_data_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "range_data_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_rtl -register_reset_num=3",
      "config_export -format=xo",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "cluster"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "6.667",
    "Uncertainty": "1.80009",
    "IsCombinational": "0",
    "II": "89145052",
    "Latency": "89145051"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 6.667 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "cluster",
    "Version": "1.0",
    "DisplayName": "Cluster",
    "Revision": "2113640637",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_cluster_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/cluster.c"],
    "Vhdl": [
      "impl\/vhdl\/cluster_cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4.vhd",
      "impl\/vhdl\/cluster_cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2.vhd",
      "impl\/vhdl\/cluster_cluster_Pipeline_VITIS_LOOP_92_1.vhd",
      "impl\/vhdl\/cluster_cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3.vhd",
      "impl\/vhdl\/cluster_cluster_Pipeline_VITIS_LOOP_112_5.vhd",
      "impl\/vhdl\/cluster_cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2.vhd",
      "impl\/vhdl\/cluster_cluster_Pipeline_VITIS_LOOP_163_1.vhd",
      "impl\/vhdl\/cluster_control_s_axi.vhd",
      "impl\/vhdl\/cluster_faddfsub_32ns_32ns_32_6_full_dsp_1.vhd",
      "impl\/vhdl\/cluster_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/cluster_gmem_m_axi.vhd",
      "impl\/vhdl\/cluster_mul_31ns_32s_62_1_1.vhd",
      "impl\/vhdl\/cluster_mul_32ns_32ns_64_1_1.vhd",
      "impl\/vhdl\/cluster_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/cluster_mul_33s_32s_62_1_1.vhd",
      "impl\/vhdl\/cluster_sitofp_32ns_32_5_no_dsp_1.vhd",
      "impl\/vhdl\/cluster.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cluster_cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4.v",
      "impl\/verilog\/cluster_cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2.v",
      "impl\/verilog\/cluster_cluster_Pipeline_VITIS_LOOP_92_1.v",
      "impl\/verilog\/cluster_cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3.v",
      "impl\/verilog\/cluster_cluster_Pipeline_VITIS_LOOP_112_5.v",
      "impl\/verilog\/cluster_cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2.v",
      "impl\/verilog\/cluster_cluster_Pipeline_VITIS_LOOP_163_1.v",
      "impl\/verilog\/cluster_control_s_axi.v",
      "impl\/verilog\/cluster_faddfsub_32ns_32ns_32_6_full_dsp_1.v",
      "impl\/verilog\/cluster_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/cluster_gmem_m_axi.v",
      "impl\/verilog\/cluster_mul_31ns_32s_62_1_1.v",
      "impl\/verilog\/cluster_mul_32ns_32ns_64_1_1.v",
      "impl\/verilog\/cluster_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/cluster_mul_33s_32s_62_1_1.v",
      "impl\/verilog\/cluster_sitofp_32ns_32_5_no_dsp_1.v",
      "impl\/verilog\/cluster.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/cluster_v1_0\/data\/cluster.mdd",
      "impl\/misc\/drivers\/cluster_v1_0\/data\/cluster.tcl",
      "impl\/misc\/drivers\/cluster_v1_0\/data\/cluster.yaml",
      "impl\/misc\/drivers\/cluster_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/cluster_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/cluster_v1_0\/src\/xcluster.c",
      "impl\/misc\/drivers\/cluster_v1_0\/src\/xcluster.h",
      "impl\/misc\/drivers\/cluster_v1_0\/src\/xcluster_hw.h",
      "impl\/misc\/drivers\/cluster_v1_0\/src\/xcluster_linux.c",
      "impl\/misc\/drivers\/cluster_v1_0\/src\/xcluster_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/cluster_faddfsub_32ns_32ns_32_6_full_dsp_1_ip.tcl",
      "impl\/misc\/cluster_sitofp_32ns_32_5_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "kernel.xml",
    "Xo": "..\/cluster.xo",
    "XoHlsDir": "impl\/misc\/hls_files",
    "ProtoInst": [".debug\/cluster.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "cluster_faddfsub_32ns_32ns_32_6_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cluster_faddfsub_32ns_32ns_32_6_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "cluster_sitofp_32ns_32_5_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cluster_sitofp_32ns_32_5_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "8",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "Ileft_w",
          "access": "W",
          "description": "Data signal of Ileft_w",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Ileft_w",
              "access": "W",
              "description": "Bit 31 to 0 of Ileft_w"
            }]
        },
        {
          "offset": "0x18",
          "name": "Ileft_h",
          "access": "W",
          "description": "Data signal of Ileft_h",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Ileft_h",
              "access": "W",
              "description": "Bit 31 to 0 of Ileft_h"
            }]
        },
        {
          "offset": "0x20",
          "name": "Ileft_data_1",
          "access": "W",
          "description": "Data signal of Ileft_data",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Ileft_data",
              "access": "W",
              "description": "Bit 31 to 0 of Ileft_data"
            }]
        },
        {
          "offset": "0x24",
          "name": "Ileft_data_2",
          "access": "W",
          "description": "Data signal of Ileft_data",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Ileft_data",
              "access": "W",
              "description": "Bit 63 to 32 of Ileft_data"
            }]
        },
        {
          "offset": "0x2c",
          "name": "Iright_w",
          "access": "W",
          "description": "Data signal of Iright_w",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Iright_w",
              "access": "W",
              "description": "Bit 31 to 0 of Iright_w"
            }]
        },
        {
          "offset": "0x34",
          "name": "Iright_h",
          "access": "W",
          "description": "Data signal of Iright_h",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Iright_h",
              "access": "W",
              "description": "Bit 31 to 0 of Iright_h"
            }]
        },
        {
          "offset": "0x3c",
          "name": "Iright_data_1",
          "access": "W",
          "description": "Data signal of Iright_data",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Iright_data",
              "access": "W",
              "description": "Bit 31 to 0 of Iright_data"
            }]
        },
        {
          "offset": "0x40",
          "name": "Iright_data_2",
          "access": "W",
          "description": "Data signal of Iright_data",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Iright_data",
              "access": "W",
              "description": "Bit 63 to 32 of Iright_data"
            }]
        },
        {
          "offset": "0x48",
          "name": "Iright_moved_w",
          "access": "W",
          "description": "Data signal of Iright_moved_w",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Iright_moved_w",
              "access": "W",
              "description": "Bit 31 to 0 of Iright_moved_w"
            }]
        },
        {
          "offset": "0x50",
          "name": "Iright_moved_h",
          "access": "W",
          "description": "Data signal of Iright_moved_h",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Iright_moved_h",
              "access": "W",
              "description": "Bit 31 to 0 of Iright_moved_h"
            }]
        },
        {
          "offset": "0x58",
          "name": "Iright_moved_data_1",
          "access": "W",
          "description": "Data signal of Iright_moved_data",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Iright_moved_data",
              "access": "W",
              "description": "Bit 31 to 0 of Iright_moved_data"
            }]
        },
        {
          "offset": "0x5c",
          "name": "Iright_moved_data_2",
          "access": "W",
          "description": "Data signal of Iright_moved_data",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Iright_moved_data",
              "access": "W",
              "description": "Bit 63 to 32 of Iright_moved_data"
            }]
        },
        {
          "offset": "0x64",
          "name": "win_sz",
          "access": "W",
          "description": "Data signal of win_sz",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "win_sz",
              "access": "W",
              "description": "Bit 31 to 0 of win_sz"
            }]
        },
        {
          "offset": "0x6c",
          "name": "disparity",
          "access": "W",
          "description": "Data signal of disparity",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "disparity",
              "access": "W",
              "description": "Bit 31 to 0 of disparity"
            }]
        },
        {
          "offset": "0x74",
          "name": "SAD_w",
          "access": "W",
          "description": "Data signal of SAD_w",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "SAD_w",
              "access": "W",
              "description": "Bit 31 to 0 of SAD_w"
            }]
        },
        {
          "offset": "0x7c",
          "name": "SAD_h",
          "access": "W",
          "description": "Data signal of SAD_h",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "SAD_h",
              "access": "W",
              "description": "Bit 31 to 0 of SAD_h"
            }]
        },
        {
          "offset": "0x84",
          "name": "SAD_data_1",
          "access": "W",
          "description": "Data signal of SAD_data",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "SAD_data",
              "access": "W",
              "description": "Bit 31 to 0 of SAD_data"
            }]
        },
        {
          "offset": "0x88",
          "name": "SAD_data_2",
          "access": "W",
          "description": "Data signal of SAD_data",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "SAD_data",
              "access": "W",
              "description": "Bit 63 to 32 of SAD_data"
            }]
        },
        {
          "offset": "0x90",
          "name": "integralImg_w",
          "access": "W",
          "description": "Data signal of integralImg_w",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "integralImg_w",
              "access": "W",
              "description": "Bit 31 to 0 of integralImg_w"
            }]
        },
        {
          "offset": "0x98",
          "name": "integralImg_h",
          "access": "W",
          "description": "Data signal of integralImg_h",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "integralImg_h",
              "access": "W",
              "description": "Bit 31 to 0 of integralImg_h"
            }]
        },
        {
          "offset": "0xa0",
          "name": "integralImg_data_1",
          "access": "W",
          "description": "Data signal of integralImg_data",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "integralImg_data",
              "access": "W",
              "description": "Bit 31 to 0 of integralImg_data"
            }]
        },
        {
          "offset": "0xa4",
          "name": "integralImg_data_2",
          "access": "W",
          "description": "Data signal of integralImg_data",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "integralImg_data",
              "access": "W",
              "description": "Bit 63 to 32 of integralImg_data"
            }]
        },
        {
          "offset": "0xac",
          "name": "retSAD_w",
          "access": "W",
          "description": "Data signal of retSAD_w",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "retSAD_w",
              "access": "W",
              "description": "Bit 31 to 0 of retSAD_w"
            }]
        },
        {
          "offset": "0xb4",
          "name": "retSAD_h",
          "access": "W",
          "description": "Data signal of retSAD_h",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "retSAD_h",
              "access": "W",
              "description": "Bit 31 to 0 of retSAD_h"
            }]
        },
        {
          "offset": "0xbc",
          "name": "retSAD_data_1",
          "access": "W",
          "description": "Data signal of retSAD_data",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "retSAD_data",
              "access": "W",
              "description": "Bit 31 to 0 of retSAD_data"
            }]
        },
        {
          "offset": "0xc0",
          "name": "retSAD_data_2",
          "access": "W",
          "description": "Data signal of retSAD_data",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "retSAD_data",
              "access": "W",
              "description": "Bit 63 to 32 of retSAD_data"
            }]
        },
        {
          "offset": "0xc8",
          "name": "range_w",
          "access": "W",
          "description": "Data signal of range_w",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "range_w",
              "access": "W",
              "description": "Bit 31 to 0 of range_w"
            }]
        },
        {
          "offset": "0xd0",
          "name": "range_h",
          "access": "W",
          "description": "Data signal of range_h",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "range_h",
              "access": "W",
              "description": "Bit 31 to 0 of range_h"
            }]
        },
        {
          "offset": "0xd8",
          "name": "range_data_1",
          "access": "W",
          "description": "Data signal of range_data",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "range_data",
              "access": "W",
              "description": "Bit 31 to 0 of range_data"
            }]
        },
        {
          "offset": "0xdc",
          "name": "range_data_2",
          "access": "W",
          "description": "Data signal of range_data",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "range_data",
              "access": "W",
              "description": "Bit 63 to 32 of range_data"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "Ileft_w"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "Ileft_h"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "Ileft_data"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "44",
          "argName": "Iright_w"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "Iright_h"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "60",
          "argName": "Iright_data"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "72",
          "argName": "Iright_moved_w"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "80",
          "argName": "Iright_moved_h"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "88",
          "argName": "Iright_moved_data"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "100",
          "argName": "win_sz"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "108",
          "argName": "disparity"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "116",
          "argName": "SAD_w"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "124",
          "argName": "SAD_h"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "132",
          "argName": "SAD_data"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "144",
          "argName": "integralImg_w"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "152",
          "argName": "integralImg_h"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "160",
          "argName": "integralImg_data"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "172",
          "argName": "retSAD_w"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "180",
          "argName": "retSAD_h"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "188",
          "argName": "retSAD_data"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "200",
          "argName": "range_w"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "208",
          "argName": "range_h"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "216",
          "argName": "range_data"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "64",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "Ileft_data"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "64",
          "argName": "Ileft_data"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "Iright_data"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "64",
          "argName": "Iright_data"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "Iright_moved_data"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "64",
          "argName": "Iright_moved_data"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "SAD_data"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "64",
          "argName": "SAD_data"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "integralImg_data"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "64",
          "argName": "integralImg_data"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "retSAD_data"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "64",
          "argName": "retSAD_data"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "range_data"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "64",
          "argName": "range_data"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "64"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "cluster",
      "BindInstances": "faddfsub_32ns_32ns_32_6_full_dsp_1_U66 faddfsub_32ns_32ns_32_6_full_dsp_1_U66 mul_32s_32s_32_1_1_U65 sub20_i_fu_498_p2 mul_32ns_32ns_64_1_1_U64 mul_32ns_32ns_64_1_1_U64 icmp_fu_532_p2 add_ln98_fu_538_p2 select_ln98_fu_544_p3 mul_32ns_32ns_64_1_1_U64 add_ln109_1_fu_578_p2 icmp_ln109_fu_587_p2 add_ln109_fu_592_p2 empty_fu_606_p2 empty_64_fu_674_p2 sub_i22_fu_635_p2 sub2_i_fu_639_p2 mul_32ns_32ns_64_1_1_U64 control_s_axi_U gmem_m_axi_U",
      "Instances": [
        {
          "ModuleName": "cluster_Pipeline_VITIS_LOOP_163_1",
          "InstanceName": "grp_cluster_Pipeline_VITIS_LOOP_163_1_fu_354",
          "BindInstances": "icmp_ln163_fu_112_p2 add_ln163_fu_118_p2 add_ln166_fu_136_p2 shl_ln166_fu_164_p2"
        },
        {
          "ModuleName": "cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4",
          "InstanceName": "grp_cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4_fu_363",
          "BindInstances": "icmp_ln44_fu_214_p2 icmp_ln41_fu_219_p2 add_ln41_fu_224_p2 select_ln41_fu_233_p3 add_ln41_1_fu_241_p2 select_ln41_1_fu_247_p3 mul_31ns_32s_62_1_1_U4 empty_54_fu_281_p2 mul_31ns_32s_62_1_1_U5 lshr_ln48_fu_382_p2 shl_ln47_fu_398_p2 shl_ln47_2_fu_415_p2 add_ln44_fu_255_p2"
        },
        {
          "ModuleName": "cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2",
          "InstanceName": "grp_cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2_fu_377",
          "BindInstances": "icmp_ln71_fu_241_p2 icmp_ln68_fu_246_p2 add_ln68_fu_251_p2 select_ln68_fu_260_p3 add_ln68_1_fu_268_p2 select_ln68_1_fu_274_p3 mul_31ns_32s_62_1_1_U16 mul_31ns_32s_62_1_1_U16 mul_31ns_32s_62_1_1_U17 lshr_ln74_fu_414_p2 lshr_ln75_fu_434_p2 diff_fu_443_p2 mul_32s_32s_32_1_1_U18 sitofp_32ns_32_5_no_dsp_1_U15 shl_ln76_fu_491_p2 shl_ln76_2_fu_508_p2 add_ln71_fu_282_p2"
        },
        {
          "ModuleName": "cluster_Pipeline_VITIS_LOOP_92_1",
          "InstanceName": "grp_cluster_Pipeline_VITIS_LOOP_92_1_fu_394",
          "BindInstances": "icmp_ln92_fu_137_p2 add_ln92_fu_143_p2 add_ln96_fu_161_p2 lshr_ln96_fu_227_p2 add_ln95_fu_181_p2 shl_ln95_fu_243_p2 shl_ln95_2_fu_260_p2"
        },
        {
          "ModuleName": "cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3",
          "InstanceName": "grp_cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3_fu_404",
          "BindInstances": "icmp_ln101_fu_263_p2 icmp_ln98_fu_268_p2 add_ln98_fu_273_p2 select_ln98_fu_282_p3 add_ln98_1_fu_359_p2 select_ln98_1_fu_365_p3 add_ln98_2_fu_290_p2 select_ln98_2_fu_296_p3 mul_31ns_32s_62_1_1_U35 empty_43_fu_372_p2 mul_31ns_32s_62_1_1_U35 mul_31ns_32s_62_1_1_U35 add_ln105_fu_402_p2 add_ln105_1_fu_415_p2 lshr_ln105_fu_534_p2 tmp3_fu_308_p2 lshr_ln106_fu_554_p2 add_ln104_fu_472_p2 add_ln104_1_fu_494_p2 shl_ln104_fu_507_p2 shl_ln104_1_fu_589_p2 add_ln101_fu_335_p2"
        },
        {
          "ModuleName": "cluster_Pipeline_VITIS_LOOP_112_5",
          "InstanceName": "grp_cluster_Pipeline_VITIS_LOOP_112_5_fu_420",
          "BindInstances": "icmp_ln112_fu_154_p2 add_ln117_fu_164_p2 add_ln117_1_fu_178_p2 lshr_ln117_fu_229_p2 shl_ln115_fu_202_p2 shl_ln115_1_fu_253_p2 add_ln112_fu_262_p2"
        },
        {
          "ModuleName": "cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2",
          "InstanceName": "grp_cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2_fu_430",
          "BindInstances": "icmp_ln140_fu_254_p2 icmp_ln137_fu_259_p2 add_ln137_fu_264_p2 select_ln137_fu_275_p3 indvars_iv_next16_i24_mid1_fu_376_p2 indvars_iv_next16_i24162_fu_298_p2 select_ln137_1_fu_381_p3 select_ln137_2_fu_304_p3 empty_fu_315_p2 add_ln144_fu_285_p2 mul_33s_32s_62_1_1_U54 add_ln144_1_fu_324_p2 add_ln144_2_fu_337_p2 lshr_ln144_fu_536_p2 add_ln145_fu_356_p2 mul_31ns_32s_62_1_1_U53 add_ln145_1_fu_401_p2 add_ln145_2_fu_414_p2 lshr_ln145_fu_556_p2 add_ln146_fu_433_p2 add_ln146_1_fu_486_p2 lshr_ln146_fu_584_p2 add_ln147_fu_437_p2 add_ln147_1_fu_450_p2 lshr_ln147_fu_604_p2 mul_31ns_32s_62_1_1_U53 add_ln143_fu_628_p2 add_ln143_1_fu_641_p2 shl_ln143_fu_654_p2 shl_ln143_1_fu_688_p2"
        }
      ]
    },
    "Info": {
      "cluster_Pipeline_VITIS_LOOP_163_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cluster_Pipeline_VITIS_LOOP_92_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cluster_Pipeline_VITIS_LOOP_112_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cluster": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "cluster_Pipeline_VITIS_LOOP_163_1": {
        "Latency": {
          "LatencyBest": "290431",
          "LatencyAvg": "290431",
          "LatencyWorst": "290431",
          "PipelineII": "290361",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.867"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_163_1",
            "TripCount": "290360",
            "Latency": "290429",
            "PipelineII": "1",
            "PipelineDepth": "71"
          }],
        "Area": {
          "FF": "244",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "233",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4": {
        "Latency": {
          "LatencyBest": "290504",
          "LatencyAvg": "290504",
          "LatencyWorst": "290504",
          "PipelineII": "290361",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.867"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_41_3_VITIS_LOOP_44_4",
            "TripCount": "290360",
            "Latency": "290502",
            "PipelineII": "1",
            "PipelineDepth": "144"
          }],
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "1211",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "1259",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2": {
        "Latency": {
          "LatencyBest": "580871",
          "LatencyAvg": "580871",
          "LatencyWorst": "580871",
          "PipelineII": "580722",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.867"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_68_1_VITIS_LOOP_71_2",
            "TripCount": "290360",
            "Latency": "580869",
            "PipelineII": "2",
            "PipelineDepth": "152"
          }],
        "Area": {
          "DSP": "11",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "1494",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "2362",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cluster_Pipeline_VITIS_LOOP_92_1": {
        "Latency": {
          "LatencyBest": "738",
          "LatencyAvg": "738",
          "LatencyWorst": "738",
          "PipelineII": "596",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.867"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_92_1",
            "TripCount": "595",
            "Latency": "736",
            "PipelineII": "1",
            "PipelineDepth": "143"
          }],
        "Area": {
          "FF": "772",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "776",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3": {
        "Latency": {
          "LatencyBest": "43554004",
          "LatencyAvg": "43554004",
          "LatencyWorst": "43554004",
          "PipelineII": "43554003",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.867"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_98_2_VITIS_LOOP_101_3",
            "TripCount": "290360",
            "Latency": "43554002",
            "PipelineII": "150",
            "PipelineDepth": "153"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "1366",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "2560",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cluster_Pipeline_VITIS_LOOP_112_5": {
        "Latency": {
          "LatencyBest": "88657",
          "LatencyAvg": "88657",
          "LatencyWorst": "88657",
          "PipelineII": "88656",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.867"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_112_5",
            "TripCount": "595",
            "Latency": "88655",
            "PipelineII": "149",
            "PipelineDepth": "150"
          }],
        "Area": {
          "FF": "578",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "1510",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2": {
        "Latency": {
          "LatencyBest": "1127204",
          "LatencyAvg": "1127204",
          "LatencyWorst": "1127204",
          "PipelineII": "1127044",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.867"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_137_1_VITIS_LOOP_140_2",
            "TripCount": "281760",
            "Latency": "1127202",
            "PipelineII": "4",
            "PipelineDepth": "167"
          }],
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "2189",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "2597",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cluster": {
        "Latency": {
          "LatencyBest": "89145051",
          "LatencyAvg": "89145051",
          "LatencyWorst": "89145051",
          "PipelineII": "89145052",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.867"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_109_4",
            "TripCount": "488",
            "Latency": "43301216",
            "PipelineII": "",
            "PipelineDepth": "88732"
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "1",
          "FF": "10934",
          "AVAIL_FF": "548160",
          "UTIL_FF": "1",
          "LUT": "16563",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-07-11 10:57:50 WEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
