{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 14:37:48 2022 " "Info: Processing started: Fri Oct 28 14:37:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 8bit_compare -c 8bit_compare --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8bit_compare -c 8bit_compare --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { -48 0 168 -32 "clk" "" } } } } { "d:/software_installation/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software_installation/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register 8bit_compare_plus:inst\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\] register 8bit_compare_plus:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[3\] 136.56 MHz 7.323 ns Internal " "Info: Clock \"clk\" has Internal fmax of 136.56 MHz between source register \"8bit_compare_plus:inst\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\]\" and destination register \"8bit_compare_plus:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (period= 7.323 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.140 ns + Longest register register " "Info: + Longest register to register delay is 7.140 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 8bit_compare_plus:inst\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\] 1 REG LCFF_X26_Y17_N23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y17_N23; Fanout = 4; REG Node = '8bit_compare_plus:inst\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 8bit_compare_plus:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.378 ns) 1.002 ns 8bit_compare_plus:inst\|Max2data:inst2\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~554 2 COMB LCCOMB_X26_Y16_N8 1 " "Info: 2: + IC(0.624 ns) + CELL(0.378 ns) = 1.002 ns; Loc. = LCCOMB_X26_Y16_N8; Fanout = 1; COMB Node = '8bit_compare_plus:inst\|Max2data:inst2\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~554'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { 8bit_compare_plus:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] 8bit_compare_plus:inst|Max2data:inst2|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~554 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.366 ns) 2.511 ns 8bit_compare_plus:inst\|Max2data:inst2\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~557 3 COMB LCCOMB_X25_Y17_N16 9 " "Info: 3: + IC(1.143 ns) + CELL(0.366 ns) = 2.511 ns; Loc. = LCCOMB_X25_Y17_N16; Fanout = 9; COMB Node = '8bit_compare_plus:inst\|Max2data:inst2\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~557'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { 8bit_compare_plus:inst|Max2data:inst2|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~554 8bit_compare_plus:inst|Max2data:inst2|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~557 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.564 ns) + CELL(0.053 ns) 3.128 ns 8bit_compare_plus:inst\|Max2data:inst2\|lpm_mux0:inst1\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w5_n0_mux_dataout~15 4 COMB LCCOMB_X26_Y17_N6 3 " "Info: 4: + IC(0.564 ns) + CELL(0.053 ns) = 3.128 ns; Loc. = LCCOMB_X26_Y17_N6; Fanout = 3; COMB Node = '8bit_compare_plus:inst\|Max2data:inst2\|lpm_mux0:inst1\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w5_n0_mux_dataout~15'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.617 ns" { 8bit_compare_plus:inst|Max2data:inst2|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~557 8bit_compare_plus:inst|Max2data:inst2|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~15 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "D:/Software_workspace/FPGA/8bit_compare/db/mux_unc.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.378 ns) 3.782 ns 8bit_compare_plus:inst\|Max2data:inst15\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~435 5 COMB LCCOMB_X26_Y17_N24 1 " "Info: 5: + IC(0.276 ns) + CELL(0.378 ns) = 3.782 ns; Loc. = LCCOMB_X26_Y17_N24; Fanout = 1; COMB Node = '8bit_compare_plus:inst\|Max2data:inst15\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~435'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { 8bit_compare_plus:inst|Max2data:inst2|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~15 8bit_compare_plus:inst|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~435 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.366 ns) 4.683 ns 8bit_compare_plus:inst\|Max2data:inst15\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~439 6 COMB LCCOMB_X27_Y17_N30 10 " "Info: 6: + IC(0.535 ns) + CELL(0.366 ns) = 4.683 ns; Loc. = LCCOMB_X27_Y17_N30; Fanout = 10; COMB Node = '8bit_compare_plus:inst\|Max2data:inst15\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~439'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.901 ns" { 8bit_compare_plus:inst|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~435 8bit_compare_plus:inst|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~439 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.544 ns) + CELL(0.053 ns) 5.280 ns 8bit_compare_plus:inst\|Max2data:inst15\|lpm_mux0:inst1\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w0_n0_mux_dataout~18 7 COMB LCCOMB_X25_Y17_N12 3 " "Info: 7: + IC(0.544 ns) + CELL(0.053 ns) = 5.280 ns; Loc. = LCCOMB_X25_Y17_N12; Fanout = 3; COMB Node = '8bit_compare_plus:inst\|Max2data:inst15\|lpm_mux0:inst1\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w0_n0_mux_dataout~18'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { 8bit_compare_plus:inst|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~439 8bit_compare_plus:inst|Max2data:inst15|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~18 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "D:/Software_workspace/FPGA/8bit_compare/db/mux_unc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.053 ns) 5.868 ns 8bit_compare_plus:inst\|Max2data:inst17\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~430 8 COMB LCCOMB_X29_Y17_N10 1 " "Info: 8: + IC(0.535 ns) + CELL(0.053 ns) = 5.868 ns; Loc. = LCCOMB_X29_Y17_N10; Fanout = 1; COMB Node = '8bit_compare_plus:inst\|Max2data:inst17\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~430'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { 8bit_compare_plus:inst|Max2data:inst15|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~18 8bit_compare_plus:inst|Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~430 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 6.119 ns 8bit_compare_plus:inst\|Max2data:inst17\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~431 9 COMB LCCOMB_X29_Y17_N14 2 " "Info: 9: + IC(0.198 ns) + CELL(0.053 ns) = 6.119 ns; Loc. = LCCOMB_X29_Y17_N14; Fanout = 2; COMB Node = '8bit_compare_plus:inst\|Max2data:inst17\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~431'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { 8bit_compare_plus:inst|Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~430 8bit_compare_plus:inst|Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~431 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.487 ns) + CELL(0.053 ns) 6.659 ns 8bit_compare_plus:inst\|Max2data:inst17\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~433 10 COMB LCCOMB_X27_Y17_N16 8 " "Info: 10: + IC(0.487 ns) + CELL(0.053 ns) = 6.659 ns; Loc. = LCCOMB_X27_Y17_N16; Fanout = 8; COMB Node = '8bit_compare_plus:inst\|Max2data:inst17\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~433'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { 8bit_compare_plus:inst|Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~431 8bit_compare_plus:inst|Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~433 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.053 ns) 6.985 ns 8bit_compare_plus:inst\|Max2data:inst17\|lpm_mux0:inst1\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w3_n0_mux_dataout~15 11 COMB LCCOMB_X27_Y17_N2 3 " "Info: 11: + IC(0.273 ns) + CELL(0.053 ns) = 6.985 ns; Loc. = LCCOMB_X27_Y17_N2; Fanout = 3; COMB Node = '8bit_compare_plus:inst\|Max2data:inst17\|lpm_mux0:inst1\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w3_n0_mux_dataout~15'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.326 ns" { 8bit_compare_plus:inst|Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~433 8bit_compare_plus:inst|Max2data:inst17|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~15 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "D:/Software_workspace/FPGA/8bit_compare/db/mux_unc.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 7.140 ns 8bit_compare_plus:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[3\] 12 REG LCFF_X27_Y17_N3 3 " "Info: 12: + IC(0.000 ns) + CELL(0.155 ns) = 7.140 ns; Loc. = LCFF_X27_Y17_N3; Fanout = 3; REG Node = '8bit_compare_plus:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { 8bit_compare_plus:inst|Max2data:inst17|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~15 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.961 ns ( 27.46 % ) " "Info: Total cell delay = 1.961 ns ( 27.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.179 ns ( 72.54 % ) " "Info: Total interconnect delay = 5.179 ns ( 72.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.140 ns" { 8bit_compare_plus:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] 8bit_compare_plus:inst|Max2data:inst2|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~554 8bit_compare_plus:inst|Max2data:inst2|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~557 8bit_compare_plus:inst|Max2data:inst2|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~15 8bit_compare_plus:inst|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~435 8bit_compare_plus:inst|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~439 8bit_compare_plus:inst|Max2data:inst15|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~18 8bit_compare_plus:inst|Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~430 8bit_compare_plus:inst|Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~431 8bit_compare_plus:inst|Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~433 8bit_compare_plus:inst|Max2data:inst17|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~15 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "7.140 ns" { 8bit_compare_plus:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] {} 8bit_compare_plus:inst|Max2data:inst2|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~554 {} 8bit_compare_plus:inst|Max2data:inst2|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~557 {} 8bit_compare_plus:inst|Max2data:inst2|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~15 {} 8bit_compare_plus:inst|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~435 {} 8bit_compare_plus:inst|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~439 {} 8bit_compare_plus:inst|Max2data:inst15|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~18 {} 8bit_compare_plus:inst|Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~430 {} 8bit_compare_plus:inst|Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~431 {} 8bit_compare_plus:inst|Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~433 {} 8bit_compare_plus:inst|Max2data:inst17|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~15 {} 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.624ns 1.143ns 0.564ns 0.276ns 0.535ns 0.544ns 0.535ns 0.198ns 0.487ns 0.273ns 0.000ns } { 0.000ns 0.378ns 0.366ns 0.053ns 0.378ns 0.366ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.478 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { -48 0 168 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 128 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 128; COMB Node = 'clk~clkctrl'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { -48 0 168 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns 8bit_compare_plus:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X27_Y17_N3 3 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X27_Y17_N3; Fanout = 3; REG Node = '8bit_compare_plus:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { clk~clkctrl 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.477 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { -48 0 168 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 128 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 128; COMB Node = 'clk~clkctrl'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { -48 0 168 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.618 ns) 2.477 ns 8bit_compare_plus:inst\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\] 3 REG LCFF_X26_Y17_N23 4 " "Info: 3: + IC(0.662 ns) + CELL(0.618 ns) = 2.477 ns; Loc. = LCFF_X26_Y17_N23; Fanout = 4; REG Node = '8bit_compare_plus:inst\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { clk~clkctrl 8bit_compare_plus:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.43 % ) " "Info: Total cell delay = 1.472 ns ( 59.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.005 ns ( 40.57 % ) " "Info: Total interconnect delay = 1.005 ns ( 40.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clk clk~clkctrl 8bit_compare_plus:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clk {} clk~combout {} clk~clkctrl {} 8bit_compare_plus:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clk clk~clkctrl 8bit_compare_plus:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clk {} clk~combout {} clk~clkctrl {} 8bit_compare_plus:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.140 ns" { 8bit_compare_plus:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] 8bit_compare_plus:inst|Max2data:inst2|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~554 8bit_compare_plus:inst|Max2data:inst2|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~557 8bit_compare_plus:inst|Max2data:inst2|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~15 8bit_compare_plus:inst|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~435 8bit_compare_plus:inst|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~439 8bit_compare_plus:inst|Max2data:inst15|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~18 8bit_compare_plus:inst|Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~430 8bit_compare_plus:inst|Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~431 8bit_compare_plus:inst|Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~433 8bit_compare_plus:inst|Max2data:inst17|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~15 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "7.140 ns" { 8bit_compare_plus:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] {} 8bit_compare_plus:inst|Max2data:inst2|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~554 {} 8bit_compare_plus:inst|Max2data:inst2|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~557 {} 8bit_compare_plus:inst|Max2data:inst2|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~15 {} 8bit_compare_plus:inst|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~435 {} 8bit_compare_plus:inst|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~439 {} 8bit_compare_plus:inst|Max2data:inst15|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~18 {} 8bit_compare_plus:inst|Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~430 {} 8bit_compare_plus:inst|Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~431 {} 8bit_compare_plus:inst|Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~433 {} 8bit_compare_plus:inst|Max2data:inst17|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~15 {} 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.624ns 1.143ns 0.564ns 0.276ns 0.535ns 0.544ns 0.535ns 0.198ns 0.487ns 0.273ns 0.000ns } { 0.000ns 0.378ns 0.366ns 0.053ns 0.378ns 0.366ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clk clk~clkctrl 8bit_compare_plus:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clk {} clk~combout {} clk~clkctrl {} 8bit_compare_plus:inst|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "8bit_compare_plus:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[1\] En clk 4.350 ns register " "Info: tsu for register \"8bit_compare_plus:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"En\", clock pin = \"clk\") is 4.350 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.736 ns + Longest pin register " "Info: + Longest pin to register delay is 6.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns En 1 PIN PIN_K20 128 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K20; Fanout = 128; PIN Node = 'En'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { En } "NODE_NAME" } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { -32 0 168 -16 "En" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.180 ns) + CELL(0.746 ns) 6.736 ns 8bit_compare_plus:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[1\] 2 REG LCFF_X25_Y17_N3 3 " "Info: 2: + IC(5.180 ns) + CELL(0.746 ns) = 6.736 ns; Loc. = LCFF_X25_Y17_N3; Fanout = 3; REG Node = '8bit_compare_plus:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.926 ns" { En 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.556 ns ( 23.10 % ) " "Info: Total cell delay = 1.556 ns ( 23.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.180 ns ( 76.90 % ) " "Info: Total interconnect delay = 5.180 ns ( 76.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.736 ns" { En 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "6.736 ns" { En {} En~combout {} 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 5.180ns } { 0.000ns 0.810ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.476 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { -48 0 168 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 128 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 128; COMB Node = 'clk~clkctrl'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { -48 0 168 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns 8bit_compare_plus:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X25_Y17_N3 3 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X25_Y17_N3; Fanout = 3; REG Node = '8bit_compare_plus:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk~clkctrl 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.736 ns" { En 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "6.736 ns" { En {} En~combout {} 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 5.180ns } { 0.000ns 0.810ns 0.746ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Max\[0\] 8bit_compare_plus:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] 20.257 ns register " "Info: tco from clock \"clk\" to destination pin \"Max\[0\]\" through register \"8bit_compare_plus:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]\" is 20.257 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.476 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { -48 0 168 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 128 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 128; COMB Node = 'clk~clkctrl'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { -48 0 168 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns 8bit_compare_plus:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X25_Y17_N5 3 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X25_Y17_N5; Fanout = 3; REG Node = '8bit_compare_plus:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk~clkctrl 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.687 ns + Longest register pin " "Info: + Longest register to pin delay is 17.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 8bit_compare_plus:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X25_Y17_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y17_N5; Fanout = 3; REG Node = '8bit_compare_plus:inst3\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.228 ns) 1.548 ns 8bit_compare_plus:inst3\|Max2data:inst\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~555 2 COMB LCCOMB_X27_Y15_N10 1 " "Info: 2: + IC(1.320 ns) + CELL(0.228 ns) = 1.548 ns; Loc. = LCCOMB_X27_Y15_N10; Fanout = 1; COMB Node = '8bit_compare_plus:inst3\|Max2data:inst\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~555'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] 8bit_compare_plus:inst3|Max2data:inst|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~555 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.053 ns) 1.804 ns 8bit_compare_plus:inst3\|Max2data:inst\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~556 3 COMB LCCOMB_X27_Y15_N2 1 " "Info: 3: + IC(0.203 ns) + CELL(0.053 ns) = 1.804 ns; Loc. = LCCOMB_X27_Y15_N2; Fanout = 1; COMB Node = '8bit_compare_plus:inst3\|Max2data:inst\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~556'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.256 ns" { 8bit_compare_plus:inst3|Max2data:inst|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~555 8bit_compare_plus:inst3|Max2data:inst|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~556 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.228 ns) 2.837 ns 8bit_compare_plus:inst3\|Max2data:inst\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~557 4 COMB LCCOMB_X26_Y17_N4 8 " "Info: 4: + IC(0.805 ns) + CELL(0.228 ns) = 2.837 ns; Loc. = LCCOMB_X26_Y17_N4; Fanout = 8; COMB Node = '8bit_compare_plus:inst3\|Max2data:inst\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~557'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { 8bit_compare_plus:inst3|Max2data:inst|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~556 8bit_compare_plus:inst3|Max2data:inst|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~557 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.228 ns) 3.683 ns 8bit_compare_plus:inst3\|Max2data:inst\|lpm_mux0:inst1\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w0_n0_mux_dataout~15 5 COMB LCCOMB_X26_Y15_N16 3 " "Info: 5: + IC(0.618 ns) + CELL(0.228 ns) = 3.683 ns; Loc. = LCCOMB_X26_Y15_N16; Fanout = 3; COMB Node = '8bit_compare_plus:inst3\|Max2data:inst\|lpm_mux0:inst1\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w0_n0_mux_dataout~15'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.846 ns" { 8bit_compare_plus:inst3|Max2data:inst|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~557 8bit_compare_plus:inst3|Max2data:inst|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~15 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "D:/Software_workspace/FPGA/8bit_compare/db/mux_unc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.378 ns) 4.887 ns 8bit_compare_plus:inst3\|Max2data:inst15\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~446 6 COMB LCCOMB_X27_Y16_N0 1 " "Info: 6: + IC(0.826 ns) + CELL(0.378 ns) = 4.887 ns; Loc. = LCCOMB_X27_Y16_N0; Fanout = 1; COMB Node = '8bit_compare_plus:inst3\|Max2data:inst15\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~446'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.204 ns" { 8bit_compare_plus:inst3|Max2data:inst|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~15 8bit_compare_plus:inst3|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~446 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.225 ns) 5.695 ns 8bit_compare_plus:inst3\|Max2data:inst15\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~443 7 COMB LCCOMB_X27_Y15_N22 1 " "Info: 7: + IC(0.583 ns) + CELL(0.225 ns) = 5.695 ns; Loc. = LCCOMB_X27_Y15_N22; Fanout = 1; COMB Node = '8bit_compare_plus:inst3\|Max2data:inst15\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~443'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { 8bit_compare_plus:inst3|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~446 8bit_compare_plus:inst3|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~443 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.053 ns) 6.548 ns 8bit_compare_plus:inst3\|Max2data:inst15\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~444 8 COMB LCCOMB_X27_Y18_N2 3 " "Info: 8: + IC(0.800 ns) + CELL(0.053 ns) = 6.548 ns; Loc. = LCCOMB_X27_Y18_N2; Fanout = 3; COMB Node = '8bit_compare_plus:inst3\|Max2data:inst15\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~444'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { 8bit_compare_plus:inst3|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~443 8bit_compare_plus:inst3|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~444 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.228 ns) 7.571 ns 8bit_compare_plus:inst3\|Max2data:inst15\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~445 9 COMB LCCOMB_X27_Y16_N16 6 " "Info: 9: + IC(0.795 ns) + CELL(0.228 ns) = 7.571 ns; Loc. = LCCOMB_X27_Y16_N16; Fanout = 6; COMB Node = '8bit_compare_plus:inst3\|Max2data:inst15\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~445'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { 8bit_compare_plus:inst3|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~444 8bit_compare_plus:inst3|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~445 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.366 ns) 8.959 ns 8bit_compare_plus:inst3\|Max2data:inst15\|lpm_mux0:inst1\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w2_n0_mux_dataout~15 10 COMB LCCOMB_X27_Y15_N28 2 " "Info: 10: + IC(1.022 ns) + CELL(0.366 ns) = 8.959 ns; Loc. = LCCOMB_X27_Y15_N28; Fanout = 2; COMB Node = '8bit_compare_plus:inst3\|Max2data:inst15\|lpm_mux0:inst1\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w2_n0_mux_dataout~15'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.388 ns" { 8bit_compare_plus:inst3|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~445 8bit_compare_plus:inst3|Max2data:inst15|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~15 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "D:/Software_workspace/FPGA/8bit_compare/db/mux_unc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.346 ns) 9.552 ns 8bit_compare_plus:inst3\|Max2data:inst17\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~429 11 COMB LCCOMB_X27_Y15_N18 1 " "Info: 11: + IC(0.247 ns) + CELL(0.346 ns) = 9.552 ns; Loc. = LCCOMB_X27_Y15_N18; Fanout = 1; COMB Node = '8bit_compare_plus:inst3\|Max2data:inst17\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~429'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { 8bit_compare_plus:inst3|Max2data:inst15|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~15 8bit_compare_plus:inst3|Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~429 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.225 ns) 10.000 ns 8bit_compare_plus:inst3\|Max2data:inst17\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~430 12 COMB LCCOMB_X27_Y15_N6 11 " "Info: 12: + IC(0.223 ns) + CELL(0.225 ns) = 10.000 ns; Loc. = LCCOMB_X27_Y15_N6; Fanout = 11; COMB Node = '8bit_compare_plus:inst3\|Max2data:inst17\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~430'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.448 ns" { 8bit_compare_plus:inst3|Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~429 8bit_compare_plus:inst3|Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~430 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.228 ns) 11.274 ns 8bit_compare_plus:inst3\|Max2data:inst17\|lpm_mux0:inst1\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w6_n0_mux_dataout~15 13 COMB LCCOMB_X26_Y18_N24 3 " "Info: 13: + IC(1.046 ns) + CELL(0.228 ns) = 11.274 ns; Loc. = LCCOMB_X26_Y18_N24; Fanout = 3; COMB Node = '8bit_compare_plus:inst3\|Max2data:inst17\|lpm_mux0:inst1\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w6_n0_mux_dataout~15'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { 8bit_compare_plus:inst3|Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~430 8bit_compare_plus:inst3|Max2data:inst17|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~15 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "D:/Software_workspace/FPGA/8bit_compare/db/mux_unc.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.346 ns) 11.974 ns Max2data:inst5\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~435 14 COMB LCCOMB_X27_Y18_N22 2 " "Info: 14: + IC(0.354 ns) + CELL(0.346 ns) = 11.974 ns; Loc. = LCCOMB_X27_Y18_N22; Fanout = 2; COMB Node = 'Max2data:inst5\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~435'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { 8bit_compare_plus:inst3|Max2data:inst17|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~15 Max2data:inst5|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~435 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.366 ns) 12.995 ns Max2data:inst5\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~438 15 COMB LCCOMB_X27_Y15_N14 7 " "Info: 15: + IC(0.655 ns) + CELL(0.366 ns) = 12.995 ns; Loc. = LCCOMB_X27_Y15_N14; Fanout = 7; COMB Node = 'Max2data:inst5\|lpm_compare0:inst\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~438'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { Max2data:inst5|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~435 Max2data:inst5|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~438 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.346 ns) 14.149 ns Max2data:inst5\|lpm_mux0:inst1\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w0_n0_mux_dataout~15 16 COMB LCCOMB_X25_Y16_N12 1 " "Info: 16: + IC(0.808 ns) + CELL(0.346 ns) = 14.149 ns; Loc. = LCCOMB_X25_Y16_N12; Fanout = 1; COMB Node = 'Max2data:inst5\|lpm_mux0:inst1\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w0_n0_mux_dataout~15'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { Max2data:inst5|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~438 Max2data:inst5|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~15 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "D:/Software_workspace/FPGA/8bit_compare/db/mux_unc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(1.982 ns) 17.687 ns Max\[0\] 17 PIN PIN_AB8 0 " "Info: 17: + IC(1.556 ns) + CELL(1.982 ns) = 17.687 ns; Loc. = PIN_AB8; Fanout = 0; PIN Node = 'Max\[0\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.538 ns" { Max2data:inst5|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~15 Max[0] } "NODE_NAME" } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { -64 752 928 -48 "Max\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.826 ns ( 32.94 % ) " "Info: Total cell delay = 5.826 ns ( 32.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.861 ns ( 67.06 % ) " "Info: Total interconnect delay = 11.861 ns ( 67.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.687 ns" { 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] 8bit_compare_plus:inst3|Max2data:inst|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~555 8bit_compare_plus:inst3|Max2data:inst|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~556 8bit_compare_plus:inst3|Max2data:inst|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~557 8bit_compare_plus:inst3|Max2data:inst|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~15 8bit_compare_plus:inst3|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~446 8bit_compare_plus:inst3|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~443 8bit_compare_plus:inst3|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~444 8bit_compare_plus:inst3|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~445 8bit_compare_plus:inst3|Max2data:inst15|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~15 8bit_compare_plus:inst3|Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~429 8bit_compare_plus:inst3|Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~430 8bit_compare_plus:inst3|Max2data:inst17|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~15 Max2data:inst5|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~435 Max2data:inst5|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~438 Max2data:inst5|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~15 Max[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "17.687 ns" { 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} 8bit_compare_plus:inst3|Max2data:inst|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~555 {} 8bit_compare_plus:inst3|Max2data:inst|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~556 {} 8bit_compare_plus:inst3|Max2data:inst|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~557 {} 8bit_compare_plus:inst3|Max2data:inst|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~15 {} 8bit_compare_plus:inst3|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~446 {} 8bit_compare_plus:inst3|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~443 {} 8bit_compare_plus:inst3|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~444 {} 8bit_compare_plus:inst3|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~445 {} 8bit_compare_plus:inst3|Max2data:inst15|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~15 {} 8bit_compare_plus:inst3|Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~429 {} 8bit_compare_plus:inst3|Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~430 {} 8bit_compare_plus:inst3|Max2data:inst17|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~15 {} Max2data:inst5|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~435 {} Max2data:inst5|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~438 {} Max2data:inst5|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~15 {} Max[0] {} } { 0.000ns 1.320ns 0.203ns 0.805ns 0.618ns 0.826ns 0.583ns 0.800ns 0.795ns 1.022ns 0.247ns 0.223ns 1.046ns 0.354ns 0.655ns 0.808ns 1.556ns } { 0.000ns 0.228ns 0.053ns 0.228ns 0.228ns 0.378ns 0.225ns 0.053ns 0.228ns 0.366ns 0.346ns 0.225ns 0.228ns 0.346ns 0.366ns 0.346ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.687 ns" { 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] 8bit_compare_plus:inst3|Max2data:inst|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~555 8bit_compare_plus:inst3|Max2data:inst|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~556 8bit_compare_plus:inst3|Max2data:inst|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~557 8bit_compare_plus:inst3|Max2data:inst|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~15 8bit_compare_plus:inst3|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~446 8bit_compare_plus:inst3|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~443 8bit_compare_plus:inst3|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~444 8bit_compare_plus:inst3|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~445 8bit_compare_plus:inst3|Max2data:inst15|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~15 8bit_compare_plus:inst3|Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~429 8bit_compare_plus:inst3|Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~430 8bit_compare_plus:inst3|Max2data:inst17|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~15 Max2data:inst5|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~435 Max2data:inst5|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~438 Max2data:inst5|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~15 Max[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "17.687 ns" { 8bit_compare_plus:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] {} 8bit_compare_plus:inst3|Max2data:inst|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~555 {} 8bit_compare_plus:inst3|Max2data:inst|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~556 {} 8bit_compare_plus:inst3|Max2data:inst|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~557 {} 8bit_compare_plus:inst3|Max2data:inst|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~15 {} 8bit_compare_plus:inst3|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~446 {} 8bit_compare_plus:inst3|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~443 {} 8bit_compare_plus:inst3|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~444 {} 8bit_compare_plus:inst3|Max2data:inst15|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~445 {} 8bit_compare_plus:inst3|Max2data:inst15|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~15 {} 8bit_compare_plus:inst3|Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~429 {} 8bit_compare_plus:inst3|Max2data:inst17|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~430 {} 8bit_compare_plus:inst3|Max2data:inst17|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~15 {} Max2data:inst5|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~435 {} Max2data:inst5|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~438 {} Max2data:inst5|lpm_mux0:inst1|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~15 {} Max[0] {} } { 0.000ns 1.320ns 0.203ns 0.805ns 0.618ns 0.826ns 0.583ns 0.800ns 0.795ns 1.022ns 0.247ns 0.223ns 1.046ns 0.354ns 0.655ns 0.808ns 1.556ns } { 0.000ns 0.228ns 0.053ns 0.228ns 0.228ns 0.378ns 0.225ns 0.053ns 0.228ns 0.366ns 0.346ns 0.225ns 0.228ns 0.346ns 0.366ns 0.346ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "8bit_compare_plus:inst\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[7\] Data\[7\] clk -2.551 ns register " "Info: th for register \"8bit_compare_plus:inst\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (data pin = \"Data\[7\]\", clock pin = \"clk\") is -2.551 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.473 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { -48 0 168 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 128 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 128; COMB Node = 'clk~clkctrl'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { -48 0 168 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns 8bit_compare_plus:inst\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X23_Y17_N17 4 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X23_Y17_N17; Fanout = 4; REG Node = '8bit_compare_plus:inst\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { clk~clkctrl 8bit_compare_plus:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl 8bit_compare_plus:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} 8bit_compare_plus:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.173 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.173 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns Data\[7\] 1 PIN PIN_L15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L15; Fanout = 1; PIN Node = 'Data\[7\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[7] } "NODE_NAME" } } { "8bit_compare.bdf" "" { Schematic "D:/Software_workspace/FPGA/8bit_compare/8bit_compare.bdf" { { -64 0 168 -48 "Data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.084 ns) + CELL(0.309 ns) 5.173 ns 8bit_compare_plus:inst\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[7\] 2 REG LCFF_X23_Y17_N17 4 " "Info: 2: + IC(4.084 ns) + CELL(0.309 ns) = 5.173 ns; Loc. = LCFF_X23_Y17_N17; Fanout = 4; REG Node = '8bit_compare_plus:inst\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.393 ns" { Data[7] 8bit_compare_plus:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.089 ns ( 21.05 % ) " "Info: Total cell delay = 1.089 ns ( 21.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.084 ns ( 78.95 % ) " "Info: Total interconnect delay = 4.084 ns ( 78.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.173 ns" { Data[7] 8bit_compare_plus:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "5.173 ns" { Data[7] {} Data[7]~combout {} 8bit_compare_plus:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 4.084ns } { 0.000ns 0.780ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl 8bit_compare_plus:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} 8bit_compare_plus:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.173 ns" { Data[7] 8bit_compare_plus:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "5.173 ns" { Data[7] {} Data[7]~combout {} 8bit_compare_plus:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 4.084ns } { 0.000ns 0.780ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 14:37:49 2022 " "Info: Processing ended: Fri Oct 28 14:37:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
