module top_module (
    input clk,
    input reset,
    input enable,
    output [3:0] Q,
    output c_enable,
    output c_load,
    output [3:0] c_d
); //
    assign c_enable=reset?0:enable;
    assign c_load=(((Q<12 && Q!=0 )?1'b0:1'b1 ) &&enable==1)|| reset==1;
    assign c_d=1'b1;
    count4 the_counter (clk, c_enable, c_load, c_d ,Q);

endmodule
