`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB 
// Engineer: Wu Yuzhang
// 
// Design Name: RISCV-Pipline CPU
// Module Name: DataExt 
// Target Devices: Nexys4
// Tool Versions: Vivado 2017.4.1
// Description: Data Extension module
//////////////////////////////////////////////////////////////////////////////////
//åŠŸèƒ½è¯´æ˜
    //DataExtæ˜¯ç”¨æ¥å¤„ç†éå­—å¯¹é½loadçš„æƒ…å½¢ï¼ŒåŒæ—¶æ ¹æ®loadçš„ä¸åŒæ¨¡å¼å¯¹Data Memä¸­loadçš„æ•°è¿›è¡Œç¬¦å·æˆ–è?…æ— ç¬¦å·æ‹“å±•ï¼Œç»„åˆé?»è¾‘ç”µè·¯
//è¾“å…¥
    //IN                    æ˜¯ä»Data Memoryä¸­loadçš?32bitå­?
    //LoadedBytesSelect     ç­‰ä»·äºAluOutM[1:0]ï¼Œæ˜¯è¯»Data Memoryåœ°å€çš„ä½ä¸¤ä½ï¼?
                            //å› ä¸ºDataMemoryæ˜¯æŒ‰å­—ï¼ˆ32bitï¼‰è¿›è¡Œè®¿é—®çš„ï¼Œæ‰€ä»¥éœ€è¦æŠŠå­—èŠ‚åœ°å€è½¬åŒ–ä¸ºå­—åœ°å€ä¼ ç»™DataMem
                            //DataMemä¸?æ¬¡è¿”å›ä¸€ä¸ªå­—ï¼Œä½ä¸¤ä½åœ°å€ç”¨æ¥ä»?32bitå­—ä¸­æŒ‘é?‰å‡ºæˆ‘ä»¬éœ?è¦çš„å­—èŠ‚
    //RegWriteW             è¡¨ç¤ºä¸åŒçš? å¯„å­˜å™¨å†™å…¥æ¨¡å¼? ï¼Œæ‰€æœ‰æ¨¡å¼å®šä¹‰åœ¨Parameters.vä¸?
//è¾“å‡º
    //OUTè¡¨ç¤ºè¦å†™å…¥å¯„å­˜å™¨çš„æœ€ç»ˆå??
//å®éªŒè¦æ±‚  
    //è¡¥å…¨æ¨¡å—  

`include "Parameters.v"
module DataExt(
    input wire [31:0] IN,
    input wire [1:0] LoadedBytesSelect,
    input wire [2:0] RegWriteW,
    output reg [31:0] OUT
    );

    // è¯·è¡¥å…¨æ­¤å¤„ä»£ç ?
    always @(*)
    begin
        case (LoadedBytesSelect)
            2'b00:
            begin
                case (RegWriteW)
                    `NOREGWRITE: OUT <= 32'hxxxxxxxx;
                    `LB: OUT <= { {24{IN[7]}}, IN[7:0] };
                    `LH: OUT <= { {16{IN[15]}}, IN[15:0] };
                    `LW: OUT <= IN;
                    `LBU: OUT <= { 24'd0, IN[7:0] };
                    `LHU: OUT <= { 16'd0, IN[15:0] };
                    default: OUT <= 32'hxxxxxxxx;
                endcase
            end
            2'b01:
            begin
                case (RegWriteW)
                    `NOREGWRITE: OUT <= 32'hxxxxxxxx;
                    `LB: OUT <= { {24{IN[15]}}, IN[15:8] };
                    `LH: OUT <= { {16{IN[23]}}, IN[23:8] };
                    `LW: OUT <= { {8{IN[31]}}, IN[31:8] };
                    `LBU: OUT <= { 24'd0, IN[15:8] };
                    `LHU: OUT <= { 16'd0, IN[23:8] };
                    default: OUT <= 32'hxxxxxxxx;
                endcase
            end
            2'b10:
            begin
                case (RegWriteW)
                    `NOREGWRITE: OUT <= 32'hxxxxxxxx;
                    `LB: OUT <= { {24{IN[23]}}, IN[23:16] };
                    `LH: OUT <= { {16{IN[31]}}, IN[31:16] };
                    `LW: OUT <= { {16{IN[31]}}, IN[31:16] };
                    `LBU: OUT <= { 24'd0, IN[23:16] };
                    `LHU: OUT <= { 16'd0, IN[31:16] };
                    default: OUT <= 32'hxxxxxxxx;
                endcase
            end
            2'b11:
            begin
                case (RegWriteW)
                    `NOREGWRITE: OUT <= 32'hxxxxxxxx;
                    `LB: OUT <= { {24{IN[31]}}, IN[31:24] };
                    `LH: OUT <= { {24{IN[31]}}, IN[31:24] };
                    `LW: OUT <= { {24{IN[31]}}, IN[31:24] };
                    `LBU: OUT <= { 24'd0, IN[31:24] };
                    `LHU: OUT <= { 24'd0, IN[31:24] };
                    default: OUT <= 32'hxxxxxxxx;
                endcase
            end
            default: OUT <= 32'hxxxxxxxx;
        endcase
    end

endmodule

