<div class="table-wrap"><table data-table-width="760" data-layout="default" data-local-id="b7aa9685-1089-48ba-8e93-657a3a4b750f" class="confluenceTable"><colgroup><col style="width: 112.0px;"/><col style="width: 81.0px;"/><col style="width: 142.0px;"/><col style="width: 108.0px;"/><col style="width: 103.0px;"/><col style="width: 214.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>RTL Date</strong></p></th><th class="confluenceTh"><p><strong>Ncore</strong></p></th><th class="confluenceTh"><p><strong>Config</strong></p></th><th class="confluenceTh"><p><strong>Synth Flow</strong></p></th><th class="confluenceTh"><p><strong>Formal Checks</strong></p></th><th class="confluenceTh"><p><strong>Summary</strong></p></th></tr><tr><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/216596522/Formality+Results+for+hw+cfg+10+lite+ncore3p4+based+on+RC6" rel="nofollow">04-06-2023</a></p></td><td class="confluenceTd"><p>3.4 RC6</p></td><td class="confluenceTd"><p>hw_cfg_10_lite</p></td><td class="confluenceTd"><p>DCT Hier (7nm)</p></td><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_ncore3p4_RC6_10088_rtl_040623_7nm_lec" rel="nofollow">fm_checks</a></p></td><td class="confluenceTd"><p>ioaiu blocks are failing - need to debug</p></td></tr><tr><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/334561285/Ncore+3.6+RTL+vs+Gates" rel="nofollow">08-14-2023</a></p></td><td class="confluenceTd"><p>3.6</p></td><td class="confluenceTd"><p>hw_cfg_10_lite</p></td><td class="confluenceTd"><p>DCNXT Hier (5nm)</p></td><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_ncore3p6_rtl081423_5nm_lec" rel="nofollow">fm_checks</a></p></td><td class="confluenceTd"><p>All blocks formal clean</p></td></tr><tr><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/334561285/Ncore+3.6+RTL+vs+Gates" rel="nofollow">09-29-2023</a></p></td><td class="confluenceTd"><p>3.6 RC5</p></td><td class="confluenceTd"><p>hw_cfg_10_lite</p></td><td class="confluenceTd"><p>DCNXT Hier</p></td><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_ncore3p6_rc5_rtl092923_5nm_lec" rel="nofollow">fm_checks</a></p></td><td class="confluenceTd"><ol start="1"><li><p>Initially, ioaiu_top_a failed due to SVF corrupt; with resynthesis formal passed. </p></li><li><p>DMI A/B &amp; ioaiu_top_g resulted inconclusive due to hard verification. With ZWLD fast synthesis formal is passed now.</p></li></ol></td></tr><tr><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/334561285/Ncore+3.6+RTL+vs+Gates" rel="nofollow"><u>12-08-2023 Release</u></a></p></td><td class="confluenceTd"><p>3.6 Rel</p></td><td class="confluenceTd"><p>hw_config_10_lite</p></td><td class="confluenceTd"><p>DCNXT Hier</p></td><td class="confluenceTd"><p> <a class="external-link" href="http://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_Ncore_3p6p0_10153_rtl120823_lec" rel="nofollow">fm_checks</a></p></td><td class="confluenceTd"><p>23/25 blocks formal clean. 2 DMI blocks inconclusive due to large runtime, they are passed with ZWLD synthesis.</p></td></tr><tr><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/1192034309" rel="nofollow"><u>02-08-2025</u></a></p></td><td class="confluenceTd"><p>3.7.0 RC5</p></td><td class="confluenceTd"><p>hw_config_10_lite</p></td><td class="confluenceTd"><p>DC Hier (ZWLD)</p></td><td class="confluenceTd"><p> <a class="external-link" href="http://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_Ncore_3.7.0_RC5_rtl020825_lec" rel="nofollow">fm_checks</a></p></td><td class="confluenceTd"><p>All 25 blocks formal clean</p></td></tr><tr><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/1212350501/Resiltech+3.7.0" data-linked-resource-id="1212350501" data-linked-resource-version="1" data-linked-resource-type="page"><u>02-16-2025</u></a></p></td><td class="confluenceTd"><p>3.7.0 RC5</p></td><td class="confluenceTd"><p>Resiltech (ASIL-B)</p></td><td class="confluenceTd"><p>DC Hier (ZWLD)</p></td><td class="confluenceTd"><p> <a class="external-link" href="http://webfile.arteris.com/reports/resiltech/asilB_Ncore_3.7.0_RC5_rtl021625_lec" rel="nofollow">fm_checks</a></p></td><td class="confluenceTd"><p>All 23 blocks formal clean.</p></td></tr></tbody></table></div><p />