{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492163754858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492163754861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 14 18:55:54 2017 " "Processing started: Fri Apr 14 18:55:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492163754861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492163754861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter10x4 -c counter10x4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off counter10x4 -c counter10x4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492163754862 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1492163755183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/015/a0151390/le3/HW/cad/LED7segDecoder/LED7segDecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/015/a0151390/le3/HW/cad/LED7segDecoder/LED7segDecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED7segDecoder " "Found entity 1: LED7segDecoder" {  } { { "../LED7segDecoder/LED7segDecoder.v" "" { Text "/home/015/a0151390/le3/HW/cad/LED7segDecoder/LED7segDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492163755290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492163755290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter10x4.v 1 1 " "Found 1 design units, including 1 entities, in source file counter10x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter10x4 " "Found entity 1: counter10x4" {  } { { "counter10x4.v" "" { Text "/home/015/a0151390/le3/HW/cad/counter10x4/counter10x4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492163755296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492163755296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4.v 1 1 " "Found 1 design units, including 1 entities, in source file counter4.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter4 " "Found entity 1: counter4" {  } { { "counter4.v" "" { Text "/home/015/a0151390/le3/HW/cad/counter10x4/counter4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492163755301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492163755301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LED4set.v 1 1 " "Found 1 design units, including 1 entities, in source file LED4set.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED4set " "Found entity 1: LED4set" {  } { { "LED4set.v" "" { Text "/home/015/a0151390/le3/HW/cad/counter10x4/LED4set.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492163755307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492163755307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter10.v 1 1 " "Found 1 design units, including 1 entities, in source file counter10.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter10 " "Found entity 1: counter10" {  } { { "counter10.v" "" { Text "/home/015/a0151390/le3/HW/cad/counter10x4/counter10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492163755313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492163755313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter2p16.v 1 1 " "Found 1 design units, including 1 entities, in source file counter2p16.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter2p16 " "Found entity 1: counter2p16" {  } { { "counter2p16.v" "" { Text "/home/015/a0151390/le3/HW/cad/counter10x4/counter2p16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492163755319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492163755319 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter10x4 " "Elaborating entity \"counter10x4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1492163755407 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter10x4.v(27) " "Verilog HDL assignment warning at counter10x4.v(27): truncated value with size 32 to match size of target (1)" {  } { { "counter10x4.v" "" { Text "/home/015/a0151390/le3/HW/cad/counter10x4/counter10x4.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492163755429 "|counter10x4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter2p16 counter2p16:dev " "Elaborating entity \"counter2p16\" for hierarchy \"counter2p16:dev\"" {  } { { "counter10x4.v" "dev" { Text "/home/015/a0151390/le3/HW/cad/counter10x4/counter10x4.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492163755435 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 counter2p16.v(13) " "Verilog HDL assignment warning at counter2p16.v(13): truncated value with size 32 to match size of target (16)" {  } { { "counter2p16.v" "" { Text "/home/015/a0151390/le3/HW/cad/counter10x4/counter2p16.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492163755437 "|counter10x4|counter2p16:dev"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4 counter4:dev2 " "Elaborating entity \"counter4\" for hierarchy \"counter4:dev2\"" {  } { { "counter10x4.v" "dev2" { Text "/home/015/a0151390/le3/HW/cad/counter10x4/counter10x4.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492163755440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter10 counter10:c0 " "Elaborating entity \"counter10\" for hierarchy \"counter10:c0\"" {  } { { "counter10x4.v" "c0" { Text "/home/015/a0151390/le3/HW/cad/counter10x4/counter10x4.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492163755444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED7segDecoder LED7segDecoder:d0 " "Elaborating entity \"LED7segDecoder\" for hierarchy \"LED7segDecoder:d0\"" {  } { { "counter10x4.v" "d0" { Text "/home/015/a0151390/le3/HW/cad/counter10x4/counter10x4.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492163755455 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gnd LED7segDecoder.v(4) " "Output port \"gnd\" at LED7segDecoder.v(4) has no driver" {  } { { "../LED7segDecoder/LED7segDecoder.v" "" { Text "/home/015/a0151390/le3/HW/cad/LED7segDecoder/LED7segDecoder.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492163755457 "|counter10x4|LED7segDecoder:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED4set LED4set:gath " "Elaborating entity \"LED4set\" for hierarchy \"LED4set:gath\"" {  } { { "counter10x4.v" "gath" { Text "/home/015/a0151390/le3/HW/cad/counter10x4/counter10x4.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492163755464 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1492163756134 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "counter10x4.v" "" { Text "/home/015/a0151390/le3/HW/cad/counter10x4/counter10x4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492163756188 "|counter10x4|LED[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1492163756188 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1492163756354 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1492163756905 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492163756905 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1492163757013 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1492163757013 ""} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Implemented 93 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1492163757013 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1492163757013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "353 " "Peak virtual memory: 353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492163757042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 14 18:55:57 2017 " "Processing ended: Fri Apr 14 18:55:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492163757042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492163757042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492163757042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492163757042 ""}
