###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_read_row_hits              =       152164   # Number of read row buffer hits
num_write_buf_hits             =            0   # Number of write buffer hits
num_reads_done                 =       229108   # Number of read requests issued
num_writes_done                =        13720   # Number of read requests issued
num_cycles                     =      6261568   # Number of DRAM cycles
num_srefx_cmds                 =            0   # Number of SREFX commands
epoch_num                      =            4   # Number of epochs
num_read_cmds                  =       229103   # Number of READ/READP commands
num_act_cmds                   =        85237   # Number of ACT commands
num_write_row_hits             =         5597   # Number of write row buffer hits
num_pre_cmds                   =        85216   # Number of PRE commands
num_write_cmds                 =        13720   # Number of WRITE/WRITEP commands
num_ondemand_pres              =        67247   # Number of ondemend PRE commands
num_ref_cmds                   =         1204   # Number of REF commands
num_refb_cmds                  =            0   # Number of REFb commands
num_srefe_cmds                 =            0   # Number of SREFE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
all_bank_idle_cycles.0         =       336762   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       329311   # Cyles of all bank idle in rank rank.1
rank_active_cycles.0           =      5924806   # Cyles of rank active rank.0
rank_active_cycles.1           =      5932257   # Cyles of rank active rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        76909   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        41543   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        39298   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        28399   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        20830   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        15815   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        10152   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         5093   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2811   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1000   # Request interarrival latency (cycles)
interarrival_latency[100-]     =          978   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       151175   # Read request latency (cycles)
read_latency[40-59]            =        16186   # Read request latency (cycles)
read_latency[60-79]            =        51344   # Read request latency (cycles)
read_latency[80-99]            =         3250   # Read request latency (cycles)
read_latency[100-119]          =         1912   # Read request latency (cycles)
read_latency[120-139]          =         1597   # Read request latency (cycles)
read_latency[140-159]          =          693   # Read request latency (cycles)
read_latency[160-179]          =          218   # Read request latency (cycles)
read_latency[180-199]          =          110   # Read request latency (cycles)
read_latency[200-]             =         2618   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =          438   # Write cmd latency (cycles)
write_latency[80-99]           =         1080   # Write cmd latency (cycles)
write_latency[100-119]         =          764   # Write cmd latency (cycles)
write_latency[120-139]         =          572   # Write cmd latency (cycles)
write_latency[140-159]         =         1225   # Write cmd latency (cycles)
write_latency[160-179]         =         1176   # Write cmd latency (cycles)
write_latency[180-199]         =          921   # Write cmd latency (cycles)
write_latency[200-]            =         7544   # Write cmd latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
ref_energy                     =  2.25627e+09   # Refresh energy
write_energy                   =  7.48124e+07   # Write energy
act_energy                     =  6.93897e+08   # Activation energy
read_energy                    =  1.40761e+09   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
act_stb_energy.0               =  4.66401e+09   # Active standby energy rank.0
act_stb_energy.1               =  4.66987e+09   # Active standby energy rank.1
pre_stb_energy.0               =  2.26304e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.21297e+08   # Precharge standby energy rank.1
average_interarrival           =      25.7857   # Average request interarrival latency (cycles)
average_read_latency           =      42.4153   # Average read request latency (cycles)
average_power                  =      2270.05   # Average power (mW)
average_bandwidth              =      3.30929   # Average bandwidth
total_energy                   =  1.42141e+10   # Total energy (pJ)
