#***************************************************
#             Compilation Log File                 #
#                                                  #
#  File Name         :  cxl_XilinxCoreLib.log      #
#  Library Compiled  :  XilinxCoreLib              #
#  Generated By      :  compxlib                   #
#  Created On        :  Sat Jun 25 01:34:15 2016   #
#                                                  #
#***************************************************


Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
vmap UNISIMS_VER C:\thresholding\ise\unisims_ver 
Modifying modelsim.ini

Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
vmap XILINXCORELIB_VER C:\thresholding\ise\XilinxCoreLib_ver 
Modifying modelsim.ini

Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
Start time: 01:34:05 on Jun 25,2016
vlog -source -93 -work C:\thresholding\ise\XilinxCoreLib_ver C:\thresholding\ise\XilinxCoreLib_ver\XilinxCoreLib_ver_source.v 
-- Compiling module DECODE_8B10B_V7_1
-- Compiling module decode_8b10b_v7_1_base
-- Compiling module DECODE_8B10B_V7_0
-- Compiling module decode_8b10b_v7_0_base
-- Compiling module DECODE_8B10B_V6_0
-- Compiling module decode_8b10b_v6_0_base
-- Compiling module ENCODE_8B10B_V5_0
-- Compiling module encode_8b10b_v5_0_base
-- Compiling module DECODE_8B10B_V5_0
-- Compiling module decode_8b10b_v5_0_base
-- Compiling module ENCODE_8B10B_V4_0
-- Compiling module encode_8b10b_v4_0_base
-- Compiling module FIFO_GENERATOR_V2_3
-- Compiling module fifo_generator_v2_3_bhv_ver_as
-- Compiling module fifo_generator_v2_3_bhv_ver_ss
-- Compiling module fifo_generator_v2_3_bhv_ver_fifo16
-- Compiling module fifo_generator_v2_3_bhv_ver_preload0
-- Compiling module BLK_MEM_GEN_V1_1_xst
-- Compiling module BLK_MEM_GEN_V1_1_output_stage
-- Compiling module BLK_MEM_GEN_V1_1
-- Compiling module DIST_MEM_GEN_V2_1
-- Compiling module FIFO_GENERATOR_V2_2
-- Compiling module fifo_generator_v2_2_bhv_ver_as
-- Compiling module fifo_generator_v2_2_bhv_ver_ss
-- Compiling module fifo_generator_v2_2_bhv_ver_fifo16
-- Compiling module fifo_generator_v2_2_bhv_ver_preload0
-- Compiling module FIFO_GENERATOR_V2_1
-- Compiling module fifo_generator_v2_1_bhv_ver_as
-- Compiling module fifo_generator_v2_1_bhv_ver_ss
-- Compiling module fifo_generator_v2_1_bhv_ver_fifo16
-- Compiling module fifo_generator_v2_1_bhv_ver_preload0
-- Compiling module BLKMEMDP_V6_3
-- Compiling module DIST_MEM_GEN_V1_1
-- Compiling module BLKMEMSP_V6_2
-- Compiling module BLKMEMDP_V6_2
-- Compiling module LFSR_V2_0
-- Compiling module LFSR_V2_0_DVUNIT_VER
-- Compiling module MULT_GEN_V7_0_SEQ
-- Compiling module MULT_GEN_V7_0_NON_SEQ
-- Compiling module MULT_GEN_V7_0
-- Compiling module MULT_GEN_V6_0
-- Compiling module MULT_GEN_V6_0_SEQ
-- Compiling module MULT_GEN_V6_0_NON_SEQ
-- Compiling module MULT_GEN_V5_0
-- Compiling module MULT_GEN_V5_0_SEQ
-- Compiling module MULT_GEN_V5_0_NON_SEQ
-- Compiling module MULT_GEN_V4_0
-- Compiling module SYNC_FIFO_V3_0
-- Compiling module MEM_BLK
-- Compiling module ASYNC_FIFO_V6_1
-- Compiling module SYNC_FIFO_V5_0
-- Compiling module MEM_BLK_V5_0
-- Compiling module ASYNC_FIFO_V6_0
-- Compiling module ASYNC_FIFO_V5_1
-- Compiling module CAM_V4_0
-- Compiling module SYNC_FIFO_V4_0
-- Compiling module MEM_BLK_V4_0
-- Compiling module LFSR_V3_0
-- Compiling module LFSR_V3_0_DVUNIT_VER
-- Compiling module ASYNC_FIFO_V5_0
-- Compiling module ASYNC_FIFO_V4_0
-- Compiling module fifoctlr_ns_v4
-- Compiling module memory_v4
-- Compiling module bcount_up_ainit_v4
-- Compiling module binary_to_gray_v4
-- Compiling module eq_compare_v4
-- Compiling module reg_ainit_v4
-- Compiling module and_a_notb_v4
-- Compiling module and_a_notb_fd_v4
-- Compiling module nand_a_notb_fd_v4
-- Compiling module and_a_b_notc_v4
-- Compiling module and_a_b_c_notd_v4
-- Compiling module or_fd_v4
-- Compiling module and_fd_v4
-- Compiling module nand_fd_v4
-- Compiling module almost_reg_v4
-- Compiling module and_a_b_v4
-- Compiling module or3_fd_v4
-- Compiling module count_sub_reg_v4
-- Compiling module or_a_b_v4
-- Compiling module xor_gate_bit_v4
-- Compiling module gray_to_binary_v4
-- Compiling module full_flag_reg_v4
-- Compiling module empty_flag_reg_v4
-- Compiling module almst_full_v4
-- Compiling module almst_empty_v4
-- Compiling module FIFO_GENERATOR_V2_0
-- Compiling module fifo_generator_v2_0_bhv_ver_as
-- Compiling module fifo_generator_v2_0_bhv_ver_ss
-- Compiling module fifo_generator_v2_0_bhv_ver_fifo16
-- Compiling module FIFO_GENERATOR_V1_1
-- Compiling module fifo_generator_v1_1_bhv_ver_as
-- Compiling module fifo_generator_v1_1_bhv_ver_ss
-- Compiling module fifo_generator_v1_1_bhv_ver_fifo16
-- Compiling module FIFO_GENERATOR_V1_0
-- Compiling module fifo_generator_v1_0_bhv_ver_as
-- Compiling module fifo_generator_v1_0_bhv_ver_ss
-- Compiling module fifo_generator_v1_0_bhv_ver_fifo16
-- Compiling module CAM_V5_1
-- Compiling module CAM_V5_0
-- Compiling module BLKMEMDP_V6_1
-- Compiling module BLKMEMSP_V6_1
-- Compiling module BLKMEMDP_V6_0
-- Compiling module BLKMEMSP_V6_0
-- Compiling module BLKMEMDP_V5_0
-- Compiling module BLKMEMSP_V5_0
-- Compiling module C_DIST_MEM_V5_1
-- Compiling module BLKMEMDP_V3_2
-- Compiling module BLKMEMSP_V3_2
-- Compiling module BLKMEMDP_V4_0
-- Compiling module BLKMEMSP_V4_0
-- Compiling module C_DIST_MEM_V7_1
-- Compiling module C_DIST_MEM_V7_0
-- Compiling module C_DIST_MEM_V6_0
-- Compiling module C_DIST_MEM_V5_0
-- Compiling module C_DIST_MEM_V4_1
-- Compiling module C_DIST_MEM_V4_0
-- Compiling module C_GATE_BUS_V2_0
-- Compiling module C_GATE_BIT_V2_0
-- Compiling module C_TWOS_COMP_V2_0
-- Compiling module C_REG_LD_V2_0
-- Compiling module C_MUX_BIT_V2_0
-- Compiling module C_DIST_MEM_V2_0
-- Compiling module C_SHIFT_FD_V2_0
-- Compiling module C_MUX_SLICE_BUFT_V2_0
-- Compiling module C_MUX_BUS_V2_0
-- Compiling module C_SHIFT_RAM_V2_0
-- Compiling module C_COMPARE_V2_0
-- Compiling module C_DECODE_BINARY_V2_0
-- Compiling module C_MUX_SLICE_BUFE_V2_0
-- Compiling module C_ADDSUB_V2_0
-- Compiling module C_COUNTER_BINARY_V2_0
-- Compiling module C_ACCUM_V2_0
-- Compiling module C_GATE_BIT_BUS_V2_0
-- Compiling module PIPELINE_V2_0
-- Compiling module C_REG_FD_V2_0
-- Compiling module C_COMPARE_V7_0
-- Compiling module C_MUX_SLICE_BUFE_V7_0
-- Compiling module C_COUNTER_BINARY_V7_0
-- Compiling module C_MUX_BIT_V7_0
-- Compiling module C_GATE_BUS_V7_0
-- Compiling module C_TWOS_COMP_V7_0
-- Compiling module C_GATE_BIT_V7_0
-- Compiling module C_SHIFT_FD_V7_0
-- Compiling module C_ADDSUB_V7_0
-- Compiling module C_GATE_BIT_BUS_V7_0
-- Compiling module C_ACCUM_V7_0
-- Compiling module C_REG_FD_V7_0
-- Compiling module C_MUX_SLICE_BUFT_V7_0
-- Compiling module C_REG_LD_V7_0
-- Compiling module C_MUX_BUS_V7_0
-- Compiling module C_SHIFT_RAM_V7_0
-- Compiling module C_DECODE_BINARY_V7_0
-- Compiling module PIPELINE_V7_0
-- Compiling module C_SHIFT_RAM_V6_0
-- Compiling module C_COUNTER_BINARY_V6_0
-- Compiling module C_GATE_BIT_V6_0
-- Compiling module C_MUX_SLICE_BUFE_V6_0
-- Compiling module C_DECODE_BINARY_V6_0
-- Compiling module C_REG_LD_V6_0
-- Compiling module C_MUX_SLICE_BUFT_V6_0
-- Compiling module C_SHIFT_FD_V6_0
-- Compiling module C_REG_FD_V6_0
-- Compiling module C_TWOS_COMP_V6_0
-- Compiling module C_GATE_BIT_BUS_V6_0
-- Compiling module C_MUX_BIT_V6_0
-- Compiling module C_MUX_BUS_V6_0
-- Compiling module C_GATE_BUS_V6_0
-- Compiling module C_ADDSUB_V6_0
-- Compiling module C_COMPARE_V6_0
-- Compiling module PIPELINE_V6_0
-- Compiling module C_ACCUM_V6_0
-- Compiling module C_SHIFT_RAM_V5_0
-- Compiling module C_ADDSUB_V5_0
-- Compiling module C_GATE_BIT_BUS_V5_0
-- Compiling module C_COMPARE_V5_0
-- Compiling module C_REG_FD_V5_0
-- Compiling module C_DECODE_BINARY_V5_0
-- Compiling module C_SHIFT_FD_V5_0
-- Compiling module C_COUNTER_BINARY_V5_0
-- Compiling module C_MUX_SLICE_BUFT_V5_0
-- Compiling module C_REG_LD_V5_0
-- Compiling module C_GATE_BIT_V5_0
-- Compiling module C_MUX_BIT_V5_0
-- Compiling module C_MUX_BUS_V5_0
-- Compiling module C_TWOS_COMP_V5_0
-- Compiling module C_GATE_BUS_V5_0
-- Compiling module C_ACCUM_V5_0
-- Compiling module PIPELINE_V5_0
-- Compiling module C_ACCUM_V5_1
-- Compiling module C_MUX_SLICE_BUFE_V5_0
-- Compiling module PIPELINE_V4_0
-- Compiling module C_REG_FD_V4_0
-- Compiling module C_MUX_BIT_V4_0
-- Compiling module C_COUNTER_BINARY_V4_0
-- Compiling module C_ACCUM_V4_0
-- Compiling module C_SHIFT_RAM_V4_0
-- Compiling module C_REG_LD_V4_0
-- Compiling module C_COMPARE_V4_0
-- Compiling module C_TWOS_COMP_V4_0
-- Compiling module C_DECODE_BINARY_V4_0
-- Compiling module C_ADDSUB_V4_0
-- Compiling module C_GATE_BUS_V4_0
-- Compiling module C_SHIFT_FD_V4_0
-- Compiling module C_GATE_BIT_V4_0
-- Compiling module C_MUX_SLICE_BUFT_V4_0
-- Compiling module C_GATE_BIT_BUS_V4_0
-- Compiling module C_MUX_SLICE_BUFE_V4_0
-- Compiling module C_MUX_BUS_V4_0
-- Compiling module C_GATE_BIT_BUS_V3_0
-- Compiling module C_MUX_BUS_V3_0
-- Compiling module PIPELINE_V3_0
-- Compiling module C_ACCUM_V3_0
-- Compiling module C_MUX_SLICE_BUFE_V3_0
-- Compiling module C_SHIFT_FD_V3_0
-- Compiling module C_ADDSUB_V3_0
-- Compiling module C_REG_FD_V3_0
-- Compiling module C_GATE_BIT_V3_0
-- Compiling module C_GATE_BUS_V3_0
-- Compiling module C_TWOS_COMP_V3_0
-- Compiling module C_REG_LD_V3_0
-- Compiling module C_COMPARE_V3_0
-- Compiling module C_MUX_BIT_V3_0
-- Compiling module C_MUX_SLICE_BUFT_V3_0
-- Compiling module C_COUNTER_BINARY_V3_0
-- Compiling module C_DECODE_BINARY_V3_0
-- Compiling module C_DIST_MEM_V3_0
-- Compiling module C_SHIFT_RAM_V3_0
-- Compiling module family
-- Compiling module PIPE_BHV_V5_1
-- Compiling module TRIG_TABLE_V5_1
-- Compiling module C_SIN_COS_V5_1
-- Compiling module RS_ENCODER_V4_1
-- Compiling module RS_DECODER_V4_0
-- Compiling module RS_ENCODER_V4_0
-- Compiling module DITHER_V4_1
-- Compiling module DITHER_ADD_V4_1
-- Compiling module C_DDS_V4_1
-- Compiling module DDS_ROUND_V4_1
-- Compiling module C_EFF_V4_1
-- Compiling module DITHER_V4_0
-- Compiling module DITHER_ADD_V4_0
-- Compiling module C_DDS_V4_0
-- Compiling module C_SIN_COS_V4_2
-- Compiling module PIPE_BHV_V4_2
-- Compiling module TRIG_TABLE_V4_2
-- Compiling module XFFT1024_V1_1
-- Compiling module PE1
-- Compiling module PE0
-- Compiling module unbias_round
-- Compiling module arithmetic_shift
-- Compiling module cmplx_mult
-- Compiling module signed_mult
-- Compiling module dragonfly
-- Compiling module butterfly
-- Compiling module inverter
-- Compiling module C_CIC_V3_0
-- Compiling module PIPE_BHV_V5_0
-- Compiling module TRIG_TABLE_V5_0
-- Compiling module C_SIN_COS_V5_0
-- Compiling module PIPE_BHV_V4_1
-- Compiling module TRIG_TABLE_V4_1
-- Compiling module C_SIN_COS_V4_1
-- Compiling module PIPE_BHV_V4_0
-- Compiling module C_SIN_COS_V4_0
-- Compiling module TRIG_TABLE_V4_0
-- Compiling module C_DA_2D_DCT_V2_0
###### C:\thresholding\ise\XilinxCoreLib_ver\XilinxCoreLib_ver_source.v(138554): `define true  1'b1
** Warning: C:\thresholding\ise\XilinxCoreLib_ver\XilinxCoreLib_ver_source.v(138554): (vlog-2263) Redefinition of macro: 'true' (previously defined near C:\thresholding\ise\XilinxCoreLib_ver\XilinxCoreLib_ver_source.v(48603)) .
###### C:\thresholding\ise\XilinxCoreLib_ver\XilinxCoreLib_ver_source.v(138555): `define false 1'b0
** Warning: C:\thresholding\ise\XilinxCoreLib_ver\XilinxCoreLib_ver_source.v(138555): (vlog-2263) Redefinition of macro: 'false' (previously defined near C:\thresholding\ise\XilinxCoreLib_ver\XilinxCoreLib_ver_source.v(48604)) .
-- Compiling module C_DA_1D_DCT_V2_1
-- Compiling module C_BIT_CORRELATOR_V3_0
-- Compiling module C_DA_FIR_V9_0
-- Compiling module C_DA_FIR_V8_0
###### C:\thresholding\ise\XilinxCoreLib_ver\XilinxCoreLib_ver_source.v(140989): `define MAX_NUMBER_SAMPLES 9          // Maximum number of samples that can be stored in the last input FIFO  
** Warning: C:\thresholding\ise\XilinxCoreLib_ver\XilinxCoreLib_ver_source.v(140989): (vlog-2263) Redefinition of macro: 'MAX_NUMBER_SAMPLES' (previously defined near C:\thresholding\ise\XilinxCoreLib_ver\XilinxCoreLib_ver_source.v(139789)) .
-- Compiling module C_DA_FIR_V7_0
-- Compiling module C_DA_FIR_V6_0
###### C:\thresholding\ise\XilinxCoreLib_ver\XilinxCoreLib_ver_source.v(143316): `define all0s 'b0
** Warning: C:\thresholding\ise\XilinxCoreLib_ver\XilinxCoreLib_ver_source.v(143316): (vlog-2263) Redefinition of macro: 'all0s' (previously defined near C:\thresholding\ise\XilinxCoreLib_ver\XilinxCoreLib_ver_source.v(142164)) .

Top level modules:
	DECODE_8B10B_V7_1
	DECODE_8B10B_V7_0
	DECODE_8B10B_V6_0
	ENCODE_8B10B_V5_0
	DECODE_8B10B_V5_0
	ENCODE_8B10B_V4_0
	FIFO_GENERATOR_V2_3
	BLK_MEM_GEN_V1_1_xst
	DIST_MEM_GEN_V2_1
	FIFO_GENERATOR_V2_2
	FIFO_GENERATOR_V2_1
	BLKMEMDP_V6_3
	DIST_MEM_GEN_V1_1
	BLKMEMSP_V6_2
	BLKMEMDP_V6_2
	LFSR_V2_0
	MULT_GEN_V7_0
	MULT_GEN_V6_0
	MULT_GEN_V4_0
	SYNC_FIFO_V3_0
	ASYNC_FIFO_V6_1
	SYNC_FIFO_V5_0
	ASYNC_FIFO_V6_0
	ASYNC_FIFO_V5_1
	CAM_V4_0
	SYNC_FIFO_V4_0
	LFSR_V3_0
	ASYNC_FIFO_V5_0
	ASYNC_FIFO_V4_0
	eq_compare_v4
	and_a_b_notc_v4
	and_a_b_c_notd_v4
	or_fd_v4
	almost_reg_v4
	xor_gate_bit_v4
	FIFO_GENERATOR_V2_0
	FIFO_GENERATOR_V1_1
	FIFO_GENERATOR_V1_0
	CAM_V5_1
	CAM_V5_0
	BLKMEMDP_V6_1
	BLKMEMSP_V6_1
	BLKMEMDP_V6_0
	BLKMEMSP_V6_0
	BLKMEMDP_V5_0
	BLKMEMSP_V5_0
	C_DIST_MEM_V5_1
	BLKMEMDP_V3_2
	BLKMEMSP_V3_2
	BLKMEMSP_V4_0
	C_DIST_MEM_V7_1
	C_DIST_MEM_V7_0
	C_DIST_MEM_V6_0
	C_DIST_MEM_V4_1
	C_DIST_MEM_V4_0
	C_GATE_BUS_V2_0
	C_GATE_BIT_V2_0
	C_TWOS_COMP_V2_0
	C_REG_LD_V2_0
	C_DIST_MEM_V2_0
	C_SHIFT_FD_V2_0
	C_MUX_SLICE_BUFT_V2_0
	C_SHIFT_RAM_V2_0
	C_DECODE_BINARY_V2_0
	C_MUX_SLICE_BUFE_V2_0
	C_COUNTER_BINARY_V2_0
	C_ACCUM_V2_0
	C_GATE_BIT_BUS_V2_0
	PIPELINE_V2_0
	C_MUX_SLICE_BUFE_V7_0
	C_COUNTER_BINARY_V7_0
	C_GATE_BUS_V7_0
	C_TWOS_COMP_V7_0
	C_GATE_BIT_V7_0
	C_GATE_BIT_BUS_V7_0
	C_ACCUM_V7_0
	C_MUX_SLICE_BUFT_V7_0
	C_REG_LD_V7_0
	C_SHIFT_RAM_V7_0
	C_DECODE_BINARY_V7_0
	PIPELINE_V7_0
	C_SHIFT_RAM_V6_0
	C_COUNTER_BINARY_V6_0
	C_GATE_BIT_V6_0
	C_MUX_SLICE_BUFE_V6_0
	C_DECODE_BINARY_V6_0
	C_REG_LD_V6_0
	C_MUX_SLICE_BUFT_V6_0
	C_TWOS_COMP_V6_0
	C_GATE_BIT_BUS_V6_0
	C_GATE_BUS_V6_0
	PIPELINE_V6_0
	C_ACCUM_V6_0
	C_GATE_BIT_BUS_V5_0
	C_DECODE_BINARY_V5_0
	C_COUNTER_BINARY_V5_0
	C_MUX_SLICE_BUFT_V5_0
	C_REG_LD_V5_0
	C_GATE_BIT_V5_0
	C_GATE_BUS_V5_0
	PIPELINE_V5_0
	C_ACCUM_V5_1
	C_MUX_SLICE_BUFE_V5_0
	PIPELINE_V4_0
	C_SHIFT_RAM_V4_0
	C_REG_LD_V4_0
	C_TWOS_COMP_V4_0
	C_DECODE_BINARY_V4_0
	C_GATE_BUS_V4_0
	C_SHIFT_FD_V4_0
	C_MUX_SLICE_BUFT_V4_0
	C_GATE_BIT_BUS_V4_0
	C_MUX_SLICE_BUFE_V4_0
	C_GATE_BIT_BUS_V3_0
	PIPELINE_V3_0
	C_ACCUM_V3_0
	C_MUX_SLICE_BUFE_V3_0
	C_SHIFT_FD_V3_0
	C_GATE_BIT_V3_0
	C_GATE_BUS_V3_0
	C_TWOS_COMP_V3_0
	C_REG_LD_V3_0
	C_MUX_SLICE_BUFT_V3_0
	C_COUNTER_BINARY_V3_0
	C_DECODE_BINARY_V3_0
	C_DIST_MEM_V3_0
	C_SHIFT_RAM_V3_0
	family
	C_SIN_COS_V5_1
	RS_ENCODER_V4_1
	RS_DECODER_V4_0
	RS_ENCODER_V4_0
	C_DDS_V4_1
	C_DDS_V4_0
	C_SIN_COS_V4_2
	XFFT1024_V1_1
	C_CIC_V3_0
	C_SIN_COS_V5_0
	C_DA_2D_DCT_V2_0
	C_BIT_CORRELATOR_V3_0
	C_DA_FIR_V9_0
	C_DA_FIR_V8_0
	C_DA_FIR_V7_0
	C_DA_FIR_V6_0
End time: 01:34:15 on Jun 25,2016, Elapsed time: 0:00:10
Errors: 0, Warnings: 4

