{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744124289642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744124289643 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 08 22:58:09 2025 " "Processing started: Tue Apr 08 22:58:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744124289643 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1744124289643 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rom -c rom --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off rom -c rom --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1744124289643 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1744124289940 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1744124289940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpurom.v 1 1 " "Found 1 design units, including 1 entities, in source file cpurom.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpurom " "Found entity 1: cpurom" {  } { { "cpurom.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpurom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrgen.v 1 1 " "Found 1 design units, including 1 entities, in source file addrgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 addrGen " "Found entity 1: addrGen" {  } { { "addrGen.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/addrGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_tb " "Found entity 1: ROM_tb" {  } { { "ROM_tb.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/ROM_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM2 " "Found entity 1: ROM2" {  } { { "ROM2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/ROM2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rom2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM2_tb " "Found entity 1: ROM2_tb" {  } { { "ROM2_tb.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/ROM2_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpurom2.v 1 1 " "Found 1 design units, including 1 entities, in source file cpurom2.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpurom2 " "Found entity 1: cpurom2" {  } { { "cpurom2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpurom2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/regfile_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile2.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile2.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile2 " "Found entity 1: regfile2" {  } { { "regfile2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/regfile2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile2_tb " "Found entity 1: regfile2_tb" {  } { { "regfile2_tb.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/regfile2_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2.v 1 1 " "Found 1 design units, including 1 entities, in source file alu2.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu2 " "Found entity 1: alu2" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu2_tb " "Found entity 1: alu2_tb" {  } { { "alu2_tb.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuram.v 1 1 " "Found 1 design units, including 1 entities, in source file cpuram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuram " "Found entity 1: cpuram" {  } { { "cpuram.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrdatagen.v 1 1 " "Found 1 design units, including 1 entities, in source file addrdatagen.v" { { "Info" "ISGN_ENTITY_NAME" "1 addrDataGen " "Found entity 1: addrDataGen" {  } { { "addrDataGen.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/addrDataGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_tb " "Found entity 1: RAM_tb" {  } { { "RAM_tb.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/RAM_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuram2.v 1 1 " "Found 1 design units, including 1 entities, in source file cpuram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuram2 " "Found entity 1: cpuram2" {  } { { "cpuram2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuram2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrdatagen2.v 1 1 " "Found 1 design units, including 1 entities, in source file addrdatagen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 addrDataGen2 " "Found entity 1: addrDataGen2" {  } { { "addrDataGen2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/addrDataGen2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM2 " "Found entity 1: RAM2" {  } { { "RAM2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/RAM2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM2_tb " "Found entity 1: RAM2_tb" {  } { { "RAM2_tb.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/RAM2_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag.v 1 1 " "Found 1 design units, including 1 entities, in source file flag.v" { { "Info" "ISGN_ENTITY_NAME" "1 flag " "Found entity 1: flag" {  } { { "flag.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/flag.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpua.v 1 1 " "Found 1 design units, including 1 entities, in source file cpua.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuA " "Found entity 1: cpuA" {  } { { "cpuA.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpua_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpua_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuA_tb " "Found entity 1: cpuA_tb" {  } { { "cpuA_tb.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuA_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file flag_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 flag_tb " "Found entity 1: flag_tb" {  } { { "flag_tb.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/flag_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_tb " "Found entity 1: mux2_tb" {  } { { "mux2_tb.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/mux2_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "mux1.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/mux1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpub.v 1 1 " "Found 1 design units, including 1 entities, in source file cpub.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuB " "Found entity 1: cpuB" {  } { { "cpuB.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpub_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpub_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuB_tb " "Found entity 1: cpuB_tb" {  } { { "cpuB_tb.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuB_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuc.v 1 1 " "Found 1 design units, including 1 entities, in source file cpuc.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuC " "Found entity 1: cpuC" {  } { { "cpuC.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpuc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuC_tb " "Found entity 1: cpuC_tb" {  } { { "cpuC_tb.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuC_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpud.v 1 1 " "Found 1 design units, including 1 entities, in source file cpud.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuD " "Found entity 1: cpuD" {  } { { "cpuD.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpud_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpud_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuD_tb " "Found entity 1: cpuD_tb" {  } { { "cpuD_tb.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuD_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpue.v 1 1 " "Found 1 design units, including 1 entities, in source file cpue.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuE " "Found entity 1: cpuE" {  } { { "cpuE.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpue_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpue_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuE_tb " "Found entity 1: cpuE_tb" {  } { { "cpuE_tb.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuE_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller2.v 1 1 " "Found 1 design units, including 1 entities, in source file controller2.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller2 " "Found entity 1: controller2" {  } { { "controller2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/controller2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuf.v 1 1 " "Found 1 design units, including 1 entities, in source file cpuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuF " "Found entity 1: cpuF" {  } { { "cpuF.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuf_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpuf_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuF_tb " "Found entity 1: cpuF_tb" {  } { { "cpuF_tb.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuF_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc2.v 1 1 " "Found 1 design units, including 1 entities, in source file pc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC2 " "Found entity 1: PC2" {  } { { "PC2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/PC2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux12.v 1 1 " "Found 1 design units, including 1 entities, in source file mux12.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux12 " "Found entity 1: mux12" {  } { { "mux12.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/mux12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux22.v 1 1 " "Found 1 design units, including 1 entities, in source file mux22.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux22 " "Found entity 1: mux22" {  } { { "mux22.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/mux22.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moveimm.v 1 1 " "Found 1 design units, including 1 entities, in source file moveimm.v" { { "Info" "ISGN_ENTITY_NAME" "1 moveImm " "Found entity 1: moveImm" {  } { { "moveImm.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/moveImm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpug.v 1 1 " "Found 1 design units, including 1 entities, in source file cpug.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuG " "Found entity 1: cpuG" {  } { { "cpuG.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpug_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpug_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuG_tb " "Found entity 1: cpuG_tb" {  } { { "cpuG_tb.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuG_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller22.v 1 1 " "Found 1 design units, including 1 entities, in source file controller22.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller22 " "Found entity 1: controller22" {  } { { "controller22.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/controller22.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "redges cpuC.v(96) " "Verilog HDL Implicit Net warning at cpuC.v(96): created implicit net for \"redges\"" {  } { { "cpuC.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuC.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1744124297115 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpuG " "Elaborating entity \"cpuG\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1744124297154 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt cpuG.v(10) " "Verilog HDL or VHDL warning at cpuG.v(10): object \"shamt\" assigned a value but never read" {  } { { "cpuG.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuG.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1744124297155 "|cpuG"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr cpuG.v(11) " "Verilog HDL or VHDL warning at cpuG.v(11): object \"addr\" assigned a value but never read" {  } { { "cpuG.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuG.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1744124297155 "|cpuG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moveImm moveImm:moveImm " "Elaborating entity \"moveImm\" for hierarchy \"moveImm:moveImm\"" {  } { { "cpuG.v" "moveImm" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuG.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux22 mux22:muxscrB " "Elaborating entity \"mux22\" for hierarchy \"mux22:muxscrB\"" {  } { { "cpuG.v" "muxscrB" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuG.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux12 mux12:muxnd " "Elaborating entity \"mux12\" for hierarchy \"mux12:muxnd\"" {  } { { "cpuG.v" "muxnd" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuG.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile2 regfile2:regfile " "Elaborating entity \"regfile2\" for hierarchy \"regfile2:regfile\"" {  } { { "cpuG.v" "regfile" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuG.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297174 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "rf regfile2.v(13) " "Verilog HDL warning at regfile2.v(13): initial value for variable rf should be constant" {  } { { "regfile2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/regfile2.v" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1744124297184 "|cpuG|regfile2:regfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu2 alu2:alu " "Elaborating entity \"alu2\" for hierarchy \"alu2:alu\"" {  } { { "cpuG.v" "alu" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuG.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297186 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu2.v(9) " "Verilog HDL Case Statement warning at alu2.v(9): incomplete case statement has no default case item" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1744124297188 "|cpuG|alu2:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s alu2.v(8) " "Verilog HDL Always Construct warning at alu2.v(8): inferring latch(es) for variable \"s\", which holds its previous value in one or more paths through the always construct" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1744124297188 "|cpuG|alu2:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry_out alu2.v(8) " "Verilog HDL Always Construct warning at alu2.v(8): inferring latch(es) for variable \"carry_out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1744124297188 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_out alu2.v(8) " "Inferred latch for \"carry_out\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297188 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] alu2.v(8) " "Inferred latch for \"s\[0\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297189 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] alu2.v(8) " "Inferred latch for \"s\[1\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297189 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] alu2.v(8) " "Inferred latch for \"s\[2\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297189 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\] alu2.v(8) " "Inferred latch for \"s\[3\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297189 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\] alu2.v(8) " "Inferred latch for \"s\[4\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297189 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\] alu2.v(8) " "Inferred latch for \"s\[5\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297189 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\] alu2.v(8) " "Inferred latch for \"s\[6\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297189 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\] alu2.v(8) " "Inferred latch for \"s\[7\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297189 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[8\] alu2.v(8) " "Inferred latch for \"s\[8\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297189 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[9\] alu2.v(8) " "Inferred latch for \"s\[9\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297189 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[10\] alu2.v(8) " "Inferred latch for \"s\[10\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297189 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[11\] alu2.v(8) " "Inferred latch for \"s\[11\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297189 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[12\] alu2.v(8) " "Inferred latch for \"s\[12\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297189 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[13\] alu2.v(8) " "Inferred latch for \"s\[13\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297189 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[14\] alu2.v(8) " "Inferred latch for \"s\[14\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297189 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[15\] alu2.v(8) " "Inferred latch for \"s\[15\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297189 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[16\] alu2.v(8) " "Inferred latch for \"s\[16\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297189 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[17\] alu2.v(8) " "Inferred latch for \"s\[17\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297189 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[18\] alu2.v(8) " "Inferred latch for \"s\[18\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297189 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[19\] alu2.v(8) " "Inferred latch for \"s\[19\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297189 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[20\] alu2.v(8) " "Inferred latch for \"s\[20\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297189 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[21\] alu2.v(8) " "Inferred latch for \"s\[21\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297189 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[22\] alu2.v(8) " "Inferred latch for \"s\[22\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297189 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[23\] alu2.v(8) " "Inferred latch for \"s\[23\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297189 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[24\] alu2.v(8) " "Inferred latch for \"s\[24\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297189 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[25\] alu2.v(8) " "Inferred latch for \"s\[25\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297189 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[26\] alu2.v(8) " "Inferred latch for \"s\[26\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297189 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[27\] alu2.v(8) " "Inferred latch for \"s\[27\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297189 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[28\] alu2.v(8) " "Inferred latch for \"s\[28\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297189 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[29\] alu2.v(8) " "Inferred latch for \"s\[29\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297190 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[30\] alu2.v(8) " "Inferred latch for \"s\[30\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297190 "|cpuG|alu2:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[31\] alu2.v(8) " "Inferred latch for \"s\[31\]\" at alu2.v(8)" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/alu2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297190 "|cpuG|alu2:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag flag:flag " "Elaborating entity \"flag\" for hierarchy \"flag:flag\"" {  } { { "cpuG.v" "flag" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuG.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC2 PC2:PC2 " "Elaborating entity \"PC2\" for hierarchy \"PC2:PC2\"" {  } { { "cpuG.v" "PC2" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuG.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297192 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 PC2.v(18) " "Verilog HDL assignment warning at PC2.v(18): truncated value with size 16 to match size of target (8)" {  } { { "PC2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/PC2.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1744124297192 "|cpuG|PC2:PC2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PC2.v(21) " "Verilog HDL assignment warning at PC2.v(21): truncated value with size 32 to match size of target (8)" {  } { { "PC2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/PC2.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1744124297192 "|cpuG|PC2:PC2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PC2.v(24) " "Verilog HDL assignment warning at PC2.v(24): truncated value with size 32 to match size of target (8)" {  } { { "PC2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/PC2.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1744124297192 "|cpuG|PC2:PC2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpurom2 cpurom2:cpu_rom_inst " "Elaborating entity \"cpurom2\" for hierarchy \"cpurom2:cpu_rom_inst\"" {  } { { "cpuG.v" "cpu_rom_inst" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuG.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpurom2:cpu_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpurom2:cpu_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "cpurom2.v" "altsyncram_component" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpurom2.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpurom2:cpu_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpurom2:cpu_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "cpurom2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpurom2.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1744124297240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpurom2:cpu_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpurom2:cpu_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom2.hex " "Parameter \"init_file\" = \"rom2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297240 ""}  } { { "cpurom2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpurom2.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1744124297240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4o91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4o91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4o91 " "Found entity 1: altsyncram_4o91" {  } { { "db/altsyncram_4o91.tdf" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/db/altsyncram_4o91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4o91 cpurom2:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_4o91:auto_generated " "Elaborating entity \"altsyncram_4o91\" for hierarchy \"cpurom2:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_4o91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartusprime/quartusprime/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller22 controller22:controller22 " "Elaborating entity \"controller22\" for hierarchy \"controller22:controller22\"" {  } { { "cpuG.v" "controller22" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuG.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297336 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selscrB controller22.v(23) " "Verilog HDL Always Construct warning at controller22.v(23): inferring latch(es) for variable \"selscrB\", which holds its previous value in one or more paths through the always construct" {  } { { "controller22.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/controller22.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1744124297337 "|cpuG|controller22:controller22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "redges controller22.v(23) " "Verilog HDL Always Construct warning at controller22.v(23): inferring latch(es) for variable \"redges\", which holds its previous value in one or more paths through the always construct" {  } { { "controller22.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/controller22.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1744124297337 "|cpuG|controller22:controller22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memtoreg controller22.v(23) " "Verilog HDL Always Construct warning at controller22.v(23): inferring latch(es) for variable \"memtoreg\", which holds its previous value in one or more paths through the always construct" {  } { { "controller22.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/controller22.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1744124297337 "|cpuG|controller22:controller22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagwrite controller22.v(23) " "Verilog HDL Always Construct warning at controller22.v(23): inferring latch(es) for variable \"flagwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "controller22.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/controller22.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1744124297337 "|cpuG|controller22:controller22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alucs controller22.v(23) " "Verilog HDL Always Construct warning at controller22.v(23): inferring latch(es) for variable \"alucs\", which holds its previous value in one or more paths through the always construct" {  } { { "controller22.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/controller22.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1744124297337 "|cpuG|controller22:controller22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucs\[0\] controller22.v(48) " "Inferred latch for \"alucs\[0\]\" at controller22.v(48)" {  } { { "controller22.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/controller22.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297337 "|cpuG|controller22:controller22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucs\[1\] controller22.v(48) " "Inferred latch for \"alucs\[1\]\" at controller22.v(48)" {  } { { "controller22.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/controller22.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297337 "|cpuG|controller22:controller22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucs\[2\] controller22.v(48) " "Inferred latch for \"alucs\[2\]\" at controller22.v(48)" {  } { { "controller22.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/controller22.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297337 "|cpuG|controller22:controller22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucs\[3\] controller22.v(48) " "Inferred latch for \"alucs\[3\]\" at controller22.v(48)" {  } { { "controller22.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/controller22.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297337 "|cpuG|controller22:controller22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucs\[4\] controller22.v(48) " "Inferred latch for \"alucs\[4\]\" at controller22.v(48)" {  } { { "controller22.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/controller22.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297337 "|cpuG|controller22:controller22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagwrite controller22.v(48) " "Inferred latch for \"flagwrite\" at controller22.v(48)" {  } { { "controller22.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/controller22.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297337 "|cpuG|controller22:controller22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memtoreg controller22.v(48) " "Inferred latch for \"memtoreg\" at controller22.v(48)" {  } { { "controller22.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/controller22.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297337 "|cpuG|controller22:controller22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redges controller22.v(48) " "Inferred latch for \"redges\" at controller22.v(48)" {  } { { "controller22.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/controller22.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297337 "|cpuG|controller22:controller22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selscrB controller22.v(48) " "Inferred latch for \"selscrB\" at controller22.v(48)" {  } { { "controller22.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/controller22.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1744124297337 "|cpuG|controller22:controller22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuram2 cpuram2:cpu_ram_inst " "Elaborating entity \"cpuram2\" for hierarchy \"cpuram2:cpu_ram_inst\"" {  } { { "cpuG.v" "cpu_ram_inst" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuG.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpuram2:cpu_ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpuram2:cpu_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "cpuram2.v" "altsyncram_component" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuram2.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpuram2:cpu_ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpuram2:cpu_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "cpuram2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuram2.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1744124297357 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpuram2:cpu_ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpuram2:cpu_ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297357 ""}  } { { "cpuram2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/cpuram2.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1744124297357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6qg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6qg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6qg1 " "Found entity 1: altsyncram_6qg1" {  } { { "db/altsyncram_6qg1.tdf" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex6/db/altsyncram_6qg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744124297408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744124297408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6qg1 cpuram2:cpu_ram_inst\|altsyncram:altsyncram_component\|altsyncram_6qg1:auto_generated " "Elaborating entity \"altsyncram_6qg1\" for hierarchy \"cpuram2:cpu_ram_inst\|altsyncram:altsyncram_component\|altsyncram_6qg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartusprime/quartusprime/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744124297409 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1744124297547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744124297618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 08 22:58:17 2025 " "Processing ended: Tue Apr 08 22:58:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744124297618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744124297618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744124297618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1744124297618 ""}
