TimeQuest Timing Analyzer report for projetoProcessador
Mon Oct 17 17:58:52 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'projetoProcessador:Controle|Tstep_Q.T4'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'projetoProcessador:Controle|Tstep_Q.T3'
 14. Slow Model Setup: 'projetoProcessador:Controle|Tstep_Q.T1'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'projetoProcessador:Controle|Tstep_Q.T4'
 17. Slow Model Hold: 'projetoProcessador:Controle|Tstep_Q.T1'
 18. Slow Model Hold: 'projetoProcessador:Controle|Tstep_Q.T3'
 19. Slow Model Minimum Pulse Width: 'CLOCK_50'
 20. Slow Model Minimum Pulse Width: 'projetoProcessador:Controle|Tstep_Q.T1'
 21. Slow Model Minimum Pulse Width: 'projetoProcessador:Controle|Tstep_Q.T3'
 22. Slow Model Minimum Pulse Width: 'projetoProcessador:Controle|Tstep_Q.T4'
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'projetoProcessador:Controle|Tstep_Q.T4'
 31. Fast Model Setup: 'CLOCK_50'
 32. Fast Model Setup: 'projetoProcessador:Controle|Tstep_Q.T3'
 33. Fast Model Setup: 'projetoProcessador:Controle|Tstep_Q.T1'
 34. Fast Model Hold: 'CLOCK_50'
 35. Fast Model Hold: 'projetoProcessador:Controle|Tstep_Q.T4'
 36. Fast Model Hold: 'projetoProcessador:Controle|Tstep_Q.T1'
 37. Fast Model Hold: 'projetoProcessador:Controle|Tstep_Q.T3'
 38. Fast Model Minimum Pulse Width: 'CLOCK_50'
 39. Fast Model Minimum Pulse Width: 'projetoProcessador:Controle|Tstep_Q.T1'
 40. Fast Model Minimum Pulse Width: 'projetoProcessador:Controle|Tstep_Q.T3'
 41. Fast Model Minimum Pulse Width: 'projetoProcessador:Controle|Tstep_Q.T4'
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Multicorner Timing Analysis Summary
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; projetoProcessador                                                ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                         ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+
; Clock Name                             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                    ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+
; CLOCK_50                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                               ;
; projetoProcessador:Controle|Tstep_Q.T1 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { projetoProcessador:Controle|Tstep_Q.T1 } ;
; projetoProcessador:Controle|Tstep_Q.T3 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { projetoProcessador:Controle|Tstep_Q.T3 } ;
; projetoProcessador:Controle|Tstep_Q.T4 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { projetoProcessador:Controle|Tstep_Q.T4 } ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+


+-----------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                     ;
+-----------+-----------------+----------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                             ; Note ;
+-----------+-----------------+----------------------------------------+------+
; 45.44 MHz ; 45.44 MHz       ; projetoProcessador:Controle|Tstep_Q.T4 ;      ;
; 159.9 MHz ; 159.9 MHz       ; CLOCK_50                               ;      ;
+-----------+-----------------+----------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow Model Setup Summary                                         ;
+----------------------------------------+---------+---------------+
; Clock                                  ; Slack   ; End Point TNS ;
+----------------------------------------+---------+---------------+
; projetoProcessador:Controle|Tstep_Q.T4 ; -10.577 ; -167.265      ;
; CLOCK_50                               ; -5.254  ; -784.674      ;
; projetoProcessador:Controle|Tstep_Q.T3 ; -4.079  ; -4.079        ;
; projetoProcessador:Controle|Tstep_Q.T1 ; -2.815  ; -10.824       ;
+----------------------------------------+---------+---------------+


+-----------------------------------------------------------------+
; Slow Model Hold Summary                                         ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLOCK_50                               ; -4.286 ; -320.487      ;
; projetoProcessador:Controle|Tstep_Q.T4 ; -3.219 ; -33.422       ;
; projetoProcessador:Controle|Tstep_Q.T1 ; -2.153 ; -6.937        ;
; projetoProcessador:Controle|Tstep_Q.T3 ; 2.501  ; 0.000         ;
+----------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                          ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLOCK_50                               ; -2.000 ; -415.988      ;
; projetoProcessador:Controle|Tstep_Q.T1 ; 0.500  ; 0.000         ;
; projetoProcessador:Controle|Tstep_Q.T3 ; 0.500  ; 0.000         ;
; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500  ; 0.000         ;
+----------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'projetoProcessador:Controle|Tstep_Q.T4'                                                                                                                                                                                                                                                                                  ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                ; To Node                                     ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -10.577 ; projetoProcessador:Controle|regn:reg_0|R_OUT[0]                                                                                                          ; projetoProcessador:Controle|Alu:alu|Res[13] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; -0.276     ; 9.826      ;
; -10.566 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|Alu:alu|Res[13] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.187      ; 11.278     ;
; -10.566 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|Alu:alu|Res[13] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.187      ; 11.278     ;
; -10.566 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|Alu:alu|Res[13] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.187      ; 11.278     ;
; -10.566 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|Alu:alu|Res[13] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.187      ; 11.278     ;
; -10.566 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|Alu:alu|Res[13] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.187      ; 11.278     ;
; -10.566 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|Alu:alu|Res[13] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.187      ; 11.278     ;
; -10.566 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|Alu:alu|Res[13] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.187      ; 11.278     ;
; -10.566 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|Alu:alu|Res[13] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.187      ; 11.278     ;
; -10.566 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|Alu:alu|Res[13] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.187      ; 11.278     ;
; -10.503 ; projetoProcessador:Controle|Select[0]                                                                                                                    ; projetoProcessador:Controle|Alu:alu|Res[13] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; -0.493     ; 9.535      ;
; -10.502 ; projetoProcessador:Controle|regn:reg_0|R_OUT[0]                                                                                                          ; projetoProcessador:Controle|Alu:alu|Res[12] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; -0.424     ; 9.724      ;
; -10.491 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|Alu:alu|Res[12] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.039      ; 11.176     ;
; -10.491 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|Alu:alu|Res[12] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.039      ; 11.176     ;
; -10.491 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|Alu:alu|Res[12] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.039      ; 11.176     ;
; -10.491 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|Alu:alu|Res[12] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.039      ; 11.176     ;
; -10.491 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|Alu:alu|Res[12] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.039      ; 11.176     ;
; -10.491 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|Alu:alu|Res[12] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.039      ; 11.176     ;
; -10.491 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|Alu:alu|Res[12] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.039      ; 11.176     ;
; -10.491 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|Alu:alu|Res[12] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.039      ; 11.176     ;
; -10.491 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|Alu:alu|Res[12] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.039      ; 11.176     ;
; -10.428 ; projetoProcessador:Controle|Select[0]                                                                                                                    ; projetoProcessador:Controle|Alu:alu|Res[12] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; -0.641     ; 9.433      ;
; -10.425 ; projetoProcessador:Controle|regn:reg_0|R_OUT[1]                                                                                                          ; projetoProcessador:Controle|Alu:alu|Res[13] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; -0.276     ; 9.674      ;
; -10.285 ; projetoProcessador:Controle|regn:reg_0|R_OUT[1]                                                                                                          ; projetoProcessador:Controle|Alu:alu|Res[12] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; -0.424     ; 9.507      ;
; -10.270 ; projetoProcessador:Controle|regn:reg_0|R_OUT[0]                                                                                                          ; projetoProcessador:Controle|Alu:alu|Res[7]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; -0.287     ; 9.541      ;
; -10.259 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|Alu:alu|Res[7]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.176      ; 10.993     ;
; -10.259 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|Alu:alu|Res[7]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.176      ; 10.993     ;
; -10.259 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|Alu:alu|Res[7]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.176      ; 10.993     ;
; -10.259 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|Alu:alu|Res[7]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.176      ; 10.993     ;
; -10.259 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|Alu:alu|Res[7]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.176      ; 10.993     ;
; -10.259 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|Alu:alu|Res[7]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.176      ; 10.993     ;
; -10.259 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|Alu:alu|Res[7]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.176      ; 10.993     ;
; -10.259 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|Alu:alu|Res[7]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.176      ; 10.993     ;
; -10.259 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|Alu:alu|Res[7]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.176      ; 10.993     ;
; -10.229 ; projetoProcessador:Controle|regn:reg_3|R_OUT[0]                                                                                                          ; projetoProcessador:Controle|Alu:alu|Res[13] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; -0.125     ; 9.629      ;
; -10.196 ; projetoProcessador:Controle|regn:reg_0|R_OUT[3]                                                                                                          ; projetoProcessador:Controle|Alu:alu|Res[12] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; -0.424     ; 9.418      ;
; -10.196 ; projetoProcessador:Controle|Select[0]                                                                                                                    ; projetoProcessador:Controle|Alu:alu|Res[7]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; -0.504     ; 9.250      ;
; -10.180 ; projetoProcessador:Controle|Select[1]                                                                                                                    ; projetoProcessador:Controle|Alu:alu|Res[13] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; -0.492     ; 9.213      ;
; -10.165 ; projetoProcessador:Controle|regn:reg_0|R_OUT[0]                                                                                                          ; projetoProcessador:Controle|Alu:alu|Res[6]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; -0.295     ; 9.395      ;
; -10.158 ; projetoProcessador:Controle|pc_counter:reg_7|saida_pc[2]                                                                                                 ; projetoProcessador:Controle|Alu:alu|Res[12] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; -0.994     ; 8.810      ;
; -10.154 ; projetoProcessador:Controle|regn:reg_3|R_OUT[0]                                                                                                          ; projetoProcessador:Controle|Alu:alu|Res[12] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; -0.273     ; 9.527      ;
; -10.154 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|Alu:alu|Res[6]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.168      ; 10.847     ;
; -10.154 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|Alu:alu|Res[6]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.168      ; 10.847     ;
; -10.154 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|Alu:alu|Res[6]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.168      ; 10.847     ;
; -10.154 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|Alu:alu|Res[6]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.168      ; 10.847     ;
; -10.154 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|Alu:alu|Res[6]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.168      ; 10.847     ;
; -10.154 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|Alu:alu|Res[6]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.168      ; 10.847     ;
; -10.154 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|Alu:alu|Res[6]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.168      ; 10.847     ;
; -10.154 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|Alu:alu|Res[6]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.168      ; 10.847     ;
; -10.154 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|Alu:alu|Res[6]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.168      ; 10.847     ;
; -10.124 ; projetoProcessador:Controle|regn:reg_0|R_OUT[2]                                                                                                          ; projetoProcessador:Controle|Alu:alu|Res[12] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; -0.424     ; 9.346      ;
; -10.117 ; projetoProcessador:Controle|regn:reg_0|R_OUT[0]                                                                                                          ; projetoProcessador:Controle|Alu:alu|Res[3]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; -0.286     ; 9.385      ;
; -10.113 ; projetoProcessador:Controle|regn:reg_0|R_OUT[1]                                                                                                          ; projetoProcessador:Controle|Alu:alu|Res[6]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; -0.295     ; 9.343      ;
; -10.106 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|Alu:alu|Res[3]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.177      ; 10.837     ;
; -10.106 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|Alu:alu|Res[3]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.177      ; 10.837     ;
; -10.106 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|Alu:alu|Res[3]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.177      ; 10.837     ;
; -10.106 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|Alu:alu|Res[3]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.177      ; 10.837     ;
; -10.106 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|Alu:alu|Res[3]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.177      ; 10.837     ;
; -10.106 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|Alu:alu|Res[3]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.177      ; 10.837     ;
; -10.106 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|Alu:alu|Res[3]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.177      ; 10.837     ;
; -10.106 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|Alu:alu|Res[3]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.177      ; 10.837     ;
; -10.106 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|Alu:alu|Res[3]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.177      ; 10.837     ;
; -10.099 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|Alu:alu|Res[15] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.178      ; 10.802     ;
; -10.099 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|Alu:alu|Res[15] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.178      ; 10.802     ;
; -10.099 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|Alu:alu|Res[15] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.178      ; 10.802     ;
; -10.099 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|Alu:alu|Res[15] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.178      ; 10.802     ;
; -10.099 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|Alu:alu|Res[15] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.178      ; 10.802     ;
; -10.099 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|Alu:alu|Res[15] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.178      ; 10.802     ;
; -10.099 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|Alu:alu|Res[15] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.178      ; 10.802     ;
; -10.099 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|Alu:alu|Res[15] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.178      ; 10.802     ;
; -10.099 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|Alu:alu|Res[15] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.178      ; 10.802     ;
; -10.098 ; projetoProcessador:Controle|regn:reg_0|R_OUT[1]                                                                                                          ; projetoProcessador:Controle|Alu:alu|Res[4]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; -0.313     ; 9.306      ;
; -10.091 ; projetoProcessador:Controle|pc_counter:reg_7|saida_pc[2]                                                                                                 ; projetoProcessador:Controle|Alu:alu|Res[13] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; -0.846     ; 8.770      ;
; -10.091 ; projetoProcessador:Controle|Select[0]                                                                                                                    ; projetoProcessador:Controle|Alu:alu|Res[6]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; -0.512     ; 9.104      ;
; -10.085 ; projetoProcessador:Controle|regn:reg_5|R_OUT[2]                                                                                                          ; projetoProcessador:Controle|Alu:alu|Res[12] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; -0.558     ; 9.173      ;
; -10.078 ; projetoProcessador:Controle|regn:reg_3|R_OUT[2]                                                                                                          ; projetoProcessador:Controle|Alu:alu|Res[12] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; -0.273     ; 9.451      ;
; -10.069 ; projetoProcessador:Controle|regn:reg_0|R_OUT[1]                                                                                                          ; projetoProcessador:Controle|Alu:alu|Res[7]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; -0.287     ; 9.340      ;
; -10.065 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|Alu:alu|Res[4]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.150      ; 10.736     ;
; -10.065 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|Alu:alu|Res[4]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.150      ; 10.736     ;
; -10.065 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|Alu:alu|Res[4]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.150      ; 10.736     ;
; -10.065 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|Alu:alu|Res[4]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.150      ; 10.736     ;
; -10.065 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|Alu:alu|Res[4]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.150      ; 10.736     ;
; -10.065 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|Alu:alu|Res[4]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.150      ; 10.736     ;
; -10.065 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|Alu:alu|Res[4]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.150      ; 10.736     ;
; -10.065 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|Alu:alu|Res[4]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.150      ; 10.736     ;
; -10.065 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|Alu:alu|Res[4]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.150      ; 10.736     ;
; -10.059 ; projetoProcessador:Controle|regn:reg_0|R_OUT[0]                                                                                                          ; projetoProcessador:Controle|Alu:alu|Res[11] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; -0.443     ; 9.263      ;
; -10.057 ; projetoProcessador:Controle|regn:reg_0|R_OUT[2]                                                                                                          ; projetoProcessador:Controle|Alu:alu|Res[13] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; -0.276     ; 9.306      ;
; -10.048 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|Alu:alu|Res[11] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.020      ; 10.715     ;
; -10.048 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|Alu:alu|Res[11] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.020      ; 10.715     ;
; -10.048 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|Alu:alu|Res[11] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.020      ; 10.715     ;
; -10.048 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|Alu:alu|Res[11] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.020      ; 10.715     ;
; -10.048 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|Alu:alu|Res[11] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.020      ; 10.715     ;
; -10.048 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|Alu:alu|Res[11] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.020      ; 10.715     ;
; -10.048 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|Alu:alu|Res[11] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.020      ; 10.715     ;
; -10.048 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|Alu:alu|Res[11] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.020      ; 10.715     ;
; -10.048 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|Alu:alu|Res[11] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 1.020      ; 10.715     ;
; -10.043 ; projetoProcessador:Controle|Select[0]                                                                                                                    ; projetoProcessador:Controle|Alu:alu|Res[3]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; -0.503     ; 9.094      ;
; -10.040 ; projetoProcessador:Controle|Select[1]                                                                                                                    ; projetoProcessador:Controle|Alu:alu|Res[12] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; -0.640     ; 9.046      ;
; -10.039 ; projetoProcessador:Controle|regn:reg_0|R_OUT[0]                                                                                                          ; projetoProcessador:Controle|Alu:alu|Res[5]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; -0.296     ; 9.305      ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.254 ; projetoProcessador:Controle|regn:regG|R_OUT[12]                                                                                                          ; projetoProcessador:Controle|Tstep_Q.T0                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.323     ; 4.967      ;
; -5.252 ; projetoProcessador:Controle|regn:regG|R_OUT[12]                                                                                                          ; projetoProcessador:Controle|Tstep_Q.T5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.323     ; 4.965      ;
; -5.199 ; projetoProcessador:Controle|regn:regG|R_OUT[13]                                                                                                          ; projetoProcessador:Controle|Tstep_Q.T0                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.323     ; 4.912      ;
; -5.197 ; projetoProcessador:Controle|regn:regG|R_OUT[13]                                                                                                          ; projetoProcessador:Controle|Tstep_Q.T5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.323     ; 4.910      ;
; -5.130 ; projetoProcessador:Controle|regn:regG|R_OUT[4]                                                                                                           ; projetoProcessador:Controle|Tstep_Q.T0                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.586     ; 4.580      ;
; -5.128 ; projetoProcessador:Controle|regn:regG|R_OUT[4]                                                                                                           ; projetoProcessador:Controle|Tstep_Q.T5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.586     ; 4.578      ;
; -5.077 ; projetoProcessador:Controle|regn:regG|R_OUT[8]                                                                                                           ; projetoProcessador:Controle|Tstep_Q.T0                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.161     ; 4.952      ;
; -5.075 ; projetoProcessador:Controle|regn:regG|R_OUT[8]                                                                                                           ; projetoProcessador:Controle|Tstep_Q.T5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.161     ; 4.950      ;
; -5.037 ; projetoProcessador:Controle|regn:regG|R_OUT[5]                                                                                                           ; projetoProcessador:Controle|Tstep_Q.T0                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.646     ; 4.427      ;
; -5.035 ; projetoProcessador:Controle|regn:regG|R_OUT[5]                                                                                                           ; projetoProcessador:Controle|Tstep_Q.T5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.646     ; 4.425      ;
; -5.015 ; projetoProcessador:Controle|regn:regG|R_OUT[10]                                                                                                          ; projetoProcessador:Controle|Tstep_Q.T0                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.311     ; 4.740      ;
; -5.013 ; projetoProcessador:Controle|regn:regG|R_OUT[10]                                                                                                          ; projetoProcessador:Controle|Tstep_Q.T5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.311     ; 4.738      ;
; -5.010 ; projetoProcessador:Controle|regn:regG|R_OUT[14]                                                                                                          ; projetoProcessador:Controle|Tstep_Q.T0                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.220     ; 4.826      ;
; -5.009 ; projetoProcessador:Controle|regn:regG|R_OUT[7]                                                                                                           ; projetoProcessador:Controle|Tstep_Q.T0                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.490     ; 4.555      ;
; -5.008 ; projetoProcessador:Controle|regn:regG|R_OUT[14]                                                                                                          ; projetoProcessador:Controle|Tstep_Q.T5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.220     ; 4.824      ;
; -5.007 ; projetoProcessador:Controle|regn:regG|R_OUT[7]                                                                                                           ; projetoProcessador:Controle|Tstep_Q.T5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.490     ; 4.553      ;
; -4.946 ; projetoProcessador:Controle|regn:regG|R_OUT[2]                                                                                                           ; projetoProcessador:Controle|Tstep_Q.T0                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.660     ; 4.322      ;
; -4.944 ; projetoProcessador:Controle|regn:regG|R_OUT[2]                                                                                                           ; projetoProcessador:Controle|Tstep_Q.T5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.660     ; 4.320      ;
; -4.938 ; projetoProcessador:Controle|regn:regG|R_OUT[1]                                                                                                           ; projetoProcessador:Controle|Tstep_Q.T0                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.362     ; 4.612      ;
; -4.936 ; projetoProcessador:Controle|regn:regG|R_OUT[1]                                                                                                           ; projetoProcessador:Controle|Tstep_Q.T5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.362     ; 4.610      ;
; -4.903 ; projetoProcessador:Controle|regn:regG|R_OUT[9]                                                                                                           ; projetoProcessador:Controle|Tstep_Q.T0                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.364     ; 4.575      ;
; -4.901 ; projetoProcessador:Controle|regn:regG|R_OUT[9]                                                                                                           ; projetoProcessador:Controle|Tstep_Q.T5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.364     ; 4.573      ;
; -4.899 ; projetoProcessador:Controle|regn:regG|R_OUT[6]                                                                                                           ; projetoProcessador:Controle|Tstep_Q.T0                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.625     ; 4.310      ;
; -4.897 ; projetoProcessador:Controle|regn:regG|R_OUT[6]                                                                                                           ; projetoProcessador:Controle|Tstep_Q.T5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.625     ; 4.308      ;
; -4.878 ; projetoProcessador:Controle|regn:regG|R_OUT[15]                                                                                                          ; projetoProcessador:Controle|Tstep_Q.T0                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.490     ; 4.424      ;
; -4.877 ; projetoProcessador:Controle|regn:regG|R_OUT[0]                                                                                                           ; projetoProcessador:Controle|Tstep_Q.T0                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.161     ; 4.752      ;
; -4.876 ; projetoProcessador:Controle|regn:regG|R_OUT[15]                                                                                                          ; projetoProcessador:Controle|Tstep_Q.T5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.490     ; 4.422      ;
; -4.875 ; projetoProcessador:Controle|regn:regG|R_OUT[0]                                                                                                           ; projetoProcessador:Controle|Tstep_Q.T5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.161     ; 4.750      ;
; -4.842 ; projetoProcessador:Controle|regn:regG|R_OUT[3]                                                                                                           ; projetoProcessador:Controle|Tstep_Q.T0                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.490     ; 4.388      ;
; -4.840 ; projetoProcessador:Controle|regn:regG|R_OUT[3]                                                                                                           ; projetoProcessador:Controle|Tstep_Q.T5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.490     ; 4.386      ;
; -4.836 ; projetoProcessador:Controle|regn:regG|R_OUT[11]                                                                                                          ; projetoProcessador:Controle|Tstep_Q.T0                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.296     ; 4.576      ;
; -4.834 ; projetoProcessador:Controle|regn:regG|R_OUT[11]                                                                                                          ; projetoProcessador:Controle|Tstep_Q.T5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -1.296     ; 4.574      ;
; -4.453 ; projetoProcessador:Controle|regn:reg_3|R_OUT[6]                                                                                                          ; projetoProcessador:Controle|regn:reg_2|R_OUT[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 5.434      ;
; -4.365 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|regn:reg_2|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.547      ; 6.948      ;
; -4.365 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|regn:reg_2|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.547      ; 6.948      ;
; -4.365 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|regn:reg_2|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.547      ; 6.948      ;
; -4.365 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|regn:reg_2|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.547      ; 6.948      ;
; -4.365 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|regn:reg_2|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.547      ; 6.948      ;
; -4.365 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|regn:reg_2|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.547      ; 6.948      ;
; -4.365 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|regn:reg_2|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.547      ; 6.948      ;
; -4.365 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|regn:reg_2|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.547      ; 6.948      ;
; -4.365 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|regn:reg_2|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.547      ; 6.948      ;
; -4.359 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|regn:reg_4|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.821      ; 7.216      ;
; -4.359 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|regn:reg_4|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.821      ; 7.216      ;
; -4.359 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|regn:reg_4|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.821      ; 7.216      ;
; -4.359 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|regn:reg_4|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.821      ; 7.216      ;
; -4.359 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|regn:reg_4|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.821      ; 7.216      ;
; -4.359 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|regn:reg_4|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.821      ; 7.216      ;
; -4.359 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|regn:reg_4|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.821      ; 7.216      ;
; -4.359 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|regn:reg_4|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.821      ; 7.216      ;
; -4.359 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|regn:reg_4|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.821      ; 7.216      ;
; -4.320 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|regn:reg_0|R_OUT[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.463      ; 6.819      ;
; -4.320 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|regn:reg_0|R_OUT[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.463      ; 6.819      ;
; -4.320 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|regn:reg_0|R_OUT[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.463      ; 6.819      ;
; -4.320 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|regn:reg_0|R_OUT[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.463      ; 6.819      ;
; -4.320 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|regn:reg_0|R_OUT[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.463      ; 6.819      ;
; -4.320 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|regn:reg_0|R_OUT[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.463      ; 6.819      ;
; -4.320 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|regn:reg_0|R_OUT[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.463      ; 6.819      ;
; -4.320 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|regn:reg_0|R_OUT[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.463      ; 6.819      ;
; -4.320 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|regn:reg_0|R_OUT[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.463      ; 6.819      ;
; -4.308 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|regn:reg_0|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.826      ; 7.170      ;
; -4.308 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|regn:reg_0|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.826      ; 7.170      ;
; -4.308 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|regn:reg_0|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.826      ; 7.170      ;
; -4.308 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|regn:reg_0|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.826      ; 7.170      ;
; -4.308 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|regn:reg_0|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.826      ; 7.170      ;
; -4.308 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|regn:reg_0|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.826      ; 7.170      ;
; -4.308 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|regn:reg_0|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.826      ; 7.170      ;
; -4.308 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|regn:reg_0|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.826      ; 7.170      ;
; -4.308 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|regn:reg_0|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.826      ; 7.170      ;
; -4.295 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|regn:reg_3|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.312      ; 6.643      ;
; -4.295 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|regn:reg_3|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.312      ; 6.643      ;
; -4.295 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|regn:reg_3|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.312      ; 6.643      ;
; -4.295 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|regn:reg_3|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.312      ; 6.643      ;
; -4.295 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|regn:reg_3|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.312      ; 6.643      ;
; -4.295 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|regn:reg_3|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.312      ; 6.643      ;
; -4.295 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|regn:reg_3|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.312      ; 6.643      ;
; -4.295 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|regn:reg_3|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.312      ; 6.643      ;
; -4.295 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|regn:reg_3|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.312      ; 6.643      ;
; -4.293 ; projetoProcessador:Controle|regn:reg_5|R_OUT[11]                                                                                                         ; projetoProcessador:Controle|regn:reg_2|R_OUT[11]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.124      ; 5.453      ;
; -4.286 ; projetoProcessador:Controle|regn:reg_0|R_OUT[7]                                                                                                          ; projetoProcessador:Controle|regn:reg_2|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.218     ; 5.104      ;
; -4.285 ; projetoProcessador:Controle|regn:reg_3|R_OUT[6]                                                                                                          ; projetoProcessador:Controle|regn:reg_0|R_OUT[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.139     ; 5.182      ;
; -4.282 ; projetoProcessador:Controle|regn:reg_1|R_OUT[5]                                                                                                          ; projetoProcessador:Controle|regn:reg_0|R_OUT[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.276     ; 5.042      ;
; -4.280 ; projetoProcessador:Controle|regn:reg_0|R_OUT[7]                                                                                                          ; projetoProcessador:Controle|regn:reg_4|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.056      ; 5.372      ;
; -4.258 ; projetoProcessador:Controle|regn:reg_0|R_OUT[5]                                                                                                          ; projetoProcessador:Controle|regn:reg_0|R_OUT[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.294      ;
; -4.236 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|regn:reg_5|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.785      ; 7.057      ;
; -4.236 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|regn:reg_5|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.785      ; 7.057      ;
; -4.236 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|regn:reg_5|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.785      ; 7.057      ;
; -4.236 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|regn:reg_5|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.785      ; 7.057      ;
; -4.236 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|regn:reg_5|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.785      ; 7.057      ;
; -4.236 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|regn:reg_5|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.785      ; 7.057      ;
; -4.236 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|regn:reg_5|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.785      ; 7.057      ;
; -4.236 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|regn:reg_5|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.785      ; 7.057      ;
; -4.236 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|regn:reg_5|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.785      ; 7.057      ;
; -4.229 ; projetoProcessador:Controle|pc_counter:reg_7|saida_pc[11]                                                                                                ; projetoProcessador:Controle|regn:reg_2|R_OUT[11]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.312      ; 5.577      ;
; -4.217 ; projetoProcessador:Controle|regn:reg_3|R_OUT[6]                                                                                                          ; projetoProcessador:Controle|regn:reg_1|R_OUT[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.181      ; 5.434      ;
; -4.216 ; projetoProcessador:Controle|regn:reg_0|R_OUT[7]                                                                                                          ; projetoProcessador:Controle|regn:reg_3|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.453     ; 4.799      ;
; -4.211 ; projetoProcessador:Controle|regn:reg_0|R_OUT[6]                                                                                                          ; projetoProcessador:Controle|regn:reg_2|R_OUT[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.084      ; 5.331      ;
; -4.203 ; projetoProcessador:Controle|regn:reg_5|R_OUT[11]                                                                                                         ; projetoProcessador:Controle|regn:reg_1|R_OUT[11]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.209      ; 5.448      ;
; -4.203 ; projetoProcessador:Controle|regn:reg_5|R_OUT[6]                                                                                                          ; projetoProcessador:Controle|regn:reg_2|R_OUT[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.992     ; 4.247      ;
; -4.195 ; projetoProcessador:Controle|pc_counter:reg_7|saida_pc[15]                                                                                                ; projetoProcessador:Controle|pc_counter:reg_7|saida_pc[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.231      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'projetoProcessador:Controle|Tstep_Q.T3'                                                                                                                                    ;
+--------+--------------------------------------------------+----------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                          ; Launch Clock ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; -4.079 ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|A_in ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T3 ; 0.500        ; -0.190     ; 1.926      ;
; -3.964 ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|A_in ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T3 ; 0.500        ; -0.190     ; 1.811      ;
+--------+--------------------------------------------------+----------------------------------+--------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'projetoProcessador:Controle|Tstep_Q.T1'                                                                                                                                                                   ;
+--------+--------------------------------------------------+---------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                               ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -2.815 ; projetoProcessador:Controle|regn:regIR|R_OUT[2]  ; projetoProcessador:Controle|Select[2] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.840      ; 3.780      ;
; -2.750 ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.957      ; 3.687      ;
; -2.714 ; projetoProcessador:Controle|regn:regIR|R_OUT[12] ; projetoProcessador:Controle|Select[2] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.840      ; 3.679      ;
; -2.705 ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Select[2] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.840      ; 3.670      ;
; -2.641 ; projetoProcessador:Controle|regn:regIR|R_OUT[10] ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.956      ; 3.637      ;
; -2.618 ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Select[3] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.969      ; 3.564      ;
; -2.587 ; projetoProcessador:Controle|Tstep_Q.T5           ; projetoProcessador:Controle|Select[3] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 1.221      ; 3.785      ;
; -2.542 ; projetoProcessador:Controle|regn:regIR|R_OUT[0]  ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.957      ; 3.479      ;
; -2.501 ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|Select[2] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.840      ; 3.466      ;
; -2.481 ; projetoProcessador:Controle|regn:regIR|R_OUT[9]  ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.957      ; 3.418      ;
; -2.469 ; projetoProcessador:Controle|regn:regIR|R_OUT[11] ; projetoProcessador:Controle|Select[2] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.840      ; 3.434      ;
; -2.449 ; projetoProcessador:Controle|regn:regIR|R_OUT[12] ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.957      ; 3.386      ;
; -2.423 ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.957      ; 3.360      ;
; -2.421 ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Select[3] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.969      ; 3.367      ;
; -2.394 ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.956      ; 3.390      ;
; -2.392 ; projetoProcessador:Controle|Tstep_Q.T5           ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 1.209      ; 3.581      ;
; -2.350 ; projetoProcessador:Controle|Tstep_Q.T0           ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 1.209      ; 3.539      ;
; -2.345 ; projetoProcessador:Controle|regn:regIR|R_OUT[1]  ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.956      ; 3.341      ;
; -2.335 ; projetoProcessador:Controle|Tstep_Q.T5           ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 1.208      ; 3.583      ;
; -2.323 ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.956      ; 3.319      ;
; -2.306 ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|Select[3] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.969      ; 3.252      ;
; -2.293 ; projetoProcessador:Controle|Tstep_Q.T0           ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 1.208      ; 3.541      ;
; -2.278 ; projetoProcessador:Controle|regn:regIR|R_OUT[12] ; projetoProcessador:Controle|Select[3] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.969      ; 3.224      ;
; -2.244 ; projetoProcessador:Controle|regn:regIR|R_OUT[12] ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.956      ; 3.240      ;
; -2.193 ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.957      ; 3.130      ;
; -2.136 ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.956      ; 3.132      ;
; -1.744 ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Select[2] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.840      ; 2.709      ;
; -1.531 ; projetoProcessador:Controle|Tstep_Q.T0           ; projetoProcessador:Controle|Select[2] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 1.092      ; 2.748      ;
; 0.134  ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[2] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.500        ; 3.865      ; 3.606      ;
; 0.342  ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[1] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.500        ; 3.981      ; 3.429      ;
; 0.343  ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[0] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.500        ; 3.982      ; 3.369      ;
; 0.542  ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[3] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.500        ; 3.994      ; 3.179      ;
; 0.634  ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[2] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 3.865      ; 3.606      ;
; 0.842  ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[1] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 3.981      ; 3.429      ;
; 0.843  ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[0] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 3.982      ; 3.369      ;
; 0.901  ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[2] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.500        ; 3.865      ; 2.839      ;
; 0.967  ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[1] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.500        ; 3.981      ; 2.804      ;
; 0.969  ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[0] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.500        ; 3.982      ; 2.743      ;
; 1.042  ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[3] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 3.994      ; 3.179      ;
; 1.401  ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[2] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 3.865      ; 2.839      ;
; 1.467  ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[1] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 3.981      ; 2.804      ;
; 1.469  ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[0] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 3.982      ; 2.743      ;
; 1.630  ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[3] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.500        ; 3.994      ; 2.091      ;
; 2.130  ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[3] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 3.994      ; 2.091      ;
+--------+--------------------------------------------------+---------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                         ;
+--------+----------------------------------------+---------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                           ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; -4.286 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T4            ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.898      ; 2.128      ;
; -4.122 ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4            ; projetoProcessador:Controle|Tstep_Q.T4 ; CLOCK_50    ; 0.000        ; 5.898      ; 2.292      ;
; -3.786 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T4            ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 5.898      ; 2.128      ;
; -3.622 ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4            ; projetoProcessador:Controle|Tstep_Q.T4 ; CLOCK_50    ; -0.500       ; 5.898      ; 2.292      ;
; -3.346 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[10]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 6.229      ; 3.399      ;
; -3.346 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[12]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 6.229      ; 3.399      ;
; -3.274 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[4]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 6.159      ; 3.401      ;
; -3.274 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[6]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 6.159      ; 3.401      ;
; -3.140 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[15]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 6.008      ; 3.384      ;
; -3.140 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[9]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 6.008      ; 3.384      ;
; -3.140 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[8]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 6.008      ; 3.384      ;
; -3.140 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[14]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 6.008      ; 3.384      ;
; -3.140 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[11]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 6.008      ; 3.384      ;
; -3.140 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[5]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 6.008      ; 3.384      ;
; -3.140 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[13]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 6.008      ; 3.384      ;
; -3.140 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[2]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 6.008      ; 3.384      ;
; -3.006 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:regAddr|R_OUT[3] ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.575      ; 3.085      ;
; -2.846 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[10]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 6.229      ; 3.399      ;
; -2.846 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[12]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 6.229      ; 3.399      ;
; -2.845 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_4|R_OUT[4]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.909      ; 3.580      ;
; -2.845 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_4|R_OUT[6]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.909      ; 3.580      ;
; -2.837 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:regAddr|R_OUT[7] ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.712      ; 3.391      ;
; -2.837 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:regAddr|R_OUT[6] ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.712      ; 3.391      ;
; -2.837 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:regAddr|R_OUT[2] ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.712      ; 3.391      ;
; -2.837 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:regAddr|R_OUT[1] ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.712      ; 3.391      ;
; -2.780 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:regAddr|R_OUT[0] ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.611      ; 3.347      ;
; -2.774 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[4]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 6.159      ; 3.401      ;
; -2.774 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[6]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 6.159      ; 3.401      ;
; -2.743 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_4|R_OUT[10]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 6.044      ; 3.817      ;
; -2.743 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_4|R_OUT[12]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 6.044      ; 3.817      ;
; -2.743 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:regAddr|R_OUT[5] ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.867      ; 3.640      ;
; -2.743 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:regAddr|R_OUT[4] ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.867      ; 3.640      ;
; -2.677 ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|regW:Wren|W           ; projetoProcessador:Controle|Tstep_Q.T4 ; CLOCK_50    ; 0.000        ; 4.517      ; 2.356      ;
; -2.640 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[15]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 6.008      ; 3.384      ;
; -2.640 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[9]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 6.008      ; 3.384      ;
; -2.640 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[8]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 6.008      ; 3.384      ;
; -2.640 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[14]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 6.008      ; 3.384      ;
; -2.640 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[11]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 6.008      ; 3.384      ;
; -2.640 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[5]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 6.008      ; 3.384      ;
; -2.640 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[13]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 6.008      ; 3.384      ;
; -2.640 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[2]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 6.008      ; 3.384      ;
; -2.622 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_1|R_OUT[9]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.685      ; 3.579      ;
; -2.576 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_5|R_OUT[4]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.907      ; 3.847      ;
; -2.576 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_5|R_OUT[6]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.907      ; 3.847      ;
; -2.506 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:regAddr|R_OUT[3] ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 5.575      ; 3.085      ;
; -2.427 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_0|R_OUT[9]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.293      ; 3.382      ;
; -2.427 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_0|R_OUT[4]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.293      ; 3.382      ;
; -2.427 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_0|R_OUT[14]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.293      ; 3.382      ;
; -2.396 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_2|R_OUT[8]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.713      ; 3.833      ;
; -2.396 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_2|R_OUT[10]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.713      ; 3.833      ;
; -2.396 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_2|R_OUT[11]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.713      ; 3.833      ;
; -2.355 ; projetoProcessador:Controle|Tstep_Q.T1 ; projetoProcessador:Controle|Tstep_Q.T2            ; projetoProcessador:Controle|Tstep_Q.T1 ; CLOCK_50    ; 0.000        ; 2.773      ; 0.934      ;
; -2.345 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_4|R_OUT[4]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 5.909      ; 3.580      ;
; -2.345 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_4|R_OUT[6]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 5.909      ; 3.580      ;
; -2.337 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:regAddr|R_OUT[7] ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 5.712      ; 3.391      ;
; -2.337 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:regAddr|R_OUT[6] ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 5.712      ; 3.391      ;
; -2.337 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:regAddr|R_OUT[2] ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 5.712      ; 3.391      ;
; -2.337 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:regAddr|R_OUT[1] ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 5.712      ; 3.391      ;
; -2.323 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_0|R_OUT[8]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.194      ; 3.387      ;
; -2.323 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_0|R_OUT[10]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.194      ; 3.387      ;
; -2.323 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_0|R_OUT[12]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.194      ; 3.387      ;
; -2.323 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_0|R_OUT[11]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.194      ; 3.387      ;
; -2.323 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_0|R_OUT[13]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.194      ; 3.387      ;
; -2.312 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_5|R_OUT[15]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.704      ; 3.908      ;
; -2.312 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_5|R_OUT[14]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.704      ; 3.908      ;
; -2.282 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_1|R_OUT[12]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.474      ; 3.708      ;
; -2.282 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_1|R_OUT[4]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.474      ; 3.708      ;
; -2.282 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_1|R_OUT[14]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.474      ; 3.708      ;
; -2.282 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_1|R_OUT[13]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.474      ; 3.708      ;
; -2.282 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_1|R_OUT[15]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.474      ; 3.708      ;
; -2.280 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:regAddr|R_OUT[0] ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 5.611      ; 3.347      ;
; -2.262 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_5|R_OUT[12]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.589      ; 3.843      ;
; -2.262 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_5|R_OUT[11]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.589      ; 3.843      ;
; -2.248 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_1|R_OUT[8]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.798      ; 4.066      ;
; -2.248 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_1|R_OUT[10]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.798      ; 4.066      ;
; -2.248 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_1|R_OUT[11]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.798      ; 4.066      ;
; -2.243 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_4|R_OUT[10]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 6.044      ; 3.817      ;
; -2.243 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_4|R_OUT[12]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 6.044      ; 3.817      ;
; -2.243 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:regAddr|R_OUT[5] ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 5.867      ; 3.640      ;
; -2.243 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:regAddr|R_OUT[4] ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 5.867      ; 3.640      ;
; -2.177 ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|regW:Wren|W           ; projetoProcessador:Controle|Tstep_Q.T4 ; CLOCK_50    ; -0.500       ; 4.517      ; 2.356      ;
; -2.159 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_3|R_OUT[9]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.728      ; 4.085      ;
; -2.159 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_3|R_OUT[5]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.728      ; 4.085      ;
; -2.159 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_3|R_OUT[4]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.728      ; 4.085      ;
; -2.159 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_3|R_OUT[14]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.728      ; 4.085      ;
; -2.143 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_2|R_OUT[9]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.478      ; 3.851      ;
; -2.143 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_2|R_OUT[12]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.478      ; 3.851      ;
; -2.143 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_2|R_OUT[4]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.478      ; 3.851      ;
; -2.143 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_2|R_OUT[14]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.478      ; 3.851      ;
; -2.143 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_2|R_OUT[13]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.478      ; 3.851      ;
; -2.143 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_2|R_OUT[15]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.478      ; 3.851      ;
; -2.122 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_1|R_OUT[9]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 5.685      ; 3.579      ;
; -2.097 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_3|R_OUT[15]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.948      ; 4.367      ;
; -2.085 ; projetoProcessador:Controle|A_in       ; projetoProcessador:Controle|regn:A|R_OUT[0]       ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 3.219      ; 0.900      ;
; -2.076 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_5|R_OUT[4]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 5.907      ; 3.847      ;
; -2.076 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_5|R_OUT[6]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 5.907      ; 3.847      ;
; -2.067 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_5|R_OUT[1]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.153      ; 3.602      ;
; -2.067 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_5|R_OUT[0]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.153      ; 3.602      ;
; -2.067 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_5|R_OUT[5]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.153      ; 3.602      ;
; -2.067 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_5|R_OUT[7]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 5.153      ; 3.602      ;
+--------+----------------------------------------+---------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'projetoProcessador:Controle|Tstep_Q.T4'                                                                                                                                                                          ;
+--------+--------------------------------------------------+---------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                     ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -3.219 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[3]       ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 5.060      ; 2.091      ;
; -3.051 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[0]       ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 5.048      ; 2.247      ;
; -2.719 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[3]       ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 5.060      ; 2.091      ;
; -2.568 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[1]       ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 5.047      ; 2.729      ;
; -2.551 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[0]       ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 5.048      ; 2.247      ;
; -2.363 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[2]       ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 4.931      ; 2.818      ;
; -2.274 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[3]       ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 5.060      ; 3.036      ;
; -2.068 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[1]       ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 5.047      ; 2.729      ;
; -1.956 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[0]       ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 5.048      ; 3.342      ;
; -1.929 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[9]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 4.525      ; 2.846      ;
; -1.914 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[1]       ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 5.047      ; 3.383      ;
; -1.863 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[2]       ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 4.931      ; 2.818      ;
; -1.840 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[0]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 4.527      ; 2.937      ;
; -1.824 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[15] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 4.546      ; 2.972      ;
; -1.789 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[8]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 4.527      ; 2.988      ;
; -1.774 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[3]       ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 5.060      ; 3.036      ;
; -1.724 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[2]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 4.403      ; 2.929      ;
; -1.679 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[10] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 4.399      ; 2.970      ;
; -1.651 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[2]       ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 4.931      ; 3.530      ;
; -1.568 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[7]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 4.544      ; 3.226      ;
; -1.487 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[5]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 4.535      ; 3.298      ;
; -1.456 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[0]       ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 5.048      ; 3.342      ;
; -1.429 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[9]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 4.525      ; 2.846      ;
; -1.414 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[1]       ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 5.047      ; 3.383      ;
; -1.395 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[14] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 4.537      ; 3.392      ;
; -1.340 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[0]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 4.527      ; 2.937      ;
; -1.324 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[15] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 4.546      ; 2.972      ;
; -1.289 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[8]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 4.527      ; 2.988      ;
; -1.238 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[3]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 4.545      ; 3.557      ;
; -1.224 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[2]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 4.403      ; 2.929      ;
; -1.179 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[10] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 4.399      ; 2.970      ;
; -1.151 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[2]       ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 4.931      ; 3.530      ;
; -1.137 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[1]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 4.517      ; 3.630      ;
; -1.117 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[13] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 4.555      ; 3.688      ;
; -1.068 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[7]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 4.544      ; 3.226      ;
; -1.026 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[4]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 4.518      ; 3.742      ;
; -0.987 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[5]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 4.535      ; 3.298      ;
; -0.977 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[12] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 4.407      ; 3.680      ;
; -0.895 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[14] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 4.537      ; 3.392      ;
; -0.758 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[6]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 4.536      ; 4.028      ;
; -0.738 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[3]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 4.545      ; 3.557      ;
; -0.733 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[11] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 4.388      ; 3.905      ;
; -0.637 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[1]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 4.517      ; 3.630      ;
; -0.617 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[13] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 4.555      ; 3.688      ;
; -0.526 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[4]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 4.518      ; 3.742      ;
; -0.477 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[12] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 4.407      ; 3.680      ;
; -0.258 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[6]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 4.536      ; 4.028      ;
; -0.233 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[11] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 4.388      ; 3.905      ;
; 0.561  ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Select[1]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.022      ; 2.583      ;
; 0.590  ; projetoProcessador:Controle|Tstep_Q.T0           ; projetoProcessador:Controle|Select[2]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.158      ; 2.748      ;
; 0.644  ; projetoProcessador:Controle|regn:regIR|R_OUT[10] ; projetoProcessador:Controle|Select[1]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.022      ; 2.666      ;
; 0.683  ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Select[3]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.035      ; 2.718      ;
; 0.733  ; projetoProcessador:Controle|regn:regIR|R_OUT[9]  ; projetoProcessador:Controle|Select[0]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.023      ; 2.756      ;
; 0.803  ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Select[2]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 1.906      ; 2.709      ;
; 0.810  ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Select[0]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.023      ; 2.833      ;
; 0.917  ; projetoProcessador:Controle|regn:regIR|R_OUT[12] ; projetoProcessador:Controle|Select[3]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.035      ; 2.952      ;
; 1.018  ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|Select[0]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.023      ; 3.041      ;
; 1.021  ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|Select[1]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.022      ; 3.043      ;
; 1.046  ; projetoProcessador:Controle|regn:regIR|R_OUT[12] ; projetoProcessador:Controle|Select[0]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.023      ; 3.069      ;
; 1.078  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Select[1]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.022      ; 3.100      ;
; 1.079  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Select[0]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.023      ; 3.102      ;
; 1.145  ; projetoProcessador:Controle|regn:regIR|R_OUT[11] ; projetoProcessador:Controle|Select[2]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 1.906      ; 3.051      ;
; 1.146  ; projetoProcessador:Controle|regn:regIR|R_OUT[1]  ; projetoProcessador:Controle|Select[1]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.022      ; 3.168      ;
; 1.213  ; projetoProcessador:Controle|regn:regIR|R_OUT[12] ; projetoProcessador:Controle|Select[1]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.022      ; 3.235      ;
; 1.217  ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|Select[3]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.035      ; 3.252      ;
; 1.225  ; projetoProcessador:Controle|regn:regIR|R_OUT[2]  ; projetoProcessador:Controle|Select[2]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 1.906      ; 3.131      ;
; 1.264  ; projetoProcessador:Controle|Tstep_Q.T0           ; projetoProcessador:Controle|Select[0]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.275      ; 3.539      ;
; 1.267  ; projetoProcessador:Controle|Tstep_Q.T0           ; projetoProcessador:Controle|Select[1]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.274      ; 3.541      ;
; 1.306  ; projetoProcessador:Controle|Tstep_Q.T5           ; projetoProcessador:Controle|Select[0]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.275      ; 3.581      ;
; 1.309  ; projetoProcessador:Controle|Tstep_Q.T5           ; projetoProcessador:Controle|Select[1]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.274      ; 3.583      ;
; 1.332  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Select[3]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.035      ; 3.367      ;
; 1.418  ; projetoProcessador:Controle|regn:regIR|R_OUT[0]  ; projetoProcessador:Controle|Select[0]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.023      ; 3.441      ;
; 1.478  ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|Select[2]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 1.906      ; 3.384      ;
; 1.498  ; projetoProcessador:Controle|Tstep_Q.T5           ; projetoProcessador:Controle|Select[3]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.287      ; 3.785      ;
; 1.511  ; projetoProcessador:Controle|regn:regIR|R_OUT[12] ; projetoProcessador:Controle|Select[2]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 1.906      ; 3.417      ;
; 1.631  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Select[2]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 1.906      ; 3.537      ;
; 1.836  ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Alu:alu|Res[9]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 1.500      ; 2.836      ;
; 1.942  ; projetoProcessador:Controle|regn:regIR|R_OUT[6]  ; projetoProcessador:Controle|Alu:alu|Res[0]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 1.502      ; 2.944      ;
; 1.962  ; projetoProcessador:Controle|regn:regIR|R_OUT[5]  ; projetoProcessador:Controle|Alu:alu|Res[0]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 1.502      ; 2.964      ;
; 1.971  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Alu:alu|Res[9]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 1.500      ; 2.971      ;
; 1.973  ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|Alu:alu|Res[9]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 1.500      ; 2.973      ;
; 2.061  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Alu:alu|Res[0]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 1.502      ; 3.063      ;
; 2.077  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Alu:alu|Res[15] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 1.521      ; 3.098      ;
; 2.111  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Alu:alu|Res[8]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 1.502      ; 3.113      ;
; 2.221  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Alu:alu|Res[10] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 1.374      ; 3.095      ;
; 2.223  ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Alu:alu|Res[0]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 1.502      ; 3.225      ;
; 2.239  ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Alu:alu|Res[15] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 1.521      ; 3.260      ;
; 2.274  ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Alu:alu|Res[8]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 1.502      ; 3.276      ;
; 2.315  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Alu:alu|Res[2]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 1.378      ; 3.193      ;
; 2.384  ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Alu:alu|Res[10] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 1.374      ; 3.258      ;
; 2.393  ; projetoProcessador:Controle|Select[2]            ; projetoProcessador:Controle|Alu:alu|Res[7]  ; projetoProcessador:Controle|Tstep_Q.T1 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 0.679      ; 2.572      ;
; 2.413  ; projetoProcessador:Controle|regn:regIR|R_OUT[5]  ; projetoProcessador:Controle|Alu:alu|Res[15] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 1.521      ; 3.434      ;
; 2.446  ; projetoProcessador:Controle|Select[2]            ; projetoProcessador:Controle|Alu:alu|Res[2]  ; projetoProcessador:Controle|Tstep_Q.T1 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 0.538      ; 2.484      ;
; 2.471  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Alu:alu|Res[7]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 1.519      ; 3.490      ;
; 2.489  ; projetoProcessador:Controle|regn:regIR|R_OUT[6]  ; projetoProcessador:Controle|Alu:alu|Res[15] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 1.521      ; 3.510      ;
; 2.504  ; projetoProcessador:Controle|Select[2]            ; projetoProcessador:Controle|Alu:alu|Res[3]  ; projetoProcessador:Controle|Tstep_Q.T1 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 0.680      ; 2.684      ;
; 2.552  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Alu:alu|Res[5]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 1.510      ; 3.562      ;
; 2.563  ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Alu:alu|Res[11] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 1.363      ; 3.426      ;
; 2.644  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Alu:alu|Res[14] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 1.512      ; 3.656      ;
; 2.682  ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|Alu:alu|Res[2]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 1.378      ; 3.560      ;
+--------+--------------------------------------------------+---------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'projetoProcessador:Controle|Tstep_Q.T1'                                                                                                                                                                    ;
+--------+--------------------------------------------------+---------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                               ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -2.153 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[3] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 3.994      ; 2.091      ;
; -1.985 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[0] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 3.982      ; 2.247      ;
; -1.653 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[3] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; -0.500       ; 3.994      ; 2.091      ;
; -1.502 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[1] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 3.981      ; 2.729      ;
; -1.485 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[0] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; -0.500       ; 3.982      ; 2.247      ;
; -1.297 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[2] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 3.865      ; 2.818      ;
; -1.208 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[3] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 3.994      ; 3.036      ;
; -1.002 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[1] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; -0.500       ; 3.981      ; 2.729      ;
; -0.890 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[0] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 3.982      ; 3.342      ;
; -0.848 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[1] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 3.981      ; 3.383      ;
; -0.797 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[2] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; -0.500       ; 3.865      ; 2.818      ;
; -0.708 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[3] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; -0.500       ; 3.994      ; 3.036      ;
; -0.585 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[2] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 3.865      ; 3.530      ;
; -0.390 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[0] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; -0.500       ; 3.982      ; 3.342      ;
; -0.348 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[1] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; -0.500       ; 3.981      ; 3.383      ;
; -0.085 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[2] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; -0.500       ; 3.865      ; 3.530      ;
; 1.627  ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.956      ; 2.583      ;
; 1.656  ; projetoProcessador:Controle|Tstep_Q.T0           ; projetoProcessador:Controle|Select[2] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 1.092      ; 2.748      ;
; 1.710  ; projetoProcessador:Controle|regn:regIR|R_OUT[10] ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.956      ; 2.666      ;
; 1.749  ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Select[3] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.969      ; 2.718      ;
; 1.799  ; projetoProcessador:Controle|regn:regIR|R_OUT[9]  ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.957      ; 2.756      ;
; 1.869  ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Select[2] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.840      ; 2.709      ;
; 1.876  ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.957      ; 2.833      ;
; 1.983  ; projetoProcessador:Controle|regn:regIR|R_OUT[12] ; projetoProcessador:Controle|Select[3] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.969      ; 2.952      ;
; 2.084  ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.957      ; 3.041      ;
; 2.087  ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.956      ; 3.043      ;
; 2.112  ; projetoProcessador:Controle|regn:regIR|R_OUT[12] ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.957      ; 3.069      ;
; 2.144  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.956      ; 3.100      ;
; 2.145  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.957      ; 3.102      ;
; 2.211  ; projetoProcessador:Controle|regn:regIR|R_OUT[11] ; projetoProcessador:Controle|Select[2] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.840      ; 3.051      ;
; 2.212  ; projetoProcessador:Controle|regn:regIR|R_OUT[1]  ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.956      ; 3.168      ;
; 2.279  ; projetoProcessador:Controle|regn:regIR|R_OUT[12] ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.956      ; 3.235      ;
; 2.283  ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|Select[3] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.969      ; 3.252      ;
; 2.291  ; projetoProcessador:Controle|regn:regIR|R_OUT[2]  ; projetoProcessador:Controle|Select[2] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.840      ; 3.131      ;
; 2.330  ; projetoProcessador:Controle|Tstep_Q.T0           ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 1.209      ; 3.539      ;
; 2.333  ; projetoProcessador:Controle|Tstep_Q.T0           ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 1.208      ; 3.541      ;
; 2.372  ; projetoProcessador:Controle|Tstep_Q.T5           ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 1.209      ; 3.581      ;
; 2.375  ; projetoProcessador:Controle|Tstep_Q.T5           ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 1.208      ; 3.583      ;
; 2.398  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Select[3] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.969      ; 3.367      ;
; 2.484  ; projetoProcessador:Controle|regn:regIR|R_OUT[0]  ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.957      ; 3.441      ;
; 2.544  ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|Select[2] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.840      ; 3.384      ;
; 2.564  ; projetoProcessador:Controle|Tstep_Q.T5           ; projetoProcessador:Controle|Select[3] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 1.221      ; 3.785      ;
; 2.577  ; projetoProcessador:Controle|regn:regIR|R_OUT[12] ; projetoProcessador:Controle|Select[2] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.840      ; 3.417      ;
; 2.697  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Select[2] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.840      ; 3.537      ;
+--------+--------------------------------------------------+---------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'projetoProcessador:Controle|Tstep_Q.T3'                                                                                                                                    ;
+-------+--------------------------------------------------+----------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                          ; Launch Clock ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+----------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; 2.501 ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|A_in ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T3 ; -0.500       ; -0.190     ; 1.811      ;
; 2.616 ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|A_in ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T3 ; -0.500       ; -0.190     ; 1.926      ;
+-------+--------------------------------------------------+----------------------------------+--------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated|ram_block1a0~porta_address_reg0         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated|ram_block1a0~porta_address_reg0         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated|ram_block1a0~porta_address_reg1         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated|ram_block1a0~porta_address_reg1         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated|ram_block1a0~porta_address_reg2         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated|ram_block1a0~porta_address_reg2         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated|ram_block1a0~porta_address_reg3         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated|ram_block1a0~porta_address_reg3         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated|ram_block1a0~porta_address_reg4         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated|ram_block1a0~porta_address_reg4         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|regn:regIR|R_OUT[0]                                                                                                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|regn:regIR|R_OUT[0]                                                                                                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|regn:regIR|R_OUT[10]                                                                                                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|regn:regIR|R_OUT[10]                                                                                                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|regn:regIR|R_OUT[11]                                                                                                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|regn:regIR|R_OUT[11]                                                                                                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|regn:regIR|R_OUT[12]                                                                                                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|regn:regIR|R_OUT[12]                                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'projetoProcessador:Controle|Tstep_Q.T1'                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T1 ; Fall       ; Controle|Select[0]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T1 ; Fall       ; Controle|Select[0]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T1 ; Fall       ; Controle|Select[1]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T1 ; Fall       ; Controle|Select[1]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T1 ; Fall       ; Controle|Select[2]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T1 ; Fall       ; Controle|Select[2]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T1 ; Fall       ; Controle|Select[3]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T1 ; Fall       ; Controle|Select[3]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T1 ; Fall       ; Controle|Selector1~2clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T1 ; Fall       ; Controle|Selector1~2clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T1 ; Fall       ; Controle|Selector1~2clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T1 ; Fall       ; Controle|Selector1~2clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T1 ; Fall       ; Controle|Selector1~2|combout          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T1 ; Fall       ; Controle|Selector1~2|combout          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T1 ; Rise       ; Controle|Selector1~2|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T1 ; Rise       ; Controle|Selector1~2|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T1 ; Rise       ; Controle|Tstep_Q.T1|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T1 ; Rise       ; Controle|Tstep_Q.T1|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T1 ; Rise       ; projetoProcessador:Controle|Select[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T1 ; Rise       ; projetoProcessador:Controle|Select[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T1 ; Rise       ; projetoProcessador:Controle|Select[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T1 ; Rise       ; projetoProcessador:Controle|Select[1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T1 ; Rise       ; projetoProcessador:Controle|Select[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T1 ; Rise       ; projetoProcessador:Controle|Select[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T1 ; Rise       ; projetoProcessador:Controle|Select[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T1 ; Rise       ; projetoProcessador:Controle|Select[3] ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'projetoProcessador:Controle|Tstep_Q.T3'                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                           ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+----------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T3 ; Rise       ; Controle|A_in|datab              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T3 ; Rise       ; Controle|A_in|datab              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T3 ; Rise       ; Controle|A_in~0|combout          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T3 ; Rise       ; Controle|A_in~0|combout          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T3 ; Rise       ; Controle|A_in~0|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T3 ; Rise       ; Controle|A_in~0|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T3 ; Rise       ; Controle|Tstep_Q.T3|regout       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T3 ; Rise       ; Controle|Tstep_Q.T3|regout       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T3 ; Fall       ; projetoProcessador:Controle|A_in ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T3 ; Fall       ; projetoProcessador:Controle|A_in ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'projetoProcessador:Controle|Tstep_Q.T4'                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; Controle|Select[0]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; Controle|Select[0]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; Controle|Select[1]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; Controle|Select[1]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; Controle|Select[2]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; Controle|Select[2]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; Controle|Select[3]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; Controle|Select[3]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|Selector1~1|combout                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|Selector1~1|combout                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|Selector1~1|dataa                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|Selector1~1|dataa                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; Controle|Selector1~2clkctrl|inclk[0]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; Controle|Selector1~2clkctrl|inclk[0]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; Controle|Selector1~2clkctrl|outclk          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; Controle|Selector1~2clkctrl|outclk          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; Controle|Selector1~2|combout                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; Controle|Selector1~2|combout                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|Selector1~2|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|Selector1~2|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|Tstep_Q.T4|regout                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|Tstep_Q.T4|regout                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[0]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[0]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[10]|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[10]|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[11]|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[11]|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[12]|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[12]|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[13]|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[13]|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[14]|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[14]|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[15]|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[15]|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[15]~6clkctrl|inclk[0]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[15]~6clkctrl|inclk[0]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[15]~6clkctrl|outclk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[15]~6clkctrl|outclk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[15]~6|combout              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[15]~6|combout              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[15]~6|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[15]~6|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[1]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[1]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[2]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[2]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[3]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[3]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[4]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[4]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[5]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[5]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[6]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[6]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[7]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[7]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[8]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[8]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[9]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[9]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[10] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[10] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[11] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[11] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[12] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[12] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[13] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[13] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[14] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[14] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[15] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[15] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[1]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[1]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[2]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[2]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[3]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[3]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[4]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[4]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[5]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[5]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[6]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[6]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[7]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[7]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[8]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[8]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[9]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[9]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; projetoProcessador:Controle|Select[0]       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; projetoProcessador:Controle|Select[0]       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; projetoProcessador:Controle|Select[1]       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; projetoProcessador:Controle|Select[1]       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; projetoProcessador:Controle|Select[2]       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; projetoProcessador:Controle|Select[2]       ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+
; HEX0[*]   ; CLOCK_50                               ; 13.333 ; 13.333 ; Rise       ; CLOCK_50                               ;
;  HEX0[0]  ; CLOCK_50                               ; 13.204 ; 13.204 ; Rise       ; CLOCK_50                               ;
;  HEX0[1]  ; CLOCK_50                               ; 12.891 ; 12.891 ; Rise       ; CLOCK_50                               ;
;  HEX0[2]  ; CLOCK_50                               ; 12.800 ; 12.800 ; Rise       ; CLOCK_50                               ;
;  HEX0[3]  ; CLOCK_50                               ; 12.582 ; 12.582 ; Rise       ; CLOCK_50                               ;
;  HEX0[4]  ; CLOCK_50                               ; 13.333 ; 13.333 ; Rise       ; CLOCK_50                               ;
;  HEX0[5]  ; CLOCK_50                               ; 12.808 ; 12.808 ; Rise       ; CLOCK_50                               ;
;  HEX0[6]  ; CLOCK_50                               ; 12.817 ; 12.817 ; Rise       ; CLOCK_50                               ;
; HEX1[*]   ; CLOCK_50                               ; 12.476 ; 12.476 ; Rise       ; CLOCK_50                               ;
;  HEX1[0]  ; CLOCK_50                               ; 12.466 ; 12.466 ; Rise       ; CLOCK_50                               ;
;  HEX1[1]  ; CLOCK_50                               ; 12.476 ; 12.476 ; Rise       ; CLOCK_50                               ;
;  HEX1[2]  ; CLOCK_50                               ; 12.289 ; 12.289 ; Rise       ; CLOCK_50                               ;
;  HEX1[3]  ; CLOCK_50                               ; 12.041 ; 12.041 ; Rise       ; CLOCK_50                               ;
;  HEX1[4]  ; CLOCK_50                               ; 12.322 ; 12.322 ; Rise       ; CLOCK_50                               ;
;  HEX1[5]  ; CLOCK_50                               ; 12.245 ; 12.245 ; Rise       ; CLOCK_50                               ;
;  HEX1[6]  ; CLOCK_50                               ; 12.013 ; 12.013 ; Rise       ; CLOCK_50                               ;
; HEX2[*]   ; CLOCK_50                               ; 12.086 ; 12.086 ; Rise       ; CLOCK_50                               ;
;  HEX2[0]  ; CLOCK_50                               ; 12.086 ; 12.086 ; Rise       ; CLOCK_50                               ;
;  HEX2[1]  ; CLOCK_50                               ; 11.730 ; 11.730 ; Rise       ; CLOCK_50                               ;
;  HEX2[2]  ; CLOCK_50                               ; 11.437 ; 11.437 ; Rise       ; CLOCK_50                               ;
;  HEX2[3]  ; CLOCK_50                               ; 11.997 ; 11.997 ; Rise       ; CLOCK_50                               ;
;  HEX2[4]  ; CLOCK_50                               ; 11.975 ; 11.975 ; Rise       ; CLOCK_50                               ;
;  HEX2[5]  ; CLOCK_50                               ; 11.969 ; 11.969 ; Rise       ; CLOCK_50                               ;
;  HEX2[6]  ; CLOCK_50                               ; 12.076 ; 12.076 ; Rise       ; CLOCK_50                               ;
; HEX3[*]   ; CLOCK_50                               ; 12.164 ; 12.164 ; Rise       ; CLOCK_50                               ;
;  HEX3[0]  ; CLOCK_50                               ; 12.164 ; 12.164 ; Rise       ; CLOCK_50                               ;
;  HEX3[1]  ; CLOCK_50                               ; 11.983 ; 11.983 ; Rise       ; CLOCK_50                               ;
;  HEX3[2]  ; CLOCK_50                               ; 12.097 ; 12.097 ; Rise       ; CLOCK_50                               ;
;  HEX3[3]  ; CLOCK_50                               ; 11.835 ; 11.835 ; Rise       ; CLOCK_50                               ;
;  HEX3[4]  ; CLOCK_50                               ; 12.053 ; 12.053 ; Rise       ; CLOCK_50                               ;
;  HEX3[5]  ; CLOCK_50                               ; 12.041 ; 12.041 ; Rise       ; CLOCK_50                               ;
;  HEX3[6]  ; CLOCK_50                               ; 12.100 ; 12.100 ; Rise       ; CLOCK_50                               ;
; LEDR[*]   ; CLOCK_50                               ; 15.345 ; 15.345 ; Rise       ; CLOCK_50                               ;
;  LEDR[17] ; CLOCK_50                               ; 15.345 ; 15.345 ; Rise       ; CLOCK_50                               ;
; LEDR[*]   ; projetoProcessador:Controle|Tstep_Q.T3 ; 9.029  ;        ; Rise       ; projetoProcessador:Controle|Tstep_Q.T3 ;
;  LEDR[17] ; projetoProcessador:Controle|Tstep_Q.T3 ; 9.029  ;        ; Rise       ; projetoProcessador:Controle|Tstep_Q.T3 ;
; LEDR[*]   ; projetoProcessador:Controle|Tstep_Q.T3 ;        ; 9.029  ; Fall       ; projetoProcessador:Controle|Tstep_Q.T3 ;
;  LEDR[17] ; projetoProcessador:Controle|Tstep_Q.T3 ;        ; 9.029  ; Fall       ; projetoProcessador:Controle|Tstep_Q.T3 ;
; LEDR[*]   ; projetoProcessador:Controle|Tstep_Q.T4 ; 8.452  ;        ; Rise       ; projetoProcessador:Controle|Tstep_Q.T4 ;
;  LEDR[17] ; projetoProcessador:Controle|Tstep_Q.T4 ; 8.452  ;        ; Rise       ; projetoProcessador:Controle|Tstep_Q.T4 ;
; LEDR[*]   ; projetoProcessador:Controle|Tstep_Q.T4 ;        ; 8.452  ; Fall       ; projetoProcessador:Controle|Tstep_Q.T4 ;
;  LEDR[17] ; projetoProcessador:Controle|Tstep_Q.T4 ;        ; 8.452  ; Fall       ; projetoProcessador:Controle|Tstep_Q.T4 ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+
; HEX0[*]   ; CLOCK_50                               ; 12.316 ; 12.316 ; Rise       ; CLOCK_50                               ;
;  HEX0[0]  ; CLOCK_50                               ; 12.931 ; 12.931 ; Rise       ; CLOCK_50                               ;
;  HEX0[1]  ; CLOCK_50                               ; 12.624 ; 12.624 ; Rise       ; CLOCK_50                               ;
;  HEX0[2]  ; CLOCK_50                               ; 12.534 ; 12.534 ; Rise       ; CLOCK_50                               ;
;  HEX0[3]  ; CLOCK_50                               ; 12.316 ; 12.316 ; Rise       ; CLOCK_50                               ;
;  HEX0[4]  ; CLOCK_50                               ; 13.063 ; 13.063 ; Rise       ; CLOCK_50                               ;
;  HEX0[5]  ; CLOCK_50                               ; 12.542 ; 12.542 ; Rise       ; CLOCK_50                               ;
;  HEX0[6]  ; CLOCK_50                               ; 12.550 ; 12.550 ; Rise       ; CLOCK_50                               ;
; HEX1[*]   ; CLOCK_50                               ; 10.921 ; 10.921 ; Rise       ; CLOCK_50                               ;
;  HEX1[0]  ; CLOCK_50                               ; 11.377 ; 11.377 ; Rise       ; CLOCK_50                               ;
;  HEX1[1]  ; CLOCK_50                               ; 11.379 ; 11.379 ; Rise       ; CLOCK_50                               ;
;  HEX1[2]  ; CLOCK_50                               ; 11.209 ; 11.209 ; Rise       ; CLOCK_50                               ;
;  HEX1[3]  ; CLOCK_50                               ; 10.952 ; 10.952 ; Rise       ; CLOCK_50                               ;
;  HEX1[4]  ; CLOCK_50                               ; 11.233 ; 11.233 ; Rise       ; CLOCK_50                               ;
;  HEX1[5]  ; CLOCK_50                               ; 11.156 ; 11.156 ; Rise       ; CLOCK_50                               ;
;  HEX1[6]  ; CLOCK_50                               ; 10.921 ; 10.921 ; Rise       ; CLOCK_50                               ;
; HEX2[*]   ; CLOCK_50                               ; 11.018 ; 11.018 ; Rise       ; CLOCK_50                               ;
;  HEX2[0]  ; CLOCK_50                               ; 11.678 ; 11.678 ; Rise       ; CLOCK_50                               ;
;  HEX2[1]  ; CLOCK_50                               ; 11.312 ; 11.312 ; Rise       ; CLOCK_50                               ;
;  HEX2[2]  ; CLOCK_50                               ; 11.018 ; 11.018 ; Rise       ; CLOCK_50                               ;
;  HEX2[3]  ; CLOCK_50                               ; 11.578 ; 11.578 ; Rise       ; CLOCK_50                               ;
;  HEX2[4]  ; CLOCK_50                               ; 11.567 ; 11.567 ; Rise       ; CLOCK_50                               ;
;  HEX2[5]  ; CLOCK_50                               ; 11.555 ; 11.555 ; Rise       ; CLOCK_50                               ;
;  HEX2[6]  ; CLOCK_50                               ; 11.065 ; 11.065 ; Rise       ; CLOCK_50                               ;
; HEX3[*]   ; CLOCK_50                               ; 11.102 ; 11.102 ; Rise       ; CLOCK_50                               ;
;  HEX3[0]  ; CLOCK_50                               ; 11.467 ; 11.467 ; Rise       ; CLOCK_50                               ;
;  HEX3[1]  ; CLOCK_50                               ; 11.125 ; 11.125 ; Rise       ; CLOCK_50                               ;
;  HEX3[2]  ; CLOCK_50                               ; 11.230 ; 11.230 ; Rise       ; CLOCK_50                               ;
;  HEX3[3]  ; CLOCK_50                               ; 11.102 ; 11.102 ; Rise       ; CLOCK_50                               ;
;  HEX3[4]  ; CLOCK_50                               ; 11.194 ; 11.194 ; Rise       ; CLOCK_50                               ;
;  HEX3[5]  ; CLOCK_50                               ; 11.182 ; 11.182 ; Rise       ; CLOCK_50                               ;
;  HEX3[6]  ; CLOCK_50                               ; 11.376 ; 11.376 ; Rise       ; CLOCK_50                               ;
; LEDR[*]   ; CLOCK_50                               ; 11.425 ; 11.425 ; Rise       ; CLOCK_50                               ;
;  LEDR[17] ; CLOCK_50                               ; 11.425 ; 11.425 ; Rise       ; CLOCK_50                               ;
; LEDR[*]   ; projetoProcessador:Controle|Tstep_Q.T3 ; 9.029  ;        ; Rise       ; projetoProcessador:Controle|Tstep_Q.T3 ;
;  LEDR[17] ; projetoProcessador:Controle|Tstep_Q.T3 ; 9.029  ;        ; Rise       ; projetoProcessador:Controle|Tstep_Q.T3 ;
; LEDR[*]   ; projetoProcessador:Controle|Tstep_Q.T3 ;        ; 9.029  ; Fall       ; projetoProcessador:Controle|Tstep_Q.T3 ;
;  LEDR[17] ; projetoProcessador:Controle|Tstep_Q.T3 ;        ; 9.029  ; Fall       ; projetoProcessador:Controle|Tstep_Q.T3 ;
; LEDR[*]   ; projetoProcessador:Controle|Tstep_Q.T4 ; 8.452  ;        ; Rise       ; projetoProcessador:Controle|Tstep_Q.T4 ;
;  LEDR[17] ; projetoProcessador:Controle|Tstep_Q.T4 ; 8.452  ;        ; Rise       ; projetoProcessador:Controle|Tstep_Q.T4 ;
; LEDR[*]   ; projetoProcessador:Controle|Tstep_Q.T4 ;        ; 8.452  ; Fall       ; projetoProcessador:Controle|Tstep_Q.T4 ;
;  LEDR[17] ; projetoProcessador:Controle|Tstep_Q.T4 ;        ; 8.452  ; Fall       ; projetoProcessador:Controle|Tstep_Q.T4 ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+


+-----------------------------------------------------------------+
; Fast Model Setup Summary                                        ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; projetoProcessador:Controle|Tstep_Q.T4 ; -4.882 ; -74.900       ;
; CLOCK_50                               ; -2.039 ; -318.198      ;
; projetoProcessador:Controle|Tstep_Q.T3 ; -1.866 ; -1.866        ;
; projetoProcessador:Controle|Tstep_Q.T1 ; -0.681 ; -2.501        ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Fast Model Hold Summary                                         ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLOCK_50                               ; -2.258 ; -176.306      ;
; projetoProcessador:Controle|Tstep_Q.T4 ; -1.729 ; -21.719       ;
; projetoProcessador:Controle|Tstep_Q.T1 ; -1.256 ; -4.385        ;
; projetoProcessador:Controle|Tstep_Q.T3 ; 1.706  ; 0.000         ;
+----------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                          ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLOCK_50                               ; -2.000 ; -415.988      ;
; projetoProcessador:Controle|Tstep_Q.T1 ; 0.500  ; 0.000         ;
; projetoProcessador:Controle|Tstep_Q.T3 ; 0.500  ; 0.000         ;
; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500  ; 0.000         ;
+----------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'projetoProcessador:Controle|Tstep_Q.T4'                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                                     ; Launch Clock ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; -4.882 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|Alu:alu|Res[13] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.569      ; 5.551      ;
; -4.882 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|Alu:alu|Res[13] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.569      ; 5.551      ;
; -4.882 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|Alu:alu|Res[13] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.569      ; 5.551      ;
; -4.882 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|Alu:alu|Res[13] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.569      ; 5.551      ;
; -4.882 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|Alu:alu|Res[13] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.569      ; 5.551      ;
; -4.882 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|Alu:alu|Res[13] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.569      ; 5.551      ;
; -4.882 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|Alu:alu|Res[13] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.569      ; 5.551      ;
; -4.882 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|Alu:alu|Res[13] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.569      ; 5.551      ;
; -4.882 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|Alu:alu|Res[13] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.569      ; 5.551      ;
; -4.804 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|Alu:alu|Res[12] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.507      ; 5.458      ;
; -4.804 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|Alu:alu|Res[12] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.507      ; 5.458      ;
; -4.804 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|Alu:alu|Res[12] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.507      ; 5.458      ;
; -4.804 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|Alu:alu|Res[12] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.507      ; 5.458      ;
; -4.804 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|Alu:alu|Res[12] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.507      ; 5.458      ;
; -4.804 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|Alu:alu|Res[12] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.507      ; 5.458      ;
; -4.804 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|Alu:alu|Res[12] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.507      ; 5.458      ;
; -4.804 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|Alu:alu|Res[12] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.507      ; 5.458      ;
; -4.804 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|Alu:alu|Res[12] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.507      ; 5.458      ;
; -4.752 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|Alu:alu|Res[7]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.565      ; 5.427      ;
; -4.752 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|Alu:alu|Res[15] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.567      ; 5.418      ;
; -4.752 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|Alu:alu|Res[7]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.565      ; 5.427      ;
; -4.752 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|Alu:alu|Res[7]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.565      ; 5.427      ;
; -4.752 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|Alu:alu|Res[7]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.565      ; 5.427      ;
; -4.752 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|Alu:alu|Res[7]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.565      ; 5.427      ;
; -4.752 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|Alu:alu|Res[7]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.565      ; 5.427      ;
; -4.752 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|Alu:alu|Res[7]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.565      ; 5.427      ;
; -4.752 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|Alu:alu|Res[7]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.565      ; 5.427      ;
; -4.752 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|Alu:alu|Res[7]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.565      ; 5.427      ;
; -4.752 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|Alu:alu|Res[15] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.567      ; 5.418      ;
; -4.752 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|Alu:alu|Res[15] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.567      ; 5.418      ;
; -4.752 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|Alu:alu|Res[15] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.567      ; 5.418      ;
; -4.752 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|Alu:alu|Res[15] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.567      ; 5.418      ;
; -4.752 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|Alu:alu|Res[15] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.567      ; 5.418      ;
; -4.752 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|Alu:alu|Res[15] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.567      ; 5.418      ;
; -4.752 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|Alu:alu|Res[15] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.567      ; 5.418      ;
; -4.752 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|Alu:alu|Res[15] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.567      ; 5.418      ;
; -4.669 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|Alu:alu|Res[4]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.546      ; 5.312      ;
; -4.669 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|Alu:alu|Res[4]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.546      ; 5.312      ;
; -4.669 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|Alu:alu|Res[4]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.546      ; 5.312      ;
; -4.669 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|Alu:alu|Res[4]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.546      ; 5.312      ;
; -4.669 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|Alu:alu|Res[4]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.546      ; 5.312      ;
; -4.669 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|Alu:alu|Res[4]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.546      ; 5.312      ;
; -4.669 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|Alu:alu|Res[4]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.546      ; 5.312      ;
; -4.669 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|Alu:alu|Res[4]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.546      ; 5.312      ;
; -4.669 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|Alu:alu|Res[4]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.546      ; 5.312      ;
; -4.667 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|Alu:alu|Res[11] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.493      ; 5.308      ;
; -4.667 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|Alu:alu|Res[11] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.493      ; 5.308      ;
; -4.667 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|Alu:alu|Res[11] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.493      ; 5.308      ;
; -4.667 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|Alu:alu|Res[11] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.493      ; 5.308      ;
; -4.667 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|Alu:alu|Res[11] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.493      ; 5.308      ;
; -4.667 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|Alu:alu|Res[11] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.493      ; 5.308      ;
; -4.667 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|Alu:alu|Res[11] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.493      ; 5.308      ;
; -4.667 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|Alu:alu|Res[11] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.493      ; 5.308      ;
; -4.667 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|Alu:alu|Res[11] ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.493      ; 5.308      ;
; -4.665 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|Alu:alu|Res[3]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.567      ; 5.340      ;
; -4.665 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|Alu:alu|Res[3]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.567      ; 5.340      ;
; -4.665 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|Alu:alu|Res[3]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.567      ; 5.340      ;
; -4.665 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|Alu:alu|Res[3]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.567      ; 5.340      ;
; -4.665 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|Alu:alu|Res[3]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.567      ; 5.340      ;
; -4.665 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|Alu:alu|Res[3]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.567      ; 5.340      ;
; -4.665 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|Alu:alu|Res[3]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.567      ; 5.340      ;
; -4.665 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|Alu:alu|Res[3]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.567      ; 5.340      ;
; -4.665 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|Alu:alu|Res[3]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.567      ; 5.340      ;
; -4.652 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|Alu:alu|Res[6]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.560      ; 5.312      ;
; -4.652 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|Alu:alu|Res[6]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.560      ; 5.312      ;
; -4.652 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|Alu:alu|Res[6]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.560      ; 5.312      ;
; -4.652 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|Alu:alu|Res[6]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.560      ; 5.312      ;
; -4.652 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|Alu:alu|Res[6]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.560      ; 5.312      ;
; -4.652 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|Alu:alu|Res[6]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.560      ; 5.312      ;
; -4.652 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|Alu:alu|Res[6]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.560      ; 5.312      ;
; -4.652 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|Alu:alu|Res[6]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.560      ; 5.312      ;
; -4.652 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|Alu:alu|Res[6]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.560      ; 5.312      ;
; -4.621 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|Alu:alu|Res[5]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.561      ; 5.295      ;
; -4.621 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|Alu:alu|Res[5]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.561      ; 5.295      ;
; -4.621 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|Alu:alu|Res[5]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.561      ; 5.295      ;
; -4.621 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|Alu:alu|Res[5]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.561      ; 5.295      ;
; -4.621 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|Alu:alu|Res[5]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.561      ; 5.295      ;
; -4.621 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|Alu:alu|Res[5]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.561      ; 5.295      ;
; -4.621 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|Alu:alu|Res[5]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.561      ; 5.295      ;
; -4.621 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|Alu:alu|Res[5]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.561      ; 5.295      ;
; -4.621 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|Alu:alu|Res[5]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.561      ; 5.295      ;
; -4.587 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|Alu:alu|Res[8]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.549      ; 5.236      ;
; -4.587 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|Alu:alu|Res[9]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.549      ; 5.237      ;
; -4.587 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|Alu:alu|Res[8]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.549      ; 5.236      ;
; -4.587 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|Alu:alu|Res[8]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.549      ; 5.236      ;
; -4.587 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|Alu:alu|Res[8]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.549      ; 5.236      ;
; -4.587 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|Alu:alu|Res[8]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.549      ; 5.236      ;
; -4.587 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|Alu:alu|Res[8]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.549      ; 5.236      ;
; -4.587 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|Alu:alu|Res[8]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.549      ; 5.236      ;
; -4.587 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|Alu:alu|Res[8]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.549      ; 5.236      ;
; -4.587 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|Alu:alu|Res[8]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.549      ; 5.236      ;
; -4.587 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|Alu:alu|Res[9]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.549      ; 5.237      ;
; -4.587 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|Alu:alu|Res[9]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.549      ; 5.237      ;
; -4.587 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|Alu:alu|Res[9]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.549      ; 5.237      ;
; -4.587 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|Alu:alu|Res[9]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.549      ; 5.237      ;
; -4.587 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|Alu:alu|Res[9]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.549      ; 5.237      ;
; -4.587 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|Alu:alu|Res[9]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.549      ; 5.237      ;
; -4.587 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|Alu:alu|Res[9]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.549      ; 5.237      ;
; -4.587 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|Alu:alu|Res[9]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.549      ; 5.237      ;
; -4.569 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|Alu:alu|Res[2]  ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.500        ; 0.511      ; 5.238      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.039 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|regn:reg_4|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.799      ; 3.870      ;
; -2.039 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|regn:reg_4|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.799      ; 3.870      ;
; -2.039 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|regn:reg_4|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.799      ; 3.870      ;
; -2.039 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|regn:reg_4|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.799      ; 3.870      ;
; -2.039 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|regn:reg_4|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.799      ; 3.870      ;
; -2.039 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|regn:reg_4|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.799      ; 3.870      ;
; -2.039 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|regn:reg_4|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.799      ; 3.870      ;
; -2.039 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|regn:reg_4|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.799      ; 3.870      ;
; -2.039 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|regn:reg_4|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.799      ; 3.870      ;
; -2.025 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|regn:reg_2|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.668      ; 3.725      ;
; -2.025 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|regn:reg_2|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.668      ; 3.725      ;
; -2.025 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|regn:reg_2|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.668      ; 3.725      ;
; -2.025 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|regn:reg_2|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.668      ; 3.725      ;
; -2.025 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|regn:reg_2|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.668      ; 3.725      ;
; -2.025 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|regn:reg_2|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.668      ; 3.725      ;
; -2.025 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|regn:reg_2|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.668      ; 3.725      ;
; -2.025 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|regn:reg_2|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.668      ; 3.725      ;
; -2.025 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|regn:reg_2|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.668      ; 3.725      ;
; -2.016 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|regn:reg_0|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.806      ; 3.854      ;
; -2.016 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|regn:reg_0|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.806      ; 3.854      ;
; -2.016 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|regn:reg_0|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.806      ; 3.854      ;
; -2.016 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|regn:reg_0|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.806      ; 3.854      ;
; -2.016 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|regn:reg_0|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.806      ; 3.854      ;
; -2.016 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|regn:reg_0|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.806      ; 3.854      ;
; -2.016 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|regn:reg_0|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.806      ; 3.854      ;
; -2.016 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|regn:reg_0|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.806      ; 3.854      ;
; -2.016 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|regn:reg_0|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.806      ; 3.854      ;
; -1.984 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|regn:reg_3|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.574      ; 3.590      ;
; -1.984 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|regn:reg_3|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.574      ; 3.590      ;
; -1.984 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|regn:reg_3|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.574      ; 3.590      ;
; -1.984 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|regn:reg_3|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.574      ; 3.590      ;
; -1.984 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|regn:reg_3|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.574      ; 3.590      ;
; -1.984 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|regn:reg_3|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.574      ; 3.590      ;
; -1.984 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|regn:reg_3|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.574      ; 3.590      ;
; -1.984 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|regn:reg_3|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.574      ; 3.590      ;
; -1.984 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|regn:reg_3|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.574      ; 3.590      ;
; -1.966 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|regn:reg_0|R_OUT[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.661      ; 3.659      ;
; -1.966 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|regn:reg_0|R_OUT[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.661      ; 3.659      ;
; -1.966 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|regn:reg_0|R_OUT[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.661      ; 3.659      ;
; -1.966 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|regn:reg_0|R_OUT[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.661      ; 3.659      ;
; -1.966 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|regn:reg_0|R_OUT[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.661      ; 3.659      ;
; -1.966 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|regn:reg_0|R_OUT[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.661      ; 3.659      ;
; -1.966 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|regn:reg_0|R_OUT[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.661      ; 3.659      ;
; -1.966 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|regn:reg_0|R_OUT[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.661      ; 3.659      ;
; -1.966 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|regn:reg_0|R_OUT[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.661      ; 3.659      ;
; -1.955 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|pc_counter:reg_7|saida_pc[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.904      ; 3.891      ;
; -1.955 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|pc_counter:reg_7|saida_pc[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.904      ; 3.891      ;
; -1.955 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|pc_counter:reg_7|saida_pc[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.904      ; 3.891      ;
; -1.955 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|pc_counter:reg_7|saida_pc[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.904      ; 3.891      ;
; -1.955 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|pc_counter:reg_7|saida_pc[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.904      ; 3.891      ;
; -1.955 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|pc_counter:reg_7|saida_pc[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.904      ; 3.891      ;
; -1.955 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|pc_counter:reg_7|saida_pc[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.904      ; 3.891      ;
; -1.955 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|pc_counter:reg_7|saida_pc[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.904      ; 3.891      ;
; -1.955 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|pc_counter:reg_7|saida_pc[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.904      ; 3.891      ;
; -1.952 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|regn:reg_5|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.789      ; 3.773      ;
; -1.952 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|regn:reg_5|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.789      ; 3.773      ;
; -1.952 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|regn:reg_5|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.789      ; 3.773      ;
; -1.952 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|regn:reg_5|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.789      ; 3.773      ;
; -1.952 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|regn:reg_5|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.789      ; 3.773      ;
; -1.952 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|regn:reg_5|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.789      ; 3.773      ;
; -1.952 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|regn:reg_5|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.789      ; 3.773      ;
; -1.952 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|regn:reg_5|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.789      ; 3.773      ;
; -1.952 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|regn:reg_5|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.789      ; 3.773      ;
; -1.944 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|regn:reg_2|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.043      ; 4.019      ;
; -1.944 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|regn:reg_2|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.043      ; 4.019      ;
; -1.944 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|regn:reg_2|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.043      ; 4.019      ;
; -1.944 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|regn:reg_2|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.043      ; 4.019      ;
; -1.944 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|regn:reg_2|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.043      ; 4.019      ;
; -1.944 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|regn:reg_2|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.043      ; 4.019      ;
; -1.944 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|regn:reg_2|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.043      ; 4.019      ;
; -1.944 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|regn:reg_2|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.043      ; 4.019      ;
; -1.944 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|regn:reg_2|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 1.043      ; 4.019      ;
; -1.926 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|regn:reg_3|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.897      ; 3.855      ;
; -1.926 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|regn:reg_3|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.897      ; 3.855      ;
; -1.926 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|regn:reg_3|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.897      ; 3.855      ;
; -1.926 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|regn:reg_3|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.897      ; 3.855      ;
; -1.926 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|regn:reg_3|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.897      ; 3.855      ;
; -1.926 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|regn:reg_3|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.897      ; 3.855      ;
; -1.926 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|regn:reg_3|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.897      ; 3.855      ;
; -1.926 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|regn:reg_3|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.897      ; 3.855      ;
; -1.926 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|regn:reg_3|R_OUT[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.897      ; 3.855      ;
; -1.915 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|regn:reg_1|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.778      ; 3.725      ;
; -1.915 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|regn:reg_1|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.778      ; 3.725      ;
; -1.915 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|regn:reg_1|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.778      ; 3.725      ;
; -1.915 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|regn:reg_1|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.778      ; 3.725      ;
; -1.915 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|regn:reg_1|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.778      ; 3.725      ;
; -1.915 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|regn:reg_1|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.778      ; 3.725      ;
; -1.915 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|regn:reg_1|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.778      ; 3.725      ;
; -1.915 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|regn:reg_1|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.778      ; 3.725      ;
; -1.915 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|regn:reg_1|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.778      ; 3.725      ;
; -1.907 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|pc_counter:reg_7|saida_pc[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.904      ; 3.843      ;
; -1.907 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; projetoProcessador:Controle|pc_counter:reg_7|saida_pc[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.904      ; 3.843      ;
; -1.907 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; projetoProcessador:Controle|pc_counter:reg_7|saida_pc[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.904      ; 3.843      ;
; -1.907 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; projetoProcessador:Controle|pc_counter:reg_7|saida_pc[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.904      ; 3.843      ;
; -1.907 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; projetoProcessador:Controle|pc_counter:reg_7|saida_pc[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.904      ; 3.843      ;
; -1.907 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; projetoProcessador:Controle|pc_counter:reg_7|saida_pc[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.904      ; 3.843      ;
; -1.907 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; projetoProcessador:Controle|pc_counter:reg_7|saida_pc[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.904      ; 3.843      ;
; -1.907 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; projetoProcessador:Controle|pc_counter:reg_7|saida_pc[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.904      ; 3.843      ;
; -1.907 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; projetoProcessador:Controle|pc_counter:reg_7|saida_pc[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.904      ; 3.843      ;
; -1.900 ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ; projetoProcessador:Controle|regn:reg_0|R_OUT[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.775      ; 3.707      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'projetoProcessador:Controle|Tstep_Q.T3'                                                                                                                                    ;
+--------+--------------------------------------------------+----------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                          ; Launch Clock ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; -1.866 ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|A_in ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T3 ; 0.500        ; -0.351     ; 0.914      ;
; -1.807 ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|A_in ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T3 ; 0.500        ; -0.351     ; 0.855      ;
+--------+--------------------------------------------------+----------------------------------+--------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'projetoProcessador:Controle|Tstep_Q.T1'                                                                                                                                                                   ;
+--------+--------------------------------------------------+---------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                               ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.681 ; projetoProcessador:Controle|regn:regIR|R_OUT[2]  ; projetoProcessador:Controle|Select[2] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.401      ; 1.721      ;
; -0.640 ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.444      ; 1.662      ;
; -0.610 ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Select[2] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.401      ; 1.650      ;
; -0.608 ; projetoProcessador:Controle|regn:regIR|R_OUT[12] ; projetoProcessador:Controle|Select[2] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.401      ; 1.648      ;
; -0.592 ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Select[3] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.452      ; 1.621      ;
; -0.588 ; projetoProcessador:Controle|regn:regIR|R_OUT[10] ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.444      ; 1.637      ;
; -0.540 ; projetoProcessador:Controle|regn:regIR|R_OUT[0]  ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.444      ; 1.562      ;
; -0.540 ; projetoProcessador:Controle|Tstep_Q.T5           ; projetoProcessador:Controle|Select[3] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.599      ; 1.716      ;
; -0.530 ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Select[3] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.452      ; 1.559      ;
; -0.530 ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|Select[2] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.401      ; 1.570      ;
; -0.521 ; projetoProcessador:Controle|regn:regIR|R_OUT[11] ; projetoProcessador:Controle|Select[2] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.401      ; 1.561      ;
; -0.521 ; projetoProcessador:Controle|regn:regIR|R_OUT[9]  ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.444      ; 1.543      ;
; -0.504 ; projetoProcessador:Controle|regn:regIR|R_OUT[12] ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.444      ; 1.526      ;
; -0.500 ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.444      ; 1.522      ;
; -0.499 ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.444      ; 1.548      ;
; -0.467 ; projetoProcessador:Controle|regn:regIR|R_OUT[1]  ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.444      ; 1.516      ;
; -0.456 ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|Select[3] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.452      ; 1.485      ;
; -0.451 ; projetoProcessador:Controle|Tstep_Q.T5           ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.591      ; 1.620      ;
; -0.445 ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.444      ; 1.494      ;
; -0.442 ; projetoProcessador:Controle|regn:regIR|R_OUT[12] ; projetoProcessador:Controle|Select[3] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.452      ; 1.471      ;
; -0.426 ; projetoProcessador:Controle|Tstep_Q.T5           ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.591      ; 1.622      ;
; -0.422 ; projetoProcessador:Controle|Tstep_Q.T0           ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.591      ; 1.591      ;
; -0.403 ; projetoProcessador:Controle|regn:regIR|R_OUT[12] ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.444      ; 1.452      ;
; -0.403 ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.444      ; 1.425      ;
; -0.397 ; projetoProcessador:Controle|Tstep_Q.T0           ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.591      ; 1.593      ;
; -0.378 ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.444      ; 1.427      ;
; -0.217 ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Select[2] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.401      ; 1.257      ;
; -0.074 ; projetoProcessador:Controle|Tstep_Q.T0           ; projetoProcessador:Controle|Select[2] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 0.548      ; 1.261      ;
; 0.694  ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[2] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.500        ; 2.049      ; 1.635      ;
; 0.790  ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[1] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.500        ; 2.092      ; 1.548      ;
; 0.802  ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[0] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.500        ; 2.092      ; 1.509      ;
; 0.891  ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[3] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.500        ; 2.100      ; 1.427      ;
; 1.050  ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[2] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.500        ; 2.049      ; 1.279      ;
; 1.074  ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[1] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.500        ; 2.092      ; 1.264      ;
; 1.081  ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[0] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.500        ; 2.092      ; 1.230      ;
; 1.194  ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[2] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 2.049      ; 1.635      ;
; 1.290  ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[1] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 2.092      ; 1.548      ;
; 1.302  ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[0] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 2.092      ; 1.509      ;
; 1.333  ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[3] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.500        ; 2.100      ; 0.985      ;
; 1.391  ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[3] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 2.100      ; 1.427      ;
; 1.550  ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[2] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 2.049      ; 1.279      ;
; 1.574  ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[1] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 2.092      ; 1.264      ;
; 1.581  ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[0] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 2.092      ; 1.230      ;
; 1.833  ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[3] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; 1.000        ; 2.100      ; 0.985      ;
+--------+--------------------------------------------------+---------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                         ;
+--------+----------------------------------------+---------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                           ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; -2.258 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T4            ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.974      ; 1.009      ;
; -2.217 ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4            ; projetoProcessador:Controle|Tstep_Q.T4 ; CLOCK_50    ; 0.000        ; 2.974      ; 1.050      ;
; -1.758 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T4            ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 2.974      ; 1.009      ;
; -1.738 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[4]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 3.108      ; 1.663      ;
; -1.738 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[6]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 3.108      ; 1.663      ;
; -1.717 ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4            ; projetoProcessador:Controle|Tstep_Q.T4 ; CLOCK_50    ; -0.500       ; 2.974      ; 1.050      ;
; -1.706 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[10]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 3.090      ; 1.677      ;
; -1.706 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[12]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 3.090      ; 1.677      ;
; -1.634 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[15]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 3.012      ; 1.671      ;
; -1.634 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[9]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 3.012      ; 1.671      ;
; -1.634 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[8]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 3.012      ; 1.671      ;
; -1.634 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[14]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 3.012      ; 1.671      ;
; -1.634 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[11]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 3.012      ; 1.671      ;
; -1.634 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[5]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 3.012      ; 1.671      ;
; -1.634 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[13]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 3.012      ; 1.671      ;
; -1.634 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[2]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 3.012      ; 1.671      ;
; -1.588 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:regAddr|R_OUT[3] ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.803      ; 1.508      ;
; -1.542 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:regAddr|R_OUT[7] ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.897      ; 1.648      ;
; -1.542 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:regAddr|R_OUT[6] ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.897      ; 1.648      ;
; -1.542 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:regAddr|R_OUT[2] ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.897      ; 1.648      ;
; -1.542 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:regAddr|R_OUT[1] ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.897      ; 1.648      ;
; -1.534 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_4|R_OUT[4]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.993      ; 1.752      ;
; -1.534 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_4|R_OUT[6]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.993      ; 1.752      ;
; -1.506 ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|regW:Wren|W           ; projetoProcessador:Controle|Tstep_Q.T4 ; CLOCK_50    ; 0.000        ; 2.300      ; 1.087      ;
; -1.506 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:regAddr|R_OUT[0] ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.846      ; 1.633      ;
; -1.486 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:regAddr|R_OUT[5] ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.969      ; 1.776      ;
; -1.486 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:regAddr|R_OUT[4] ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.969      ; 1.776      ;
; -1.473 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_4|R_OUT[10]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 3.023      ; 1.843      ;
; -1.473 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_4|R_OUT[12]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 3.023      ; 1.843      ;
; -1.451 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_1|R_OUT[9]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.893      ; 1.735      ;
; -1.425 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_5|R_OUT[4]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.993      ; 1.861      ;
; -1.425 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_5|R_OUT[6]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.993      ; 1.861      ;
; -1.371 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_0|R_OUT[9]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.729      ; 1.651      ;
; -1.371 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_0|R_OUT[4]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.729      ; 1.651      ;
; -1.371 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_0|R_OUT[14]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.729      ; 1.651      ;
; -1.311 ; projetoProcessador:Controle|Tstep_Q.T1 ; projetoProcessador:Controle|Tstep_Q.T2            ; projetoProcessador:Controle|Tstep_Q.T1 ; CLOCK_50    ; 0.000        ; 1.501      ; 0.483      ;
; -1.306 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_2|R_OUT[8]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.861      ; 1.848      ;
; -1.306 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_2|R_OUT[10]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.861      ; 1.848      ;
; -1.306 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_2|R_OUT[11]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.861      ; 1.848      ;
; -1.281 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_1|R_OUT[12]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.802      ; 1.814      ;
; -1.281 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_1|R_OUT[4]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.802      ; 1.814      ;
; -1.281 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_1|R_OUT[14]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.802      ; 1.814      ;
; -1.281 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_1|R_OUT[13]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.802      ; 1.814      ;
; -1.281 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_1|R_OUT[15]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.802      ; 1.814      ;
; -1.261 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_1|R_OUT[8]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.955      ; 1.987      ;
; -1.261 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_1|R_OUT[10]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.955      ; 1.987      ;
; -1.261 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_1|R_OUT[11]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.955      ; 1.987      ;
; -1.261 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_3|R_OUT[15]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 3.063      ; 2.095      ;
; -1.259 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_0|R_OUT[8]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.624      ; 1.658      ;
; -1.259 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_0|R_OUT[10]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.624      ; 1.658      ;
; -1.259 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_0|R_OUT[12]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.624      ; 1.658      ;
; -1.259 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_0|R_OUT[11]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.624      ; 1.658      ;
; -1.259 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_0|R_OUT[13]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.624      ; 1.658      ;
; -1.255 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_5|R_OUT[15]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.854      ; 1.892      ;
; -1.255 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_5|R_OUT[14]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.854      ; 1.892      ;
; -1.247 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_5|R_OUT[12]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.810      ; 1.856      ;
; -1.247 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_5|R_OUT[11]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.810      ; 1.856      ;
; -1.238 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[4]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 3.108      ; 1.663      ;
; -1.238 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[6]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 3.108      ; 1.663      ;
; -1.226 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_2|R_OUT[9]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.802      ; 1.869      ;
; -1.226 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_2|R_OUT[12]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.802      ; 1.869      ;
; -1.226 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_2|R_OUT[4]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.802      ; 1.869      ;
; -1.226 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_2|R_OUT[14]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.802      ; 1.869      ;
; -1.226 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_2|R_OUT[13]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.802      ; 1.869      ;
; -1.226 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_2|R_OUT[15]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.802      ; 1.869      ;
; -1.206 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[10]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 3.090      ; 1.677      ;
; -1.206 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[12]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 3.090      ; 1.677      ;
; -1.198 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_3|R_OUT[9]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.875      ; 1.970      ;
; -1.198 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_3|R_OUT[5]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.875      ; 1.970      ;
; -1.198 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_3|R_OUT[4]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.875      ; 1.970      ;
; -1.198 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_3|R_OUT[14]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.875      ; 1.970      ;
; -1.154 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_5|R_OUT[1]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.607      ; 1.746      ;
; -1.154 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_5|R_OUT[0]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.607      ; 1.746      ;
; -1.154 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_5|R_OUT[5]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.607      ; 1.746      ;
; -1.154 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_5|R_OUT[7]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.607      ; 1.746      ;
; -1.154 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_5|R_OUT[3]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.607      ; 1.746      ;
; -1.134 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[15]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 3.012      ; 1.671      ;
; -1.134 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[9]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 3.012      ; 1.671      ;
; -1.134 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[8]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 3.012      ; 1.671      ;
; -1.134 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[14]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 3.012      ; 1.671      ;
; -1.134 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[11]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 3.012      ; 1.671      ;
; -1.134 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[5]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 3.012      ; 1.671      ;
; -1.134 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[13]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 3.012      ; 1.671      ;
; -1.134 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[2]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 3.012      ; 1.671      ;
; -1.129 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_1|R_OUT[5]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.574      ; 1.738      ;
; -1.113 ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T5            ; projetoProcessador:Controle|Tstep_Q.T4 ; CLOCK_50    ; 0.000        ; 1.501      ; 0.681      ;
; -1.109 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_5|R_OUT[9]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.766      ; 1.950      ;
; -1.109 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_5|R_OUT[8]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.766      ; 1.950      ;
; -1.109 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_5|R_OUT[13]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.766      ; 1.950      ;
; -1.097 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_3|R_OUT[8]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.715      ; 1.911      ;
; -1.097 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_3|R_OUT[10]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.715      ; 1.911      ;
; -1.097 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_3|R_OUT[12]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.715      ; 1.911      ;
; -1.097 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_3|R_OUT[11]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.715      ; 1.911      ;
; -1.097 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_3|R_OUT[13]  ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.715      ; 1.911      ;
; -1.088 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:regAddr|R_OUT[3] ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; -0.500       ; 2.803      ; 1.508      ;
; -1.069 ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|regn:regG|R_OUT[4]    ; projetoProcessador:Controle|Tstep_Q.T4 ; CLOCK_50    ; 0.000        ; 2.226      ; 1.450      ;
; -1.055 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_4|R_OUT[1]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.617      ; 1.855      ;
; -1.055 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_4|R_OUT[0]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.617      ; 1.855      ;
; -1.055 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_6|R_OUT[0]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.722      ; 1.960      ;
; -1.055 ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|regn:reg_4|R_OUT[5]   ; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50    ; 0.000        ; 2.617      ; 1.855      ;
+--------+----------------------------------------+---------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'projetoProcessador:Controle|Tstep_Q.T4'                                                                                                                                                                          ;
+--------+--------------------------------------------------+---------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                     ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.729 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[3]       ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.573      ; 0.985      ;
; -1.686 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[0]       ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.565      ; 1.020      ;
; -1.458 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[1]       ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.565      ; 1.248      ;
; -1.404 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[2]       ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.522      ; 1.259      ;
; -1.328 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[3]       ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.573      ; 1.386      ;
; -1.229 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[3]       ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 2.573      ; 0.985      ;
; -1.213 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[9]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.367      ; 1.295      ;
; -1.198 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[0]       ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.565      ; 1.508      ;
; -1.186 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[0]       ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 2.565      ; 1.020      ;
; -1.185 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[1]       ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.565      ; 1.521      ;
; -1.182 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[15] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.385      ; 1.344      ;
; -1.174 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[0]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.367      ; 1.334      ;
; -1.144 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[2]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.329      ; 1.326      ;
; -1.137 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[8]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.367      ; 1.371      ;
; -1.094 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[10] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.320      ; 1.367      ;
; -1.066 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[2]       ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.522      ; 1.597      ;
; -1.026 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[7]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.383      ; 1.498      ;
; -1.014 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[5]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.379      ; 1.506      ;
; -0.977 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[14] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.380      ; 1.544      ;
; -0.958 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[1]       ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 2.565      ; 1.248      ;
; -0.904 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[2]       ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 2.522      ; 1.259      ;
; -0.879 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[3]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.385      ; 1.647      ;
; -0.835 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[1]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.361      ; 1.667      ;
; -0.828 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[3]       ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 2.573      ; 1.386      ;
; -0.824 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[13] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.387      ; 1.704      ;
; -0.815 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[4]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.364      ; 1.690      ;
; -0.776 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[12] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.325      ; 1.690      ;
; -0.713 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[9]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 2.367      ; 1.295      ;
; -0.698 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[0]       ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 2.565      ; 1.508      ;
; -0.696 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[6]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.378      ; 1.823      ;
; -0.685 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[1]       ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 2.565      ; 1.521      ;
; -0.682 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[15] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 2.385      ; 1.344      ;
; -0.674 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[0]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 2.367      ; 1.334      ;
; -0.656 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[11] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 2.311      ; 1.796      ;
; -0.644 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[2]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 2.329      ; 1.326      ;
; -0.637 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[8]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 2.367      ; 1.371      ;
; -0.594 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[10] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 2.320      ; 1.367      ;
; -0.566 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[2]       ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 2.522      ; 1.597      ;
; -0.526 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[7]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 2.383      ; 1.498      ;
; -0.514 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[5]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 2.379      ; 1.506      ;
; -0.477 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[14] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 2.380      ; 1.544      ;
; -0.379 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[3]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 2.385      ; 1.647      ;
; -0.335 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[1]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 2.361      ; 1.667      ;
; -0.324 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[13] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 2.387      ; 1.704      ;
; -0.315 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[4]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 2.364      ; 1.690      ;
; -0.276 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[12] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 2.325      ; 1.690      ;
; -0.196 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[6]  ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 2.378      ; 1.823      ;
; -0.156 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Alu:alu|Res[11] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 2.311      ; 1.796      ;
; 0.240  ; projetoProcessador:Controle|Tstep_Q.T0           ; projetoProcessador:Controle|Select[2]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 1.021      ; 1.261      ;
; 0.271  ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Select[1]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 0.917      ; 1.188      ;
; 0.299  ; projetoProcessador:Controle|regn:regIR|R_OUT[10] ; projetoProcessador:Controle|Select[1]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 0.917      ; 1.216      ;
; 0.334  ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Select[3]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 0.925      ; 1.259      ;
; 0.336  ; projetoProcessador:Controle|regn:regIR|R_OUT[9]  ; projetoProcessador:Controle|Select[0]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 0.917      ; 1.253      ;
; 0.380  ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Select[0]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 0.917      ; 1.297      ;
; 0.383  ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Select[2]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 0.874      ; 1.257      ;
; 0.436  ; projetoProcessador:Controle|regn:regIR|R_OUT[12] ; projetoProcessador:Controle|Select[3]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 0.925      ; 1.361      ;
; 0.467  ; projetoProcessador:Controle|regn:regIR|R_OUT[12] ; projetoProcessador:Controle|Select[0]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 0.917      ; 1.384      ;
; 0.479  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Select[1]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 0.917      ; 1.396      ;
; 0.485  ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|Select[0]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 0.917      ; 1.402      ;
; 0.487  ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|Select[1]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 0.917      ; 1.404      ;
; 0.493  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Select[0]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 0.917      ; 1.410      ;
; 0.509  ; projetoProcessador:Controle|regn:regIR|R_OUT[1]  ; projetoProcessador:Controle|Select[1]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 0.917      ; 1.426      ;
; 0.513  ; projetoProcessador:Controle|regn:regIR|R_OUT[11] ; projetoProcessador:Controle|Select[2]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 0.874      ; 1.387      ;
; 0.527  ; projetoProcessador:Controle|Tstep_Q.T0           ; projetoProcessador:Controle|Select[0]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 1.064      ; 1.591      ;
; 0.529  ; projetoProcessador:Controle|Tstep_Q.T0           ; projetoProcessador:Controle|Select[1]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 1.064      ; 1.593      ;
; 0.531  ; projetoProcessador:Controle|regn:regIR|R_OUT[12] ; projetoProcessador:Controle|Select[1]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 0.917      ; 1.448      ;
; 0.547  ; projetoProcessador:Controle|regn:regIR|R_OUT[2]  ; projetoProcessador:Controle|Select[2]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 0.874      ; 1.421      ;
; 0.556  ; projetoProcessador:Controle|Tstep_Q.T5           ; projetoProcessador:Controle|Select[0]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 1.064      ; 1.620      ;
; 0.558  ; projetoProcessador:Controle|Tstep_Q.T5           ; projetoProcessador:Controle|Select[1]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 1.064      ; 1.622      ;
; 0.560  ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|Select[3]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 0.925      ; 1.485      ;
; 0.634  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Select[3]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 0.925      ; 1.559      ;
; 0.638  ; projetoProcessador:Controle|regn:regIR|R_OUT[0]  ; projetoProcessador:Controle|Select[0]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 0.917      ; 1.555      ;
; 0.644  ; projetoProcessador:Controle|Tstep_Q.T5           ; projetoProcessador:Controle|Select[3]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 1.072      ; 1.716      ;
; 0.650  ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|Select[2]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 0.874      ; 1.524      ;
; 0.665  ; projetoProcessador:Controle|regn:regIR|R_OUT[12] ; projetoProcessador:Controle|Select[2]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 0.874      ; 1.539      ;
; 0.750  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Select[2]       ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 0.000        ; 0.874      ; 1.624      ;
; 1.061  ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Alu:alu|Res[9]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 0.719      ; 1.280      ;
; 1.113  ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|Alu:alu|Res[9]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 0.719      ; 1.332      ;
; 1.120  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Alu:alu|Res[9]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 0.719      ; 1.339      ;
; 1.126  ; projetoProcessador:Controle|regn:regIR|R_OUT[6]  ; projetoProcessador:Controle|Alu:alu|Res[0]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 0.719      ; 1.345      ;
; 1.149  ; projetoProcessador:Controle|regn:regIR|R_OUT[5]  ; projetoProcessador:Controle|Alu:alu|Res[0]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 0.719      ; 1.368      ;
; 1.176  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Alu:alu|Res[15] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 0.737      ; 1.413      ;
; 1.184  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Alu:alu|Res[0]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 0.719      ; 1.403      ;
; 1.196  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Alu:alu|Res[8]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 0.719      ; 1.415      ;
; 1.239  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Alu:alu|Res[10] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 0.672      ; 1.411      ;
; 1.245  ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Alu:alu|Res[15] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 0.737      ; 1.482      ;
; 1.253  ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Alu:alu|Res[0]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 0.719      ; 1.472      ;
; 1.264  ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Alu:alu|Res[8]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 0.719      ; 1.483      ;
; 1.288  ; projetoProcessador:Controle|Select[2]            ; projetoProcessador:Controle|Alu:alu|Res[2]  ; projetoProcessador:Controle|Tstep_Q.T1 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 0.280      ; 1.068      ;
; 1.288  ; projetoProcessador:Controle|Select[2]            ; projetoProcessador:Controle|Alu:alu|Res[7]  ; projetoProcessador:Controle|Tstep_Q.T1 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 0.334      ; 1.122      ;
; 1.293  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Alu:alu|Res[2]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 0.681      ; 1.474      ;
; 1.296  ; projetoProcessador:Controle|regn:regIR|R_OUT[5]  ; projetoProcessador:Controle|Alu:alu|Res[15] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 0.737      ; 1.533      ;
; 1.307  ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Alu:alu|Res[10] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 0.672      ; 1.479      ;
; 1.317  ; projetoProcessador:Controle|Select[2]            ; projetoProcessador:Controle|Alu:alu|Res[3]  ; projetoProcessador:Controle|Tstep_Q.T1 ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 0.336      ; 1.153      ;
; 1.377  ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Alu:alu|Res[11] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 0.663      ; 1.540      ;
; 1.377  ; projetoProcessador:Controle|regn:regIR|R_OUT[6]  ; projetoProcessador:Controle|Alu:alu|Res[15] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 0.737      ; 1.614      ;
; 1.411  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Alu:alu|Res[7]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 0.735      ; 1.646      ;
; 1.423  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Alu:alu|Res[5]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 0.731      ; 1.654      ;
; 1.429  ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|Alu:alu|Res[11] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 0.663      ; 1.592      ;
; 1.448  ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|Alu:alu|Res[2]  ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; -0.500       ; 0.681      ; 1.629      ;
+--------+--------------------------------------------------+---------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'projetoProcessador:Controle|Tstep_Q.T1'                                                                                                                                                                    ;
+--------+--------------------------------------------------+---------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                               ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.256 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[3] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 2.100      ; 0.985      ;
; -1.213 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[0] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 2.092      ; 1.020      ;
; -0.985 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[1] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 2.092      ; 1.248      ;
; -0.931 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[2] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 2.049      ; 1.259      ;
; -0.855 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[3] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 2.100      ; 1.386      ;
; -0.756 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[3] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; -0.500       ; 2.100      ; 0.985      ;
; -0.725 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[0] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 2.092      ; 1.508      ;
; -0.713 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[0] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; -0.500       ; 2.092      ; 1.020      ;
; -0.712 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[1] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 2.092      ; 1.521      ;
; -0.593 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[2] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 2.049      ; 1.597      ;
; -0.485 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[1] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; -0.500       ; 2.092      ; 1.248      ;
; -0.431 ; projetoProcessador:Controle|Tstep_Q.T3           ; projetoProcessador:Controle|Select[2] ; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; -0.500       ; 2.049      ; 1.259      ;
; -0.355 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[3] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; -0.500       ; 2.100      ; 1.386      ;
; -0.225 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[0] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; -0.500       ; 2.092      ; 1.508      ;
; -0.212 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[1] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; -0.500       ; 2.092      ; 1.521      ;
; -0.093 ; projetoProcessador:Controle|Tstep_Q.T4           ; projetoProcessador:Controle|Select[2] ; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; -0.500       ; 2.049      ; 1.597      ;
; 0.713  ; projetoProcessador:Controle|Tstep_Q.T0           ; projetoProcessador:Controle|Select[2] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.548      ; 1.261      ;
; 0.744  ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.444      ; 1.188      ;
; 0.772  ; projetoProcessador:Controle|regn:regIR|R_OUT[10] ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.444      ; 1.216      ;
; 0.807  ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Select[3] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.452      ; 1.259      ;
; 0.809  ; projetoProcessador:Controle|regn:regIR|R_OUT[9]  ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.444      ; 1.253      ;
; 0.853  ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.444      ; 1.297      ;
; 0.856  ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|Select[2] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.401      ; 1.257      ;
; 0.909  ; projetoProcessador:Controle|regn:regIR|R_OUT[12] ; projetoProcessador:Controle|Select[3] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.452      ; 1.361      ;
; 0.940  ; projetoProcessador:Controle|regn:regIR|R_OUT[12] ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.444      ; 1.384      ;
; 0.952  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.444      ; 1.396      ;
; 0.958  ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.444      ; 1.402      ;
; 0.960  ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.444      ; 1.404      ;
; 0.966  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.444      ; 1.410      ;
; 0.982  ; projetoProcessador:Controle|regn:regIR|R_OUT[1]  ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.444      ; 1.426      ;
; 0.986  ; projetoProcessador:Controle|regn:regIR|R_OUT[11] ; projetoProcessador:Controle|Select[2] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.401      ; 1.387      ;
; 1.000  ; projetoProcessador:Controle|Tstep_Q.T0           ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.591      ; 1.591      ;
; 1.002  ; projetoProcessador:Controle|Tstep_Q.T0           ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.591      ; 1.593      ;
; 1.004  ; projetoProcessador:Controle|regn:regIR|R_OUT[12] ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.444      ; 1.448      ;
; 1.020  ; projetoProcessador:Controle|regn:regIR|R_OUT[2]  ; projetoProcessador:Controle|Select[2] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.401      ; 1.421      ;
; 1.029  ; projetoProcessador:Controle|Tstep_Q.T5           ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.591      ; 1.620      ;
; 1.031  ; projetoProcessador:Controle|Tstep_Q.T5           ; projetoProcessador:Controle|Select[1] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.591      ; 1.622      ;
; 1.033  ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|Select[3] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.452      ; 1.485      ;
; 1.107  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Select[3] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.452      ; 1.559      ;
; 1.111  ; projetoProcessador:Controle|regn:regIR|R_OUT[0]  ; projetoProcessador:Controle|Select[0] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.444      ; 1.555      ;
; 1.117  ; projetoProcessador:Controle|Tstep_Q.T5           ; projetoProcessador:Controle|Select[3] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.599      ; 1.716      ;
; 1.123  ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|Select[2] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.401      ; 1.524      ;
; 1.138  ; projetoProcessador:Controle|regn:regIR|R_OUT[12] ; projetoProcessador:Controle|Select[2] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.401      ; 1.539      ;
; 1.223  ; projetoProcessador:Controle|regn:regIR|R_OUT[15] ; projetoProcessador:Controle|Select[2] ; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 0.000        ; 0.401      ; 1.624      ;
+--------+--------------------------------------------------+---------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'projetoProcessador:Controle|Tstep_Q.T3'                                                                                                                                    ;
+-------+--------------------------------------------------+----------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                          ; Launch Clock ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+----------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; 1.706 ; projetoProcessador:Controle|regn:regIR|R_OUT[14] ; projetoProcessador:Controle|A_in ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T3 ; -0.500       ; -0.351     ; 0.855      ;
; 1.765 ; projetoProcessador:Controle|regn:regIR|R_OUT[13] ; projetoProcessador:Controle|A_in ; CLOCK_50     ; projetoProcessador:Controle|Tstep_Q.T3 ; -0.500       ; -0.351     ; 0.914      ;
+-------+--------------------------------------------------+----------------------------------+--------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated|ram_block1a0~porta_address_reg0         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated|ram_block1a0~porta_address_reg0         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated|ram_block1a0~porta_address_reg1         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated|ram_block1a0~porta_address_reg1         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated|ram_block1a0~porta_address_reg2         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated|ram_block1a0~porta_address_reg2         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated|ram_block1a0~porta_address_reg3         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated|ram_block1a0~porta_address_reg3         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated|ram_block1a0~porta_address_reg4         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_ma81:auto_generated|ram_block1a0~porta_address_reg4         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|regn:regIR|R_OUT[0]                                                                                                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|regn:regIR|R_OUT[0]                                                                                                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|regn:regIR|R_OUT[10]                                                                                                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|regn:regIR|R_OUT[10]                                                                                                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|regn:regIR|R_OUT[11]                                                                                                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|regn:regIR|R_OUT[11]                                                                                                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|regn:regIR|R_OUT[12]                                                                                                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; projetoProcessador:Controle|regn:regIR|R_OUT[12]                                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'projetoProcessador:Controle|Tstep_Q.T1'                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T1 ; Fall       ; Controle|Select[0]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T1 ; Fall       ; Controle|Select[0]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T1 ; Fall       ; Controle|Select[1]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T1 ; Fall       ; Controle|Select[1]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T1 ; Fall       ; Controle|Select[2]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T1 ; Fall       ; Controle|Select[2]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T1 ; Fall       ; Controle|Select[3]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T1 ; Fall       ; Controle|Select[3]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T1 ; Fall       ; Controle|Selector1~2clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T1 ; Fall       ; Controle|Selector1~2clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T1 ; Fall       ; Controle|Selector1~2clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T1 ; Fall       ; Controle|Selector1~2clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T1 ; Fall       ; Controle|Selector1~2|combout          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T1 ; Fall       ; Controle|Selector1~2|combout          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T1 ; Rise       ; Controle|Selector1~2|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T1 ; Rise       ; Controle|Selector1~2|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T1 ; Rise       ; Controle|Tstep_Q.T1|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T1 ; Rise       ; Controle|Tstep_Q.T1|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T1 ; Rise       ; projetoProcessador:Controle|Select[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T1 ; Rise       ; projetoProcessador:Controle|Select[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T1 ; Rise       ; projetoProcessador:Controle|Select[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T1 ; Rise       ; projetoProcessador:Controle|Select[1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T1 ; Rise       ; projetoProcessador:Controle|Select[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T1 ; Rise       ; projetoProcessador:Controle|Select[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T1 ; Rise       ; projetoProcessador:Controle|Select[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T1 ; Rise       ; projetoProcessador:Controle|Select[3] ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'projetoProcessador:Controle|Tstep_Q.T3'                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                           ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+----------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T3 ; Rise       ; Controle|A_in|datab              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T3 ; Rise       ; Controle|A_in|datab              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T3 ; Rise       ; Controle|A_in~0|combout          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T3 ; Rise       ; Controle|A_in~0|combout          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T3 ; Rise       ; Controle|A_in~0|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T3 ; Rise       ; Controle|A_in~0|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T3 ; Rise       ; Controle|Tstep_Q.T3|regout       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T3 ; Rise       ; Controle|Tstep_Q.T3|regout       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T3 ; Fall       ; projetoProcessador:Controle|A_in ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T3 ; Fall       ; projetoProcessador:Controle|A_in ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'projetoProcessador:Controle|Tstep_Q.T4'                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; Controle|Select[0]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; Controle|Select[0]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; Controle|Select[1]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; Controle|Select[1]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; Controle|Select[2]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; Controle|Select[2]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; Controle|Select[3]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; Controle|Select[3]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|Selector1~1|combout                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|Selector1~1|combout                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|Selector1~1|dataa                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|Selector1~1|dataa                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; Controle|Selector1~2clkctrl|inclk[0]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; Controle|Selector1~2clkctrl|inclk[0]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; Controle|Selector1~2clkctrl|outclk          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; Controle|Selector1~2clkctrl|outclk          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; Controle|Selector1~2|combout                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; Controle|Selector1~2|combout                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|Selector1~2|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|Selector1~2|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|Tstep_Q.T4|regout                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|Tstep_Q.T4|regout                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[0]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[0]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[10]|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[10]|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[11]|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[11]|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[12]|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[12]|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[13]|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[13]|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[14]|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[14]|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[15]|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[15]|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[15]~6clkctrl|inclk[0]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[15]~6clkctrl|inclk[0]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[15]~6clkctrl|outclk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[15]~6clkctrl|outclk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[15]~6|combout              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[15]~6|combout              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[15]~6|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[15]~6|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[1]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[1]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[2]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[2]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[3]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[3]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[4]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[4]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[5]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[5]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[6]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[6]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[7]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[7]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[8]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[8]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[9]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; Controle|alu|Res[9]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[10] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[10] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[11] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[11] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[12] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[12] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[13] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[13] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[14] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[14] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[15] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[15] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[1]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[1]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[2]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[2]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[3]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[3]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[4]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[4]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[5]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[5]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[6]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[6]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[7]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[7]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[8]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[8]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[9]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Fall       ; projetoProcessador:Controle|Alu:alu|Res[9]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; projetoProcessador:Controle|Select[0]       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; projetoProcessador:Controle|Select[0]       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; projetoProcessador:Controle|Select[1]       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; projetoProcessador:Controle|Select[1]       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; projetoProcessador:Controle|Select[2]       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; projetoProcessador:Controle|Tstep_Q.T4 ; Rise       ; projetoProcessador:Controle|Select[2]       ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+
; HEX0[*]   ; CLOCK_50                               ; 6.843 ; 6.843 ; Rise       ; CLOCK_50                               ;
;  HEX0[0]  ; CLOCK_50                               ; 6.782 ; 6.782 ; Rise       ; CLOCK_50                               ;
;  HEX0[1]  ; CLOCK_50                               ; 6.512 ; 6.512 ; Rise       ; CLOCK_50                               ;
;  HEX0[2]  ; CLOCK_50                               ; 6.457 ; 6.457 ; Rise       ; CLOCK_50                               ;
;  HEX0[3]  ; CLOCK_50                               ; 6.400 ; 6.400 ; Rise       ; CLOCK_50                               ;
;  HEX0[4]  ; CLOCK_50                               ; 6.843 ; 6.843 ; Rise       ; CLOCK_50                               ;
;  HEX0[5]  ; CLOCK_50                               ; 6.458 ; 6.458 ; Rise       ; CLOCK_50                               ;
;  HEX0[6]  ; CLOCK_50                               ; 6.465 ; 6.465 ; Rise       ; CLOCK_50                               ;
; HEX1[*]   ; CLOCK_50                               ; 6.338 ; 6.338 ; Rise       ; CLOCK_50                               ;
;  HEX1[0]  ; CLOCK_50                               ; 6.336 ; 6.336 ; Rise       ; CLOCK_50                               ;
;  HEX1[1]  ; CLOCK_50                               ; 6.338 ; 6.338 ; Rise       ; CLOCK_50                               ;
;  HEX1[2]  ; CLOCK_50                               ; 6.212 ; 6.212 ; Rise       ; CLOCK_50                               ;
;  HEX1[3]  ; CLOCK_50                               ; 6.115 ; 6.115 ; Rise       ; CLOCK_50                               ;
;  HEX1[4]  ; CLOCK_50                               ; 6.228 ; 6.228 ; Rise       ; CLOCK_50                               ;
;  HEX1[5]  ; CLOCK_50                               ; 6.203 ; 6.203 ; Rise       ; CLOCK_50                               ;
;  HEX1[6]  ; CLOCK_50                               ; 6.075 ; 6.075 ; Rise       ; CLOCK_50                               ;
; HEX2[*]   ; CLOCK_50                               ; 6.094 ; 6.094 ; Rise       ; CLOCK_50                               ;
;  HEX2[0]  ; CLOCK_50                               ; 6.088 ; 6.088 ; Rise       ; CLOCK_50                               ;
;  HEX2[1]  ; CLOCK_50                               ; 5.949 ; 5.949 ; Rise       ; CLOCK_50                               ;
;  HEX2[2]  ; CLOCK_50                               ; 5.799 ; 5.799 ; Rise       ; CLOCK_50                               ;
;  HEX2[3]  ; CLOCK_50                               ; 6.050 ; 6.050 ; Rise       ; CLOCK_50                               ;
;  HEX2[4]  ; CLOCK_50                               ; 6.030 ; 6.030 ; Rise       ; CLOCK_50                               ;
;  HEX2[5]  ; CLOCK_50                               ; 6.022 ; 6.022 ; Rise       ; CLOCK_50                               ;
;  HEX2[6]  ; CLOCK_50                               ; 6.094 ; 6.094 ; Rise       ; CLOCK_50                               ;
; HEX3[*]   ; CLOCK_50                               ; 6.094 ; 6.094 ; Rise       ; CLOCK_50                               ;
;  HEX3[0]  ; CLOCK_50                               ; 6.094 ; 6.094 ; Rise       ; CLOCK_50                               ;
;  HEX3[1]  ; CLOCK_50                               ; 6.052 ; 6.052 ; Rise       ; CLOCK_50                               ;
;  HEX3[2]  ; CLOCK_50                               ; 6.071 ; 6.071 ; Rise       ; CLOCK_50                               ;
;  HEX3[3]  ; CLOCK_50                               ; 5.959 ; 5.959 ; Rise       ; CLOCK_50                               ;
;  HEX3[4]  ; CLOCK_50                               ; 6.039 ; 6.039 ; Rise       ; CLOCK_50                               ;
;  HEX3[5]  ; CLOCK_50                               ; 6.025 ; 6.025 ; Rise       ; CLOCK_50                               ;
;  HEX3[6]  ; CLOCK_50                               ; 6.026 ; 6.026 ; Rise       ; CLOCK_50                               ;
; LEDR[*]   ; CLOCK_50                               ; 7.561 ; 7.561 ; Rise       ; CLOCK_50                               ;
;  LEDR[17] ; CLOCK_50                               ; 7.561 ; 7.561 ; Rise       ; CLOCK_50                               ;
; LEDR[*]   ; projetoProcessador:Controle|Tstep_Q.T3 ; 4.423 ;       ; Rise       ; projetoProcessador:Controle|Tstep_Q.T3 ;
;  LEDR[17] ; projetoProcessador:Controle|Tstep_Q.T3 ; 4.423 ;       ; Rise       ; projetoProcessador:Controle|Tstep_Q.T3 ;
; LEDR[*]   ; projetoProcessador:Controle|Tstep_Q.T3 ;       ; 4.423 ; Fall       ; projetoProcessador:Controle|Tstep_Q.T3 ;
;  LEDR[17] ; projetoProcessador:Controle|Tstep_Q.T3 ;       ; 4.423 ; Fall       ; projetoProcessador:Controle|Tstep_Q.T3 ;
; LEDR[*]   ; projetoProcessador:Controle|Tstep_Q.T4 ; 4.148 ;       ; Rise       ; projetoProcessador:Controle|Tstep_Q.T4 ;
;  LEDR[17] ; projetoProcessador:Controle|Tstep_Q.T4 ; 4.148 ;       ; Rise       ; projetoProcessador:Controle|Tstep_Q.T4 ;
; LEDR[*]   ; projetoProcessador:Controle|Tstep_Q.T4 ;       ; 4.148 ; Fall       ; projetoProcessador:Controle|Tstep_Q.T4 ;
;  LEDR[17] ; projetoProcessador:Controle|Tstep_Q.T4 ;       ; 4.148 ; Fall       ; projetoProcessador:Controle|Tstep_Q.T4 ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+
; HEX0[*]   ; CLOCK_50                               ; 6.277 ; 6.277 ; Rise       ; CLOCK_50                               ;
;  HEX0[0]  ; CLOCK_50                               ; 6.651 ; 6.651 ; Rise       ; CLOCK_50                               ;
;  HEX0[1]  ; CLOCK_50                               ; 6.389 ; 6.389 ; Rise       ; CLOCK_50                               ;
;  HEX0[2]  ; CLOCK_50                               ; 6.334 ; 6.334 ; Rise       ; CLOCK_50                               ;
;  HEX0[3]  ; CLOCK_50                               ; 6.277 ; 6.277 ; Rise       ; CLOCK_50                               ;
;  HEX0[4]  ; CLOCK_50                               ; 6.717 ; 6.717 ; Rise       ; CLOCK_50                               ;
;  HEX0[5]  ; CLOCK_50                               ; 6.335 ; 6.335 ; Rise       ; CLOCK_50                               ;
;  HEX0[6]  ; CLOCK_50                               ; 6.342 ; 6.342 ; Rise       ; CLOCK_50                               ;
; HEX1[*]   ; CLOCK_50                               ; 5.544 ; 5.544 ; Rise       ; CLOCK_50                               ;
;  HEX1[0]  ; CLOCK_50                               ; 5.798 ; 5.798 ; Rise       ; CLOCK_50                               ;
;  HEX1[1]  ; CLOCK_50                               ; 5.797 ; 5.797 ; Rise       ; CLOCK_50                               ;
;  HEX1[2]  ; CLOCK_50                               ; 5.663 ; 5.663 ; Rise       ; CLOCK_50                               ;
;  HEX1[3]  ; CLOCK_50                               ; 5.586 ; 5.586 ; Rise       ; CLOCK_50                               ;
;  HEX1[4]  ; CLOCK_50                               ; 5.689 ; 5.689 ; Rise       ; CLOCK_50                               ;
;  HEX1[5]  ; CLOCK_50                               ; 5.665 ; 5.665 ; Rise       ; CLOCK_50                               ;
;  HEX1[6]  ; CLOCK_50                               ; 5.544 ; 5.544 ; Rise       ; CLOCK_50                               ;
; HEX2[*]   ; CLOCK_50                               ; 5.594 ; 5.594 ; Rise       ; CLOCK_50                               ;
;  HEX2[0]  ; CLOCK_50                               ; 5.896 ; 5.896 ; Rise       ; CLOCK_50                               ;
;  HEX2[1]  ; CLOCK_50                               ; 5.744 ; 5.744 ; Rise       ; CLOCK_50                               ;
;  HEX2[2]  ; CLOCK_50                               ; 5.594 ; 5.594 ; Rise       ; CLOCK_50                               ;
;  HEX2[3]  ; CLOCK_50                               ; 5.847 ; 5.847 ; Rise       ; CLOCK_50                               ;
;  HEX2[4]  ; CLOCK_50                               ; 5.837 ; 5.837 ; Rise       ; CLOCK_50                               ;
;  HEX2[5]  ; CLOCK_50                               ; 5.824 ; 5.824 ; Rise       ; CLOCK_50                               ;
;  HEX2[6]  ; CLOCK_50                               ; 5.624 ; 5.624 ; Rise       ; CLOCK_50                               ;
; HEX3[*]   ; CLOCK_50                               ; 5.631 ; 5.631 ; Rise       ; CLOCK_50                               ;
;  HEX3[0]  ; CLOCK_50                               ; 5.777 ; 5.777 ; Rise       ; CLOCK_50                               ;
;  HEX3[1]  ; CLOCK_50                               ; 5.677 ; 5.677 ; Rise       ; CLOCK_50                               ;
;  HEX3[2]  ; CLOCK_50                               ; 5.696 ; 5.696 ; Rise       ; CLOCK_50                               ;
;  HEX3[3]  ; CLOCK_50                               ; 5.631 ; 5.631 ; Rise       ; CLOCK_50                               ;
;  HEX3[4]  ; CLOCK_50                               ; 5.663 ; 5.663 ; Rise       ; CLOCK_50                               ;
;  HEX3[5]  ; CLOCK_50                               ; 5.652 ; 5.652 ; Rise       ; CLOCK_50                               ;
;  HEX3[6]  ; CLOCK_50                               ; 5.707 ; 5.707 ; Rise       ; CLOCK_50                               ;
; LEDR[*]   ; CLOCK_50                               ; 5.811 ; 5.811 ; Rise       ; CLOCK_50                               ;
;  LEDR[17] ; CLOCK_50                               ; 5.811 ; 5.811 ; Rise       ; CLOCK_50                               ;
; LEDR[*]   ; projetoProcessador:Controle|Tstep_Q.T3 ; 4.423 ;       ; Rise       ; projetoProcessador:Controle|Tstep_Q.T3 ;
;  LEDR[17] ; projetoProcessador:Controle|Tstep_Q.T3 ; 4.423 ;       ; Rise       ; projetoProcessador:Controle|Tstep_Q.T3 ;
; LEDR[*]   ; projetoProcessador:Controle|Tstep_Q.T3 ;       ; 4.423 ; Fall       ; projetoProcessador:Controle|Tstep_Q.T3 ;
;  LEDR[17] ; projetoProcessador:Controle|Tstep_Q.T3 ;       ; 4.423 ; Fall       ; projetoProcessador:Controle|Tstep_Q.T3 ;
; LEDR[*]   ; projetoProcessador:Controle|Tstep_Q.T4 ; 4.148 ;       ; Rise       ; projetoProcessador:Controle|Tstep_Q.T4 ;
;  LEDR[17] ; projetoProcessador:Controle|Tstep_Q.T4 ; 4.148 ;       ; Rise       ; projetoProcessador:Controle|Tstep_Q.T4 ;
; LEDR[*]   ; projetoProcessador:Controle|Tstep_Q.T4 ;       ; 4.148 ; Fall       ; projetoProcessador:Controle|Tstep_Q.T4 ;
;  LEDR[17] ; projetoProcessador:Controle|Tstep_Q.T4 ;       ; 4.148 ; Fall       ; projetoProcessador:Controle|Tstep_Q.T4 ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                      ;
+-----------------------------------------+----------+----------+----------+---------+---------------------+
; Clock                                   ; Setup    ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------+----------+----------+----------+---------+---------------------+
; Worst-case Slack                        ; -10.577  ; -4.286   ; N/A      ; N/A     ; -2.000              ;
;  CLOCK_50                               ; -5.254   ; -4.286   ; N/A      ; N/A     ; -2.000              ;
;  projetoProcessador:Controle|Tstep_Q.T1 ; -2.815   ; -2.153   ; N/A      ; N/A     ; 0.500               ;
;  projetoProcessador:Controle|Tstep_Q.T3 ; -4.079   ; 1.706    ; N/A      ; N/A     ; 0.500               ;
;  projetoProcessador:Controle|Tstep_Q.T4 ; -10.577  ; -3.219   ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                         ; -966.842 ; -360.846 ; 0.0      ; 0.0     ; -415.988            ;
;  CLOCK_50                               ; -784.674 ; -320.487 ; N/A      ; N/A     ; -415.988            ;
;  projetoProcessador:Controle|Tstep_Q.T1 ; -10.824  ; -6.937   ; N/A      ; N/A     ; 0.000               ;
;  projetoProcessador:Controle|Tstep_Q.T3 ; -4.079   ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  projetoProcessador:Controle|Tstep_Q.T4 ; -167.265 ; -33.422  ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------+----------+----------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+
; HEX0[*]   ; CLOCK_50                               ; 13.333 ; 13.333 ; Rise       ; CLOCK_50                               ;
;  HEX0[0]  ; CLOCK_50                               ; 13.204 ; 13.204 ; Rise       ; CLOCK_50                               ;
;  HEX0[1]  ; CLOCK_50                               ; 12.891 ; 12.891 ; Rise       ; CLOCK_50                               ;
;  HEX0[2]  ; CLOCK_50                               ; 12.800 ; 12.800 ; Rise       ; CLOCK_50                               ;
;  HEX0[3]  ; CLOCK_50                               ; 12.582 ; 12.582 ; Rise       ; CLOCK_50                               ;
;  HEX0[4]  ; CLOCK_50                               ; 13.333 ; 13.333 ; Rise       ; CLOCK_50                               ;
;  HEX0[5]  ; CLOCK_50                               ; 12.808 ; 12.808 ; Rise       ; CLOCK_50                               ;
;  HEX0[6]  ; CLOCK_50                               ; 12.817 ; 12.817 ; Rise       ; CLOCK_50                               ;
; HEX1[*]   ; CLOCK_50                               ; 12.476 ; 12.476 ; Rise       ; CLOCK_50                               ;
;  HEX1[0]  ; CLOCK_50                               ; 12.466 ; 12.466 ; Rise       ; CLOCK_50                               ;
;  HEX1[1]  ; CLOCK_50                               ; 12.476 ; 12.476 ; Rise       ; CLOCK_50                               ;
;  HEX1[2]  ; CLOCK_50                               ; 12.289 ; 12.289 ; Rise       ; CLOCK_50                               ;
;  HEX1[3]  ; CLOCK_50                               ; 12.041 ; 12.041 ; Rise       ; CLOCK_50                               ;
;  HEX1[4]  ; CLOCK_50                               ; 12.322 ; 12.322 ; Rise       ; CLOCK_50                               ;
;  HEX1[5]  ; CLOCK_50                               ; 12.245 ; 12.245 ; Rise       ; CLOCK_50                               ;
;  HEX1[6]  ; CLOCK_50                               ; 12.013 ; 12.013 ; Rise       ; CLOCK_50                               ;
; HEX2[*]   ; CLOCK_50                               ; 12.086 ; 12.086 ; Rise       ; CLOCK_50                               ;
;  HEX2[0]  ; CLOCK_50                               ; 12.086 ; 12.086 ; Rise       ; CLOCK_50                               ;
;  HEX2[1]  ; CLOCK_50                               ; 11.730 ; 11.730 ; Rise       ; CLOCK_50                               ;
;  HEX2[2]  ; CLOCK_50                               ; 11.437 ; 11.437 ; Rise       ; CLOCK_50                               ;
;  HEX2[3]  ; CLOCK_50                               ; 11.997 ; 11.997 ; Rise       ; CLOCK_50                               ;
;  HEX2[4]  ; CLOCK_50                               ; 11.975 ; 11.975 ; Rise       ; CLOCK_50                               ;
;  HEX2[5]  ; CLOCK_50                               ; 11.969 ; 11.969 ; Rise       ; CLOCK_50                               ;
;  HEX2[6]  ; CLOCK_50                               ; 12.076 ; 12.076 ; Rise       ; CLOCK_50                               ;
; HEX3[*]   ; CLOCK_50                               ; 12.164 ; 12.164 ; Rise       ; CLOCK_50                               ;
;  HEX3[0]  ; CLOCK_50                               ; 12.164 ; 12.164 ; Rise       ; CLOCK_50                               ;
;  HEX3[1]  ; CLOCK_50                               ; 11.983 ; 11.983 ; Rise       ; CLOCK_50                               ;
;  HEX3[2]  ; CLOCK_50                               ; 12.097 ; 12.097 ; Rise       ; CLOCK_50                               ;
;  HEX3[3]  ; CLOCK_50                               ; 11.835 ; 11.835 ; Rise       ; CLOCK_50                               ;
;  HEX3[4]  ; CLOCK_50                               ; 12.053 ; 12.053 ; Rise       ; CLOCK_50                               ;
;  HEX3[5]  ; CLOCK_50                               ; 12.041 ; 12.041 ; Rise       ; CLOCK_50                               ;
;  HEX3[6]  ; CLOCK_50                               ; 12.100 ; 12.100 ; Rise       ; CLOCK_50                               ;
; LEDR[*]   ; CLOCK_50                               ; 15.345 ; 15.345 ; Rise       ; CLOCK_50                               ;
;  LEDR[17] ; CLOCK_50                               ; 15.345 ; 15.345 ; Rise       ; CLOCK_50                               ;
; LEDR[*]   ; projetoProcessador:Controle|Tstep_Q.T3 ; 9.029  ;        ; Rise       ; projetoProcessador:Controle|Tstep_Q.T3 ;
;  LEDR[17] ; projetoProcessador:Controle|Tstep_Q.T3 ; 9.029  ;        ; Rise       ; projetoProcessador:Controle|Tstep_Q.T3 ;
; LEDR[*]   ; projetoProcessador:Controle|Tstep_Q.T3 ;        ; 9.029  ; Fall       ; projetoProcessador:Controle|Tstep_Q.T3 ;
;  LEDR[17] ; projetoProcessador:Controle|Tstep_Q.T3 ;        ; 9.029  ; Fall       ; projetoProcessador:Controle|Tstep_Q.T3 ;
; LEDR[*]   ; projetoProcessador:Controle|Tstep_Q.T4 ; 8.452  ;        ; Rise       ; projetoProcessador:Controle|Tstep_Q.T4 ;
;  LEDR[17] ; projetoProcessador:Controle|Tstep_Q.T4 ; 8.452  ;        ; Rise       ; projetoProcessador:Controle|Tstep_Q.T4 ;
; LEDR[*]   ; projetoProcessador:Controle|Tstep_Q.T4 ;        ; 8.452  ; Fall       ; projetoProcessador:Controle|Tstep_Q.T4 ;
;  LEDR[17] ; projetoProcessador:Controle|Tstep_Q.T4 ;        ; 8.452  ; Fall       ; projetoProcessador:Controle|Tstep_Q.T4 ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+
; HEX0[*]   ; CLOCK_50                               ; 6.277 ; 6.277 ; Rise       ; CLOCK_50                               ;
;  HEX0[0]  ; CLOCK_50                               ; 6.651 ; 6.651 ; Rise       ; CLOCK_50                               ;
;  HEX0[1]  ; CLOCK_50                               ; 6.389 ; 6.389 ; Rise       ; CLOCK_50                               ;
;  HEX0[2]  ; CLOCK_50                               ; 6.334 ; 6.334 ; Rise       ; CLOCK_50                               ;
;  HEX0[3]  ; CLOCK_50                               ; 6.277 ; 6.277 ; Rise       ; CLOCK_50                               ;
;  HEX0[4]  ; CLOCK_50                               ; 6.717 ; 6.717 ; Rise       ; CLOCK_50                               ;
;  HEX0[5]  ; CLOCK_50                               ; 6.335 ; 6.335 ; Rise       ; CLOCK_50                               ;
;  HEX0[6]  ; CLOCK_50                               ; 6.342 ; 6.342 ; Rise       ; CLOCK_50                               ;
; HEX1[*]   ; CLOCK_50                               ; 5.544 ; 5.544 ; Rise       ; CLOCK_50                               ;
;  HEX1[0]  ; CLOCK_50                               ; 5.798 ; 5.798 ; Rise       ; CLOCK_50                               ;
;  HEX1[1]  ; CLOCK_50                               ; 5.797 ; 5.797 ; Rise       ; CLOCK_50                               ;
;  HEX1[2]  ; CLOCK_50                               ; 5.663 ; 5.663 ; Rise       ; CLOCK_50                               ;
;  HEX1[3]  ; CLOCK_50                               ; 5.586 ; 5.586 ; Rise       ; CLOCK_50                               ;
;  HEX1[4]  ; CLOCK_50                               ; 5.689 ; 5.689 ; Rise       ; CLOCK_50                               ;
;  HEX1[5]  ; CLOCK_50                               ; 5.665 ; 5.665 ; Rise       ; CLOCK_50                               ;
;  HEX1[6]  ; CLOCK_50                               ; 5.544 ; 5.544 ; Rise       ; CLOCK_50                               ;
; HEX2[*]   ; CLOCK_50                               ; 5.594 ; 5.594 ; Rise       ; CLOCK_50                               ;
;  HEX2[0]  ; CLOCK_50                               ; 5.896 ; 5.896 ; Rise       ; CLOCK_50                               ;
;  HEX2[1]  ; CLOCK_50                               ; 5.744 ; 5.744 ; Rise       ; CLOCK_50                               ;
;  HEX2[2]  ; CLOCK_50                               ; 5.594 ; 5.594 ; Rise       ; CLOCK_50                               ;
;  HEX2[3]  ; CLOCK_50                               ; 5.847 ; 5.847 ; Rise       ; CLOCK_50                               ;
;  HEX2[4]  ; CLOCK_50                               ; 5.837 ; 5.837 ; Rise       ; CLOCK_50                               ;
;  HEX2[5]  ; CLOCK_50                               ; 5.824 ; 5.824 ; Rise       ; CLOCK_50                               ;
;  HEX2[6]  ; CLOCK_50                               ; 5.624 ; 5.624 ; Rise       ; CLOCK_50                               ;
; HEX3[*]   ; CLOCK_50                               ; 5.631 ; 5.631 ; Rise       ; CLOCK_50                               ;
;  HEX3[0]  ; CLOCK_50                               ; 5.777 ; 5.777 ; Rise       ; CLOCK_50                               ;
;  HEX3[1]  ; CLOCK_50                               ; 5.677 ; 5.677 ; Rise       ; CLOCK_50                               ;
;  HEX3[2]  ; CLOCK_50                               ; 5.696 ; 5.696 ; Rise       ; CLOCK_50                               ;
;  HEX3[3]  ; CLOCK_50                               ; 5.631 ; 5.631 ; Rise       ; CLOCK_50                               ;
;  HEX3[4]  ; CLOCK_50                               ; 5.663 ; 5.663 ; Rise       ; CLOCK_50                               ;
;  HEX3[5]  ; CLOCK_50                               ; 5.652 ; 5.652 ; Rise       ; CLOCK_50                               ;
;  HEX3[6]  ; CLOCK_50                               ; 5.707 ; 5.707 ; Rise       ; CLOCK_50                               ;
; LEDR[*]   ; CLOCK_50                               ; 5.811 ; 5.811 ; Rise       ; CLOCK_50                               ;
;  LEDR[17] ; CLOCK_50                               ; 5.811 ; 5.811 ; Rise       ; CLOCK_50                               ;
; LEDR[*]   ; projetoProcessador:Controle|Tstep_Q.T3 ; 4.423 ;       ; Rise       ; projetoProcessador:Controle|Tstep_Q.T3 ;
;  LEDR[17] ; projetoProcessador:Controle|Tstep_Q.T3 ; 4.423 ;       ; Rise       ; projetoProcessador:Controle|Tstep_Q.T3 ;
; LEDR[*]   ; projetoProcessador:Controle|Tstep_Q.T3 ;       ; 4.423 ; Fall       ; projetoProcessador:Controle|Tstep_Q.T3 ;
;  LEDR[17] ; projetoProcessador:Controle|Tstep_Q.T3 ;       ; 4.423 ; Fall       ; projetoProcessador:Controle|Tstep_Q.T3 ;
; LEDR[*]   ; projetoProcessador:Controle|Tstep_Q.T4 ; 4.148 ;       ; Rise       ; projetoProcessador:Controle|Tstep_Q.T4 ;
;  LEDR[17] ; projetoProcessador:Controle|Tstep_Q.T4 ; 4.148 ;       ; Rise       ; projetoProcessador:Controle|Tstep_Q.T4 ;
; LEDR[*]   ; projetoProcessador:Controle|Tstep_Q.T4 ;       ; 4.148 ; Fall       ; projetoProcessador:Controle|Tstep_Q.T4 ;
;  LEDR[17] ; projetoProcessador:Controle|Tstep_Q.T4 ;       ; 4.148 ; Fall       ; projetoProcessador:Controle|Tstep_Q.T4 ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                             ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; CLOCK_50                               ; CLOCK_50                               ; 5155     ; 0        ; 0        ; 0        ;
; projetoProcessador:Controle|Tstep_Q.T1 ; CLOCK_50                               ; 2369     ; 1        ; 0        ; 0        ;
; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50                               ; 125      ; 141      ; 0        ; 0        ;
; projetoProcessador:Controle|Tstep_Q.T4 ; CLOCK_50                               ; 2390     ; 38       ; 0        ; 0        ;
; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 50       ; 0        ; 0        ; 0        ;
; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; 7        ; 7        ; 0        ; 0        ;
; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; 8        ; 8        ; 0        ; 0        ;
; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T3 ; 0        ; 0        ; 2        ; 0        ;
; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 50       ; 0        ; 26416    ; 0        ;
; projetoProcessador:Controle|Tstep_Q.T1 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0        ; 0        ; 20666    ; 0        ;
; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T4 ; 7        ; 7        ; 0        ; 0        ;
; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 8        ; 8        ; 20724    ; 58       ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                              ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; CLOCK_50                               ; CLOCK_50                               ; 5155     ; 0        ; 0        ; 0        ;
; projetoProcessador:Controle|Tstep_Q.T1 ; CLOCK_50                               ; 2369     ; 1        ; 0        ; 0        ;
; projetoProcessador:Controle|Tstep_Q.T3 ; CLOCK_50                               ; 125      ; 141      ; 0        ; 0        ;
; projetoProcessador:Controle|Tstep_Q.T4 ; CLOCK_50                               ; 2390     ; 38       ; 0        ; 0        ;
; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T1 ; 50       ; 0        ; 0        ; 0        ;
; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T1 ; 7        ; 7        ; 0        ; 0        ;
; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T1 ; 8        ; 8        ; 0        ; 0        ;
; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T3 ; 0        ; 0        ; 2        ; 0        ;
; CLOCK_50                               ; projetoProcessador:Controle|Tstep_Q.T4 ; 50       ; 0        ; 26416    ; 0        ;
; projetoProcessador:Controle|Tstep_Q.T1 ; projetoProcessador:Controle|Tstep_Q.T4 ; 0        ; 0        ; 20666    ; 0        ;
; projetoProcessador:Controle|Tstep_Q.T3 ; projetoProcessador:Controle|Tstep_Q.T4 ; 7        ; 7        ; 0        ; 0        ;
; projetoProcessador:Controle|Tstep_Q.T4 ; projetoProcessador:Controle|Tstep_Q.T4 ; 8        ; 8        ; 20724    ; 58       ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 138   ; 138  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Oct 17 17:58:51 2022
Info: Command: quartus_sta projetoProcessador -c projetoProcessador
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'projetoProcessador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name projetoProcessador:Controle|Tstep_Q.T1 projetoProcessador:Controle|Tstep_Q.T1
    Info (332105): create_clock -period 1.000 -name projetoProcessador:Controle|Tstep_Q.T4 projetoProcessador:Controle|Tstep_Q.T4
    Info (332105): create_clock -period 1.000 -name projetoProcessador:Controle|Tstep_Q.T3 projetoProcessador:Controle|Tstep_Q.T3
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -10.577
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -10.577      -167.265 projetoProcessador:Controle|Tstep_Q.T4 
    Info (332119):    -5.254      -784.674 CLOCK_50 
    Info (332119):    -4.079        -4.079 projetoProcessador:Controle|Tstep_Q.T3 
    Info (332119):    -2.815       -10.824 projetoProcessador:Controle|Tstep_Q.T1 
Info (332146): Worst-case hold slack is -4.286
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.286      -320.487 CLOCK_50 
    Info (332119):    -3.219       -33.422 projetoProcessador:Controle|Tstep_Q.T4 
    Info (332119):    -2.153        -6.937 projetoProcessador:Controle|Tstep_Q.T1 
    Info (332119):     2.501         0.000 projetoProcessador:Controle|Tstep_Q.T3 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -415.988 CLOCK_50 
    Info (332119):     0.500         0.000 projetoProcessador:Controle|Tstep_Q.T1 
    Info (332119):     0.500         0.000 projetoProcessador:Controle|Tstep_Q.T3 
    Info (332119):     0.500         0.000 projetoProcessador:Controle|Tstep_Q.T4 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.882
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.882       -74.900 projetoProcessador:Controle|Tstep_Q.T4 
    Info (332119):    -2.039      -318.198 CLOCK_50 
    Info (332119):    -1.866        -1.866 projetoProcessador:Controle|Tstep_Q.T3 
    Info (332119):    -0.681        -2.501 projetoProcessador:Controle|Tstep_Q.T1 
Info (332146): Worst-case hold slack is -2.258
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.258      -176.306 CLOCK_50 
    Info (332119):    -1.729       -21.719 projetoProcessador:Controle|Tstep_Q.T4 
    Info (332119):    -1.256        -4.385 projetoProcessador:Controle|Tstep_Q.T1 
    Info (332119):     1.706         0.000 projetoProcessador:Controle|Tstep_Q.T3 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -415.988 CLOCK_50 
    Info (332119):     0.500         0.000 projetoProcessador:Controle|Tstep_Q.T1 
    Info (332119):     0.500         0.000 projetoProcessador:Controle|Tstep_Q.T3 
    Info (332119):     0.500         0.000 projetoProcessador:Controle|Tstep_Q.T4 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4562 megabytes
    Info: Processing ended: Mon Oct 17 17:58:52 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


