Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/home/mforever78/Share/Xilinx/SimpleOS/uart_dark_test_isim_beh.exe" -prj "/home/mforever78/Share/Xilinx/SimpleOS/uart_dark_test_beh.prj" "work.uart_dark_test" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/mforever78/Share/Xilinx/SimpleOS/src/uart_dark.v" into library work
WARNING:HDLCompiler:693 - "/home/mforever78/Share/Xilinx/SimpleOS/src/uart_dark.v" Line 25: Parameter declaration becomes local in uart_dark with formal parameter declaration list
Analyzing Verilog file "/home/mforever78/Share/Xilinx/SimpleOS/tests/uart_dark_test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96340 KB
Fuse CPU Usage: 980 ms
Compiling module uart_dark(freq_hz=32,baud=2)
Compiling module uart_dark_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/mforever78/Share/Xilinx/SimpleOS/uart_dark_test_isim_beh.exe
Fuse Memory Usage: 1180896 KB
Fuse CPU Usage: 1000 ms
GCC CPU Usage: 90 ms
