module counter_test(
	input clk,
	input rst,
	input en,
	output reg[4:0] out_count
);

	always@(posedge clk or negedge rst)
	begin
		if(!rst)
		begin
			out_count<=0;
		end
		else
		begin
			if(en)
				out_count <= out_count + 1;
			else
				out_count <= out_count;
		end
	end


endmodule