
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//addr2line_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401990 <.init>:
  401990:	stp	x29, x30, [sp, #-16]!
  401994:	mov	x29, sp
  401998:	bl	401ee0 <ferror@plt+0x60>
  40199c:	ldp	x29, x30, [sp], #16
  4019a0:	ret

Disassembly of section .plt:

00000000004019b0 <memcpy@plt-0x20>:
  4019b0:	stp	x16, x30, [sp, #-16]!
  4019b4:	adrp	x16, 415000 <ferror@plt+0x13180>
  4019b8:	ldr	x17, [x16, #4088]
  4019bc:	add	x16, x16, #0xff8
  4019c0:	br	x17
  4019c4:	nop
  4019c8:	nop
  4019cc:	nop

00000000004019d0 <memcpy@plt>:
  4019d0:	adrp	x16, 416000 <ferror@plt+0x14180>
  4019d4:	ldr	x17, [x16]
  4019d8:	add	x16, x16, #0x0
  4019dc:	br	x17

00000000004019e0 <memmove@plt>:
  4019e0:	adrp	x16, 416000 <ferror@plt+0x14180>
  4019e4:	ldr	x17, [x16, #8]
  4019e8:	add	x16, x16, #0x8
  4019ec:	br	x17

00000000004019f0 <mkstemps@plt>:
  4019f0:	adrp	x16, 416000 <ferror@plt+0x14180>
  4019f4:	ldr	x17, [x16, #16]
  4019f8:	add	x16, x16, #0x10
  4019fc:	br	x17

0000000000401a00 <cplus_demangle_name_to_style@plt>:
  401a00:	adrp	x16, 416000 <ferror@plt+0x14180>
  401a04:	ldr	x17, [x16, #24]
  401a08:	add	x16, x16, #0x18
  401a0c:	br	x17

0000000000401a10 <strlen@plt>:
  401a10:	adrp	x16, 416000 <ferror@plt+0x14180>
  401a14:	ldr	x17, [x16, #32]
  401a18:	add	x16, x16, #0x20
  401a1c:	br	x17

0000000000401a20 <fputs@plt>:
  401a20:	adrp	x16, 416000 <ferror@plt+0x14180>
  401a24:	ldr	x17, [x16, #40]
  401a28:	add	x16, x16, #0x28
  401a2c:	br	x17

0000000000401a30 <bfd_scan_vma@plt>:
  401a30:	adrp	x16, 416000 <ferror@plt+0x14180>
  401a34:	ldr	x17, [x16, #48]
  401a38:	add	x16, x16, #0x30
  401a3c:	br	x17

0000000000401a40 <exit@plt>:
  401a40:	adrp	x16, 416000 <ferror@plt+0x14180>
  401a44:	ldr	x17, [x16, #56]
  401a48:	add	x16, x16, #0x38
  401a4c:	br	x17

0000000000401a50 <bfd_arch_list@plt>:
  401a50:	adrp	x16, 416000 <ferror@plt+0x14180>
  401a54:	ldr	x17, [x16, #64]
  401a58:	add	x16, x16, #0x40
  401a5c:	br	x17

0000000000401a60 <bfd_set_default_target@plt>:
  401a60:	adrp	x16, 416000 <ferror@plt+0x14180>
  401a64:	ldr	x17, [x16, #72]
  401a68:	add	x16, x16, #0x48
  401a6c:	br	x17

0000000000401a70 <ftell@plt>:
  401a70:	adrp	x16, 416000 <ferror@plt+0x14180>
  401a74:	ldr	x17, [x16, #80]
  401a78:	add	x16, x16, #0x50
  401a7c:	br	x17

0000000000401a80 <sprintf@plt>:
  401a80:	adrp	x16, 416000 <ferror@plt+0x14180>
  401a84:	ldr	x17, [x16, #88]
  401a88:	add	x16, x16, #0x58
  401a8c:	br	x17

0000000000401a90 <putc@plt>:
  401a90:	adrp	x16, 416000 <ferror@plt+0x14180>
  401a94:	ldr	x17, [x16, #96]
  401a98:	add	x16, x16, #0x60
  401a9c:	br	x17

0000000000401aa0 <fputc@plt>:
  401aa0:	adrp	x16, 416000 <ferror@plt+0x14180>
  401aa4:	ldr	x17, [x16, #104]
  401aa8:	add	x16, x16, #0x68
  401aac:	br	x17

0000000000401ab0 <cplus_demangle_set_style@plt>:
  401ab0:	adrp	x16, 416000 <ferror@plt+0x14180>
  401ab4:	ldr	x17, [x16, #112]
  401ab8:	add	x16, x16, #0x70
  401abc:	br	x17

0000000000401ac0 <ctime@plt>:
  401ac0:	adrp	x16, 416000 <ferror@plt+0x14180>
  401ac4:	ldr	x17, [x16, #120]
  401ac8:	add	x16, x16, #0x78
  401acc:	br	x17

0000000000401ad0 <bfd_openr@plt>:
  401ad0:	adrp	x16, 416000 <ferror@plt+0x14180>
  401ad4:	ldr	x17, [x16, #128]
  401ad8:	add	x16, x16, #0x80
  401adc:	br	x17

0000000000401ae0 <fclose@plt>:
  401ae0:	adrp	x16, 416000 <ferror@plt+0x14180>
  401ae4:	ldr	x17, [x16, #136]
  401ae8:	add	x16, x16, #0x88
  401aec:	br	x17

0000000000401af0 <fopen@plt>:
  401af0:	adrp	x16, 416000 <ferror@plt+0x14180>
  401af4:	ldr	x17, [x16, #144]
  401af8:	add	x16, x16, #0x90
  401afc:	br	x17

0000000000401b00 <xrealloc@plt>:
  401b00:	adrp	x16, 416000 <ferror@plt+0x14180>
  401b04:	ldr	x17, [x16, #152]
  401b08:	add	x16, x16, #0x98
  401b0c:	br	x17

0000000000401b10 <bindtextdomain@plt>:
  401b10:	adrp	x16, 416000 <ferror@plt+0x14180>
  401b14:	ldr	x17, [x16, #160]
  401b18:	add	x16, x16, #0xa0
  401b1c:	br	x17

0000000000401b20 <bfd_target_list@plt>:
  401b20:	adrp	x16, 416000 <ferror@plt+0x14180>
  401b24:	ldr	x17, [x16, #168]
  401b28:	add	x16, x16, #0xa8
  401b2c:	br	x17

0000000000401b30 <__libc_start_main@plt>:
  401b30:	adrp	x16, 416000 <ferror@plt+0x14180>
  401b34:	ldr	x17, [x16, #176]
  401b38:	add	x16, x16, #0xb0
  401b3c:	br	x17

0000000000401b40 <bfd_get_error@plt>:
  401b40:	adrp	x16, 416000 <ferror@plt+0x14180>
  401b44:	ldr	x17, [x16, #184]
  401b48:	add	x16, x16, #0xb8
  401b4c:	br	x17

0000000000401b50 <memset@plt>:
  401b50:	adrp	x16, 416000 <ferror@plt+0x14180>
  401b54:	ldr	x17, [x16, #192]
  401b58:	add	x16, x16, #0xc0
  401b5c:	br	x17

0000000000401b60 <xmalloc@plt>:
  401b60:	adrp	x16, 416000 <ferror@plt+0x14180>
  401b64:	ldr	x17, [x16, #200]
  401b68:	add	x16, x16, #0xc8
  401b6c:	br	x17

0000000000401b70 <xmalloc_set_program_name@plt>:
  401b70:	adrp	x16, 416000 <ferror@plt+0x14180>
  401b74:	ldr	x17, [x16, #208]
  401b78:	add	x16, x16, #0xd0
  401b7c:	br	x17

0000000000401b80 <xstrdup@plt>:
  401b80:	adrp	x16, 416000 <ferror@plt+0x14180>
  401b84:	ldr	x17, [x16, #216]
  401b88:	add	x16, x16, #0xd8
  401b8c:	br	x17

0000000000401b90 <bfd_get_section_by_name@plt>:
  401b90:	adrp	x16, 416000 <ferror@plt+0x14180>
  401b94:	ldr	x17, [x16, #224]
  401b98:	add	x16, x16, #0xe0
  401b9c:	br	x17

0000000000401ba0 <bfd_init@plt>:
  401ba0:	adrp	x16, 416000 <ferror@plt+0x14180>
  401ba4:	ldr	x17, [x16, #232]
  401ba8:	add	x16, x16, #0xe8
  401bac:	br	x17

0000000000401bb0 <strerror@plt>:
  401bb0:	adrp	x16, 416000 <ferror@plt+0x14180>
  401bb4:	ldr	x17, [x16, #240]
  401bb8:	add	x16, x16, #0xf0
  401bbc:	br	x17

0000000000401bc0 <close@plt>:
  401bc0:	adrp	x16, 416000 <ferror@plt+0x14180>
  401bc4:	ldr	x17, [x16, #248]
  401bc8:	add	x16, x16, #0xf8
  401bcc:	br	x17

0000000000401bd0 <strrchr@plt>:
  401bd0:	adrp	x16, 416000 <ferror@plt+0x14180>
  401bd4:	ldr	x17, [x16, #256]
  401bd8:	add	x16, x16, #0x100
  401bdc:	br	x17

0000000000401be0 <__gmon_start__@plt>:
  401be0:	adrp	x16, 416000 <ferror@plt+0x14180>
  401be4:	ldr	x17, [x16, #264]
  401be8:	add	x16, x16, #0x108
  401bec:	br	x17

0000000000401bf0 <bfd_set_format@plt>:
  401bf0:	adrp	x16, 416000 <ferror@plt+0x14180>
  401bf4:	ldr	x17, [x16, #272]
  401bf8:	add	x16, x16, #0x110
  401bfc:	br	x17

0000000000401c00 <mkdtemp@plt>:
  401c00:	adrp	x16, 416000 <ferror@plt+0x14180>
  401c04:	ldr	x17, [x16, #280]
  401c08:	add	x16, x16, #0x118
  401c0c:	br	x17

0000000000401c10 <fseek@plt>:
  401c10:	adrp	x16, 416000 <ferror@plt+0x14180>
  401c14:	ldr	x17, [x16, #288]
  401c18:	add	x16, x16, #0x120
  401c1c:	br	x17

0000000000401c20 <abort@plt>:
  401c20:	adrp	x16, 416000 <ferror@plt+0x14180>
  401c24:	ldr	x17, [x16, #296]
  401c28:	add	x16, x16, #0x128
  401c2c:	br	x17

0000000000401c30 <access@plt>:
  401c30:	adrp	x16, 416000 <ferror@plt+0x14180>
  401c34:	ldr	x17, [x16, #304]
  401c38:	add	x16, x16, #0x130
  401c3c:	br	x17

0000000000401c40 <bfd_close_all_done@plt>:
  401c40:	adrp	x16, 416000 <ferror@plt+0x14180>
  401c44:	ldr	x17, [x16, #312]
  401c48:	add	x16, x16, #0x138
  401c4c:	br	x17

0000000000401c50 <puts@plt>:
  401c50:	adrp	x16, 416000 <ferror@plt+0x14180>
  401c54:	ldr	x17, [x16, #320]
  401c58:	add	x16, x16, #0x140
  401c5c:	br	x17

0000000000401c60 <fread_unlocked@plt>:
  401c60:	adrp	x16, 416000 <ferror@plt+0x14180>
  401c64:	ldr	x17, [x16, #328]
  401c68:	add	x16, x16, #0x148
  401c6c:	br	x17

0000000000401c70 <textdomain@plt>:
  401c70:	adrp	x16, 416000 <ferror@plt+0x14180>
  401c74:	ldr	x17, [x16, #336]
  401c78:	add	x16, x16, #0x150
  401c7c:	br	x17

0000000000401c80 <getopt_long@plt>:
  401c80:	adrp	x16, 416000 <ferror@plt+0x14180>
  401c84:	ldr	x17, [x16, #344]
  401c88:	add	x16, x16, #0x158
  401c8c:	br	x17

0000000000401c90 <strcmp@plt>:
  401c90:	adrp	x16, 416000 <ferror@plt+0x14180>
  401c94:	ldr	x17, [x16, #352]
  401c98:	add	x16, x16, #0x160
  401c9c:	br	x17

0000000000401ca0 <bfd_printable_arch_mach@plt>:
  401ca0:	adrp	x16, 416000 <ferror@plt+0x14180>
  401ca4:	ldr	x17, [x16, #360]
  401ca8:	add	x16, x16, #0x168
  401cac:	br	x17

0000000000401cb0 <strtol@plt>:
  401cb0:	adrp	x16, 416000 <ferror@plt+0x14180>
  401cb4:	ldr	x17, [x16, #368]
  401cb8:	add	x16, x16, #0x170
  401cbc:	br	x17

0000000000401cc0 <bfd_iterate_over_targets@plt>:
  401cc0:	adrp	x16, 416000 <ferror@plt+0x14180>
  401cc4:	ldr	x17, [x16, #376]
  401cc8:	add	x16, x16, #0x178
  401ccc:	br	x17

0000000000401cd0 <free@plt>:
  401cd0:	adrp	x16, 416000 <ferror@plt+0x14180>
  401cd4:	ldr	x17, [x16, #384]
  401cd8:	add	x16, x16, #0x180
  401cdc:	br	x17

0000000000401ce0 <bfd_openw@plt>:
  401ce0:	adrp	x16, 416000 <ferror@plt+0x14180>
  401ce4:	ldr	x17, [x16, #392]
  401ce8:	add	x16, x16, #0x188
  401cec:	br	x17

0000000000401cf0 <fwrite@plt>:
  401cf0:	adrp	x16, 416000 <ferror@plt+0x14180>
  401cf4:	ldr	x17, [x16, #400]
  401cf8:	add	x16, x16, #0x190
  401cfc:	br	x17

0000000000401d00 <bfd_set_error_program_name@plt>:
  401d00:	adrp	x16, 416000 <ferror@plt+0x14180>
  401d04:	ldr	x17, [x16, #408]
  401d08:	add	x16, x16, #0x198
  401d0c:	br	x17

0000000000401d10 <bfd_demangle@plt>:
  401d10:	adrp	x16, 416000 <ferror@plt+0x14180>
  401d14:	ldr	x17, [x16, #416]
  401d18:	add	x16, x16, #0x1a0
  401d1c:	br	x17

0000000000401d20 <fflush@plt>:
  401d20:	adrp	x16, 416000 <ferror@plt+0x14180>
  401d24:	ldr	x17, [x16, #424]
  401d28:	add	x16, x16, #0x1a8
  401d2c:	br	x17

0000000000401d30 <strcpy@plt>:
  401d30:	adrp	x16, 416000 <ferror@plt+0x14180>
  401d34:	ldr	x17, [x16, #432]
  401d38:	add	x16, x16, #0x1b0
  401d3c:	br	x17

0000000000401d40 <mkstemp@plt>:
  401d40:	adrp	x16, 416000 <ferror@plt+0x14180>
  401d44:	ldr	x17, [x16, #440]
  401d48:	add	x16, x16, #0x1b8
  401d4c:	br	x17

0000000000401d50 <xexit@plt>:
  401d50:	adrp	x16, 416000 <ferror@plt+0x14180>
  401d54:	ldr	x17, [x16, #448]
  401d58:	add	x16, x16, #0x1c0
  401d5c:	br	x17

0000000000401d60 <bfd_close@plt>:
  401d60:	adrp	x16, 416000 <ferror@plt+0x14180>
  401d64:	ldr	x17, [x16, #456]
  401d68:	add	x16, x16, #0x1c8
  401d6c:	br	x17

0000000000401d70 <bfd_check_format_matches@plt>:
  401d70:	adrp	x16, 416000 <ferror@plt+0x14180>
  401d74:	ldr	x17, [x16, #464]
  401d78:	add	x16, x16, #0x1d0
  401d7c:	br	x17

0000000000401d80 <bfd_errmsg@plt>:
  401d80:	adrp	x16, 416000 <ferror@plt+0x14180>
  401d84:	ldr	x17, [x16, #472]
  401d88:	add	x16, x16, #0x1d8
  401d8c:	br	x17

0000000000401d90 <dcgettext@plt>:
  401d90:	adrp	x16, 416000 <ferror@plt+0x14180>
  401d94:	ldr	x17, [x16, #480]
  401d98:	add	x16, x16, #0x1e0
  401d9c:	br	x17

0000000000401da0 <bfd_check_format@plt>:
  401da0:	adrp	x16, 416000 <ferror@plt+0x14180>
  401da4:	ldr	x17, [x16, #488]
  401da8:	add	x16, x16, #0x1e8
  401dac:	br	x17

0000000000401db0 <bfd_fprintf_vma@plt>:
  401db0:	adrp	x16, 416000 <ferror@plt+0x14180>
  401db4:	ldr	x17, [x16, #496]
  401db8:	add	x16, x16, #0x1f0
  401dbc:	br	x17

0000000000401dc0 <vfprintf@plt>:
  401dc0:	adrp	x16, 416000 <ferror@plt+0x14180>
  401dc4:	ldr	x17, [x16, #504]
  401dc8:	add	x16, x16, #0x1f8
  401dcc:	br	x17

0000000000401dd0 <printf@plt>:
  401dd0:	adrp	x16, 416000 <ferror@plt+0x14180>
  401dd4:	ldr	x17, [x16, #512]
  401dd8:	add	x16, x16, #0x200
  401ddc:	br	x17

0000000000401de0 <bfd_map_over_sections@plt>:
  401de0:	adrp	x16, 416000 <ferror@plt+0x14180>
  401de4:	ldr	x17, [x16, #520]
  401de8:	add	x16, x16, #0x208
  401dec:	br	x17

0000000000401df0 <__assert_fail@plt>:
  401df0:	adrp	x16, 416000 <ferror@plt+0x14180>
  401df4:	ldr	x17, [x16, #528]
  401df8:	add	x16, x16, #0x210
  401dfc:	br	x17

0000000000401e00 <__errno_location@plt>:
  401e00:	adrp	x16, 416000 <ferror@plt+0x14180>
  401e04:	ldr	x17, [x16, #536]
  401e08:	add	x16, x16, #0x218
  401e0c:	br	x17

0000000000401e10 <getenv@plt>:
  401e10:	adrp	x16, 416000 <ferror@plt+0x14180>
  401e14:	ldr	x17, [x16, #544]
  401e18:	add	x16, x16, #0x220
  401e1c:	br	x17

0000000000401e20 <putchar@plt>:
  401e20:	adrp	x16, 416000 <ferror@plt+0x14180>
  401e24:	ldr	x17, [x16, #552]
  401e28:	add	x16, x16, #0x228
  401e2c:	br	x17

0000000000401e30 <__xstat@plt>:
  401e30:	adrp	x16, 416000 <ferror@plt+0x14180>
  401e34:	ldr	x17, [x16, #560]
  401e38:	add	x16, x16, #0x230
  401e3c:	br	x17

0000000000401e40 <unlink@plt>:
  401e40:	adrp	x16, 416000 <ferror@plt+0x14180>
  401e44:	ldr	x17, [x16, #568]
  401e48:	add	x16, x16, #0x238
  401e4c:	br	x17

0000000000401e50 <fprintf@plt>:
  401e50:	adrp	x16, 416000 <ferror@plt+0x14180>
  401e54:	ldr	x17, [x16, #576]
  401e58:	add	x16, x16, #0x240
  401e5c:	br	x17

0000000000401e60 <fgets@plt>:
  401e60:	adrp	x16, 416000 <ferror@plt+0x14180>
  401e64:	ldr	x17, [x16, #584]
  401e68:	add	x16, x16, #0x248
  401e6c:	br	x17

0000000000401e70 <setlocale@plt>:
  401e70:	adrp	x16, 416000 <ferror@plt+0x14180>
  401e74:	ldr	x17, [x16, #592]
  401e78:	add	x16, x16, #0x250
  401e7c:	br	x17

0000000000401e80 <ferror@plt>:
  401e80:	adrp	x16, 416000 <ferror@plt+0x14180>
  401e84:	ldr	x17, [x16, #600]
  401e88:	add	x16, x16, #0x258
  401e8c:	br	x17

Disassembly of section .text:

0000000000401e90 <.text>:
  401e90:	mov	x29, #0x0                   	// #0
  401e94:	mov	x30, #0x0                   	// #0
  401e98:	mov	x5, x0
  401e9c:	ldr	x1, [sp]
  401ea0:	add	x2, sp, #0x8
  401ea4:	mov	x6, sp
  401ea8:	movz	x0, #0x0, lsl #48
  401eac:	movk	x0, #0x0, lsl #32
  401eb0:	movk	x0, #0x40, lsl #16
  401eb4:	movk	x0, #0x1f9c
  401eb8:	movz	x3, #0x0, lsl #48
  401ebc:	movk	x3, #0x0, lsl #32
  401ec0:	movk	x3, #0x40, lsl #16
  401ec4:	movk	x3, #0x4480
  401ec8:	movz	x4, #0x0, lsl #48
  401ecc:	movk	x4, #0x0, lsl #32
  401ed0:	movk	x4, #0x40, lsl #16
  401ed4:	movk	x4, #0x4500
  401ed8:	bl	401b30 <__libc_start_main@plt>
  401edc:	bl	401c20 <abort@plt>
  401ee0:	adrp	x0, 415000 <ferror@plt+0x13180>
  401ee4:	ldr	x0, [x0, #4064]
  401ee8:	cbz	x0, 401ef0 <ferror@plt+0x70>
  401eec:	b	401be0 <__gmon_start__@plt>
  401ef0:	ret
  401ef4:	nop
  401ef8:	adrp	x0, 416000 <ferror@plt+0x14180>
  401efc:	add	x0, x0, #0x478
  401f00:	adrp	x1, 416000 <ferror@plt+0x14180>
  401f04:	add	x1, x1, #0x478
  401f08:	cmp	x1, x0
  401f0c:	b.eq	401f24 <ferror@plt+0xa4>  // b.none
  401f10:	adrp	x1, 404000 <ferror@plt+0x2180>
  401f14:	ldr	x1, [x1, #1312]
  401f18:	cbz	x1, 401f24 <ferror@plt+0xa4>
  401f1c:	mov	x16, x1
  401f20:	br	x16
  401f24:	ret
  401f28:	adrp	x0, 416000 <ferror@plt+0x14180>
  401f2c:	add	x0, x0, #0x478
  401f30:	adrp	x1, 416000 <ferror@plt+0x14180>
  401f34:	add	x1, x1, #0x478
  401f38:	sub	x1, x1, x0
  401f3c:	lsr	x2, x1, #63
  401f40:	add	x1, x2, x1, asr #3
  401f44:	cmp	xzr, x1, asr #1
  401f48:	asr	x1, x1, #1
  401f4c:	b.eq	401f64 <ferror@plt+0xe4>  // b.none
  401f50:	adrp	x2, 404000 <ferror@plt+0x2180>
  401f54:	ldr	x2, [x2, #1320]
  401f58:	cbz	x2, 401f64 <ferror@plt+0xe4>
  401f5c:	mov	x16, x2
  401f60:	br	x16
  401f64:	ret
  401f68:	stp	x29, x30, [sp, #-32]!
  401f6c:	mov	x29, sp
  401f70:	str	x19, [sp, #16]
  401f74:	adrp	x19, 416000 <ferror@plt+0x14180>
  401f78:	ldrb	w0, [x19, #1184]
  401f7c:	cbnz	w0, 401f8c <ferror@plt+0x10c>
  401f80:	bl	401ef8 <ferror@plt+0x78>
  401f84:	mov	w0, #0x1                   	// #1
  401f88:	strb	w0, [x19, #1184]
  401f8c:	ldr	x19, [sp, #16]
  401f90:	ldp	x29, x30, [sp], #32
  401f94:	ret
  401f98:	b	401f28 <ferror@plt+0xa8>
  401f9c:	sub	sp, sp, #0xf0
  401fa0:	stp	x20, x19, [sp, #224]
  401fa4:	adrp	x20, 404000 <ferror@plt+0x2180>
  401fa8:	add	x20, x20, #0xafd
  401fac:	mov	x19, x1
  401fb0:	str	w0, [sp, #28]
  401fb4:	str	x1, [sp, #16]
  401fb8:	mov	w0, #0x5                   	// #5
  401fbc:	mov	x1, x20
  401fc0:	stp	x29, x30, [sp, #144]
  401fc4:	stp	x28, x27, [sp, #160]
  401fc8:	stp	x26, x25, [sp, #176]
  401fcc:	stp	x24, x23, [sp, #192]
  401fd0:	stp	x22, x21, [sp, #208]
  401fd4:	add	x29, sp, #0x90
  401fd8:	bl	401e70 <setlocale@plt>
  401fdc:	mov	w0, wzr
  401fe0:	mov	x1, x20
  401fe4:	bl	401e70 <setlocale@plt>
  401fe8:	adrp	x20, 404000 <ferror@plt+0x2180>
  401fec:	add	x20, x20, #0x620
  401ff0:	adrp	x1, 404000 <ferror@plt+0x2180>
  401ff4:	add	x1, x1, #0x629
  401ff8:	mov	x0, x20
  401ffc:	bl	401b10 <bindtextdomain@plt>
  402000:	mov	x0, x20
  402004:	bl	401c70 <textdomain@plt>
  402008:	ldr	x0, [x19]
  40200c:	adrp	x19, 416000 <ferror@plt+0x14180>
  402010:	str	x0, [x19, #1296]
  402014:	bl	401b70 <xmalloc_set_program_name@plt>
  402018:	ldr	x0, [x19, #1296]
  40201c:	bl	401d00 <bfd_set_error_program_name@plt>
  402020:	add	x0, sp, #0x1c
  402024:	add	x1, sp, #0x10
  402028:	bl	403eac <ferror@plt+0x202c>
  40202c:	bl	401ba0 <bfd_init@plt>
  402030:	cmp	w0, #0x118
  402034:	b.ne	402760 <ferror@plt+0x8e0>  // b.any
  402038:	bl	402df0 <ferror@plt+0xf70>
  40203c:	adrp	x20, 404000 <ferror@plt+0x2180>
  402040:	adrp	x25, 416000 <ferror@plt+0x14180>
  402044:	adrp	x27, 404000 <ferror@plt+0x2180>
  402048:	adrp	x23, 404000 <ferror@plt+0x2180>
  40204c:	mov	x19, xzr
  402050:	mov	x24, xzr
  402054:	mov	x21, xzr
  402058:	add	x20, x20, #0x65c
  40205c:	add	x25, x25, #0x278
  402060:	add	x27, x27, #0x530
  402064:	mov	w28, #0x1                   	// #1
  402068:	adrp	x26, 416000 <ferror@plt+0x14180>
  40206c:	add	x23, x23, #0x68d
  402070:	adrp	x22, 416000 <ferror@plt+0x14180>
  402074:	ldr	w0, [sp, #28]
  402078:	ldr	x1, [sp, #16]
  40207c:	mov	x2, x20
  402080:	mov	x3, x25
  402084:	mov	x4, xzr
  402088:	bl	401c80 <getopt_long@plt>
  40208c:	add	w8, w0, #0x1
  402090:	cmp	w8, #0x77
  402094:	b.hi	402724 <ferror@plt+0x8a4>  // b.pmore
  402098:	adr	x9, 402074 <ferror@plt+0x1f4>
  40209c:	ldrh	w10, [x27, x8, lsl #1]
  4020a0:	add	x9, x9, x10, lsl #2
  4020a4:	br	x9
  4020a8:	mov	x0, x23
  4020ac:	bl	403998 <ferror@plt+0x1b18>
  4020b0:	b	402074 <ferror@plt+0x1f4>
  4020b4:	ldr	x24, [x26, #1152]
  4020b8:	b	402074 <ferror@plt+0x1f4>
  4020bc:	adrp	x8, 416000 <ferror@plt+0x14180>
  4020c0:	strb	w28, [x8, #1200]
  4020c4:	b	402074 <ferror@plt+0x1f4>
  4020c8:	ldr	x19, [x26, #1152]
  4020cc:	b	402074 <ferror@plt+0x1f4>
  4020d0:	ldr	x21, [x26, #1152]
  4020d4:	b	402074 <ferror@plt+0x1f4>
  4020d8:	adrp	x9, 416000 <ferror@plt+0x14180>
  4020dc:	ldr	w8, [x9, #624]
  4020e0:	and	w8, w8, #0xfffbffff
  4020e4:	str	w8, [x9, #624]
  4020e8:	b	402074 <ferror@plt+0x1f4>
  4020ec:	ldr	x0, [x26, #1152]
  4020f0:	adrp	x8, 416000 <ferror@plt+0x14180>
  4020f4:	strb	w28, [x8, #1196]
  4020f8:	cbz	x0, 402074 <ferror@plt+0x1f4>
  4020fc:	bl	401a00 <cplus_demangle_name_to_style@plt>
  402100:	cbz	w0, 402744 <ferror@plt+0x8c4>
  402104:	bl	401ab0 <cplus_demangle_set_style@plt>
  402108:	b	402074 <ferror@plt+0x1f4>
  40210c:	adrp	x8, 416000 <ferror@plt+0x14180>
  402110:	strb	w28, [x8, #1212]
  402114:	b	402074 <ferror@plt+0x1f4>
  402118:	strb	w28, [x22, #1208]
  40211c:	b	402074 <ferror@plt+0x1f4>
  402120:	adrp	x8, 416000 <ferror@plt+0x14180>
  402124:	strb	w28, [x8, #1192]
  402128:	b	402074 <ferror@plt+0x1f4>
  40212c:	adrp	x8, 416000 <ferror@plt+0x14180>
  402130:	strb	w28, [x8, #1204]
  402134:	b	402074 <ferror@plt+0x1f4>
  402138:	adrp	x9, 416000 <ferror@plt+0x14180>
  40213c:	ldr	w8, [x9, #624]
  402140:	orr	w8, w8, #0x40000
  402144:	str	w8, [x9, #624]
  402148:	b	402074 <ferror@plt+0x1f4>
  40214c:	adrp	x10, 416000 <ferror@plt+0x14180>
  402150:	ldr	x9, [sp, #16]
  402154:	ldrsw	x10, [x10, #1160]
  402158:	ldr	w11, [sp, #28]
  40215c:	adrp	x8, 404000 <ferror@plt+0x2180>
  402160:	add	x8, x8, #0x697
  402164:	cmp	x21, #0x0
  402168:	adrp	x12, 416000 <ferror@plt+0x14180>
  40216c:	csel	x23, x8, x21, eq  // eq = none
  402170:	add	x12, x12, #0x4c0
  402174:	add	x8, x9, x10, lsl #3
  402178:	sub	w9, w11, w10
  40217c:	mov	x0, x23
  402180:	str	x8, [x12, #16]
  402184:	str	w9, [x12]
  402188:	bl	4035fc <ferror@plt+0x177c>
  40218c:	cmp	x0, #0x1
  402190:	b.lt	402200 <ferror@plt+0x380>  // b.tstop
  402194:	mov	x0, x23
  402198:	mov	x1, x19
  40219c:	bl	401ad0 <bfd_openr@plt>
  4021a0:	cbz	x0, 402778 <ferror@plt+0x8f8>
  4021a4:	ldr	w8, [x0, #72]
  4021a8:	mov	w1, #0x2                   	// #2
  4021ac:	mov	x19, x0
  4021b0:	orr	w8, w8, #0x8000
  4021b4:	str	w8, [x0, #72]
  4021b8:	bl	401da0 <bfd_check_format@plt>
  4021bc:	cbnz	w0, 402780 <ferror@plt+0x900>
  4021c0:	add	x2, sp, #0x20
  4021c4:	mov	w1, #0x1                   	// #1
  4021c8:	mov	x0, x19
  4021cc:	bl	401d70 <bfd_check_format_matches@plt>
  4021d0:	cbz	w0, 40279c <ferror@plt+0x91c>
  4021d4:	cbz	x24, 402208 <ferror@plt+0x388>
  4021d8:	mov	x0, x19
  4021dc:	mov	x1, x24
  4021e0:	bl	401b90 <bfd_get_section_by_name@plt>
  4021e4:	str	x0, [sp, #8]
  4021e8:	cbz	x0, 4027c8 <ferror@plt+0x948>
  4021ec:	ldrb	w8, [x19, #72]
  4021f0:	adrp	x21, 416000 <ferror@plt+0x14180>
  4021f4:	adrp	x24, 416000 <ferror@plt+0x14180>
  4021f8:	tbnz	w8, #4, 40221c <ferror@plt+0x39c>
  4021fc:	b	4022d8 <ferror@plt+0x458>
  402200:	mov	w0, #0x1                   	// #1
  402204:	b	4026ec <ferror@plt+0x86c>
  402208:	str	xzr, [sp, #8]
  40220c:	ldrb	w8, [x19, #72]
  402210:	adrp	x21, 416000 <ferror@plt+0x14180>
  402214:	adrp	x24, 416000 <ferror@plt+0x14180>
  402218:	tbz	w8, #4, 4022d8 <ferror@plt+0x458>
  40221c:	ldr	x8, [x19, #8]
  402220:	mov	x0, x19
  402224:	ldr	x8, [x8, #496]
  402228:	blr	x8
  40222c:	cbz	x0, 40223c <ferror@plt+0x3bc>
  402230:	mov	w20, wzr
  402234:	tbz	x0, #63, 402254 <ferror@plt+0x3d4>
  402238:	b	40271c <ferror@plt+0x89c>
  40223c:	ldr	x8, [x19, #8]
  402240:	mov	x0, x19
  402244:	ldr	x8, [x8, #832]
  402248:	blr	x8
  40224c:	mov	w20, #0x1                   	// #1
  402250:	tbnz	x0, #63, 40271c <ferror@plt+0x89c>
  402254:	bl	401b60 <xmalloc@plt>
  402258:	str	x0, [x21, #1240]
  40225c:	ldr	x8, [x19, #8]
  402260:	mov	x1, x0
  402264:	cbz	w20, 40270c <ferror@plt+0x88c>
  402268:	ldr	x8, [x8, #840]
  40226c:	mov	x0, x19
  402270:	blr	x8
  402274:	tbnz	x0, #63, 40271c <ferror@plt+0x89c>
  402278:	cbnz	w20, 4022c4 <ferror@plt+0x444>
  40227c:	cbnz	x0, 4022c4 <ferror@plt+0x444>
  402280:	ldr	x8, [x19, #8]
  402284:	mov	x0, x19
  402288:	ldr	x8, [x8, #832]
  40228c:	blr	x8
  402290:	cmp	x0, #0x1
  402294:	b.lt	4022cc <ferror@plt+0x44c>  // b.tstop
  402298:	mov	x23, x0
  40229c:	ldr	x0, [x21, #1240]
  4022a0:	bl	401cd0 <free@plt>
  4022a4:	mov	x0, x23
  4022a8:	bl	401b60 <xmalloc@plt>
  4022ac:	str	x0, [x21, #1240]
  4022b0:	ldr	x8, [x19, #8]
  4022b4:	mov	x1, x0
  4022b8:	mov	x0, x19
  4022bc:	ldr	x8, [x8, #840]
  4022c0:	blr	x8
  4022c4:	cmp	x0, #0x0
  4022c8:	b.gt	4022d8 <ferror@plt+0x458>
  4022cc:	ldr	x0, [x21, #1240]
  4022d0:	bl	401cd0 <free@plt>
  4022d4:	str	xzr, [x21, #1240]
  4022d8:	adrp	x8, 416000 <ferror@plt+0x14180>
  4022dc:	ldr	w8, [x8, #1216]
  4022e0:	adrp	x26, 404000 <ferror@plt+0x2180>
  4022e4:	adrp	x25, 416000 <ferror@plt+0x14180>
  4022e8:	adrp	x27, 404000 <ferror@plt+0x2180>
  4022ec:	adrp	x20, 416000 <ferror@plt+0x14180>
  4022f0:	add	x26, x26, #0xbb7
  4022f4:	add	x25, x25, #0x4b0
  4022f8:	add	x27, x27, #0xb84
  4022fc:	adrp	x21, 416000 <ferror@plt+0x14180>
  402300:	add	x20, x20, #0x4c4
  402304:	adrp	x28, 416000 <ferror@plt+0x14180>
  402308:	str	w8, [sp, #4]
  40230c:	b	402330 <ferror@plt+0x4b0>
  402310:	mov	x0, x26
  402314:	bl	401c50 <puts@plt>
  402318:	adrp	x0, 404000 <ferror@plt+0x2180>
  40231c:	add	x0, x0, #0xbb2
  402320:	bl	401c50 <puts@plt>
  402324:	adrp	x8, 416000 <ferror@plt+0x14180>
  402328:	ldr	x0, [x8, #1168]
  40232c:	bl	401d20 <fflush@plt>
  402330:	ldr	w8, [sp, #4]
  402334:	cbz	w8, 402388 <ferror@plt+0x508>
  402338:	adrp	x8, 416000 <ferror@plt+0x14180>
  40233c:	ldr	w8, [x8, #1216]
  402340:	subs	w8, w8, #0x1
  402344:	b.lt	4026cc <ferror@plt+0x84c>  // b.tstop
  402348:	adrp	x23, 416000 <ferror@plt+0x14180>
  40234c:	add	x23, x23, #0x4c0
  402350:	ldr	x9, [x23, #16]
  402354:	str	w8, [x23]
  402358:	mov	w2, #0x10                  	// #16
  40235c:	mov	x1, xzr
  402360:	add	x8, x9, #0x8
  402364:	str	x8, [x23, #16]
  402368:	ldr	x0, [x9]
  40236c:	bl	401a30 <bfd_scan_vma@plt>
  402370:	str	x0, [x23, #32]
  402374:	ldr	x8, [x19, #8]
  402378:	ldr	w9, [x8, #8]
  40237c:	cmp	w9, #0x5
  402380:	b.eq	4023c8 <ferror@plt+0x548>  // b.none
  402384:	b	40240c <ferror@plt+0x58c>
  402388:	adrp	x8, 416000 <ferror@plt+0x14180>
  40238c:	ldr	x2, [x8, #1176]
  402390:	add	x0, sp, #0x2c
  402394:	mov	w1, #0x64                  	// #100
  402398:	bl	401e60 <fgets@plt>
  40239c:	cbz	x0, 4026cc <ferror@plt+0x84c>
  4023a0:	add	x0, sp, #0x2c
  4023a4:	mov	w2, #0x10                  	// #16
  4023a8:	mov	x1, xzr
  4023ac:	bl	401a30 <bfd_scan_vma@plt>
  4023b0:	adrp	x8, 416000 <ferror@plt+0x14180>
  4023b4:	str	x0, [x8, #1248]
  4023b8:	ldr	x8, [x19, #8]
  4023bc:	ldr	w9, [x8, #8]
  4023c0:	cmp	w9, #0x5
  4023c4:	b.ne	40240c <ferror@plt+0x58c>  // b.any
  4023c8:	ldr	x10, [x8, #880]
  4023cc:	mov	w9, #0x1                   	// #1
  4023d0:	adrp	x11, 416000 <ferror@plt+0x14180>
  4023d4:	ldr	x8, [x10, #784]
  4023d8:	ldrb	w8, [x8, #10]
  4023dc:	sub	w8, w8, #0x1
  4023e0:	lsl	x8, x9, x8
  4023e4:	lsl	x9, x8, #1
  4023e8:	sub	x9, x9, #0x1
  4023ec:	and	x9, x9, x0
  4023f0:	str	x9, [x11, #1248]
  4023f4:	ldrb	w10, [x10, #929]
  4023f8:	tbz	w10, #0, 40240c <ferror@plt+0x58c>
  4023fc:	eor	x9, x9, x8
  402400:	sub	x8, x9, x8
  402404:	adrp	x9, 416000 <ferror@plt+0x14180>
  402408:	str	x8, [x9, #1248]
  40240c:	adrp	x8, 416000 <ferror@plt+0x14180>
  402410:	ldrb	w8, [x8, #1192]
  402414:	cmp	w8, #0x1
  402418:	b.ne	40245c <ferror@plt+0x5dc>  // b.any
  40241c:	adrp	x0, 404000 <ferror@plt+0x2180>
  402420:	add	x0, x0, #0xb78
  402424:	bl	401dd0 <printf@plt>
  402428:	adrp	x23, 416000 <ferror@plt+0x14180>
  40242c:	adrp	x8, 416000 <ferror@plt+0x14180>
  402430:	add	x23, x23, #0x4b8
  402434:	ldr	x1, [x8, #1168]
  402438:	ldr	x2, [x23, #40]
  40243c:	mov	x0, x19
  402440:	bl	401db0 <bfd_fprintf_vma@plt>
  402444:	ldrb	w8, [x23]
  402448:	cmp	w8, #0x1
  40244c:	b.ne	4024e4 <ferror@plt+0x664>  // b.any
  402450:	adrp	x0, 404000 <ferror@plt+0x2180>
  402454:	add	x0, x0, #0xbe8
  402458:	bl	401dd0 <printf@plt>
  40245c:	ldr	x8, [sp, #8]
  402460:	adrp	x23, 416000 <ferror@plt+0x14180>
  402464:	str	wzr, [x23, #1220]
  402468:	cbz	x8, 4024fc <ferror@plt+0x67c>
  40246c:	ldrb	w8, [x8, #32]
  402470:	tbz	w8, #0, 4024bc <ferror@plt+0x63c>
  402474:	ldr	x8, [sp, #8]
  402478:	adrp	x9, 416000 <ferror@plt+0x14180>
  40247c:	ldr	x3, [x9, #1248]
  402480:	ldr	x8, [x8, #56]
  402484:	cmp	x3, x8
  402488:	b.cs	4024bc <ferror@plt+0x63c>  // b.hs, b.nlast
  40248c:	ldr	x8, [x19, #8]
  402490:	ldur	x1, [x20, #20]
  402494:	ldr	x2, [sp, #8]
  402498:	add	x4, x20, #0x2c
  40249c:	ldr	x8, [x8, #568]
  4024a0:	add	x5, x20, #0x24
  4024a4:	add	x6, x20, #0x4
  4024a8:	add	x7, x20, #0x8
  4024ac:	mov	x0, x19
  4024b0:	blr	x8
  4024b4:	str	w0, [x20]
  4024b8:	cbnz	w0, 402518 <ferror@plt+0x698>
  4024bc:	ldrb	w8, [x24, #1204]
  4024c0:	cmp	w8, #0x1
  4024c4:	b.ne	402318 <ferror@plt+0x498>  // b.any
  4024c8:	ldrb	w8, [x22, #1208]
  4024cc:	cmp	w8, #0x1
  4024d0:	b.ne	402310 <ferror@plt+0x490>  // b.any
  4024d4:	adrp	x0, 404000 <ferror@plt+0x2180>
  4024d8:	add	x0, x0, #0xb7b
  4024dc:	bl	401dd0 <printf@plt>
  4024e0:	b	402318 <ferror@plt+0x498>
  4024e4:	mov	w0, #0xa                   	// #10
  4024e8:	bl	401e20 <putchar@plt>
  4024ec:	ldr	x8, [sp, #8]
  4024f0:	adrp	x23, 416000 <ferror@plt+0x14180>
  4024f4:	str	wzr, [x23, #1220]
  4024f8:	cbnz	x8, 40246c <ferror@plt+0x5ec>
  4024fc:	adrp	x1, 402000 <ferror@plt+0x180>
  402500:	mov	x0, x19
  402504:	add	x1, x1, #0x8c4
  402508:	mov	x2, xzr
  40250c:	bl	401de0 <bfd_map_over_sections@plt>
  402510:	ldr	w0, [x23, #1220]
  402514:	cbz	w0, 4024bc <ferror@plt+0x63c>
  402518:	ldrb	w8, [x24, #1204]
  40251c:	cmp	w8, #0x1
  402520:	b.ne	4025d4 <ferror@plt+0x754>  // b.any
  402524:	adrp	x8, 416000 <ferror@plt+0x14180>
  402528:	ldr	x24, [x8, #1256]
  40252c:	cbz	x24, 40256c <ferror@plt+0x6ec>
  402530:	ldrb	w8, [x24]
  402534:	cbz	w8, 40256c <ferror@plt+0x6ec>
  402538:	adrp	x8, 416000 <ferror@plt+0x14180>
  40253c:	ldrb	w8, [x8, #1196]
  402540:	cmp	w8, #0x1
  402544:	b.ne	402578 <ferror@plt+0x6f8>  // b.any
  402548:	adrp	x8, 416000 <ferror@plt+0x14180>
  40254c:	ldr	w2, [x8, #624]
  402550:	mov	x0, x19
  402554:	mov	x1, x24
  402558:	bl	401d10 <bfd_demangle@plt>
  40255c:	cmp	x0, #0x0
  402560:	mov	x23, x0
  402564:	csel	x24, x24, x0, eq  // eq = none
  402568:	b	40257c <ferror@plt+0x6fc>
  40256c:	mov	x23, xzr
  402570:	mov	x24, x26
  402574:	b	40257c <ferror@plt+0x6fc>
  402578:	mov	x23, xzr
  40257c:	adrp	x0, 404000 <ferror@plt+0x2180>
  402580:	add	x0, x0, #0xc2b
  402584:	mov	x1, x24
  402588:	bl	401dd0 <printf@plt>
  40258c:	ldrb	w8, [x22, #1208]
  402590:	cmp	w8, #0x1
  402594:	b.ne	4025bc <ferror@plt+0x73c>  // b.any
  402598:	adrp	x1, 404000 <ferror@plt+0x2180>
  40259c:	mov	w2, #0x5                   	// #5
  4025a0:	mov	x0, xzr
  4025a4:	add	x1, x1, #0xb7f
  4025a8:	bl	401d90 <dcgettext@plt>
  4025ac:	bl	401dd0 <printf@plt>
  4025b0:	adrp	x24, 416000 <ferror@plt+0x14180>
  4025b4:	cbnz	x23, 4025cc <ferror@plt+0x74c>
  4025b8:	b	4025d4 <ferror@plt+0x754>
  4025bc:	mov	w0, #0xa                   	// #10
  4025c0:	bl	401e20 <putchar@plt>
  4025c4:	adrp	x24, 416000 <ferror@plt+0x14180>
  4025c8:	cbz	x23, 4025d4 <ferror@plt+0x754>
  4025cc:	mov	x0, x23
  4025d0:	bl	401cd0 <free@plt>
  4025d4:	ldrb	w8, [x25]
  4025d8:	ldr	x23, [x25, #64]
  4025dc:	cmp	w8, #0x1
  4025e0:	b.ne	402604 <ferror@plt+0x784>  // b.any
  4025e4:	cbz	x23, 402604 <ferror@plt+0x784>
  4025e8:	mov	w1, #0x2f                  	// #47
  4025ec:	mov	x0, x23
  4025f0:	bl	401bd0 <strrchr@plt>
  4025f4:	cbz	x0, 402604 <ferror@plt+0x784>
  4025f8:	add	x23, x0, #0x1
  4025fc:	adrp	x8, 416000 <ferror@plt+0x14180>
  402600:	str	x23, [x8, #1264]
  402604:	cmp	x23, #0x0
  402608:	csel	x1, x26, x23, eq  // eq = none
  40260c:	mov	x0, x27
  402610:	bl	401dd0 <printf@plt>
  402614:	ldr	w1, [x21, #1224]
  402618:	cbz	w1, 402640 <ferror@plt+0x7c0>
  40261c:	ldr	w2, [x28, #1228]
  402620:	cbz	w2, 40265c <ferror@plt+0x7dc>
  402624:	adrp	x0, 404000 <ferror@plt+0x2180>
  402628:	add	x0, x0, #0xb88
  40262c:	bl	401dd0 <printf@plt>
  402630:	adrp	x8, 416000 <ferror@plt+0x14180>
  402634:	ldrb	w8, [x8, #1212]
  402638:	tbnz	w8, #0, 402674 <ferror@plt+0x7f4>
  40263c:	b	4026c0 <ferror@plt+0x840>
  402640:	adrp	x0, 404000 <ferror@plt+0x2180>
  402644:	add	x0, x0, #0xbb8
  402648:	bl	401c50 <puts@plt>
  40264c:	adrp	x8, 416000 <ferror@plt+0x14180>
  402650:	ldrb	w8, [x8, #1212]
  402654:	tbnz	w8, #0, 402674 <ferror@plt+0x7f4>
  402658:	b	4026c0 <ferror@plt+0x840>
  40265c:	adrp	x0, 404000 <ferror@plt+0x2180>
  402660:	add	x0, x0, #0xb9f
  402664:	bl	401dd0 <printf@plt>
  402668:	adrp	x8, 416000 <ferror@plt+0x14180>
  40266c:	ldrb	w8, [x8, #1212]
  402670:	tbz	w8, #0, 4026c0 <ferror@plt+0x840>
  402674:	ldr	x8, [x19, #8]
  402678:	add	x1, x20, #0x2c
  40267c:	add	x2, x20, #0x24
  402680:	add	x3, x20, #0x4
  402684:	ldr	x8, [x8, #584]
  402688:	mov	x0, x19
  40268c:	blr	x8
  402690:	str	w0, [x20]
  402694:	cbz	w0, 402324 <ferror@plt+0x4a4>
  402698:	ldrb	w8, [x22, #1208]
  40269c:	cmp	w8, #0x1
  4026a0:	b.ne	402518 <ferror@plt+0x698>  // b.any
  4026a4:	adrp	x1, 404000 <ferror@plt+0x2180>
  4026a8:	mov	w2, #0x5                   	// #5
  4026ac:	mov	x0, xzr
  4026b0:	add	x1, x1, #0xba3
  4026b4:	bl	401d90 <dcgettext@plt>
  4026b8:	bl	401dd0 <printf@plt>
  4026bc:	b	402518 <ferror@plt+0x698>
  4026c0:	adrp	x8, 416000 <ferror@plt+0x14180>
  4026c4:	str	wzr, [x8, #1220]
  4026c8:	b	402324 <ferror@plt+0x4a4>
  4026cc:	adrp	x20, 416000 <ferror@plt+0x14180>
  4026d0:	ldr	x0, [x20, #1240]
  4026d4:	cbz	x0, 4026e0 <ferror@plt+0x860>
  4026d8:	bl	401cd0 <free@plt>
  4026dc:	str	xzr, [x20, #1240]
  4026e0:	mov	x0, x19
  4026e4:	bl	401d60 <bfd_close@plt>
  4026e8:	mov	w0, wzr
  4026ec:	ldp	x20, x19, [sp, #224]
  4026f0:	ldp	x22, x21, [sp, #208]
  4026f4:	ldp	x24, x23, [sp, #192]
  4026f8:	ldp	x26, x25, [sp, #176]
  4026fc:	ldp	x28, x27, [sp, #160]
  402700:	ldp	x29, x30, [sp, #144]
  402704:	add	sp, sp, #0xf0
  402708:	ret
  40270c:	ldr	x8, [x8, #504]
  402710:	mov	x0, x19
  402714:	blr	x8
  402718:	tbz	x0, #63, 402278 <ferror@plt+0x3f8>
  40271c:	ldr	x0, [x19]
  402720:	bl	402c2c <ferror@plt+0xdac>
  402724:	adrp	x8, 416000 <ferror@plt+0x14180>
  402728:	ldr	x0, [x8, #1144]
  40272c:	mov	w1, #0x1                   	// #1
  402730:	bl	4027e4 <ferror@plt+0x964>
  402734:	adrp	x8, 416000 <ferror@plt+0x14180>
  402738:	ldr	x0, [x8, #1168]
  40273c:	mov	w1, wzr
  402740:	bl	4027e4 <ferror@plt+0x964>
  402744:	adrp	x1, 404000 <ferror@plt+0x2180>
  402748:	add	x1, x1, #0x66f
  40274c:	mov	w2, #0x5                   	// #5
  402750:	mov	x0, xzr
  402754:	bl	401d90 <dcgettext@plt>
  402758:	ldr	x1, [x26, #1152]
  40275c:	bl	402cc0 <ferror@plt+0xe40>
  402760:	adrp	x1, 404000 <ferror@plt+0x2180>
  402764:	add	x1, x1, #0x63b
  402768:	mov	w2, #0x5                   	// #5
  40276c:	mov	x0, xzr
  402770:	bl	401d90 <dcgettext@plt>
  402774:	bl	402cc0 <ferror@plt+0xe40>
  402778:	mov	x0, x23
  40277c:	bl	402c2c <ferror@plt+0xdac>
  402780:	adrp	x1, 404000 <ferror@plt+0x2180>
  402784:	add	x1, x1, #0xb37
  402788:	mov	w2, #0x5                   	// #5
  40278c:	mov	x0, xzr
  402790:	bl	401d90 <dcgettext@plt>
  402794:	mov	x1, x23
  402798:	bl	402cc0 <ferror@plt+0xe40>
  40279c:	ldr	x0, [x19]
  4027a0:	bl	402950 <ferror@plt+0xad0>
  4027a4:	bl	401b40 <bfd_get_error@plt>
  4027a8:	cmp	w0, #0xd
  4027ac:	b.ne	4027c0 <ferror@plt+0x940>  // b.any
  4027b0:	ldr	x0, [sp, #32]
  4027b4:	bl	402e4c <ferror@plt+0xfcc>
  4027b8:	ldr	x0, [sp, #32]
  4027bc:	bl	401cd0 <free@plt>
  4027c0:	mov	w0, #0x1                   	// #1
  4027c4:	bl	401d50 <xexit@plt>
  4027c8:	adrp	x1, 404000 <ferror@plt+0x2180>
  4027cc:	add	x1, x1, #0xb5d
  4027d0:	mov	w2, #0x5                   	// #5
  4027d4:	bl	401d90 <dcgettext@plt>
  4027d8:	mov	x1, x23
  4027dc:	mov	x2, x24
  4027e0:	bl	402cc0 <ferror@plt+0xe40>
  4027e4:	stp	x29, x30, [sp, #-48]!
  4027e8:	stp	x20, x19, [sp, #32]
  4027ec:	mov	w19, w1
  4027f0:	adrp	x1, 404000 <ferror@plt+0x2180>
  4027f4:	mov	x20, x0
  4027f8:	add	x1, x1, #0x71d
  4027fc:	mov	w2, #0x5                   	// #5
  402800:	mov	x0, xzr
  402804:	str	x21, [sp, #16]
  402808:	mov	x29, sp
  40280c:	bl	401d90 <dcgettext@plt>
  402810:	adrp	x21, 416000 <ferror@plt+0x14180>
  402814:	ldr	x2, [x21, #1296]
  402818:	mov	x1, x0
  40281c:	mov	x0, x20
  402820:	bl	401e50 <fprintf@plt>
  402824:	adrp	x1, 404000 <ferror@plt+0x2180>
  402828:	add	x1, x1, #0x73e
  40282c:	mov	w2, #0x5                   	// #5
  402830:	mov	x0, xzr
  402834:	bl	401d90 <dcgettext@plt>
  402838:	mov	x1, x0
  40283c:	mov	x0, x20
  402840:	bl	401e50 <fprintf@plt>
  402844:	adrp	x1, 404000 <ferror@plt+0x2180>
  402848:	add	x1, x1, #0x774
  40284c:	mov	w2, #0x5                   	// #5
  402850:	mov	x0, xzr
  402854:	bl	401d90 <dcgettext@plt>
  402858:	mov	x1, x0
  40285c:	mov	x0, x20
  402860:	bl	401e50 <fprintf@plt>
  402864:	adrp	x1, 404000 <ferror@plt+0x2180>
  402868:	add	x1, x1, #0x7c6
  40286c:	mov	w2, #0x5                   	// #5
  402870:	mov	x0, xzr
  402874:	bl	401d90 <dcgettext@plt>
  402878:	mov	x1, x0
  40287c:	mov	x0, x20
  402880:	bl	401e50 <fprintf@plt>
  402884:	ldr	x0, [x21, #1296]
  402888:	mov	x1, x20
  40288c:	bl	402ee4 <ferror@plt+0x1064>
  402890:	cbnz	w19, 4028bc <ferror@plt+0xa3c>
  402894:	adrp	x1, 404000 <ferror@plt+0x2180>
  402898:	add	x1, x1, #0xafe
  40289c:	mov	w2, #0x5                   	// #5
  4028a0:	mov	x0, xzr
  4028a4:	bl	401d90 <dcgettext@plt>
  4028a8:	adrp	x2, 404000 <ferror@plt+0x2180>
  4028ac:	mov	x1, x0
  4028b0:	add	x2, x2, #0xb11
  4028b4:	mov	x0, x20
  4028b8:	bl	401e50 <fprintf@plt>
  4028bc:	mov	w0, w19
  4028c0:	bl	401a40 <exit@plt>
  4028c4:	stp	x29, x30, [sp, #-32]!
  4028c8:	adrp	x8, 416000 <ferror@plt+0x14180>
  4028cc:	ldr	w8, [x8, #1220]
  4028d0:	str	x19, [sp, #16]
  4028d4:	mov	x29, sp
  4028d8:	cbz	w8, 4028e8 <ferror@plt+0xa68>
  4028dc:	ldr	x19, [sp, #16]
  4028e0:	ldp	x29, x30, [sp], #32
  4028e4:	ret
  4028e8:	ldrb	w8, [x1, #32]
  4028ec:	mov	x2, x1
  4028f0:	tbz	w8, #0, 4028dc <ferror@plt+0xa5c>
  4028f4:	adrp	x9, 416000 <ferror@plt+0x14180>
  4028f8:	ldr	x8, [x2, #40]
  4028fc:	ldr	x9, [x9, #1248]
  402900:	subs	x3, x9, x8
  402904:	b.cc	4028dc <ferror@plt+0xa5c>  // b.lo, b.ul, b.last
  402908:	ldr	x10, [x2, #56]
  40290c:	add	x8, x10, x8
  402910:	cmp	x9, x8
  402914:	b.cs	4028dc <ferror@plt+0xa5c>  // b.hs, b.nlast
  402918:	ldr	x8, [x0, #8]
  40291c:	adrp	x19, 416000 <ferror@plt+0x14180>
  402920:	add	x19, x19, #0x4c4
  402924:	ldur	x1, [x19, #20]
  402928:	ldr	x8, [x8, #568]
  40292c:	add	x4, x19, #0x2c
  402930:	add	x5, x19, #0x24
  402934:	add	x6, x19, #0x4
  402938:	add	x7, x19, #0x8
  40293c:	blr	x8
  402940:	str	w0, [x19]
  402944:	ldr	x19, [sp, #16]
  402948:	ldp	x29, x30, [sp], #32
  40294c:	ret
  402950:	stp	x29, x30, [sp, #-32]!
  402954:	stp	x20, x19, [sp, #16]
  402958:	mov	x29, sp
  40295c:	mov	x19, x0
  402960:	bl	401b40 <bfd_get_error@plt>
  402964:	cbnz	w0, 402980 <ferror@plt+0xb00>
  402968:	adrp	x1, 404000 <ferror@plt+0x2180>
  40296c:	add	x1, x1, #0xbba
  402970:	mov	w2, #0x5                   	// #5
  402974:	mov	x0, xzr
  402978:	bl	401d90 <dcgettext@plt>
  40297c:	b	402984 <ferror@plt+0xb04>
  402980:	bl	401d80 <bfd_errmsg@plt>
  402984:	adrp	x8, 416000 <ferror@plt+0x14180>
  402988:	mov	x20, x0
  40298c:	ldr	x0, [x8, #1168]
  402990:	bl	401d20 <fflush@plt>
  402994:	adrp	x8, 416000 <ferror@plt+0x14180>
  402998:	adrp	x9, 416000 <ferror@plt+0x14180>
  40299c:	ldr	x0, [x8, #1144]
  4029a0:	ldr	x2, [x9, #1296]
  4029a4:	cbnz	x19, 4029c0 <ferror@plt+0xb40>
  4029a8:	mov	x3, x20
  4029ac:	ldp	x20, x19, [sp, #16]
  4029b0:	adrp	x1, 404000 <ferror@plt+0x2180>
  4029b4:	add	x1, x1, #0xbd5
  4029b8:	ldp	x29, x30, [sp], #32
  4029bc:	b	401e50 <fprintf@plt>
  4029c0:	mov	x3, x19
  4029c4:	mov	x4, x20
  4029c8:	ldp	x20, x19, [sp, #16]
  4029cc:	adrp	x1, 404000 <ferror@plt+0x2180>
  4029d0:	add	x1, x1, #0xbd1
  4029d4:	ldp	x29, x30, [sp], #32
  4029d8:	b	401e50 <fprintf@plt>
  4029dc:	sub	sp, sp, #0x130
  4029e0:	stp	x29, x30, [sp, #224]
  4029e4:	add	x29, sp, #0xe0
  4029e8:	str	x28, [sp, #240]
  4029ec:	stp	x24, x23, [sp, #256]
  4029f0:	stp	x22, x21, [sp, #272]
  4029f4:	stp	x20, x19, [sp, #288]
  4029f8:	mov	x19, x3
  4029fc:	mov	x22, x2
  402a00:	mov	x23, x1
  402a04:	mov	x21, x0
  402a08:	stp	x4, x5, [x29, #-96]
  402a0c:	stp	x6, x7, [x29, #-80]
  402a10:	stp	q0, q1, [sp]
  402a14:	stp	q2, q3, [sp, #32]
  402a18:	stp	q4, q5, [sp, #64]
  402a1c:	stp	q6, q7, [sp, #96]
  402a20:	bl	401b40 <bfd_get_error@plt>
  402a24:	cbnz	w0, 402a40 <ferror@plt+0xbc0>
  402a28:	adrp	x1, 404000 <ferror@plt+0x2180>
  402a2c:	add	x1, x1, #0xbba
  402a30:	mov	w2, #0x5                   	// #5
  402a34:	mov	x0, xzr
  402a38:	bl	401d90 <dcgettext@plt>
  402a3c:	b	402a44 <ferror@plt+0xbc4>
  402a40:	bl	401d80 <bfd_errmsg@plt>
  402a44:	adrp	x8, 416000 <ferror@plt+0x14180>
  402a48:	mov	x20, x0
  402a4c:	ldr	x0, [x8, #1168]
  402a50:	bl	401d20 <fflush@plt>
  402a54:	adrp	x24, 416000 <ferror@plt+0x14180>
  402a58:	adrp	x11, 416000 <ferror@plt+0x14180>
  402a5c:	sub	x9, x29, #0x60
  402a60:	ldr	x1, [x24, #1144]
  402a64:	ldr	x0, [x11, #1296]
  402a68:	add	x8, x29, #0x50
  402a6c:	add	x9, x9, #0x20
  402a70:	mov	x10, sp
  402a74:	stp	x8, x9, [x29, #-32]
  402a78:	mov	x8, #0xffffffffffffffe0    	// #-32
  402a7c:	add	x10, x10, #0x80
  402a80:	movk	x8, #0xff80, lsl #32
  402a84:	stp	x10, x8, [x29, #-16]
  402a88:	bl	401a20 <fputs@plt>
  402a8c:	cbz	x23, 402aa4 <ferror@plt+0xc24>
  402a90:	cbnz	x21, 402aa0 <ferror@plt+0xc20>
  402a94:	mov	x0, x23
  402a98:	bl	402b40 <ferror@plt+0xcc0>
  402a9c:	mov	x21, x0
  402aa0:	cbnz	x22, 402b1c <ferror@plt+0xc9c>
  402aa4:	ldr	x0, [x24, #1144]
  402aa8:	adrp	x1, 404000 <ferror@plt+0x2180>
  402aac:	add	x1, x1, #0xc29
  402ab0:	mov	x2, x21
  402ab4:	bl	401e50 <fprintf@plt>
  402ab8:	cbz	x19, 402aec <ferror@plt+0xc6c>
  402abc:	ldr	x3, [x24, #1144]
  402ac0:	adrp	x0, 404000 <ferror@plt+0x2180>
  402ac4:	add	x0, x0, #0xbe8
  402ac8:	mov	w1, #0x2                   	// #2
  402acc:	mov	w2, #0x1                   	// #1
  402ad0:	bl	401cf0 <fwrite@plt>
  402ad4:	ldp	q0, q1, [x29, #-32]
  402ad8:	ldr	x0, [x24, #1144]
  402adc:	sub	x2, x29, #0x40
  402ae0:	mov	x1, x19
  402ae4:	stp	q0, q1, [x29, #-64]
  402ae8:	bl	401dc0 <vfprintf@plt>
  402aec:	ldr	x0, [x24, #1144]
  402af0:	adrp	x1, 404000 <ferror@plt+0x2180>
  402af4:	add	x1, x1, #0xbd7
  402af8:	mov	x2, x20
  402afc:	bl	401e50 <fprintf@plt>
  402b00:	ldp	x20, x19, [sp, #288]
  402b04:	ldp	x22, x21, [sp, #272]
  402b08:	ldp	x24, x23, [sp, #256]
  402b0c:	ldr	x28, [sp, #240]
  402b10:	ldp	x29, x30, [sp, #224]
  402b14:	add	sp, sp, #0x130
  402b18:	ret
  402b1c:	ldr	x3, [x22]
  402b20:	ldr	x0, [x24, #1144]
  402b24:	cbz	x3, 402aa8 <ferror@plt+0xc28>
  402b28:	adrp	x1, 404000 <ferror@plt+0x2180>
  402b2c:	add	x1, x1, #0xbdd
  402b30:	mov	x2, x21
  402b34:	bl	401e50 <fprintf@plt>
  402b38:	cbnz	x19, 402abc <ferror@plt+0xc3c>
  402b3c:	b	402aec <ferror@plt+0xc6c>
  402b40:	stp	x29, x30, [sp, #-48]!
  402b44:	stp	x22, x21, [sp, #16]
  402b48:	stp	x20, x19, [sp, #32]
  402b4c:	mov	x29, sp
  402b50:	cbz	x0, 402c0c <ferror@plt+0xd8c>
  402b54:	ldr	x8, [x0, #208]
  402b58:	mov	x19, x0
  402b5c:	cbz	x8, 402bf8 <ferror@plt+0xd78>
  402b60:	ldrb	w9, [x8, #76]
  402b64:	tbnz	w9, #7, 402bf8 <ferror@plt+0xd78>
  402b68:	ldr	x20, [x8]
  402b6c:	mov	x0, x20
  402b70:	bl	401a10 <strlen@plt>
  402b74:	ldr	x21, [x19]
  402b78:	mov	x22, x0
  402b7c:	mov	x0, x21
  402b80:	bl	401a10 <strlen@plt>
  402b84:	adrp	x8, 416000 <ferror@plt+0x14180>
  402b88:	ldr	x8, [x8, #1272]
  402b8c:	add	x9, x22, x0
  402b90:	add	x22, x9, #0x3
  402b94:	cmp	x22, x8
  402b98:	b.ls	402bd4 <ferror@plt+0xd54>  // b.plast
  402b9c:	cbz	x8, 402bac <ferror@plt+0xd2c>
  402ba0:	adrp	x8, 416000 <ferror@plt+0x14180>
  402ba4:	ldr	x0, [x8, #1280]
  402ba8:	bl	401cd0 <free@plt>
  402bac:	adrp	x20, 416000 <ferror@plt+0x14180>
  402bb0:	add	x0, x22, x22, lsr #1
  402bb4:	add	x20, x20, #0x4f8
  402bb8:	str	x0, [x20]
  402bbc:	bl	401b60 <xmalloc@plt>
  402bc0:	str	x0, [x20, #8]
  402bc4:	ldr	x8, [x19, #208]
  402bc8:	ldr	x21, [x19]
  402bcc:	ldr	x20, [x8]
  402bd0:	b	402bdc <ferror@plt+0xd5c>
  402bd4:	adrp	x8, 416000 <ferror@plt+0x14180>
  402bd8:	ldr	x0, [x8, #1280]
  402bdc:	adrp	x1, 404000 <ferror@plt+0x2180>
  402be0:	add	x1, x1, #0xe34
  402be4:	mov	x2, x20
  402be8:	mov	x3, x21
  402bec:	bl	401a80 <sprintf@plt>
  402bf0:	adrp	x19, 416000 <ferror@plt+0x14180>
  402bf4:	add	x19, x19, #0x500
  402bf8:	ldr	x0, [x19]
  402bfc:	ldp	x20, x19, [sp, #32]
  402c00:	ldp	x22, x21, [sp, #16]
  402c04:	ldp	x29, x30, [sp], #48
  402c08:	ret
  402c0c:	adrp	x0, 404000 <ferror@plt+0x2180>
  402c10:	adrp	x1, 404000 <ferror@plt+0x2180>
  402c14:	adrp	x3, 404000 <ferror@plt+0x2180>
  402c18:	add	x0, x0, #0xddd
  402c1c:	add	x1, x1, #0xdea
  402c20:	add	x3, x3, #0xe02
  402c24:	mov	w2, #0x281                 	// #641
  402c28:	bl	401df0 <__assert_fail@plt>
  402c2c:	stp	x29, x30, [sp, #-16]!
  402c30:	mov	x29, sp
  402c34:	bl	402950 <ferror@plt+0xad0>
  402c38:	mov	w0, #0x1                   	// #1
  402c3c:	bl	401d50 <xexit@plt>
  402c40:	sub	sp, sp, #0x50
  402c44:	adrp	x8, 416000 <ferror@plt+0x14180>
  402c48:	ldr	x8, [x8, #1168]
  402c4c:	stp	x20, x19, [sp, #64]
  402c50:	mov	x20, x0
  402c54:	stp	x29, x30, [sp, #32]
  402c58:	mov	x0, x8
  402c5c:	str	x21, [sp, #48]
  402c60:	add	x29, sp, #0x20
  402c64:	mov	x19, x1
  402c68:	bl	401d20 <fflush@plt>
  402c6c:	adrp	x21, 416000 <ferror@plt+0x14180>
  402c70:	adrp	x8, 416000 <ferror@plt+0x14180>
  402c74:	ldr	x0, [x21, #1144]
  402c78:	ldr	x2, [x8, #1296]
  402c7c:	adrp	x1, 404000 <ferror@plt+0x2180>
  402c80:	add	x1, x1, #0xbe6
  402c84:	bl	401e50 <fprintf@plt>
  402c88:	ldp	q1, q0, [x19]
  402c8c:	ldr	x0, [x21, #1144]
  402c90:	mov	x2, sp
  402c94:	mov	x1, x20
  402c98:	stp	q1, q0, [sp]
  402c9c:	bl	401dc0 <vfprintf@plt>
  402ca0:	ldr	x1, [x21, #1144]
  402ca4:	mov	w0, #0xa                   	// #10
  402ca8:	bl	401a90 <putc@plt>
  402cac:	ldp	x20, x19, [sp, #64]
  402cb0:	ldr	x21, [sp, #48]
  402cb4:	ldp	x29, x30, [sp, #32]
  402cb8:	add	sp, sp, #0x50
  402cbc:	ret
  402cc0:	sub	sp, sp, #0x120
  402cc4:	stp	x29, x30, [sp, #256]
  402cc8:	add	x29, sp, #0x100
  402ccc:	mov	x8, #0xffffffffffffffc8    	// #-56
  402cd0:	mov	x9, sp
  402cd4:	sub	x10, x29, #0x78
  402cd8:	movk	x8, #0xff80, lsl #32
  402cdc:	add	x11, x29, #0x20
  402ce0:	add	x9, x9, #0x80
  402ce4:	add	x10, x10, #0x38
  402ce8:	stp	x9, x8, [x29, #-16]
  402cec:	stp	x11, x10, [x29, #-32]
  402cf0:	stp	x1, x2, [x29, #-120]
  402cf4:	stp	x3, x4, [x29, #-104]
  402cf8:	stp	x5, x6, [x29, #-88]
  402cfc:	stur	x7, [x29, #-72]
  402d00:	stp	q0, q1, [sp]
  402d04:	ldp	q0, q1, [x29, #-32]
  402d08:	sub	x1, x29, #0x40
  402d0c:	str	x28, [sp, #272]
  402d10:	stp	q2, q3, [sp, #32]
  402d14:	stp	q4, q5, [sp, #64]
  402d18:	stp	q6, q7, [sp, #96]
  402d1c:	stp	q0, q1, [x29, #-64]
  402d20:	bl	402c40 <ferror@plt+0xdc0>
  402d24:	mov	w0, #0x1                   	// #1
  402d28:	bl	401d50 <xexit@plt>
  402d2c:	sub	sp, sp, #0x150
  402d30:	stp	x29, x30, [sp, #288]
  402d34:	add	x29, sp, #0x120
  402d38:	mov	x8, #0xffffffffffffffc8    	// #-56
  402d3c:	mov	x9, sp
  402d40:	add	x10, sp, #0x88
  402d44:	movk	x8, #0xff80, lsl #32
  402d48:	add	x11, x29, #0x30
  402d4c:	add	x9, x9, #0x80
  402d50:	add	x10, x10, #0x38
  402d54:	adrp	x12, 416000 <ferror@plt+0x14180>
  402d58:	stp	x9, x8, [x29, #-48]
  402d5c:	stp	x11, x10, [x29, #-64]
  402d60:	stp	x20, x19, [sp, #320]
  402d64:	mov	x19, x0
  402d68:	stp	q0, q1, [sp]
  402d6c:	ldr	x0, [x12, #1168]
  402d70:	ldp	q0, q1, [x29, #-64]
  402d74:	str	x28, [sp, #304]
  402d78:	stp	x1, x2, [sp, #136]
  402d7c:	stp	x3, x4, [sp, #152]
  402d80:	stp	x5, x6, [sp, #168]
  402d84:	str	x7, [sp, #184]
  402d88:	stp	q2, q3, [sp, #32]
  402d8c:	stp	q4, q5, [sp, #64]
  402d90:	stp	q6, q7, [sp, #96]
  402d94:	stp	q0, q1, [x29, #-96]
  402d98:	bl	401d20 <fflush@plt>
  402d9c:	adrp	x20, 416000 <ferror@plt+0x14180>
  402da0:	adrp	x8, 416000 <ferror@plt+0x14180>
  402da4:	ldr	x0, [x20, #1144]
  402da8:	ldr	x2, [x8, #1296]
  402dac:	adrp	x1, 404000 <ferror@plt+0x2180>
  402db0:	add	x1, x1, #0xbe6
  402db4:	bl	401e50 <fprintf@plt>
  402db8:	ldp	q0, q1, [x29, #-96]
  402dbc:	ldr	x0, [x20, #1144]
  402dc0:	sub	x2, x29, #0x20
  402dc4:	mov	x1, x19
  402dc8:	stp	q0, q1, [x29, #-32]
  402dcc:	bl	401dc0 <vfprintf@plt>
  402dd0:	ldr	x1, [x20, #1144]
  402dd4:	mov	w0, #0xa                   	// #10
  402dd8:	bl	401a90 <putc@plt>
  402ddc:	ldp	x20, x19, [sp, #320]
  402de0:	ldr	x28, [sp, #304]
  402de4:	ldp	x29, x30, [sp, #288]
  402de8:	add	sp, sp, #0x150
  402dec:	ret
  402df0:	stp	x29, x30, [sp, #-32]!
  402df4:	adrp	x0, 404000 <ferror@plt+0x2180>
  402df8:	add	x0, x0, #0xbeb
  402dfc:	str	x19, [sp, #16]
  402e00:	mov	x29, sp
  402e04:	bl	401a60 <bfd_set_default_target@plt>
  402e08:	cbz	w0, 402e18 <ferror@plt+0xf98>
  402e0c:	ldr	x19, [sp, #16]
  402e10:	ldp	x29, x30, [sp], #32
  402e14:	ret
  402e18:	adrp	x1, 404000 <ferror@plt+0x2180>
  402e1c:	add	x1, x1, #0xc05
  402e20:	mov	w2, #0x5                   	// #5
  402e24:	mov	x0, xzr
  402e28:	bl	401d90 <dcgettext@plt>
  402e2c:	mov	x19, x0
  402e30:	bl	401b40 <bfd_get_error@plt>
  402e34:	bl	401d80 <bfd_errmsg@plt>
  402e38:	adrp	x1, 404000 <ferror@plt+0x2180>
  402e3c:	mov	x2, x0
  402e40:	add	x1, x1, #0xbeb
  402e44:	mov	x0, x19
  402e48:	bl	402cc0 <ferror@plt+0xe40>
  402e4c:	stp	x29, x30, [sp, #-48]!
  402e50:	stp	x20, x19, [sp, #32]
  402e54:	adrp	x8, 416000 <ferror@plt+0x14180>
  402e58:	ldr	x8, [x8, #1168]
  402e5c:	mov	x19, x0
  402e60:	str	x21, [sp, #16]
  402e64:	mov	x29, sp
  402e68:	mov	x0, x8
  402e6c:	bl	401d20 <fflush@plt>
  402e70:	adrp	x21, 416000 <ferror@plt+0x14180>
  402e74:	ldr	x20, [x21, #1144]
  402e78:	adrp	x1, 404000 <ferror@plt+0x2180>
  402e7c:	add	x1, x1, #0xc2e
  402e80:	mov	w2, #0x5                   	// #5
  402e84:	mov	x0, xzr
  402e88:	bl	401d90 <dcgettext@plt>
  402e8c:	adrp	x8, 416000 <ferror@plt+0x14180>
  402e90:	ldr	x2, [x8, #1296]
  402e94:	mov	x1, x0
  402e98:	mov	x0, x20
  402e9c:	bl	401e50 <fprintf@plt>
  402ea0:	ldr	x2, [x19]
  402ea4:	ldr	x1, [x21, #1144]
  402ea8:	cbz	x2, 402ed0 <ferror@plt+0x1050>
  402eac:	add	x20, x19, #0x8
  402eb0:	adrp	x19, 404000 <ferror@plt+0x2180>
  402eb4:	add	x19, x19, #0xc2a
  402eb8:	mov	x0, x1
  402ebc:	mov	x1, x19
  402ec0:	bl	401e50 <fprintf@plt>
  402ec4:	ldr	x2, [x20], #8
  402ec8:	ldr	x1, [x21, #1144]
  402ecc:	cbnz	x2, 402eb8 <ferror@plt+0x1038>
  402ed0:	ldp	x20, x19, [sp, #32]
  402ed4:	ldr	x21, [sp, #16]
  402ed8:	mov	w0, #0xa                   	// #10
  402edc:	ldp	x29, x30, [sp], #48
  402ee0:	b	401aa0 <fputc@plt>
  402ee4:	stp	x29, x30, [sp, #-48]!
  402ee8:	stp	x20, x19, [sp, #32]
  402eec:	mov	x19, x1
  402ef0:	stp	x22, x21, [sp, #16]
  402ef4:	mov	x29, sp
  402ef8:	cbz	x0, 402f38 <ferror@plt+0x10b8>
  402efc:	adrp	x1, 404000 <ferror@plt+0x2180>
  402f00:	mov	x20, x0
  402f04:	add	x1, x1, #0xc57
  402f08:	mov	w2, #0x5                   	// #5
  402f0c:	mov	x0, xzr
  402f10:	bl	401d90 <dcgettext@plt>
  402f14:	mov	x1, x0
  402f18:	mov	x0, x19
  402f1c:	mov	x2, x20
  402f20:	bl	401e50 <fprintf@plt>
  402f24:	bl	401b20 <bfd_target_list@plt>
  402f28:	ldr	x2, [x0]
  402f2c:	mov	x20, x0
  402f30:	cbnz	x2, 402f64 <ferror@plt+0x10e4>
  402f34:	b	402f84 <ferror@plt+0x1104>
  402f38:	adrp	x1, 404000 <ferror@plt+0x2180>
  402f3c:	add	x1, x1, #0xc44
  402f40:	mov	w2, #0x5                   	// #5
  402f44:	bl	401d90 <dcgettext@plt>
  402f48:	mov	x1, x0
  402f4c:	mov	x0, x19
  402f50:	bl	401e50 <fprintf@plt>
  402f54:	bl	401b20 <bfd_target_list@plt>
  402f58:	ldr	x2, [x0]
  402f5c:	mov	x20, x0
  402f60:	cbz	x2, 402f84 <ferror@plt+0x1104>
  402f64:	adrp	x21, 404000 <ferror@plt+0x2180>
  402f68:	add	x22, x20, #0x8
  402f6c:	add	x21, x21, #0xc2a
  402f70:	mov	x0, x19
  402f74:	mov	x1, x21
  402f78:	bl	401e50 <fprintf@plt>
  402f7c:	ldr	x2, [x22], #8
  402f80:	cbnz	x2, 402f70 <ferror@plt+0x10f0>
  402f84:	mov	w0, #0xa                   	// #10
  402f88:	mov	x1, x19
  402f8c:	bl	401aa0 <fputc@plt>
  402f90:	mov	x0, x20
  402f94:	ldp	x20, x19, [sp, #32]
  402f98:	ldp	x22, x21, [sp, #16]
  402f9c:	ldp	x29, x30, [sp], #48
  402fa0:	b	401cd0 <free@plt>
  402fa4:	stp	x29, x30, [sp, #-48]!
  402fa8:	stp	x20, x19, [sp, #32]
  402fac:	mov	x19, x1
  402fb0:	stp	x22, x21, [sp, #16]
  402fb4:	mov	x29, sp
  402fb8:	cbz	x0, 402ff8 <ferror@plt+0x1178>
  402fbc:	adrp	x1, 404000 <ferror@plt+0x2180>
  402fc0:	mov	x20, x0
  402fc4:	add	x1, x1, #0xc87
  402fc8:	mov	w2, #0x5                   	// #5
  402fcc:	mov	x0, xzr
  402fd0:	bl	401d90 <dcgettext@plt>
  402fd4:	mov	x1, x0
  402fd8:	mov	x0, x19
  402fdc:	mov	x2, x20
  402fe0:	bl	401e50 <fprintf@plt>
  402fe4:	bl	401a50 <bfd_arch_list@plt>
  402fe8:	ldr	x2, [x0]
  402fec:	mov	x20, x0
  402ff0:	cbnz	x2, 403024 <ferror@plt+0x11a4>
  402ff4:	b	403044 <ferror@plt+0x11c4>
  402ff8:	adrp	x1, 404000 <ferror@plt+0x2180>
  402ffc:	add	x1, x1, #0xc6e
  403000:	mov	w2, #0x5                   	// #5
  403004:	bl	401d90 <dcgettext@plt>
  403008:	mov	x1, x0
  40300c:	mov	x0, x19
  403010:	bl	401e50 <fprintf@plt>
  403014:	bl	401a50 <bfd_arch_list@plt>
  403018:	ldr	x2, [x0]
  40301c:	mov	x20, x0
  403020:	cbz	x2, 403044 <ferror@plt+0x11c4>
  403024:	adrp	x21, 404000 <ferror@plt+0x2180>
  403028:	add	x22, x20, #0x8
  40302c:	add	x21, x21, #0xc2a
  403030:	mov	x0, x19
  403034:	mov	x1, x21
  403038:	bl	401e50 <fprintf@plt>
  40303c:	ldr	x2, [x22], #8
  403040:	cbnz	x2, 403030 <ferror@plt+0x11b0>
  403044:	mov	w0, #0xa                   	// #10
  403048:	mov	x1, x19
  40304c:	bl	401aa0 <fputc@plt>
  403050:	mov	x0, x20
  403054:	ldp	x20, x19, [sp, #32]
  403058:	ldp	x22, x21, [sp, #16]
  40305c:	ldp	x29, x30, [sp], #48
  403060:	b	401cd0 <free@plt>
  403064:	sub	sp, sp, #0x90
  403068:	adrp	x1, 404000 <ferror@plt+0x2180>
  40306c:	add	x1, x1, #0xca4
  403070:	mov	w2, #0x5                   	// #5
  403074:	mov	x0, xzr
  403078:	stp	x29, x30, [sp, #48]
  40307c:	stp	x28, x27, [sp, #64]
  403080:	stp	x26, x25, [sp, #80]
  403084:	stp	x24, x23, [sp, #96]
  403088:	stp	x22, x21, [sp, #112]
  40308c:	stp	x20, x19, [sp, #128]
  403090:	add	x29, sp, #0x30
  403094:	bl	401d90 <dcgettext@plt>
  403098:	adrp	x1, 404000 <ferror@plt+0x2180>
  40309c:	add	x1, x1, #0xcc0
  4030a0:	bl	401dd0 <printf@plt>
  4030a4:	mov	x0, xzr
  4030a8:	bl	404470 <ferror@plt+0x25f0>
  4030ac:	stp	x0, xzr, [sp, #16]
  4030b0:	adrp	x0, 403000 <ferror@plt+0x1180>
  4030b4:	add	x0, x0, #0x794
  4030b8:	add	x1, sp, #0x10
  4030bc:	stp	xzr, xzr, [sp, #32]
  4030c0:	bl	401cc0 <bfd_iterate_over_targets@plt>
  4030c4:	ldr	x0, [sp, #16]
  4030c8:	bl	401e40 <unlink@plt>
  4030cc:	ldr	x0, [sp, #16]
  4030d0:	bl	401cd0 <free@plt>
  4030d4:	ldr	w8, [sp, #24]
  4030d8:	cbz	w8, 403100 <ferror@plt+0x1280>
  4030dc:	ldr	w0, [sp, #24]
  4030e0:	ldp	x20, x19, [sp, #128]
  4030e4:	ldp	x22, x21, [sp, #112]
  4030e8:	ldp	x24, x23, [sp, #96]
  4030ec:	ldp	x26, x25, [sp, #80]
  4030f0:	ldp	x28, x27, [sp, #64]
  4030f4:	ldp	x29, x30, [sp, #48]
  4030f8:	add	sp, sp, #0x90
  4030fc:	ret
  403100:	mov	w19, wzr
  403104:	mov	w20, #0x2                   	// #2
  403108:	mov	w0, w20
  40310c:	mov	x1, xzr
  403110:	bl	401ca0 <bfd_printable_arch_mach@plt>
  403114:	bl	401a10 <strlen@plt>
  403118:	cmp	w19, w0
  40311c:	add	w20, w20, #0x1
  403120:	csel	w19, w0, w19, lt  // lt = tstop
  403124:	cmp	w20, #0x59
  403128:	b.ne	403108 <ferror@plt+0x1288>  // b.any
  40312c:	adrp	x0, 404000 <ferror@plt+0x2180>
  403130:	add	x0, x0, #0xe87
  403134:	bl	401e10 <getenv@plt>
  403138:	cbz	x0, 40314c <ferror@plt+0x12cc>
  40313c:	mov	w2, #0xa                   	// #10
  403140:	mov	x1, xzr
  403144:	bl	401cb0 <strtol@plt>
  403148:	cbnz	w0, 403150 <ferror@plt+0x12d0>
  40314c:	mov	w0, #0x50                  	// #80
  403150:	ldr	w8, [sp, #28]
  403154:	cmp	w8, #0x1
  403158:	b.lt	4030dc <ferror@plt+0x125c>  // b.tstop
  40315c:	mvn	w9, w19
  403160:	add	w10, w19, #0x1
  403164:	adrp	x23, 404000 <ferror@plt+0x2180>
  403168:	add	w9, w0, w9
  40316c:	mov	w21, wzr
  403170:	mov	w28, #0x60                  	// #96
  403174:	adrp	x22, 416000 <ferror@plt+0x14180>
  403178:	add	x23, x23, #0xe94
  40317c:	stp	w9, w10, [sp, #8]
  403180:	b	403190 <ferror@plt+0x1310>
  403184:	ldr	w8, [sp, #28]
  403188:	cmp	w21, w8
  40318c:	b.ge	4030dc <ferror@plt+0x125c>  // b.tcont
  403190:	ldr	x9, [sp, #40]
  403194:	ldr	w27, [sp, #8]
  403198:	mov	w26, w21
  40319c:	sxtw	x24, w26
  4031a0:	sxtw	x20, w8
  4031a4:	smaddl	x25, w21, w28, x9
  4031a8:	mov	x21, x24
  4031ac:	ldr	x0, [x25]
  4031b0:	bl	401a10 <strlen@plt>
  4031b4:	mvn	w8, w0
  4031b8:	adds	w27, w27, w8
  4031bc:	b.mi	4031d0 <ferror@plt+0x1350>  // b.first
  4031c0:	add	x21, x21, #0x1
  4031c4:	cmp	x21, x20
  4031c8:	add	x25, x25, #0x60
  4031cc:	b.lt	4031ac <ferror@plt+0x132c>  // b.tstop
  4031d0:	ldr	w1, [sp, #12]
  4031d4:	adrp	x0, 404000 <ferror@plt+0x2180>
  4031d8:	adrp	x2, 404000 <ferror@plt+0x2180>
  4031dc:	add	x0, x0, #0xe8f
  4031e0:	add	x2, x2, #0xbb0
  4031e4:	bl	401dd0 <printf@plt>
  4031e8:	adrp	x25, 404000 <ferror@plt+0x2180>
  4031ec:	cmp	w26, w21
  4031f0:	add	x25, x25, #0xd03
  4031f4:	b.ne	403260 <ferror@plt+0x13e0>  // b.any
  4031f8:	ldr	x1, [x22, #1168]
  4031fc:	mov	w0, #0xa                   	// #10
  403200:	bl	401a90 <putc@plt>
  403204:	mov	w26, #0x2                   	// #2
  403208:	b	403218 <ferror@plt+0x1398>
  40320c:	add	w26, w26, #0x1
  403210:	cmp	w26, #0x59
  403214:	b.eq	403184 <ferror@plt+0x1304>  // b.none
  403218:	mov	w0, w26
  40321c:	mov	x1, xzr
  403220:	bl	401ca0 <bfd_printable_arch_mach@plt>
  403224:	mov	x1, x23
  403228:	bl	401c90 <strcmp@plt>
  40322c:	cbz	w0, 40320c <ferror@plt+0x138c>
  403230:	mov	w0, w26
  403234:	mov	x1, xzr
  403238:	bl	401ca0 <bfd_printable_arch_mach@plt>
  40323c:	mov	x2, x0
  403240:	adrp	x0, 404000 <ferror@plt+0x2180>
  403244:	add	x0, x0, #0xe9d
  403248:	mov	w1, w19
  40324c:	bl	401dd0 <printf@plt>
  403250:	ldr	x1, [x22, #1168]
  403254:	mov	w0, #0xa                   	// #10
  403258:	bl	401a90 <putc@plt>
  40325c:	b	40320c <ferror@plt+0x138c>
  403260:	add	x8, x24, x24, lsl #1
  403264:	lsl	x20, x8, #5
  403268:	ldr	x8, [sp, #40]
  40326c:	mov	x0, x25
  403270:	ldr	x1, [x8, x20]
  403274:	bl	401dd0 <printf@plt>
  403278:	add	w26, w26, #0x1
  40327c:	cmp	w21, w26
  403280:	add	x20, x20, #0x60
  403284:	b.ne	403268 <ferror@plt+0x13e8>  // b.any
  403288:	ldr	x1, [x22, #1168]
  40328c:	mov	w0, #0xa                   	// #10
  403290:	bl	401a90 <putc@plt>
  403294:	mov	w26, #0x2                   	// #2
  403298:	b	4032b0 <ferror@plt+0x1430>
  40329c:	mov	w0, #0xa                   	// #10
  4032a0:	bl	401a90 <putc@plt>
  4032a4:	add	x26, x26, #0x1
  4032a8:	cmp	x26, #0x59
  4032ac:	b.eq	403184 <ferror@plt+0x1304>  // b.none
  4032b0:	mov	w0, w26
  4032b4:	mov	x1, xzr
  4032b8:	bl	401ca0 <bfd_printable_arch_mach@plt>
  4032bc:	mov	x1, x23
  4032c0:	bl	401c90 <strcmp@plt>
  4032c4:	cbz	w0, 4032a4 <ferror@plt+0x1424>
  4032c8:	mov	w0, w26
  4032cc:	mov	x1, xzr
  4032d0:	bl	401ca0 <bfd_printable_arch_mach@plt>
  4032d4:	mov	x2, x0
  4032d8:	adrp	x0, 404000 <ferror@plt+0x2180>
  4032dc:	add	x0, x0, #0xe9d
  4032e0:	mov	w1, w19
  4032e4:	bl	401dd0 <printf@plt>
  4032e8:	sub	x25, x26, #0x2
  4032ec:	mov	x20, x24
  4032f0:	ldr	x8, [sp, #40]
  4032f4:	madd	x8, x20, x28, x8
  4032f8:	add	x9, x8, x25
  4032fc:	ldrb	w9, [x9, #8]
  403300:	ldr	x0, [x8]
  403304:	cbz	w9, 403314 <ferror@plt+0x1494>
  403308:	ldr	x1, [x22, #1168]
  40330c:	bl	401a20 <fputs@plt>
  403310:	b	403334 <ferror@plt+0x14b4>
  403314:	bl	401a10 <strlen@plt>
  403318:	mov	x27, x0
  40331c:	cbz	w27, 403334 <ferror@plt+0x14b4>
  403320:	ldr	x1, [x22, #1168]
  403324:	mov	w0, #0x2d                  	// #45
  403328:	sub	w27, w27, #0x1
  40332c:	bl	401a90 <putc@plt>
  403330:	cbnz	w27, 403320 <ferror@plt+0x14a0>
  403334:	ldr	x1, [x22, #1168]
  403338:	add	x20, x20, #0x1
  40333c:	cmp	w21, w20
  403340:	b.eq	40329c <ferror@plt+0x141c>  // b.none
  403344:	mov	w0, #0x20                  	// #32
  403348:	bl	401a90 <putc@plt>
  40334c:	b	4032f0 <ferror@plt+0x1470>
  403350:	sub	sp, sp, #0xf0
  403354:	stp	x22, x21, [sp, #208]
  403358:	stp	x20, x19, [sp, #224]
  40335c:	mov	w21, w3
  403360:	mov	x20, x1
  403364:	mov	x19, x0
  403368:	stp	x29, x30, [sp, #192]
  40336c:	add	x29, sp, #0xc0
  403370:	cbz	w2, 40340c <ferror@plt+0x158c>
  403374:	ldr	x8, [x20, #8]
  403378:	add	x1, sp, #0x40
  40337c:	mov	x0, x20
  403380:	ldr	x8, [x8, #480]
  403384:	blr	x8
  403388:	cbnz	w0, 40340c <ferror@plt+0x158c>
  40338c:	ldr	x8, [sp, #152]
  403390:	mov	x0, sp
  403394:	str	x8, [sp]
  403398:	bl	401ac0 <ctime@plt>
  40339c:	cbz	x0, 4033bc <ferror@plt+0x153c>
  4033a0:	adrp	x1, 404000 <ferror@plt+0x2180>
  4033a4:	add	x2, x0, #0x4
  4033a8:	add	x3, x0, #0x14
  4033ac:	add	x1, x1, #0xce8
  4033b0:	add	x0, sp, #0xc
  4033b4:	bl	401a80 <sprintf@plt>
  4033b8:	b	4033d8 <ferror@plt+0x1558>
  4033bc:	adrp	x1, 404000 <ferror@plt+0x2180>
  4033c0:	add	x1, x1, #0xcd4
  4033c4:	mov	w2, #0x5                   	// #5
  4033c8:	bl	401d90 <dcgettext@plt>
  4033cc:	mov	x1, x0
  4033d0:	add	x0, sp, #0xc
  4033d4:	bl	401a80 <sprintf@plt>
  4033d8:	ldr	w0, [sp, #80]
  4033dc:	add	x1, sp, #0x34
  4033e0:	add	x22, sp, #0x34
  4033e4:	bl	4039f0 <ferror@plt+0x1b70>
  4033e8:	ldr	x5, [sp, #112]
  4033ec:	ldp	w3, w4, [sp, #88]
  4033f0:	adrp	x1, 404000 <ferror@plt+0x2180>
  4033f4:	orr	x2, x22, #0x1
  4033f8:	add	x1, x1, #0xcf3
  4033fc:	add	x6, sp, #0xc
  403400:	mov	x0, x19
  403404:	strb	wzr, [sp, #62]
  403408:	bl	401e50 <fprintf@plt>
  40340c:	ldr	x0, [x20]
  403410:	mov	x1, x19
  403414:	bl	401a20 <fputs@plt>
  403418:	cbz	w21, 40343c <ferror@plt+0x15bc>
  40341c:	ldrb	w8, [x20, #76]
  403420:	tbnz	w8, #7, 40345c <ferror@plt+0x15dc>
  403424:	ldr	x2, [x20, #88]
  403428:	cbz	x2, 40343c <ferror@plt+0x15bc>
  40342c:	adrp	x1, 404000 <ferror@plt+0x2180>
  403430:	add	x1, x1, #0xd07
  403434:	mov	x0, x19
  403438:	bl	401e50 <fprintf@plt>
  40343c:	mov	w0, #0xa                   	// #10
  403440:	mov	x1, x19
  403444:	bl	401aa0 <fputc@plt>
  403448:	ldp	x20, x19, [sp, #224]
  40344c:	ldp	x22, x21, [sp, #208]
  403450:	ldp	x29, x30, [sp, #192]
  403454:	add	sp, sp, #0xf0
  403458:	ret
  40345c:	ldr	x2, [x20, #96]
  403460:	cbnz	x2, 40342c <ferror@plt+0x15ac>
  403464:	b	40343c <ferror@plt+0x15bc>
  403468:	stp	x29, x30, [sp, #-48]!
  40346c:	mov	w1, #0x2f                  	// #47
  403470:	stp	x22, x21, [sp, #16]
  403474:	stp	x20, x19, [sp, #32]
  403478:	mov	x29, sp
  40347c:	mov	x20, x0
  403480:	mov	w22, #0x2f                  	// #47
  403484:	bl	401bd0 <strrchr@plt>
  403488:	cbz	x0, 4034b4 <ferror@plt+0x1634>
  40348c:	sub	x21, x0, x20
  403490:	add	x0, x21, #0xb
  403494:	bl	401b60 <xmalloc@plt>
  403498:	mov	x1, x20
  40349c:	mov	x2, x21
  4034a0:	mov	x19, x0
  4034a4:	bl	4019d0 <memcpy@plt>
  4034a8:	add	x8, x21, #0x1
  4034ac:	strb	w22, [x19, x21]
  4034b0:	b	4034c4 <ferror@plt+0x1644>
  4034b4:	mov	w0, #0x9                   	// #9
  4034b8:	bl	401b60 <xmalloc@plt>
  4034bc:	mov	x19, x0
  4034c0:	mov	x8, xzr
  4034c4:	adrp	x9, 404000 <ferror@plt+0x2180>
  4034c8:	add	x9, x9, #0xea2
  4034cc:	ldr	x9, [x9]
  4034d0:	add	x8, x19, x8
  4034d4:	mov	x0, x19
  4034d8:	strb	wzr, [x8, #8]
  4034dc:	str	x9, [x8]
  4034e0:	bl	401d40 <mkstemp@plt>
  4034e4:	cmn	w0, #0x1
  4034e8:	b.eq	4034f4 <ferror@plt+0x1674>  // b.none
  4034ec:	bl	401bc0 <close@plt>
  4034f0:	b	403500 <ferror@plt+0x1680>
  4034f4:	mov	x0, x19
  4034f8:	bl	401cd0 <free@plt>
  4034fc:	mov	x19, xzr
  403500:	mov	x0, x19
  403504:	ldp	x20, x19, [sp, #32]
  403508:	ldp	x22, x21, [sp, #16]
  40350c:	ldp	x29, x30, [sp], #48
  403510:	ret
  403514:	stp	x29, x30, [sp, #-48]!
  403518:	mov	w1, #0x2f                  	// #47
  40351c:	stp	x22, x21, [sp, #16]
  403520:	stp	x20, x19, [sp, #32]
  403524:	mov	x29, sp
  403528:	mov	x20, x0
  40352c:	mov	w22, #0x2f                  	// #47
  403530:	bl	401bd0 <strrchr@plt>
  403534:	cbz	x0, 403560 <ferror@plt+0x16e0>
  403538:	sub	x21, x0, x20
  40353c:	add	x0, x21, #0xb
  403540:	bl	401b60 <xmalloc@plt>
  403544:	mov	x1, x20
  403548:	mov	x2, x21
  40354c:	mov	x19, x0
  403550:	bl	4019d0 <memcpy@plt>
  403554:	add	x8, x21, #0x1
  403558:	strb	w22, [x19, x21]
  40355c:	b	403570 <ferror@plt+0x16f0>
  403560:	mov	w0, #0x9                   	// #9
  403564:	bl	401b60 <xmalloc@plt>
  403568:	mov	x19, x0
  40356c:	mov	x8, xzr
  403570:	adrp	x9, 404000 <ferror@plt+0x2180>
  403574:	add	x9, x9, #0xea2
  403578:	ldr	x9, [x9]
  40357c:	add	x8, x19, x8
  403580:	strb	wzr, [x8, #8]
  403584:	mov	x0, x19
  403588:	str	x9, [x8]
  40358c:	ldp	x20, x19, [sp, #32]
  403590:	ldp	x22, x21, [sp, #16]
  403594:	ldp	x29, x30, [sp], #48
  403598:	b	401c00 <mkdtemp@plt>
  40359c:	sub	sp, sp, #0x30
  4035a0:	stp	x20, x19, [sp, #32]
  4035a4:	mov	x20, x1
  4035a8:	add	x1, sp, #0x8
  4035ac:	mov	w2, wzr
  4035b0:	stp	x29, x30, [sp, #16]
  4035b4:	add	x29, sp, #0x10
  4035b8:	mov	x19, x0
  4035bc:	bl	401a30 <bfd_scan_vma@plt>
  4035c0:	ldr	x8, [sp, #8]
  4035c4:	ldrb	w8, [x8]
  4035c8:	cbnz	w8, 4035dc <ferror@plt+0x175c>
  4035cc:	ldp	x20, x19, [sp, #32]
  4035d0:	ldp	x29, x30, [sp, #16]
  4035d4:	add	sp, sp, #0x30
  4035d8:	ret
  4035dc:	adrp	x1, 404000 <ferror@plt+0x2180>
  4035e0:	add	x1, x1, #0xd0e
  4035e4:	mov	w2, #0x5                   	// #5
  4035e8:	mov	x0, xzr
  4035ec:	bl	401d90 <dcgettext@plt>
  4035f0:	mov	x1, x20
  4035f4:	mov	x2, x19
  4035f8:	bl	402cc0 <ferror@plt+0xe40>
  4035fc:	sub	sp, sp, #0xa0
  403600:	stp	x29, x30, [sp, #128]
  403604:	stp	x20, x19, [sp, #144]
  403608:	add	x29, sp, #0x80
  40360c:	cbz	x0, 4036e4 <ferror@plt+0x1864>
  403610:	mov	x19, x0
  403614:	mov	x2, sp
  403618:	mov	w0, wzr
  40361c:	mov	x1, x19
  403620:	bl	401e30 <__xstat@plt>
  403624:	tbnz	w0, #31, 40364c <ferror@plt+0x17cc>
  403628:	ldr	w8, [sp, #16]
  40362c:	and	w8, w8, #0xf000
  403630:	cmp	w8, #0x8, lsl #12
  403634:	b.eq	403668 <ferror@plt+0x17e8>  // b.none
  403638:	cmp	w8, #0x4, lsl #12
  40363c:	b.ne	403680 <ferror@plt+0x1800>  // b.any
  403640:	adrp	x1, 404000 <ferror@plt+0x2180>
  403644:	add	x1, x1, #0xd60
  403648:	b	4036d0 <ferror@plt+0x1850>
  40364c:	bl	401e00 <__errno_location@plt>
  403650:	ldr	w8, [x0]
  403654:	cmp	w8, #0x2
  403658:	b.ne	40368c <ferror@plt+0x180c>  // b.any
  40365c:	adrp	x1, 404000 <ferror@plt+0x2180>
  403660:	add	x1, x1, #0xd21
  403664:	b	4036d0 <ferror@plt+0x1850>
  403668:	ldr	x0, [sp, #48]
  40366c:	tbnz	x0, #63, 4036c8 <ferror@plt+0x1848>
  403670:	ldp	x20, x19, [sp, #144]
  403674:	ldp	x29, x30, [sp, #128]
  403678:	add	sp, sp, #0xa0
  40367c:	ret
  403680:	adrp	x1, 404000 <ferror@plt+0x2180>
  403684:	add	x1, x1, #0xd7d
  403688:	b	4036d0 <ferror@plt+0x1850>
  40368c:	adrp	x1, 404000 <ferror@plt+0x2180>
  403690:	mov	x20, x0
  403694:	add	x1, x1, #0xd34
  403698:	mov	w2, #0x5                   	// #5
  40369c:	mov	x0, xzr
  4036a0:	bl	401d90 <dcgettext@plt>
  4036a4:	ldr	w8, [x20]
  4036a8:	mov	x20, x0
  4036ac:	mov	w0, w8
  4036b0:	bl	401bb0 <strerror@plt>
  4036b4:	mov	x2, x0
  4036b8:	mov	x0, x20
  4036bc:	mov	x1, x19
  4036c0:	bl	402d2c <ferror@plt+0xeac>
  4036c4:	b	4036e4 <ferror@plt+0x1864>
  4036c8:	adrp	x1, 404000 <ferror@plt+0x2180>
  4036cc:	add	x1, x1, #0xda3
  4036d0:	mov	w2, #0x5                   	// #5
  4036d4:	mov	x0, xzr
  4036d8:	bl	401d90 <dcgettext@plt>
  4036dc:	mov	x1, x19
  4036e0:	bl	402d2c <ferror@plt+0xeac>
  4036e4:	mov	x0, #0xffffffffffffffff    	// #-1
  4036e8:	ldp	x20, x19, [sp, #144]
  4036ec:	ldp	x29, x30, [sp, #128]
  4036f0:	add	sp, sp, #0xa0
  4036f4:	ret
  4036f8:	ldrb	w9, [x0]
  4036fc:	cmp	w9, #0x2f
  403700:	b.ne	403710 <ferror@plt+0x1890>  // b.any
  403704:	mov	w8, wzr
  403708:	mov	w0, w8
  40370c:	ret
  403710:	and	w8, w9, #0xff
  403714:	cmp	w8, #0x2e
  403718:	b.eq	403724 <ferror@plt+0x18a4>  // b.none
  40371c:	cbnz	w8, 403750 <ferror@plt+0x18d0>
  403720:	b	40378c <ferror@plt+0x190c>
  403724:	mov	x8, x0
  403728:	ldrb	w9, [x8, #1]!
  40372c:	cmp	w9, #0x2e
  403730:	b.ne	40374c <ferror@plt+0x18cc>  // b.any
  403734:	ldrb	w9, [x0, #2]!
  403738:	mov	w8, wzr
  40373c:	cbz	w9, 403708 <ferror@plt+0x1888>
  403740:	cmp	w9, #0x2f
  403744:	b.ne	403750 <ferror@plt+0x18d0>  // b.any
  403748:	b	403708 <ferror@plt+0x1888>
  40374c:	mov	x0, x8
  403750:	mov	x8, x0
  403754:	sub	x0, x0, #0x1
  403758:	and	w9, w9, #0xff
  40375c:	cmp	w9, #0x2f
  403760:	b.eq	40377c <ferror@plt+0x18fc>  // b.none
  403764:	cbz	w9, 40377c <ferror@plt+0x18fc>
  403768:	ldrb	w9, [x8, #1]!
  40376c:	add	x0, x0, #0x1
  403770:	and	w9, w9, #0xff
  403774:	cmp	w9, #0x2f
  403778:	b.ne	403764 <ferror@plt+0x18e4>  // b.any
  40377c:	ldrb	w9, [x0, #1]!
  403780:	cmp	w9, #0x2f
  403784:	b.eq	40377c <ferror@plt+0x18fc>  // b.none
  403788:	b	403710 <ferror@plt+0x1890>
  40378c:	mov	w0, #0x1                   	// #1
  403790:	ret
  403794:	stp	x29, x30, [sp, #-80]!
  403798:	stp	x26, x25, [sp, #16]
  40379c:	stp	x24, x23, [sp, #32]
  4037a0:	stp	x22, x21, [sp, #48]
  4037a4:	stp	x20, x19, [sp, #64]
  4037a8:	ldrsw	x8, [x1, #12]
  4037ac:	ldr	x11, [x1, #16]
  4037b0:	mov	x19, x1
  4037b4:	mov	x20, x0
  4037b8:	add	x9, x8, #0x1
  4037bc:	add	x10, x9, x9, lsl #1
  4037c0:	cmp	x11, x10, lsl #5
  4037c4:	mov	x29, sp
  4037c8:	str	w9, [x1, #12]
  4037cc:	b.cs	40380c <ferror@plt+0x198c>  // b.hs, b.nlast
  4037d0:	ldr	x0, [x19, #24]
  4037d4:	lsl	x9, x10, #6
  4037d8:	cmp	w8, #0x3f
  4037dc:	mov	w8, #0x3000                	// #12288
  4037e0:	csel	x21, x8, x9, lt  // lt = tstop
  4037e4:	mov	x1, x21
  4037e8:	bl	401b00 <xrealloc@plt>
  4037ec:	ldr	x8, [x19, #16]
  4037f0:	str	x0, [x19, #24]
  4037f4:	mov	w1, wzr
  4037f8:	add	x0, x0, x8
  4037fc:	sub	x2, x21, x8
  403800:	bl	401b50 <memset@plt>
  403804:	ldr	w9, [x19, #12]
  403808:	str	x21, [x19, #16]
  40380c:	ldr	x8, [x20]
  403810:	ldr	x10, [x19, #24]
  403814:	sub	w9, w9, #0x1
  403818:	mov	w11, #0x60                  	// #96
  40381c:	adrp	x1, 404000 <ferror@plt+0x2180>
  403820:	smull	x9, w9, w11
  403824:	add	x1, x1, #0xe3b
  403828:	mov	w2, #0x5                   	// #5
  40382c:	mov	x0, xzr
  403830:	str	x8, [x10, x9]
  403834:	bl	401d90 <dcgettext@plt>
  403838:	ldr	w8, [x20, #16]
  40383c:	adrp	x24, 404000 <ferror@plt+0x2180>
  403840:	adrp	x25, 404000 <ferror@plt+0x2180>
  403844:	ldr	x22, [x20]
  403848:	add	x24, x24, #0xe74
  40384c:	add	x25, x25, #0xe66
  403850:	adrp	x26, 404000 <ferror@plt+0x2180>
  403854:	cmp	w8, #0x1
  403858:	add	x26, x26, #0xe5b
  40385c:	csel	x9, x25, x24, eq  // eq = none
  403860:	cmp	w8, #0x0
  403864:	mov	x21, x0
  403868:	csel	x1, x26, x9, eq  // eq = none
  40386c:	mov	w2, #0x5                   	// #5
  403870:	mov	x0, xzr
  403874:	bl	401d90 <dcgettext@plt>
  403878:	ldr	w8, [x20, #12]
  40387c:	mov	x23, x0
  403880:	mov	w2, #0x5                   	// #5
  403884:	mov	x0, xzr
  403888:	cmp	w8, #0x1
  40388c:	csel	x9, x25, x24, eq  // eq = none
  403890:	cmp	w8, #0x0
  403894:	csel	x1, x26, x9, eq  // eq = none
  403898:	bl	401d90 <dcgettext@plt>
  40389c:	mov	x3, x0
  4038a0:	mov	x0, x21
  4038a4:	mov	x1, x22
  4038a8:	mov	x2, x23
  4038ac:	bl	401dd0 <printf@plt>
  4038b0:	ldr	x0, [x19]
  4038b4:	ldr	x1, [x20]
  4038b8:	bl	401ce0 <bfd_openw@plt>
  4038bc:	cbz	x0, 403944 <ferror@plt+0x1ac4>
  4038c0:	mov	w1, #0x1                   	// #1
  4038c4:	mov	x21, x0
  4038c8:	mov	w23, #0x1                   	// #1
  4038cc:	bl	401bf0 <bfd_set_format@plt>
  4038d0:	cbz	w0, 403958 <ferror@plt+0x1ad8>
  4038d4:	adrp	x20, 404000 <ferror@plt+0x2180>
  4038d8:	mov	w24, #0x8                   	// #8
  4038dc:	add	x20, x20, #0xe55
  4038e0:	mov	w25, #0x60                  	// #96
  4038e4:	b	4038f4 <ferror@plt+0x1a74>
  4038e8:	add	x24, x24, #0x1
  4038ec:	cmp	x24, #0x5f
  4038f0:	b.eq	403974 <ferror@plt+0x1af4>  // b.none
  4038f4:	ldr	x8, [x21, #8]
  4038f8:	sub	x22, x24, #0x6
  4038fc:	mov	x0, x21
  403900:	mov	w1, w22
  403904:	ldr	x8, [x8, #656]
  403908:	mov	x2, xzr
  40390c:	blr	x8
  403910:	cbz	w0, 4038e8 <ferror@plt+0x1a68>
  403914:	mov	w0, w22
  403918:	mov	x1, xzr
  40391c:	bl	401ca0 <bfd_printable_arch_mach@plt>
  403920:	mov	x1, x0
  403924:	mov	x0, x20
  403928:	bl	401dd0 <printf@plt>
  40392c:	ldr	x8, [x19, #24]
  403930:	ldrsw	x9, [x19, #12]
  403934:	madd	x8, x9, x25, x8
  403938:	add	x8, x8, x24
  40393c:	sturb	w23, [x8, #-96]
  403940:	b	4038e8 <ferror@plt+0x1a68>
  403944:	ldr	x0, [x19]
  403948:	bl	402950 <ferror@plt+0xad0>
  40394c:	mov	w0, #0x1                   	// #1
  403950:	str	w0, [x19, #8]
  403954:	b	403980 <ferror@plt+0x1b00>
  403958:	bl	401b40 <bfd_get_error@plt>
  40395c:	cmp	w0, #0x5
  403960:	b.eq	403974 <ferror@plt+0x1af4>  // b.none
  403964:	ldr	x0, [x20]
  403968:	bl	402950 <ferror@plt+0xad0>
  40396c:	mov	w8, #0x1                   	// #1
  403970:	str	w8, [x19, #8]
  403974:	mov	x0, x21
  403978:	bl	401c40 <bfd_close_all_done@plt>
  40397c:	ldr	w0, [x19, #8]
  403980:	ldp	x20, x19, [sp, #64]
  403984:	ldp	x22, x21, [sp, #48]
  403988:	ldp	x24, x23, [sp, #32]
  40398c:	ldp	x26, x25, [sp, #16]
  403990:	ldp	x29, x30, [sp], #80
  403994:	ret
  403998:	stp	x29, x30, [sp, #-16]!
  40399c:	mov	x1, x0
  4039a0:	adrp	x0, 404000 <ferror@plt+0x2180>
  4039a4:	adrp	x2, 404000 <ferror@plt+0x2180>
  4039a8:	add	x0, x0, #0xeab
  4039ac:	add	x2, x2, #0xcc0
  4039b0:	mov	x29, sp
  4039b4:	bl	401dd0 <printf@plt>
  4039b8:	adrp	x1, 404000 <ferror@plt+0x2180>
  4039bc:	add	x1, x1, #0xeb6
  4039c0:	mov	w2, #0x5                   	// #5
  4039c4:	mov	x0, xzr
  4039c8:	bl	401d90 <dcgettext@plt>
  4039cc:	bl	401dd0 <printf@plt>
  4039d0:	adrp	x1, 404000 <ferror@plt+0x2180>
  4039d4:	add	x1, x1, #0xee9
  4039d8:	mov	w2, #0x5                   	// #5
  4039dc:	mov	x0, xzr
  4039e0:	bl	401d90 <dcgettext@plt>
  4039e4:	bl	401dd0 <printf@plt>
  4039e8:	mov	w0, wzr
  4039ec:	bl	401a40 <exit@plt>
  4039f0:	and	x8, x0, #0xf000
  4039f4:	sub	x8, x8, #0x1, lsl #12
  4039f8:	lsr	x8, x8, #12
  4039fc:	cmp	x8, #0xb
  403a00:	b.hi	403a30 <ferror@plt+0x1bb0>  // b.pmore
  403a04:	adrp	x9, 404000 <ferror@plt+0x2180>
  403a08:	add	x9, x9, #0xfad
  403a0c:	adr	x10, 403a20 <ferror@plt+0x1ba0>
  403a10:	ldrb	w11, [x9, x8]
  403a14:	add	x10, x10, x11, lsl #2
  403a18:	mov	w8, #0x64                  	// #100
  403a1c:	br	x10
  403a20:	mov	w8, #0x70                  	// #112
  403a24:	b	403a4c <ferror@plt+0x1bcc>
  403a28:	mov	w8, #0x63                  	// #99
  403a2c:	b	403a4c <ferror@plt+0x1bcc>
  403a30:	mov	w8, #0x2d                  	// #45
  403a34:	b	403a4c <ferror@plt+0x1bcc>
  403a38:	mov	w8, #0x62                  	// #98
  403a3c:	b	403a4c <ferror@plt+0x1bcc>
  403a40:	mov	w8, #0x6c                  	// #108
  403a44:	b	403a4c <ferror@plt+0x1bcc>
  403a48:	mov	w8, #0x73                  	// #115
  403a4c:	strb	w8, [x1]
  403a50:	tst	x0, #0x100
  403a54:	mov	w8, #0x72                  	// #114
  403a58:	mov	w9, #0x2d                  	// #45
  403a5c:	mov	w10, #0x77                  	// #119
  403a60:	csel	w12, w9, w8, eq  // eq = none
  403a64:	tst	x0, #0x80
  403a68:	mov	w11, #0x78                  	// #120
  403a6c:	strb	w12, [x1, #1]
  403a70:	csel	w12, w9, w10, eq  // eq = none
  403a74:	tst	x0, #0x40
  403a78:	strb	w12, [x1, #2]
  403a7c:	csel	w12, w9, w11, eq  // eq = none
  403a80:	tst	x0, #0x20
  403a84:	strb	w12, [x1, #3]
  403a88:	csel	w12, w9, w8, eq  // eq = none
  403a8c:	tst	x0, #0x10
  403a90:	strb	w12, [x1, #4]
  403a94:	csel	w12, w9, w10, eq  // eq = none
  403a98:	tst	x0, #0x8
  403a9c:	strb	w12, [x1, #5]
  403aa0:	csel	w12, w9, w11, eq  // eq = none
  403aa4:	tst	x0, #0x4
  403aa8:	csel	w8, w9, w8, eq  // eq = none
  403aac:	tst	x0, #0x2
  403ab0:	strb	w8, [x1, #7]
  403ab4:	csel	w8, w9, w10, eq  // eq = none
  403ab8:	tst	x0, #0x1
  403abc:	strb	w8, [x1, #8]
  403ac0:	csel	w8, w9, w11, eq  // eq = none
  403ac4:	strb	w12, [x1, #6]
  403ac8:	strb	w8, [x1, #9]
  403acc:	tbnz	w0, #11, 403adc <ferror@plt+0x1c5c>
  403ad0:	tbnz	w0, #10, 403af4 <ferror@plt+0x1c74>
  403ad4:	tbnz	w0, #9, 403b0c <ferror@plt+0x1c8c>
  403ad8:	ret
  403adc:	tst	x0, #0x40
  403ae0:	mov	w8, #0x73                  	// #115
  403ae4:	mov	w9, #0x53                  	// #83
  403ae8:	csel	w8, w9, w8, eq  // eq = none
  403aec:	strb	w8, [x1, #3]
  403af0:	tbz	w0, #10, 403ad4 <ferror@plt+0x1c54>
  403af4:	tst	x0, #0x8
  403af8:	mov	w8, #0x73                  	// #115
  403afc:	mov	w9, #0x53                  	// #83
  403b00:	csel	w8, w9, w8, eq  // eq = none
  403b04:	strb	w8, [x1, #6]
  403b08:	tbz	w0, #9, 403ad8 <ferror@plt+0x1c58>
  403b0c:	tst	x0, #0x1
  403b10:	mov	w8, #0x74                  	// #116
  403b14:	mov	w9, #0x54                  	// #84
  403b18:	csel	w8, w9, w8, eq  // eq = none
  403b1c:	strb	w8, [x1, #9]
  403b20:	ret
  403b24:	stp	x29, x30, [sp, #-48]!
  403b28:	str	x21, [sp, #16]
  403b2c:	stp	x20, x19, [sp, #32]
  403b30:	mov	x29, sp
  403b34:	cbz	x0, 403b90 <ferror@plt+0x1d10>
  403b38:	mov	x20, x0
  403b3c:	mov	x8, xzr
  403b40:	ldr	x9, [x20, x8]
  403b44:	add	x8, x8, #0x8
  403b48:	cbnz	x9, 403b40 <ferror@plt+0x1cc0>
  403b4c:	and	x0, x8, #0x7fffffff8
  403b50:	bl	401b60 <xmalloc@plt>
  403b54:	ldr	x8, [x20]
  403b58:	mov	x19, x0
  403b5c:	cbz	x8, 403b88 <ferror@plt+0x1d08>
  403b60:	mov	x21, xzr
  403b64:	add	x20, x20, #0x8
  403b68:	mov	x0, x8
  403b6c:	bl	401b80 <xstrdup@plt>
  403b70:	lsl	x8, x21, #3
  403b74:	str	x0, [x19, x8]
  403b78:	ldr	x8, [x20, x8]
  403b7c:	add	x21, x21, #0x1
  403b80:	cbnz	x8, 403b68 <ferror@plt+0x1ce8>
  403b84:	and	x8, x21, #0xffffffff
  403b88:	str	xzr, [x19, x8, lsl #3]
  403b8c:	b	403b94 <ferror@plt+0x1d14>
  403b90:	mov	x19, xzr
  403b94:	mov	x0, x19
  403b98:	ldp	x20, x19, [sp, #32]
  403b9c:	ldr	x21, [sp, #16]
  403ba0:	ldp	x29, x30, [sp], #48
  403ba4:	ret
  403ba8:	cbz	x0, 403be4 <ferror@plt+0x1d64>
  403bac:	stp	x29, x30, [sp, #-32]!
  403bb0:	stp	x20, x19, [sp, #16]
  403bb4:	mov	x19, x0
  403bb8:	ldr	x0, [x0]
  403bbc:	mov	x29, sp
  403bc0:	cbz	x0, 403bd4 <ferror@plt+0x1d54>
  403bc4:	add	x20, x19, #0x8
  403bc8:	bl	401cd0 <free@plt>
  403bcc:	ldr	x0, [x20], #8
  403bd0:	cbnz	x0, 403bc8 <ferror@plt+0x1d48>
  403bd4:	mov	x0, x19
  403bd8:	ldp	x20, x19, [sp, #16]
  403bdc:	ldp	x29, x30, [sp], #32
  403be0:	b	401cd0 <free@plt>
  403be4:	ret
  403be8:	stp	x29, x30, [sp, #-96]!
  403bec:	str	x27, [sp, #16]
  403bf0:	stp	x26, x25, [sp, #32]
  403bf4:	stp	x24, x23, [sp, #48]
  403bf8:	stp	x22, x21, [sp, #64]
  403bfc:	stp	x20, x19, [sp, #80]
  403c00:	mov	x29, sp
  403c04:	cbz	x0, 403dac <ferror@plt+0x1f2c>
  403c08:	mov	x19, x0
  403c0c:	bl	401a10 <strlen@plt>
  403c10:	add	x0, x0, #0x1
  403c14:	bl	401b60 <xmalloc@plt>
  403c18:	adrp	x23, 415000 <ferror@plt+0x13180>
  403c1c:	ldrb	w8, [x19]
  403c20:	ldr	x23, [x23, #4056]
  403c24:	mov	x20, x0
  403c28:	mov	x22, xzr
  403c2c:	mov	w26, wzr
  403c30:	mov	w25, wzr
  403c34:	mov	w27, wzr
  403c38:	mov	w24, wzr
  403c3c:	mov	x21, xzr
  403c40:	b	403c48 <ferror@plt+0x1dc8>
  403c44:	cbz	w8, 403da0 <ferror@plt+0x1f20>
  403c48:	and	x9, x8, #0xff
  403c4c:	ldrh	w9, [x23, x9, lsl #1]
  403c50:	tbz	w9, #6, 403c60 <ferror@plt+0x1de0>
  403c54:	ldrb	w8, [x19, #1]!
  403c58:	ldrh	w9, [x23, x8, lsl #1]
  403c5c:	tbnz	w9, #6, 403c54 <ferror@plt+0x1dd4>
  403c60:	subs	w9, w24, #0x1
  403c64:	b.cc	403c74 <ferror@plt+0x1df4>  // b.lo, b.ul, b.last
  403c68:	sxtw	x9, w9
  403c6c:	cmp	x22, x9
  403c70:	b.lt	403ca8 <ferror@plt+0x1e28>  // b.tstop
  403c74:	cbz	x21, 403c90 <ferror@plt+0x1e10>
  403c78:	lsl	w24, w24, #1
  403c7c:	sbfiz	x1, x24, #3, #32
  403c80:	mov	x0, x21
  403c84:	bl	401b00 <xrealloc@plt>
  403c88:	mov	x21, x0
  403c8c:	b	403ca0 <ferror@plt+0x1e20>
  403c90:	mov	w0, #0x40                  	// #64
  403c94:	bl	401b60 <xmalloc@plt>
  403c98:	mov	x21, x0
  403c9c:	mov	w24, #0x8                   	// #8
  403ca0:	str	xzr, [x21, x22, lsl #3]
  403ca4:	ldrb	w8, [x19]
  403ca8:	mov	x9, x20
  403cac:	tst	w8, #0xff
  403cb0:	b.ne	403d00 <ferror@plt+0x1e80>  // b.any
  403cb4:	mov	x0, x20
  403cb8:	strb	wzr, [x9]
  403cbc:	bl	401b80 <xstrdup@plt>
  403cc0:	str	x0, [x21, x22, lsl #3]
  403cc4:	add	x22, x22, #0x1
  403cc8:	str	xzr, [x21, x22, lsl #3]
  403ccc:	ldrb	w8, [x19]
  403cd0:	ldrh	w9, [x23, x8, lsl #1]
  403cd4:	tbz	w9, #6, 403c44 <ferror@plt+0x1dc4>
  403cd8:	ldrb	w8, [x19, #1]!
  403cdc:	ldrh	w9, [x23, x8, lsl #1]
  403ce0:	tbnz	w9, #6, 403cd8 <ferror@plt+0x1e58>
  403ce4:	b	403c44 <ferror@plt+0x1dc4>
  403ce8:	mov	w26, wzr
  403cec:	mov	w25, wzr
  403cf0:	mov	w27, wzr
  403cf4:	strb	w8, [x9], #1
  403cf8:	ldrb	w8, [x19, #1]!
  403cfc:	cbz	w8, 403cb4 <ferror@plt+0x1e34>
  403d00:	orr	w10, w25, w26
  403d04:	orr	w10, w10, w27
  403d08:	cbnz	w10, 403d18 <ferror@plt+0x1e98>
  403d0c:	and	x10, x8, #0xff
  403d10:	ldrh	w10, [x23, x10, lsl #1]
  403d14:	tbnz	w10, #6, 403cb4 <ferror@plt+0x1e34>
  403d18:	cbnz	w27, 403cf0 <ferror@plt+0x1e70>
  403d1c:	and	w10, w8, #0xff
  403d20:	cmp	w10, #0x5c
  403d24:	b.ne	403d30 <ferror@plt+0x1eb0>  // b.any
  403d28:	mov	w27, #0x1                   	// #1
  403d2c:	b	403cf8 <ferror@plt+0x1e78>
  403d30:	and	w10, w8, #0xff
  403d34:	cbnz	w26, 403d5c <ferror@plt+0x1edc>
  403d38:	cbnz	w25, 403d70 <ferror@plt+0x1ef0>
  403d3c:	cmp	w10, #0x27
  403d40:	b.eq	403d88 <ferror@plt+0x1f08>  // b.none
  403d44:	cmp	w10, #0x22
  403d48:	b.ne	403ce8 <ferror@plt+0x1e68>  // b.any
  403d4c:	mov	w26, wzr
  403d50:	mov	w27, wzr
  403d54:	mov	w25, #0x1                   	// #1
  403d58:	b	403cf8 <ferror@plt+0x1e78>
  403d5c:	cmp	w10, #0x27
  403d60:	b.ne	403cf0 <ferror@plt+0x1e70>  // b.any
  403d64:	mov	w26, wzr
  403d68:	mov	w27, wzr
  403d6c:	b	403cf8 <ferror@plt+0x1e78>
  403d70:	cmp	w10, #0x22
  403d74:	b.ne	403d98 <ferror@plt+0x1f18>  // b.any
  403d78:	mov	w26, wzr
  403d7c:	mov	w25, wzr
  403d80:	mov	w27, wzr
  403d84:	b	403cf8 <ferror@plt+0x1e78>
  403d88:	mov	w25, wzr
  403d8c:	mov	w27, wzr
  403d90:	mov	w26, #0x1                   	// #1
  403d94:	b	403cf8 <ferror@plt+0x1e78>
  403d98:	mov	w26, wzr
  403d9c:	b	403cf0 <ferror@plt+0x1e70>
  403da0:	mov	x0, x20
  403da4:	bl	401cd0 <free@plt>
  403da8:	b	403db0 <ferror@plt+0x1f30>
  403dac:	mov	x21, xzr
  403db0:	mov	x0, x21
  403db4:	ldp	x20, x19, [sp, #80]
  403db8:	ldp	x22, x21, [sp, #64]
  403dbc:	ldp	x24, x23, [sp, #48]
  403dc0:	ldp	x26, x25, [sp, #32]
  403dc4:	ldr	x27, [sp, #16]
  403dc8:	ldp	x29, x30, [sp], #96
  403dcc:	ret
  403dd0:	stp	x29, x30, [sp, #-80]!
  403dd4:	str	x25, [sp, #16]
  403dd8:	stp	x24, x23, [sp, #32]
  403ddc:	stp	x22, x21, [sp, #48]
  403de0:	stp	x20, x19, [sp, #64]
  403de4:	mov	x29, sp
  403de8:	cbz	x1, 403e88 <ferror@plt+0x2008>
  403dec:	adrp	x22, 415000 <ferror@plt+0x13180>
  403df0:	ldr	x22, [x22, #4056]
  403df4:	mov	x24, #0x21                  	// #33
  403df8:	mov	x19, x1
  403dfc:	mov	x20, x0
  403e00:	mov	w23, #0x1                   	// #1
  403e04:	movk	x24, #0x400, lsl #48
  403e08:	ldr	x25, [x20]
  403e0c:	cbz	x25, 403ea4 <ferror@plt+0x2024>
  403e10:	ldrb	w21, [x25]
  403e14:	cbz	w21, 403e68 <ferror@plt+0x1fe8>
  403e18:	ldrh	w8, [x22, x21, lsl #1]
  403e1c:	tbnz	w8, #6, 403e38 <ferror@plt+0x1fb8>
  403e20:	sub	w8, w21, #0x22
  403e24:	cmp	w8, #0x3a
  403e28:	b.hi	403e4c <ferror@plt+0x1fcc>  // b.pmore
  403e2c:	lsl	x8, x23, x8
  403e30:	tst	x8, x24
  403e34:	b.eq	403e4c <ferror@plt+0x1fcc>  // b.none
  403e38:	mov	w0, #0x5c                  	// #92
  403e3c:	mov	x1, x19
  403e40:	bl	401aa0 <fputc@plt>
  403e44:	cmn	w0, #0x1
  403e48:	b.eq	403e88 <ferror@plt+0x2008>  // b.none
  403e4c:	mov	w0, w21
  403e50:	mov	x1, x19
  403e54:	bl	401aa0 <fputc@plt>
  403e58:	cmn	w0, #0x1
  403e5c:	add	x25, x25, #0x1
  403e60:	b.ne	403e10 <ferror@plt+0x1f90>  // b.any
  403e64:	b	403e88 <ferror@plt+0x2008>
  403e68:	mov	w0, #0xa                   	// #10
  403e6c:	mov	x1, x19
  403e70:	bl	401aa0 <fputc@plt>
  403e74:	add	x20, x20, #0x8
  403e78:	cmn	w0, #0x1
  403e7c:	mov	w0, #0x1                   	// #1
  403e80:	b.ne	403e08 <ferror@plt+0x1f88>  // b.any
  403e84:	b	403e8c <ferror@plt+0x200c>
  403e88:	mov	w0, #0x1                   	// #1
  403e8c:	ldp	x20, x19, [sp, #64]
  403e90:	ldp	x22, x21, [sp, #48]
  403e94:	ldp	x24, x23, [sp, #32]
  403e98:	ldr	x25, [sp, #16]
  403e9c:	ldp	x29, x30, [sp], #80
  403ea0:	ret
  403ea4:	mov	w0, wzr
  403ea8:	b	403e8c <ferror@plt+0x200c>
  403eac:	sub	sp, sp, #0x100
  403eb0:	stp	x29, x30, [sp, #160]
  403eb4:	stp	x28, x27, [sp, #176]
  403eb8:	stp	x26, x25, [sp, #192]
  403ebc:	stp	x24, x23, [sp, #208]
  403ec0:	stp	x22, x21, [sp, #224]
  403ec4:	stp	x20, x19, [sp, #240]
  403ec8:	ldr	w8, [x0]
  403ecc:	add	x29, sp, #0xa0
  403ed0:	cmp	w8, #0x2
  403ed4:	b.lt	404188 <ferror@plt+0x2308>  // b.tstop
  403ed8:	ldr	x8, [x1]
  403edc:	adrp	x23, 415000 <ferror@plt+0x13180>
  403ee0:	ldr	x23, [x23, #4056]
  403ee4:	adrp	x26, 405000 <ferror@plt+0x3180>
  403ee8:	mov	x20, x0
  403eec:	mov	x19, x1
  403ef0:	mov	w28, wzr
  403ef4:	mov	w27, #0x7d0                 	// #2000
  403ef8:	mov	w21, #0x1                   	// #1
  403efc:	add	x26, x26, #0xb
  403f00:	add	x25, x8, #0x8
  403f04:	stp	x25, x8, [sp, #8]
  403f08:	ldr	x9, [x8, w21, sxtw #3]
  403f0c:	ldrb	w10, [x9]
  403f10:	cmp	w10, #0x40
  403f14:	b.eq	403f40 <ferror@plt+0x20c0>  // b.none
  403f18:	mov	w28, w21
  403f1c:	ldr	w8, [x20]
  403f20:	add	w21, w28, #0x1
  403f24:	cmp	w21, w8
  403f28:	b.ge	404188 <ferror@plt+0x2308>  // b.tcont
  403f2c:	ldr	x8, [x19]
  403f30:	ldr	x9, [x8, w21, sxtw #3]
  403f34:	ldrb	w10, [x9]
  403f38:	cmp	w10, #0x40
  403f3c:	b.ne	403f18 <ferror@plt+0x2098>  // b.any
  403f40:	subs	w27, w27, #0x1
  403f44:	b.eq	4041a8 <ferror@plt+0x2328>  // b.none
  403f48:	add	x22, x9, #0x1
  403f4c:	add	x2, sp, #0x20
  403f50:	mov	w0, wzr
  403f54:	mov	x1, x22
  403f58:	bl	401e30 <__xstat@plt>
  403f5c:	tbnz	w0, #31, 403f18 <ferror@plt+0x2098>
  403f60:	ldr	w8, [sp, #48]
  403f64:	and	w8, w8, #0xf000
  403f68:	cmp	w8, #0x4, lsl #12
  403f6c:	b.eq	4041c0 <ferror@plt+0x2340>  // b.none
  403f70:	mov	x0, x22
  403f74:	mov	x1, x26
  403f78:	bl	401af0 <fopen@plt>
  403f7c:	cbz	x0, 403f18 <ferror@plt+0x2098>
  403f80:	mov	w2, #0x2                   	// #2
  403f84:	mov	x1, xzr
  403f88:	mov	x22, x0
  403f8c:	bl	401c10 <fseek@plt>
  403f90:	cmn	w0, #0x1
  403f94:	b.eq	403ff8 <ferror@plt+0x2178>  // b.none
  403f98:	mov	x0, x22
  403f9c:	bl	401a70 <ftell@plt>
  403fa0:	cmn	x0, #0x1
  403fa4:	b.eq	403ff8 <ferror@plt+0x2178>  // b.none
  403fa8:	mov	x24, x0
  403fac:	mov	x0, x22
  403fb0:	mov	x1, xzr
  403fb4:	mov	w2, wzr
  403fb8:	bl	401c10 <fseek@plt>
  403fbc:	cmn	w0, #0x1
  403fc0:	b.eq	403ff8 <ferror@plt+0x2178>  // b.none
  403fc4:	add	x0, x24, #0x1
  403fc8:	bl	401b60 <xmalloc@plt>
  403fcc:	mov	w1, #0x1                   	// #1
  403fd0:	mov	x2, x24
  403fd4:	mov	x3, x22
  403fd8:	str	x0, [sp, #24]
  403fdc:	bl	401c60 <fread_unlocked@plt>
  403fe0:	mov	x25, x0
  403fe4:	cmp	x0, x24
  403fe8:	b.eq	404018 <ferror@plt+0x2198>  // b.none
  403fec:	mov	x0, x22
  403ff0:	bl	401e80 <ferror@plt>
  403ff4:	cbz	w0, 404018 <ferror@plt+0x2198>
  403ff8:	mov	w28, w21
  403ffc:	mov	x0, x22
  404000:	bl	401ae0 <fclose@plt>
  404004:	ldr	w8, [x20]
  404008:	add	w21, w28, #0x1
  40400c:	cmp	w21, w8
  404010:	b.lt	403f2c <ferror@plt+0x20ac>  // b.tstop
  404014:	b	404188 <ferror@plt+0x2308>
  404018:	ldr	x0, [sp, #24]
  40401c:	strb	wzr, [x0, x25]
  404020:	ldrb	w8, [x0]
  404024:	cbz	w8, 404044 <ferror@plt+0x21c4>
  404028:	mov	w9, #0x1                   	// #1
  40402c:	and	x8, x8, #0xff
  404030:	ldrh	w8, [x23, x8, lsl #1]
  404034:	tbz	w8, #6, 404068 <ferror@plt+0x21e8>
  404038:	ldrb	w8, [x0, x9]
  40403c:	add	x9, x9, #0x1
  404040:	cbnz	w8, 40402c <ferror@plt+0x21ac>
  404044:	mov	w0, #0x8                   	// #8
  404048:	bl	401b60 <xmalloc@plt>
  40404c:	mov	x24, x0
  404050:	str	xzr, [x0]
  404054:	ldr	x25, [x19]
  404058:	ldr	x23, [sp, #16]
  40405c:	cmp	x25, x23
  404060:	b.ne	4040e0 <ferror@plt+0x2260>  // b.any
  404064:	b	404080 <ferror@plt+0x2200>
  404068:	bl	403be8 <ferror@plt+0x1d68>
  40406c:	mov	x24, x0
  404070:	ldr	x25, [x19]
  404074:	ldr	x23, [sp, #16]
  404078:	cmp	x25, x23
  40407c:	b.ne	4040e0 <ferror@plt+0x2260>  // b.any
  404080:	cbz	x23, 4040d8 <ferror@plt+0x2258>
  404084:	mov	x8, xzr
  404088:	ldr	x9, [x23, x8]
  40408c:	add	x8, x8, #0x8
  404090:	cbnz	x9, 404088 <ferror@plt+0x2208>
  404094:	and	x0, x8, #0x7fffffff8
  404098:	bl	401b60 <xmalloc@plt>
  40409c:	ldr	x8, [x23]
  4040a0:	mov	x25, x0
  4040a4:	cbz	x8, 4040d0 <ferror@plt+0x2250>
  4040a8:	ldr	x23, [sp, #8]
  4040ac:	mov	x26, xzr
  4040b0:	mov	x0, x8
  4040b4:	bl	401b80 <xstrdup@plt>
  4040b8:	lsl	x8, x26, #3
  4040bc:	str	x0, [x25, x8]
  4040c0:	ldr	x8, [x23, x8]
  4040c4:	add	x26, x26, #0x1
  4040c8:	cbnz	x8, 4040b0 <ferror@plt+0x2230>
  4040cc:	and	x8, x26, #0xffffffff
  4040d0:	str	xzr, [x25, x8, lsl #3]
  4040d4:	b	4040dc <ferror@plt+0x225c>
  4040d8:	mov	x25, xzr
  4040dc:	str	x25, [x19]
  4040e0:	mov	x9, xzr
  4040e4:	sxtw	x8, w21
  4040e8:	ldr	x10, [x24, x9, lsl #3]
  4040ec:	mov	x26, x9
  4040f0:	add	x9, x9, #0x1
  4040f4:	cbnz	x10, 4040e8 <ferror@plt+0x2268>
  4040f8:	lsl	x23, x8, #3
  4040fc:	ldr	x0, [x25, x23]
  404100:	bl	401cd0 <free@plt>
  404104:	ldrsw	x8, [x20]
  404108:	ldr	x0, [x19]
  40410c:	add	x8, x26, x8
  404110:	lsl	x8, x8, #3
  404114:	add	x1, x8, #0x8
  404118:	bl	401b00 <xrealloc@plt>
  40411c:	str	x0, [x19]
  404120:	ldr	w9, [x20]
  404124:	add	x8, x0, x23
  404128:	lsl	x25, x26, #3
  40412c:	add	x0, x8, x25
  404130:	add	x1, x8, #0x8
  404134:	sub	w8, w9, w21
  404138:	sbfiz	x2, x8, #3, #32
  40413c:	bl	4019e0 <memmove@plt>
  404140:	ldr	x8, [x19]
  404144:	mov	x1, x24
  404148:	mov	x2, x25
  40414c:	add	x0, x8, x23
  404150:	bl	4019d0 <memcpy@plt>
  404154:	ldr	w8, [x20]
  404158:	mov	x0, x24
  40415c:	add	w8, w26, w8
  404160:	sub	w8, w8, #0x1
  404164:	str	w8, [x20]
  404168:	bl	401cd0 <free@plt>
  40416c:	ldr	x0, [sp, #24]
  404170:	bl	401cd0 <free@plt>
  404174:	adrp	x23, 415000 <ferror@plt+0x13180>
  404178:	ldr	x23, [x23, #4056]
  40417c:	adrp	x26, 405000 <ferror@plt+0x3180>
  404180:	add	x26, x26, #0xb
  404184:	b	403ffc <ferror@plt+0x217c>
  404188:	ldp	x20, x19, [sp, #240]
  40418c:	ldp	x22, x21, [sp, #224]
  404190:	ldp	x24, x23, [sp, #208]
  404194:	ldp	x26, x25, [sp, #192]
  404198:	ldp	x28, x27, [sp, #176]
  40419c:	ldp	x29, x30, [sp, #160]
  4041a0:	add	sp, sp, #0x100
  4041a4:	ret
  4041a8:	adrp	x9, 415000 <ferror@plt+0x13180>
  4041ac:	ldr	x9, [x9, #4048]
  4041b0:	ldr	x2, [x8]
  4041b4:	adrp	x1, 404000 <ferror@plt+0x2180>
  4041b8:	add	x1, x1, #0xfb9
  4041bc:	b	4041d8 <ferror@plt+0x2358>
  4041c0:	adrp	x9, 415000 <ferror@plt+0x13180>
  4041c4:	ldr	x8, [x19]
  4041c8:	ldr	x9, [x9, #4048]
  4041cc:	adrp	x1, 404000 <ferror@plt+0x2180>
  4041d0:	add	x1, x1, #0xfe2
  4041d4:	ldr	x2, [x8]
  4041d8:	ldr	x0, [x9]
  4041dc:	bl	401e50 <fprintf@plt>
  4041e0:	mov	w0, #0x1                   	// #1
  4041e4:	bl	401d50 <xexit@plt>
  4041e8:	cbz	x0, 404200 <ferror@plt+0x2380>
  4041ec:	mov	x8, x0
  4041f0:	mov	w0, #0xffffffff            	// #-1
  4041f4:	ldr	x9, [x8], #8
  4041f8:	add	w0, w0, #0x1
  4041fc:	cbnz	x9, 4041f4 <ferror@plt+0x2374>
  404200:	ret
  404204:	stp	x29, x30, [sp, #-48]!
  404208:	str	x21, [sp, #16]
  40420c:	adrp	x21, 416000 <ferror@plt+0x14180>
  404210:	ldr	x0, [x21, #1288]
  404214:	stp	x20, x19, [sp, #32]
  404218:	mov	x29, sp
  40421c:	cbz	x0, 404230 <ferror@plt+0x23b0>
  404220:	ldp	x20, x19, [sp, #32]
  404224:	ldr	x21, [sp, #16]
  404228:	ldp	x29, x30, [sp], #48
  40422c:	ret
  404230:	adrp	x0, 405000 <ferror@plt+0x3180>
  404234:	add	x0, x0, #0xd
  404238:	bl	401e10 <getenv@plt>
  40423c:	cbz	x0, 404250 <ferror@plt+0x23d0>
  404240:	mov	w1, #0x7                   	// #7
  404244:	mov	x19, x0
  404248:	bl	401c30 <access@plt>
  40424c:	cbz	w0, 4042f4 <ferror@plt+0x2474>
  404250:	adrp	x0, 405000 <ferror@plt+0x3180>
  404254:	add	x0, x0, #0x14
  404258:	bl	401e10 <getenv@plt>
  40425c:	cbz	x0, 404270 <ferror@plt+0x23f0>
  404260:	mov	w1, #0x7                   	// #7
  404264:	mov	x19, x0
  404268:	bl	401c30 <access@plt>
  40426c:	cbz	w0, 4042f4 <ferror@plt+0x2474>
  404270:	adrp	x0, 405000 <ferror@plt+0x3180>
  404274:	add	x0, x0, #0x18
  404278:	bl	401e10 <getenv@plt>
  40427c:	cbz	x0, 404290 <ferror@plt+0x2410>
  404280:	mov	w1, #0x7                   	// #7
  404284:	mov	x19, x0
  404288:	bl	401c30 <access@plt>
  40428c:	cbz	w0, 4042f4 <ferror@plt+0x2474>
  404290:	adrp	x19, 405000 <ferror@plt+0x3180>
  404294:	add	x19, x19, #0x4a
  404298:	mov	w1, #0x7                   	// #7
  40429c:	mov	x0, x19
  4042a0:	bl	401c30 <access@plt>
  4042a4:	cbz	w0, 4042f4 <ferror@plt+0x2474>
  4042a8:	adrp	x20, 405000 <ferror@plt+0x3180>
  4042ac:	add	x20, x20, #0x4f
  4042b0:	mov	w1, #0x7                   	// #7
  4042b4:	mov	x0, x20
  4042b8:	bl	401c30 <access@plt>
  4042bc:	cbz	w0, 4042f0 <ferror@plt+0x2470>
  4042c0:	adrp	x20, 405000 <ferror@plt+0x3180>
  4042c4:	add	x20, x20, #0x58
  4042c8:	mov	w1, #0x7                   	// #7
  4042cc:	mov	x0, x20
  4042d0:	bl	401c30 <access@plt>
  4042d4:	cbz	w0, 4042f0 <ferror@plt+0x2470>
  4042d8:	mov	w1, #0x7                   	// #7
  4042dc:	mov	x0, x19
  4042e0:	bl	401c30 <access@plt>
  4042e4:	cmp	w0, #0x0
  4042e8:	csel	x19, x19, xzr, eq  // eq = none
  4042ec:	b	4042f4 <ferror@plt+0x2474>
  4042f0:	mov	x19, x20
  4042f4:	adrp	x8, 405000 <ferror@plt+0x3180>
  4042f8:	add	x8, x8, #0x1d
  4042fc:	cmp	x19, #0x0
  404300:	csel	x19, x8, x19, eq  // eq = none
  404304:	mov	x0, x19
  404308:	bl	401a10 <strlen@plt>
  40430c:	mov	x20, x0
  404310:	add	w0, w20, #0x2
  404314:	bl	401b60 <xmalloc@plt>
  404318:	mov	x1, x19
  40431c:	bl	401d30 <strcpy@plt>
  404320:	mov	w8, #0x2f                  	// #47
  404324:	add	w9, w20, #0x1
  404328:	strb	w8, [x0, w20, uxtw]
  40432c:	strb	wzr, [x0, w9, uxtw]
  404330:	str	x0, [x21, #1288]
  404334:	ldp	x20, x19, [sp, #32]
  404338:	ldr	x21, [sp, #16]
  40433c:	ldp	x29, x30, [sp], #48
  404340:	ret
  404344:	stp	x29, x30, [sp, #-80]!
  404348:	str	x25, [sp, #16]
  40434c:	stp	x24, x23, [sp, #32]
  404350:	stp	x22, x21, [sp, #48]
  404354:	stp	x20, x19, [sp, #64]
  404358:	mov	x29, sp
  40435c:	mov	x20, x1
  404360:	mov	x21, x0
  404364:	bl	404204 <ferror@plt+0x2384>
  404368:	adrp	x8, 405000 <ferror@plt+0x3180>
  40436c:	add	x8, x8, #0x1f
  404370:	cmp	x21, #0x0
  404374:	adrp	x9, 404000 <ferror@plt+0x2180>
  404378:	add	x9, x9, #0xafd
  40437c:	csel	x21, x8, x21, eq  // eq = none
  404380:	cmp	x20, #0x0
  404384:	mov	x19, x0
  404388:	csel	x22, x9, x20, eq  // eq = none
  40438c:	bl	401a10 <strlen@plt>
  404390:	mov	x20, x0
  404394:	mov	x0, x21
  404398:	bl	401a10 <strlen@plt>
  40439c:	mov	x23, x0
  4043a0:	mov	x0, x22
  4043a4:	bl	401a10 <strlen@plt>
  4043a8:	sxtw	x25, w20
  4043ac:	sxtw	x23, w23
  4043b0:	mov	x24, x0
  4043b4:	add	x8, x25, x23
  4043b8:	add	x8, x8, w24, sxtw
  4043bc:	add	x0, x8, #0x7
  4043c0:	bl	401b60 <xmalloc@plt>
  4043c4:	mov	x1, x19
  4043c8:	mov	x20, x0
  4043cc:	bl	401d30 <strcpy@plt>
  4043d0:	add	x0, x20, x25
  4043d4:	mov	x1, x21
  4043d8:	bl	401d30 <strcpy@plt>
  4043dc:	add	x8, x0, x23
  4043e0:	mov	w9, #0x5858                	// #22616
  4043e4:	mov	w10, #0x5858                	// #22616
  4043e8:	movk	w9, #0x58, lsl #16
  4043ec:	movk	w10, #0x5858, lsl #16
  4043f0:	add	x0, x8, #0x6
  4043f4:	mov	x1, x22
  4043f8:	stur	w9, [x8, #3]
  4043fc:	str	w10, [x8]
  404400:	bl	401d30 <strcpy@plt>
  404404:	mov	x0, x20
  404408:	mov	w1, w24
  40440c:	bl	4019f0 <mkstemps@plt>
  404410:	cmn	w0, #0x1
  404414:	b.eq	40443c <ferror@plt+0x25bc>  // b.none
  404418:	bl	401bc0 <close@plt>
  40441c:	cbnz	w0, 40446c <ferror@plt+0x25ec>
  404420:	mov	x0, x20
  404424:	ldp	x20, x19, [sp, #64]
  404428:	ldp	x22, x21, [sp, #48]
  40442c:	ldp	x24, x23, [sp, #32]
  404430:	ldr	x25, [sp, #16]
  404434:	ldp	x29, x30, [sp], #80
  404438:	ret
  40443c:	adrp	x8, 415000 <ferror@plt+0x13180>
  404440:	ldr	x8, [x8, #4048]
  404444:	ldr	x20, [x8]
  404448:	bl	401e00 <__errno_location@plt>
  40444c:	ldr	w0, [x0]
  404450:	bl	401bb0 <strerror@plt>
  404454:	adrp	x1, 405000 <ferror@plt+0x3180>
  404458:	mov	x3, x0
  40445c:	add	x1, x1, #0x22
  404460:	mov	x0, x20
  404464:	mov	x2, x19
  404468:	bl	401e50 <fprintf@plt>
  40446c:	bl	401c20 <abort@plt>
  404470:	mov	x1, x0
  404474:	mov	x0, xzr
  404478:	b	404344 <ferror@plt+0x24c4>
  40447c:	nop
  404480:	stp	x29, x30, [sp, #-64]!
  404484:	mov	x29, sp
  404488:	stp	x19, x20, [sp, #16]
  40448c:	adrp	x20, 415000 <ferror@plt+0x13180>
  404490:	add	x20, x20, #0xdb0
  404494:	stp	x21, x22, [sp, #32]
  404498:	adrp	x21, 415000 <ferror@plt+0x13180>
  40449c:	add	x21, x21, #0xda8
  4044a0:	sub	x20, x20, x21
  4044a4:	mov	w22, w0
  4044a8:	stp	x23, x24, [sp, #48]
  4044ac:	mov	x23, x1
  4044b0:	mov	x24, x2
  4044b4:	bl	401990 <memcpy@plt-0x40>
  4044b8:	cmp	xzr, x20, asr #3
  4044bc:	b.eq	4044e8 <ferror@plt+0x2668>  // b.none
  4044c0:	asr	x20, x20, #3
  4044c4:	mov	x19, #0x0                   	// #0
  4044c8:	ldr	x3, [x21, x19, lsl #3]
  4044cc:	mov	x2, x24
  4044d0:	add	x19, x19, #0x1
  4044d4:	mov	x1, x23
  4044d8:	mov	w0, w22
  4044dc:	blr	x3
  4044e0:	cmp	x20, x19
  4044e4:	b.ne	4044c8 <ferror@plt+0x2648>  // b.any
  4044e8:	ldp	x19, x20, [sp, #16]
  4044ec:	ldp	x21, x22, [sp, #32]
  4044f0:	ldp	x23, x24, [sp, #48]
  4044f4:	ldp	x29, x30, [sp], #64
  4044f8:	ret
  4044fc:	nop
  404500:	ret

Disassembly of section .fini:

0000000000404504 <.fini>:
  404504:	stp	x29, x30, [sp, #-16]!
  404508:	mov	x29, sp
  40450c:	ldp	x29, x30, [sp], #16
  404510:	ret
