verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../adc_mvt.gen/sources_1/bd/mvt_top/ipshared/ec67/hdl" --include "../../../../adc_mvt.gen/sources_1/bd/mvt_top/ipshared/f805/hdl" --include "../../../../adc_mvt.gen/sources_1/bd/mvt_top/ipshared/30ef" \
"../../../bd/mvt_top/ip/mvt_top_zynq_ultra_ps_e_0_0/sim/mvt_top_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/mvt_top/ip/mvt_top_clk_wiz_0_0/mvt_top_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/mvt_top/ip/mvt_top_clk_wiz_0_0/mvt_top_clk_wiz_0_0.v" \
"../../../bd/mvt_top/ip/mvt_top_xlconcat_0_0/sim/mvt_top_xlconcat_0_0.v" \
"../../../bd/mvt_top/ip/mvt_top_xlconstant_0_0/sim/mvt_top_xlconstant_0_0.v" \
"../../../bd/mvt_top/ip/mvt_top_xlslice_0_1/sim/mvt_top_xlslice_0_1.v" \
"../../../bd/mvt_top/ip/mvt_top_xlslice_0_2/sim/mvt_top_xlslice_0_2.v" \
"../../../bd/mvt_top/ip/mvt_top_xlslice_1_0/sim/mvt_top_xlslice_1_0.v" \
"../../../bd/mvt_top/ip/mvt_top_xlslice_1_1/sim/mvt_top_xlslice_1_1.v" \
"../../../bd/mvt_top/sim/mvt_top.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
