/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: allenum.h,v 1.527.4.6 Broadcom SDK $
 * $Copyright: Copyright 2011 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	allenum.h
 * Purpose:	Enumerated types for fields, memories, registers
 * Supports:	bcm5690_a0
 *		bcm5670_a0
 *		bcm5673_a0
 *		bcm5674_a0
 *		bcm5665_a0
 *		bcm5665_b0
 *		bcm5650_c0
 *		bcm5695_a0
 *		bcm5675_a0
 *		bcm56601_a0
 *		bcm56601_b0
 *		bcm56601_c0
 *		bcm56602_a0
 *		bcm56602_b0
 *		bcm56602_c0
 *		bcm56504_a0
 *		bcm56504_b0
 *		bcm56304_b0
 *		bcm56314_a0
 *		bcm56102_a0
 *		bcm56112_a0
 *		bcm56800_a0
 *		bcm56218_a0
 *		bcm56514_a0
 *		bcm56624_a0
 *		bcm56624_b0
 *		bcm56680_a0
 *		bcm56680_b0
 *		bcm56224_a0
 *		bcm56224_b0
 *		bcm56820_a0
 *		bcm56725_a0
 *		bcm53314_a0
 *		bcm53324_a0
 *		bcm56634_a0
 *		bcm56634_b0
 *		bcm56524_a0
 *		bcm56524_b0
 *		bcm56685_a0
 *		bcm56685_b0
 *		bcm56334_a0
 *		bcm56334_b0
 *		bcm88230_a0
 *		bcm88230_b0
 *		bcm56840_a0
 *		bcm56840_b0
 *		bcm56142_a0
 *		bcm88732_a0
 */

#ifndef _SOC_ALLENUM_H
#define _SOC_ALLENUM_H


#ifndef EXTERN
# ifdef __cplusplus
#  define EXTERN extern "C"
# else
#  define EXTERN extern
# endif
#endif

/****************************************************************
 *
 * BCM Chip Support options.
 *
 * If NO_BCM_<chip> is defined, do not define BCM_<chip>.  This
 * avoids adding support for the chip.  NO_BCM_<chip> can be added
 * to Make.local.
 ****************************************************************/

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_5690_A0)
#  define BCM_5690_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_5670_A0)
#  define BCM_5670_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_5673_A0)
#  define BCM_5673_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_5674_A0)
#  define BCM_5674_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_5665_A0)
#  define BCM_5665_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_5665_B0)
#  define BCM_5665_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_5650_C0)
#  define BCM_5650_C0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_5695_A0)
#  define BCM_5695_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_5675_A0)
#  define BCM_5675_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56601_A0)
#  define BCM_56601_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56601_B0)
#  define BCM_56601_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56601_C0)
#  define BCM_56601_C0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56602_A0)
#  define BCM_56602_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56602_B0)
#  define BCM_56602_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56602_C0)
#  define BCM_56602_C0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56504_A0)
#  define BCM_56504_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56504_B0)
#  define BCM_56504_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56304_B0)
#  define BCM_56304_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56314_A0)
#  define BCM_56314_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56102_A0)
#  define BCM_56102_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56112_A0)
#  define BCM_56112_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56800_A0)
#  define BCM_56800_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56580_A0)
#  define BCM_56800_A0
#  define BCM_56580_A0
# endif

#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56700_A0)
#  define BCM_56800_A0
#  define BCM_56700_A0
# endif

#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56218_A0)
#  define BCM_56218_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56514_A0)
#  define BCM_56514_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56624_A0)
#  define BCM_56624_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56624_B0)
#  define BCM_56624_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56680_A0)
#  define BCM_56680_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56680_B0)
#  define BCM_56680_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56224_A0)
#  define BCM_56224_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56224_B0)
#  define BCM_56224_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56820_A0)
#  define BCM_56820_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56725_A0)
#  define BCM_56725_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_53314_A0)
#  define BCM_53314_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_53324_A0)
#  define BCM_53324_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56634_A0)
#  define BCM_56634_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56634_B0)
#  define BCM_56634_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56524_A0)
#  define BCM_56524_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56524_B0)
#  define BCM_56524_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56685_A0)
#  define BCM_56685_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56685_B0)
#  define BCM_56685_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56334_A0)
#  define BCM_56334_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56334_B0)
#  define BCM_56334_B0
# endif
#endif

#ifdef BCM_SBX_SUPPORT
# if !defined(NO_BCM_88230_A0)
#  define BCM_88230_A0
# endif
#endif

#ifdef BCM_SBX_SUPPORT
# if !defined(NO_BCM_88230_B0)
#  define BCM_88230_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56840_A0)
#  define BCM_56840_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56840_B0)
#  define BCM_56840_B0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_56142_A0)
#  define BCM_56142_A0
# endif
#endif

#ifdef BCM_ESW_SUPPORT
# if !defined(NO_BCM_88732_A0)
#  define BCM_88732_A0
# endif
#endif

typedef int soc_reg_t;

#define INVALIDr -1
#define ACL_END_OVRDr 0
#define ACL_START_OVRDr 1
#define AGER_CONFIG0r 2
#define AGER_CONFIG1r 3
#define AGER_EVENT_STATUSr 4
#define AGER_EVENT_THRESHr 5
#define AGER_STATUSr 6
#define AGER_THRESH_0r 7
#define AGER_THRESH_1r 8
#define AGER_THRESH_2r 9
#define AGER_THRESH_3r 10
#define AGER_THRESH_4r 11
#define AGER_THRESH_5r 12
#define AGER_THRESH_6r 13
#define AGER_THRESH_7r 14
#define AGER_THRESH_8r 15
#define AGER_THRESH_9r 16
#define AGER_THRESH_10r 17
#define AGER_THRESH_11r 18
#define AGER_THRESH_12r 19
#define AGER_THRESH_13r 20
#define AGER_THRESH_14r 21
#define AGER_THRESH_15r 22
#define AGINGCTRMEMDEBUGr 23
#define AGINGEXPMEMDEBUGr 24
#define AGING_CTR_MEM_DEBUGr 25
#define AGING_EXP_MEM_DEBUGr 26
#define AGING_THRESHOLDr 27
#define ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr 28
#define ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr 29
#define ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_NACKr 30
#define ANCTLr 31
#define ANLPAr 32
#define ANNPGr 33
#define ANSTTr 34
#define ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr 35
#define ANY_RMEP_TLV_INTERFACE_UP_STATUSr 36
#define ANY_RMEP_TLV_PORT_DOWN_STATUSr 37
#define ANY_RMEP_TLV_PORT_UP_STATUSr 38
#define ARB_EOP_DEBUGr 39
#define ARB_RAM_DBGCTRLr 40
#define ARL_AGE_TIMERr 41
#define ARL_CAM_BIST_CTRLr 42
#define ARL_CAM_BIST_STATUS_S2r 43
#define ARL_CAM_BIST_STATUS_S3r 44
#define ARL_CAM_BIST_STATUS_S5r 45
#define ARL_CAM_BIST_STATUS_S6r 46
#define ARL_CAM_BIST_STATUS_S8r 47
#define ARL_CAM_DEBUGr 48
#define ARL_CONTROLr 49
#define ARL_DEFAULT_DEFAULT_ROUTER_IPr 50
#define ARL_DEFIP_HI_PARITY_STATUSr 51
#define ARL_DEFIP_LO_PARITY_STATUSr 52
#define ARL_IPIC_CONFIG_DEBUGr 53
#define ARL_L2_PARITY_STATUSr 54
#define ARL_L3_PARITY_STATUSr 55
#define ARL_MEMBIST_STATUSr 56
#define ARL_PARADDR_DEFIPr 57
#define ARL_PARADDR_IPMCr 58
#define ARL_PARADDR_L2r 59
#define ARL_PARADDR_L3r 60
#define ARL_PARADDR_L2MCr 61
#define ARL_PARADDR_L2_STATICr 62
#define ARL_PARADDR_L2_VALIDr 63
#define ARL_PARADDR_L3IFr 64
#define ARL_PARADDR_L3_VALIDr 65
#define ARL_PARADDR_QVLANr 66
#define ARL_PARADDR_SPFr 67
#define ARL_PARADDR_STGr 68
#define ARL_PARERRr 69
#define ARL_QVLAN_PARITY_STATUSr 70
#define ARL_SPARE_REG0r 71
#define ARL_SPARE_REG1r 72
#define ARL_SPARE_REG2r 73
#define ARL_XPIC_CONFIG_DEBUGr 74
#define ARP_RARP_ENABLEr 75
#define ASFCONFIGr 76
#define ASFPORTSPEEDr 77
#define ASF_PORT_SPEEDr 78
#define AUTOVOIP_OUI_1r 79
#define AUTOVOIP_OUI_2r 80
#define AUTOVOIP_OUI_3r 81
#define AUTOVOIP_OUI_4r 82
#define AUTOVOIP_OUI_5r 83
#define AUTOVOIP_OUI_6r 84
#define AUX_ARB_CONTROLr 85
#define AUX_ARB_CONTROL_2r 86
#define BAA_CREDIT_THRESHr 87
#define BAA_EVENT_BLOCKr 88
#define BAA_LOOP_SIZEr 89
#define BAA_QUEUE_RANGEr 90
#define BACKPRESSUREDISCARDr 91
#define BACKPRESSUREWARNr 92
#define BCAST_BLOCK_MASKr 93
#define BCAST_BLOCK_MASK_64r 94
#define BCAST_BLOCK_MASK_HIr 95
#define BCAST_BLOCK_MASK_PARITY_CONTROLr 96
#define BCAST_BLOCK_MASK_PARITY_STATUS_INTRr 97
#define BCAST_BLOCK_MASK_PARITY_STATUS_NACKr 98
#define BCAST_RATE_CONTROLr 99
#define BCAST_RATE_CONTROL_M0r 100
#define BCAST_RATE_CONTROL_M1r 101
#define BCAST_STORM_CONTROLr 102
#define BIGINGBUFFERTHRESr 103
#define BISR_DEBUG_DATAr 104
#define BISR_LOAD_DONE_STATUSr 105
#define BISR_LOAD_STATUSr 106
#define BKPMETERINGBUCKETr 107
#define BKPMETERINGCONFIGr 108
#define BKPMETERINGCONFIG1r 109
#define BKPMETERINGCONFIG_64r 110
#define BKPMETERINGCONFIG_EXTr 111
#define BKPMETERINGDISCSTATUSr 112
#define BKPMETERINGDISCSTATUS0_64r 113
#define BKPMETERINGDISCSTATUS1_64r 114
#define BKPMETERINGDISCSTATUS_64r 115
#define BKPMETERINGDISCSTATUS_HIr 116
#define BKPMETERINGSTATUSr 117
#define BKPMETERINGSTATUS_HIr 118
#define BKPMETERINGWARNSTATUSr 119
#define BKPMETERINGWARNSTATUS0_64r 120
#define BKPMETERINGWARNSTATUS1_64r 121
#define BKPMETERINGWARNSTATUS_64r 122
#define BKP_CONFIGr 123
#define BKP_DISCr 124
#define BKP_DISC_BMAPr 125
#define BKP_DISC_BMAP_HIr 126
#define BKP_DISC_PRIORITYr 127
#define BKP_STATUSr 128
#define BMAC_PFC_COS0_XOFF_CNTr 129
#define BMAC_PFC_COS10_XOFF_CNTr 130
#define BMAC_PFC_COS11_XOFF_CNTr 131
#define BMAC_PFC_COS12_XOFF_CNTr 132
#define BMAC_PFC_COS13_XOFF_CNTr 133
#define BMAC_PFC_COS14_XOFF_CNTr 134
#define BMAC_PFC_COS15_XOFF_CNTr 135
#define BMAC_PFC_COS1_XOFF_CNTr 136
#define BMAC_PFC_COS2_XOFF_CNTr 137
#define BMAC_PFC_COS3_XOFF_CNTr 138
#define BMAC_PFC_COS4_XOFF_CNTr 139
#define BMAC_PFC_COS5_XOFF_CNTr 140
#define BMAC_PFC_COS6_XOFF_CNTr 141
#define BMAC_PFC_COS7_XOFF_CNTr 142
#define BMAC_PFC_COS8_XOFF_CNTr 143
#define BMAC_PFC_COS9_XOFF_CNTr 144
#define BMAC_PFC_CTRLr 145
#define BMAC_PFC_DA_HIr 146
#define BMAC_PFC_DA_LOr 147
#define BMAC_PFC_OPCODEr 148
#define BMAC_PFC_TYPEr 149
#define BOUNDARY_MPLSr 150
#define BOUNDARY_V4_PREFIXr 151
#define BOUNDARY_V6_PREFIXr 152
#define BPDU0r 153
#define BPDU1r 154
#define BPDU2r 155
#define BPDU3r 156
#define BPDU4r 157
#define BPDU5r 158
#define BP_CONFIG0r 159
#define BP_DEBUGr 160
#define BP_DP_XP4_TMr 161
#define BP_DP_XP5_TMr 162
#define BP_DP_XP6_TMr 163
#define BP_DP_XP7_TMr 164
#define BP_ECC_DEBUGr 165
#define BP_ECC_ERRORr 166
#define BP_ECC_ERROR_MASKr 167
#define BP_ECC_STATUS0r 168
#define BP_ECC_STATUS1r 169
#define BP_ERRORr 170
#define BP_ERROR_MASKr 171
#define BP_XP4_DP_CONFIGr 172
#define BP_XP4_FC_CONFIGr 173
#define BP_XP4_RECEIVE_FC_MSGSr 174
#define BP_XP5_DP_CONFIGr 175
#define BP_XP5_FC_CONFIGr 176
#define BP_XP5_RECEIVE_FC_MSGSr 177
#define BP_XP6_DP_CONFIGr 178
#define BP_XP6_FC_CONFIGr 179
#define BP_XP6_RECEIVE_FC_MSGSr 180
#define BP_XP7_DP_CONFIGr 181
#define BP_XP7_FC_CONFIGr 182
#define BP_XP7_RECEIVE_FC_MSGSr 183
#define BSAFE_GLB_CMD_CTRLr 184
#define BSAFE_GLB_CMD_DATA_INr 185
#define BSAFE_GLB_CMD_DATA_OUTr 186
#define BSAFE_GLB_DEV_STATUSr 187
#define BSAFE_GLB_INT_CTRLr 188
#define BSAFE_GLB_MEM_PARAMr 189
#define BSAFE_GLB_MEM_TST_CTLr 190
#define BSAFE_GLB_PRESCALEr 191
#define BSAFE_GLB_PROD_CFGr 192
#define BSAFE_GLB_TIMERr 193
#define BSAFE_GLB_UHSM_CFGr 194
#define BUCKET_ECCr 195
#define BUFFER_CELL_LIMIT_SPr 196
#define BUFFER_CELL_LIMIT_SP_SHAREDr 197
#define BUFFER_PACKET_LIMIT_SPr 198
#define BUFFER_PACKET_LIMIT_SP_SHAREDr 199
#define CALENDAR_CONFIGr 200
#define CAM_BIST_STATUS_S2r 201
#define CAM_BIST_STATUS_S3r 202
#define CAM_BIST_STATUS_S5r 203
#define CAM_BIST_STATUS_S6r 204
#define CAM_BIST_STATUS_S8r 205
#define CBL_ATTRIBUTEr 206
#define CBPCELLCRCERRPTRr 207
#define CBPCELLERRPTRr 208
#define CBPCELLHDRMEMDEBUGr 209
#define CBPCELLHDRPARITYERRPTRr 210
#define CBPDATAMEM0DEBUGr 211
#define CBPDATAMEM10DEBUGr 212
#define CBPDATAMEM11DEBUGr 213
#define CBPDATAMEM12DEBUGr 214
#define CBPDATAMEM13DEBUGr 215
#define CBPDATAMEM14DEBUGr 216
#define CBPDATAMEM15DEBUGr 217
#define CBPDATAMEM1DEBUGr 218
#define CBPDATAMEM2DEBUGr 219
#define CBPDATAMEM3DEBUGr 220
#define CBPDATAMEM4DEBUGr 221
#define CBPDATAMEM5DEBUGr 222
#define CBPDATAMEM6DEBUGr 223
#define CBPDATAMEM7DEBUGr 224
#define CBPDATAMEM8DEBUGr 225
#define CBPDATAMEM9DEBUGr 226
#define CBPDATAMEMDEBUGr 227
#define CBPPKTHDR0LMEMDEBUGr 228
#define CBPPKTHDR0MEMDEBUGr 229
#define CBPPKTHDR0UMEMDEBUGr 230
#define CBPPKTHDR1MEMDEBUGr 231
#define CBPPKTHDR2MEMDEBUGr 232
#define CBPPKTHDRCPUMEMDEBUGr 233
#define CBPPKTHDRMEM0DEBUGr 234
#define CBPPKTHDRMEM1DEBUGr 235
#define CBPPKTHDRMEMEXTDEBUGr 236
#define CBPPKTHDRPARITYERRPTRr 237
#define CBPPOWERDOWN00r 238
#define CBPPOWERDOWN01r 239
#define CBPPOWERDOWN02r 240
#define CBPPOWERDOWN10r 241
#define CBPPOWERDOWN11r 242
#define CBPPOWERDOWN12r 243
#define CBPPOWERDOWN20r 244
#define CBPPOWERDOWN21r 245
#define CBPPOWERDOWN22r 246
#define CBPPOWERDOWN30r 247
#define CBPPOWERDOWN31r 248
#define CBPPOWERDOWN32r 249
#define CBP_FULLr 250
#define CCM_INTERRUPT_CONTROLr 251
#define CCM_READ_CONTROLr 252
#define CCPFIFO_STSr 253
#define CCPMEMDEBUGr 254
#define CCPPARITYERRORPTRr 255
#define CCP_MEM_DEBUGr 256
#define CELLASSEMBLY_PARITY_ERRORSr 257
#define CELLCHKMEMDEBUGr 258
#define CELLCHK_POWERDOWN_S0r 259
#define CELLCHK_POWERDOWN_S1r 260
#define CELLCHK_POWERDOWN_S2r 261
#define CELLCRCERRCOUNTr 262
#define CELLCRCERRPOINTERr 263
#define CELLLINKMEMDEBUGr 264
#define CELLPTR_RELEASE_MGR_PARITYERRORSr 265
#define CELL_BUFFER0_ECC_STATUSr 266
#define CELL_BUFFER1_ECC_STATUSr 267
#define CELL_BUFFER2_ECC_STATUSr 268
#define CELL_BUFFER3_ECC_STATUSr 269
#define CELL_BUFFER_PTR_STATUSr 270
#define CELL_CHK_MEM_DEBUGr 271
#define CELL_DATA_MEM_DEBUGr 272
#define CELL_HDR_MEM_DEBUGr 273
#define CELL_OVERLAPSr 274
#define CELL_RESET_LIMIT_OFFSET_SPr 275
#define CELL_SPAP_RED_OFFSET_SPr 276
#define CELL_SPAP_YELLOW_OFFSET_SPr 277
#define CFAPBANK0STATUSr 278
#define CFAPBANK10STATUSr 279
#define CFAPBANK11STATUSr 280
#define CFAPBANK12STATUSr 281
#define CFAPBANK13STATUSr 282
#define CFAPBANK14STATUSr 283
#define CFAPBANK15STATUSr 284
#define CFAPBANK1STATUSr 285
#define CFAPBANK2STATUSr 286
#define CFAPBANK3STATUSr 287
#define CFAPBANK4STATUSr 288
#define CFAPBANK5STATUSr 289
#define CFAPBANK6STATUSr 290
#define CFAPBANK7STATUSr 291
#define CFAPBANK8STATUSr 292
#define CFAPBANK9STATUSr 293
#define CFAPBANKFULLr 294
#define CFAPBANKPARITYERRORr 295
#define CFAPCONFIGr 296
#define CFAPDEBUGSCR0r 297
#define CFAPDEBUGSCR1r 298
#define CFAPDEBUGSCR2r 299
#define CFAPFULLCLEARPOINTr 300
#define CFAPFULLSETPOINTr 301
#define CFAPFULLTHRESHOLDr 302
#define CFAPFULLTHRESHOLD0r 303
#define CFAPFULLTHRESHOLD1r 304
#define CFAPINITr 305
#define CFAPMEMDEBUGr 306
#define CFAPOTPCONFIGr 307
#define CFAPPARITYERRORPTRr 308
#define CFAPPOOLSIZEr 309
#define CFAPREADPOINTERr 310
#define CFAP_DEBUG_CFG0r 311
#define CFAP_DEBUG_CFG1r 312
#define CFAP_DEBUG_SCR0r 313
#define CFAP_DEBUG_SCR1r 314
#define CFAP_DEBUG_SCR2r 315
#define CFAP_DROP_PKT_CNTr 316
#define CFAP_ERRORr 317
#define CFAP_ERROR_MASKr 318
#define CFAP_FULL_BP_STATUSr 319
#define CFAP_MEM_DEBUGr 320
#define CFAP_STACK_WATERMARKr 321
#define CFG_RAM_DBGCTRLr 322
#define CHANNEL_MASK_A_HIr 323
#define CHANNEL_MASK_A_LOr 324
#define CHANNEL_MASK_B_HIr 325
#define CHANNEL_MASK_B_LOr 326
#define CHFC2PFC_STATEr 327
#define CHGROUPSELECTIONr 328
#define CHIP_CONFIGr 329
#define CHIP_CONFIG_ECC_STATUSr 330
#define CI0_TX_SB_DEBUGr 331
#define CI1_TX_SB_DEBUGr 332
#define CI2_TX_SB_DEBUGr 333
#define CI3_TX_SB_DEBUGr 334
#define CI4_TX_SB_DEBUGr 335
#define CI5_TX_SB_DEBUGr 336
#define CI6_TX_SB_DEBUGr 337
#define CI7_TX_SB_DEBUGr 338
#define CI8_TX_SB_DEBUGr 339
#define CI9_TX_SB_DEBUGr 340
#define CI_CONFIG0r 341
#define CI_CONFIG1r 342
#define CI_CONFIG2r 343
#define CI_CONFIG3r 344
#define CI_CONFIG4r 345
#define CI_CONFIG6r 346
#define CI_CONFIG7r 347
#define CI_DDR_AUTOINITr 348
#define CI_DDR_BURSTr 349
#define CI_DDR_CALIBRATIONr 350
#define CI_DDR_ITERr 351
#define CI_DDR_MR0r 352
#define CI_DDR_MR1r 353
#define CI_DDR_MR2r 354
#define CI_DDR_MR3r 355
#define CI_DDR_PHY_BISTr 356
#define CI_DDR_PHY_BIST_SEEDr 357
#define CI_DDR_PHY_REG_CTRLr 358
#define CI_DDR_PHY_REG_DATAr 359
#define CI_DDR_STARTr 360
#define CI_DDR_STEPr 361
#define CI_DDR_TESTr 362
#define CI_DEBUGr 363
#define CI_DEBUG_RD_LINESr 364
#define CI_DEBUG_SKID_BUFr 365
#define CI_DEBUG_TRACE_RB_CONTROLr 366
#define CI_DEBUG_TRACE_RB_COUNTERr 367
#define CI_DEBUG_TRACE_RB_FIELD_CAPT0r 368
#define CI_DEBUG_TRACE_RB_FIELD_CAPT1r 369
#define CI_DEBUG_TRACE_RB_FIELD_MASK0r 370
#define CI_DEBUG_TRACE_RB_FIELD_MASK1r 371
#define CI_DEBUG_TRACE_RB_FIELD_VALUE0r 372
#define CI_DEBUG_TRACE_RB_FIELD_VALUE1r 373
#define CI_DEBUG_TRACE_STATUSr 374
#define CI_DEBUG_TRACE_STATUS_MASKr 375
#define CI_DEBUG_TRACE_TX_CONTROLr 376
#define CI_DEBUG_TRACE_TX_COUNTERr 377
#define CI_DEBUG_TRACE_TX_FIELD_CAPT0r 378
#define CI_DEBUG_TRACE_TX_FIELD_CAPT1r 379
#define CI_DEBUG_TRACE_TX_FIELD_MASK0r 380
#define CI_DEBUG_TRACE_TX_FIELD_MASK1r 381
#define CI_DEBUG_TRACE_TX_FIELD_VALUE0r 382
#define CI_DEBUG_TRACE_TX_FIELD_VALUE1r 383
#define CI_DEBUG_WR_LINESr 384
#define CI_ECC_DEBUGr 385
#define CI_ECC_STATUSr 386
#define CI_ERRORr 387
#define CI_ERROR_MASKr 388
#define CI_FAILED_ADDRr 389
#define CI_FAILED_DATA0r 390
#define CI_FAILED_DATA1r 391
#define CI_FAILED_DATA2r 392
#define CI_FAILED_DATA3r 393
#define CI_FAILED_DATA4r 394
#define CI_FAILED_DATA5r 395
#define CI_FAILED_DATA6r 396
#define CI_FAILED_DATA7r 397
#define CI_MEM_ACC_CTRLr 398
#define CI_MEM_ACC_DATA0r 399
#define CI_MEM_ACC_DATA1r 400
#define CI_MEM_ACC_DATA2r 401
#define CI_MEM_ACC_DATA3r 402
#define CI_MEM_ACC_DATA4r 403
#define CI_MEM_ACC_DATA5r 404
#define CI_MEM_ACC_DATA6r 405
#define CI_MEM_ACC_DATA7r 406
#define CI_MEM_DEBUGr 407
#define CI_MRS_CMDr 408
#define CI_RB_RBTAG_SB_DEBUGr 409
#define CI_RESETr 410
#define CI_TEST_ALT_DATA0r 411
#define CI_TEST_ALT_DATA1r 412
#define CI_TEST_ALT_DATA2r 413
#define CI_TEST_ALT_DATA3r 414
#define CI_TEST_ALT_DATA4r 415
#define CI_TEST_ALT_DATA5r 416
#define CI_TEST_ALT_DATA6r 417
#define CI_TEST_ALT_DATA7r 418
#define CI_TEST_DATA0r 419
#define CI_TEST_DATA1r 420
#define CI_TEST_DATA2r 421
#define CI_TEST_DATA3r 422
#define CI_TEST_DATA4r 423
#define CI_TEST_DATA5r 424
#define CI_TEST_DATA6r 425
#define CI_TEST_DATA7r 426
#define CMDWORD_SHADOW_BSEr 427
#define CMDWORD_SHADOW_CSEr 428
#define CMDWORD_SHADOW_HSEr 429
#define CMICMINTIMERr 430
#define CMICTXCOSMASKr 431
#define CMIC_1000_BASE_X_MODEr 432
#define CMIC_64BIT_STATS_CFGr 433
#define CMIC_ARL_DMA_ADDRr 434
#define CMIC_ARL_DMA_CNTr 435
#define CMIC_ARL_MBUF0r 436
#define CMIC_ARL_MBUF1r 437
#define CMIC_ARL_MBUF2r 438
#define CMIC_ARL_MBUF3r 439
#define CMIC_BS_CAPTURE_CTRLr 440
#define CMIC_BS_CAPTURE_FREE_RUN_TIME_0r 441
#define CMIC_BS_CAPTURE_FREE_RUN_TIME_1r 442
#define CMIC_BS_CAPTURE_STATUSr 443
#define CMIC_BS_CAPTURE_SYNC_TIME_0r 444
#define CMIC_BS_CAPTURE_SYNC_TIME_1r 445
#define CMIC_BS_CAPTURE_SYNT_TIME_0r 446
#define CMIC_BS_CAPTURE_SYNT_TIME_1r 447
#define CMIC_BS_CLK_CTRL_0r 448
#define CMIC_BS_CLK_CTRL_1r 449
#define CMIC_BS_CLK_TOGGLE_TIME_0r 450
#define CMIC_BS_CLK_TOGGLE_TIME_1r 451
#define CMIC_BS_CLK_TOGGLE_TIME_2r 452
#define CMIC_BS_CONFIGr 453
#define CMIC_BS_DRIFT_RATEr 454
#define CMIC_BS_HEARTBEAT_CTRLr 455
#define CMIC_BS_INITIAL_CRCr 456
#define CMIC_BS_INPUT_TIME_0r 457
#define CMIC_BS_INPUT_TIME_1r 458
#define CMIC_BS_INPUT_TIME_2r 459
#define CMIC_BS_OFFSET_ADJUST_0r 460
#define CMIC_BS_OFFSET_ADJUST_1r 461
#define CMIC_CHIP_MODE_CONTROLr 462
#define CMIC_CHIP_PARITY_INTR_ENABLEr 463
#define CMIC_CHIP_PARITY_INTR_STATUSr 464
#define CMIC_CLK_ENABLEr 465
#define CMIC_CLK_GATE_RESET_CONTROLr 466
#define CMIC_CMICE_BISR_REG_RD_DATAr 467
#define CMIC_CONFIGr 468
#define CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0r 469
#define CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1r 470
#define CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2r 471
#define CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3r 472
#define CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4r 473
#define CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0r 474
#define CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1r 475
#define CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2r 476
#define CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3r 477
#define CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_0r 478
#define CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_1r 479
#define CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_2r 480
#define CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_3r 481
#define CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_0r 482
#define CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_1r 483
#define CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2r 484
#define CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3r 485
#define CMIC_COS_AVAILABLEr 486
#define CMIC_COS_AVAILABLE0r 487
#define CMIC_COS_AVAILABLE1r 488
#define CMIC_COS_AVAILABLE2r 489
#define CMIC_COS_AVAILABLE3r 490
#define CMIC_COS_AVAILABLE4r 491
#define CMIC_COS_AVAILABLE5r 492
#define CMIC_COS_AVAILABLE6r 493
#define CMIC_COS_AVAILABLE7r 494
#define CMIC_COS_CTRL_RXr 495
#define CMIC_COS_CTRL_RX_0r 496
#define CMIC_COS_CTRL_RX_1r 497
#define CMIC_COS_CTRL_RX_2r 498
#define CMIC_COS_CTRL_RX_3r 499
#define CMIC_COS_CTRL_RX_4r 500
#define CMIC_COS_CTRL_RX_5r 501
#define CMIC_COS_CTRL_RX_6r 502
#define CMIC_COS_CTRL_RX_7r 503
#define CMIC_COS_CTRL_RX_HIr 504
#define CMIC_DEVICE_IDr 505
#define CMIC_DEV_REV_IDr 506
#define CMIC_DMA_CTRLr 507
#define CMIC_DMA_DESC0r 508
#define CMIC_DMA_DESC1r 509
#define CMIC_DMA_DESC2r 510
#define CMIC_DMA_DESC3r 511
#define CMIC_DMA_STATr 512
#define CMIC_EB3_VLI_CONFIG_REGISTERr 513
#define CMIC_ENDIANESS_SELr 514
#define CMIC_FIFO_CH0_RD_DMA_CFGr 515
#define CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr 516
#define CMIC_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr 517
#define CMIC_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr 518
#define CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr 519
#define CMIC_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr 520
#define CMIC_FIFO_CH1_RD_DMA_CFGr 521
#define CMIC_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr 522
#define CMIC_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr 523
#define CMIC_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr 524
#define CMIC_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr 525
#define CMIC_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr 526
#define CMIC_FIFO_CH2_RD_DMA_CFGr 527
#define CMIC_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr 528
#define CMIC_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr 529
#define CMIC_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr 530
#define CMIC_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr 531
#define CMIC_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr 532
#define CMIC_FIFO_CH3_RD_DMA_CFGr 533
#define CMIC_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr 534
#define CMIC_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr 535
#define CMIC_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr 536
#define CMIC_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr 537
#define CMIC_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr 538
#define CMIC_FIFO_DMA_SB_ARB_CTRLr 539
#define CMIC_FIFO_RD_DMA_DEBUGr 540
#define CMIC_GFPORT_CLOCK_CONFIGr 541
#define CMIC_HGTX_CTRLr 542
#define CMIC_HGTX_CTRL1r 543
#define CMIC_HGTX_CTRL2r 544
#define CMIC_HOL0_AVAILABLE_MOD0r 545
#define CMIC_HOL0_AVAILABLE_MOD1r 546
#define CMIC_HOL1_AVAILABLE_MOD0r 547
#define CMIC_HOL1_AVAILABLE_MOD1r 548
#define CMIC_HOL2_AVAILABLE_MOD0r 549
#define CMIC_HOL2_AVAILABLE_MOD1r 550
#define CMIC_HOL3_AVAILABLE_MOD0r 551
#define CMIC_HOL3_AVAILABLE_MOD1r 552
#define CMIC_HOL4_AVAILABLE_MOD0r 553
#define CMIC_HOL4_AVAILABLE_MOD1r 554
#define CMIC_HOL5_AVAILABLE_MOD0r 555
#define CMIC_HOL5_AVAILABLE_MOD1r 556
#define CMIC_HOL6_AVAILABLE_MOD0r 557
#define CMIC_HOL6_AVAILABLE_MOD1r 558
#define CMIC_HOL7_AVAILABLE_MOD0r 559
#define CMIC_HOL7_AVAILABLE_MOD1r 560
#define CMIC_HOL_STATr 561
#define CMIC_I2C_CTRLr 562
#define CMIC_I2C_DATAr 563
#define CMIC_I2C_RESETr 564
#define CMIC_I2C_SLAVE_ADDRr 565
#define CMIC_I2C_SLAVE_XADDRr 566
#define CMIC_I2C_STATr 567
#define CMIC_IGBP_DISCARDr 568
#define CMIC_IGBP_DISCARD_MOD0r 569
#define CMIC_IGBP_DISCARD_MOD1r 570
#define CMIC_IGBP_WARNr 571
#define CMIC_IGBP_WARN_MOD0r 572
#define CMIC_IGBP_WARN_MOD1r 573
#define CMIC_INTR_WAIT_CYCLESr 574
#define CMIC_INT_PHY_SCANr 575
#define CMIC_IPIC_STATS_CFGr 576
#define CMIC_IRQ_CLR_3r 577
#define CMIC_IRQ_MASKr 578
#define CMIC_IRQ_MASK_1r 579
#define CMIC_IRQ_MASK_2r 580
#define CMIC_IRQ_MASK_3r 581
#define CMIC_IRQ_STATr 582
#define CMIC_IRQ_STAT_1r 583
#define CMIC_IRQ_STAT_2r 584
#define CMIC_IRQ_STAT_3r 585
#define CMIC_JTAGr 586
#define CMIC_LEDCLK_PARAMSr 587
#define CMIC_LEDUP0_CTRLr 588
#define CMIC_LEDUP0_DATA_RAMr 589
#define CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r 590
#define CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r 591
#define CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r 592
#define CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r 593
#define CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r 594
#define CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r 595
#define CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r 596
#define CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r 597
#define CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r 598
#define CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r 599
#define CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r 600
#define CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r 601
#define CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r 602
#define CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r 603
#define CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r 604
#define CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r 605
#define CMIC_LEDUP0_PROGRAM_RAMr 606
#define CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr 607
#define CMIC_LEDUP0_STATUSr 608
#define CMIC_LEDUP1_CTRLr 609
#define CMIC_LEDUP1_DATA_RAMr 610
#define CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r 611
#define CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r 612
#define CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r 613
#define CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r 614
#define CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r 615
#define CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r 616
#define CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r 617
#define CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r 618
#define CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r 619
#define CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r 620
#define CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r 621
#define CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r 622
#define CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r 623
#define CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r 624
#define CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r 625
#define CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r 626
#define CMIC_LEDUP1_PROGRAM_RAMr 627
#define CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr 628
#define CMIC_LEDUP1_STATUSr 629
#define CMIC_LEDUP_CTRLr 630
#define CMIC_LEDUP_DATA_RAMr 631
#define CMIC_LEDUP_PROGRAM_RAMr 632
#define CMIC_LEDUP_STATUSr 633
#define CMIC_LED_CONTROLr 634
#define CMIC_LED_PORT_ORDER_REMAP_0_4r 635
#define CMIC_LED_PORT_ORDER_REMAP_10_14r 636
#define CMIC_LED_PORT_ORDER_REMAP_15_19r 637
#define CMIC_LED_PORT_ORDER_REMAP_20_24r 638
#define CMIC_LED_PORT_ORDER_REMAP_25_29r 639
#define CMIC_LED_PORT_ORDER_REMAP_30_34r 640
#define CMIC_LED_PORT_ORDER_REMAP_35_39r 641
#define CMIC_LED_PORT_ORDER_REMAP_40_44r 642
#define CMIC_LED_PORT_ORDER_REMAP_45_49r 643
#define CMIC_LED_PORT_ORDER_REMAP_50_54r 644
#define CMIC_LED_PORT_ORDER_REMAP_5_9r 645
#define CMIC_LED_STATUSr 646
#define CMIC_LINK_STATr 647
#define CMIC_LINK_STATUS_CHANGE_STICKYr 648
#define CMIC_LINK_STAT_HIr 649
#define CMIC_LINK_STAT_HI_2r 650
#define CMIC_LINK_STAT_MOD0r 651
#define CMIC_LINK_STAT_MOD1r 652
#define CMIC_MEM_FAILr 653
#define CMIC_MIIM_ADDRESSr 654
#define CMIC_MIIM_AUTO_SCAN_ADDRESSr 655
#define CMIC_MIIM_BUS_MAP_19_10r 656
#define CMIC_MIIM_BUS_MAP_29_20r 657
#define CMIC_MIIM_BUS_MAP_39_30r 658
#define CMIC_MIIM_BUS_MAP_49_40r 659
#define CMIC_MIIM_BUS_MAP_59_50r 660
#define CMIC_MIIM_BUS_MAP_69_60r 661
#define CMIC_MIIM_BUS_MAP_79_70r 662
#define CMIC_MIIM_BUS_MAP_9_0r 663
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r 664
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r 665
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r 666
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r 667
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r 668
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r 669
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r 670
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r 671
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r 672
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r 673
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r 674
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r 675
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r 676
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r 677
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r 678
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r 679
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r 680
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r 681
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r 682
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r 683
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r 684
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r 685
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r 686
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r 687
#define CMIC_MIIM_INT_SEL_MAPr 688
#define CMIC_MIIM_INT_SEL_MAP_HIr 689
#define CMIC_MIIM_INT_SEL_MAP_HI_2r 690
#define CMIC_MIIM_PARAMr 691
#define CMIC_MIIM_PORT_TYPE_MAPr 692
#define CMIC_MIIM_PORT_TYPE_MAP_BUS2r 693
#define CMIC_MIIM_PORT_TYPE_MAP_BUS2_HIr 694
#define CMIC_MIIM_PORT_TYPE_MAP_HIr 695
#define CMIC_MIIM_PROTOCOL_MAPr 696
#define CMIC_MIIM_PROTOCOL_MAP_HIr 697
#define CMIC_MIIM_PROTOCOL_MAP_HI_2r 698
#define CMIC_MIIM_READ_DATAr 699
#define CMIC_MIRRORED_PORTS_TXr 700
#define CMIC_MIRRORED_PORTS_TX_MOD0r 701
#define CMIC_MIRRORED_PORTS_TX_MOD1r 702
#define CMIC_MIRROR_TO_PORTSr 703
#define CMIC_MIRROR_TO_PORTS_MOD0r 704
#define CMIC_MIRROR_TO_PORTS_MOD1r 705
#define CMIC_MISC_CONTROLr 706
#define CMIC_MISC_STATUSr 707
#define CMIC_MMUIRQ_MASKr 708
#define CMIC_MMUIRQ_STATr 709
#define CMIC_MMU_COSLC_COUNT_ADDRr 710
#define CMIC_MMU_COSLC_COUNT_DATAr 711
#define CMIC_PAUSE_MIIM_ADDRESSr 712
#define CMIC_PAUSE_SCAN_PORTSr 713
#define CMIC_PCIE_ERROR_STATUSr 714
#define CMIC_PCIE_MISCELr 715
#define CMIC_PEAK_THERMAL_MON_RESULTr 716
#define CMIC_PIO_WAIT_CYCLESr 717
#define CMIC_PKT_COSr 718
#define CMIC_PKT_COS_HIr 719
#define CMIC_PKT_COUNT_FROMCPUr 720
#define CMIC_PKT_COUNT_FROMCPU_MHr 721
#define CMIC_PKT_COUNT_SCHANr 722
#define CMIC_PKT_COUNT_SCHAN_REPr 723
#define CMIC_PKT_COUNT_TOCPUDr 724
#define CMIC_PKT_COUNT_TOCPUDMr 725
#define CMIC_PKT_COUNT_TOCPUEr 726
#define CMIC_PKT_COUNT_TOCPUEMr 727
#define CMIC_PKT_COUNT_TOCPUNr 728
#define CMIC_PKT_CTRLr 729
#define CMIC_PKT_ETHER_SIGr 730
#define CMIC_PKT_HEADERr 731
#define CMIC_PKT_LMAC0_HIr 732
#define CMIC_PKT_LMAC0_LOr 733
#define CMIC_PKT_LMAC1_HIr 734
#define CMIC_PKT_LMAC1_LOr 735
#define CMIC_PKT_PORTSr 736
#define CMIC_PKT_PORTS_HIr 737
#define CMIC_PKT_PORTS_HI_2r 738
#define CMIC_PKT_PRI_MAP_TABLEr 739
#define CMIC_PKT_REASONr 740
#define CMIC_PKT_REASON_DIRECTr 741
#define CMIC_PKT_REASON_DIRECT_HIr 742
#define CMIC_PKT_REASON_HIr 743
#define CMIC_PKT_REASON_MINIr 744
#define CMIC_PKT_REASON_MINI_HIr 745
#define CMIC_PKT_RMACr 746
#define CMIC_PKT_RMAC_HIr 747
#define CMIC_PKT_RMH0r 748
#define CMIC_PKT_RMH1r 749
#define CMIC_PKT_RMH2r 750
#define CMIC_PKT_RMH3r 751
#define CMIC_PKT_VLANr 752
#define CMIC_QGPHY_QSGMII_CONTROLr 753
#define CMIC_RATE_ADJUSTr 754
#define CMIC_RATE_ADJUST_I2Cr 755
#define CMIC_RATE_ADJUST_INT_MDIOr 756
#define CMIC_RATE_ADJUST_STDMAr 757
#define CMIC_RX_PAUSE_CAPABILITYr 758
#define CMIC_RX_PAUSE_OVERRIDE_CONTROLr 759
#define CMIC_RX_PAUSE_STATr 760
#define CMIC_SBUS_RING_MAPr 761
#define CMIC_SBUS_RING_MAP_0r 762
#define CMIC_SBUS_RING_MAP_1r 763
#define CMIC_SBUS_RING_MAP_2r 764
#define CMIC_SBUS_RING_MAP_3r 765
#define CMIC_SBUS_RING_MAP_4r 766
#define CMIC_SBUS_RING_MAP_5r 767
#define CMIC_SBUS_RING_MAP_6r 768
#define CMIC_SBUS_RING_MAP_7r 769
#define CMIC_SBUS_TIMEOUTr 770
#define CMIC_SCAN_PORTSr 771
#define CMIC_SCAN_PORTS_HIr 772
#define CMIC_SCAN_PORTS_HI_2r 773
#define CMIC_SCAN_PORTS_MOD0r 774
#define CMIC_SCAN_PORTS_MOD1r 775
#define CMIC_SCHAN_CTRLr 776
#define CMIC_SCHAN_ERRr 777
#define CMIC_SCHAN_MESSAGEr 778
#define CMIC_SCHAN_MESSAGE_EXTr 779
#define CMIC_SCHAN_RCPU_RPIO_MESSAGEr 780
#define CMIC_SER_END_ADDR_0r 781
#define CMIC_SER_END_ADDR_1r 782
#define CMIC_SER_END_ADDR_2r 783
#define CMIC_SER_END_ADDR_3r 784
#define CMIC_SER_END_ADDR_4r 785
#define CMIC_SER_END_ADDR_5r 786
#define CMIC_SER_END_ADDR_6r 787
#define CMIC_SER_END_ADDR_7r 788
#define CMIC_SER_END_ADDR_8r 789
#define CMIC_SER_END_ADDR_9r 790
#define CMIC_SER_END_ADDR_10r 791
#define CMIC_SER_END_ADDR_11r 792
#define CMIC_SER_END_ADDR_12r 793
#define CMIC_SER_END_ADDR_13r 794
#define CMIC_SER_END_ADDR_14r 795
#define CMIC_SER_END_ADDR_15r 796
#define CMIC_SER_FAIL_CNTr 797
#define CMIC_SER_FAIL_ENTRYr 798
#define CMIC_SER_MEM_ADDRr 799
#define CMIC_SER_MEM_ADDR_0r 800
#define CMIC_SER_MEM_ADDR_1r 801
#define CMIC_SER_MEM_ADDR_2r 802
#define CMIC_SER_MEM_ADDR_3r 803
#define CMIC_SER_MEM_ADDR_4r 804
#define CMIC_SER_MEM_ADDR_5r 805
#define CMIC_SER_MEM_ADDR_6r 806
#define CMIC_SER_MEM_ADDR_7r 807
#define CMIC_SER_MEM_ADDR_8r 808
#define CMIC_SER_MEM_ADDR_9r 809
#define CMIC_SER_MEM_ADDR_10r 810
#define CMIC_SER_MEM_ADDR_11r 811
#define CMIC_SER_MEM_ADDR_12r 812
#define CMIC_SER_MEM_ADDR_13r 813
#define CMIC_SER_MEM_ADDR_14r 814
#define CMIC_SER_MEM_ADDR_15r 815
#define CMIC_SER_MEM_DATAr 816
#define CMIC_SER_PARITY_MODE_SELr 817
#define CMIC_SER_PROTECT_ADDR_RANGE_VALIDr 818
#define CMIC_SER_RANGE0_DATAENTRY_LENr 819
#define CMIC_SER_RANGE10_DATAENTRY_LENr 820
#define CMIC_SER_RANGE11_DATAENTRY_LENr 821
#define CMIC_SER_RANGE12_DATAENTRY_LENr 822
#define CMIC_SER_RANGE13_DATAENTRY_LENr 823
#define CMIC_SER_RANGE14_DATAENTRY_LENr 824
#define CMIC_SER_RANGE15_DATAENTRY_LENr 825
#define CMIC_SER_RANGE1_DATAENTRY_LENr 826
#define CMIC_SER_RANGE2_DATAENTRY_LENr 827
#define CMIC_SER_RANGE3_DATAENTRY_LENr 828
#define CMIC_SER_RANGE4_DATAENTRY_LENr 829
#define CMIC_SER_RANGE5_DATAENTRY_LENr 830
#define CMIC_SER_RANGE6_DATAENTRY_LENr 831
#define CMIC_SER_RANGE7_DATAENTRY_LENr 832
#define CMIC_SER_RANGE8_DATAENTRY_LENr 833
#define CMIC_SER_RANGE9_DATAENTRY_LENr 834
#define CMIC_SER_START_ADDR_0r 835
#define CMIC_SER_START_ADDR_1r 836
#define CMIC_SER_START_ADDR_2r 837
#define CMIC_SER_START_ADDR_3r 838
#define CMIC_SER_START_ADDR_4r 839
#define CMIC_SER_START_ADDR_5r 840
#define CMIC_SER_START_ADDR_6r 841
#define CMIC_SER_START_ADDR_7r 842
#define CMIC_SER_START_ADDR_8r 843
#define CMIC_SER_START_ADDR_9r 844
#define CMIC_SER_START_ADDR_10r 845
#define CMIC_SER_START_ADDR_11r 846
#define CMIC_SER_START_ADDR_12r 847
#define CMIC_SER_START_ADDR_13r 848
#define CMIC_SER_START_ADDR_14r 849
#define CMIC_SER_START_ADDR_15r 850
#define CMIC_SKIP_STATS_CFGr 851
#define CMIC_SLAM_DMA_CFGr 852
#define CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr 853
#define CMIC_SLAM_DMA_ENTRY_COUNTr 854
#define CMIC_SLAM_DMA_PCIMEM_START_ADDRr 855
#define CMIC_SLAM_DMA_SBUS_START_ADDRr 856
#define CMIC_SOFT_RESET_REGr 857
#define CMIC_SOFT_RESET_REG_2r 858
#define CMIC_SPARE1r 859
#define CMIC_SPARE2r 860
#define CMIC_SRAM_TM_CONTROLr 861
#define CMIC_SRAM_TM_CONTROL_2r 862
#define CMIC_STAT_DMA_ADDRr 863
#define CMIC_STAT_DMA_BLKNUM_MAP_95r 864
#define CMIC_STAT_DMA_BLKNUM_MAP_14_10r 865
#define CMIC_STAT_DMA_BLKNUM_MAP_15_8r 866
#define CMIC_STAT_DMA_BLKNUM_MAP_19_15r 867
#define CMIC_STAT_DMA_BLKNUM_MAP_23_16r 868
#define CMIC_STAT_DMA_BLKNUM_MAP_24_20r 869
#define CMIC_STAT_DMA_BLKNUM_MAP_29_25r 870
#define CMIC_STAT_DMA_BLKNUM_MAP_31_24r 871
#define CMIC_STAT_DMA_BLKNUM_MAP_34_30r 872
#define CMIC_STAT_DMA_BLKNUM_MAP_39_32r 873
#define CMIC_STAT_DMA_BLKNUM_MAP_39_35r 874
#define CMIC_STAT_DMA_BLKNUM_MAP_44_40r 875
#define CMIC_STAT_DMA_BLKNUM_MAP_47_40r 876
#define CMIC_STAT_DMA_BLKNUM_MAP_49_45r 877
#define CMIC_STAT_DMA_BLKNUM_MAP_4_0r 878
#define CMIC_STAT_DMA_BLKNUM_MAP_54_50r 879
#define CMIC_STAT_DMA_BLKNUM_MAP_55_48r 880
#define CMIC_STAT_DMA_BLKNUM_MAP_59_55r 881
#define CMIC_STAT_DMA_BLKNUM_MAP_63_56r 882
#define CMIC_STAT_DMA_BLKNUM_MAP_63_60r 883
#define CMIC_STAT_DMA_BLKNUM_MAP_64_60r 884
#define CMIC_STAT_DMA_BLKNUM_MAP_69_65r 885
#define CMIC_STAT_DMA_BLKNUM_MAP_74_70r 886
#define CMIC_STAT_DMA_BLKNUM_MAP_79_75r 887
#define CMIC_STAT_DMA_BLKNUM_MAP_7_0r 888
#define CMIC_STAT_DMA_BLKNUM_MAP_84_80r 889
#define CMIC_STAT_DMA_BLKNUM_MAP_89_85r 890
#define CMIC_STAT_DMA_BLKNUM_MAP_94_90r 891
#define CMIC_STAT_DMA_BLKNUM_MAP_9_5r 892
#define CMIC_STAT_DMA_CURRENTr 893
#define CMIC_STAT_DMA_EGR_STATS_CFGr 894
#define CMIC_STAT_DMA_ING_STATS_CFGr 895
#define CMIC_STAT_DMA_MAC_STATS_CFGr 896
#define CMIC_STAT_DMA_MMU_PORTS0r 897
#define CMIC_STAT_DMA_MMU_PORTS1r 898
#define CMIC_STAT_DMA_MMU_SETUPr 899
#define CMIC_STAT_DMA_PORTNUM_MAP_11_6r 900
#define CMIC_STAT_DMA_PORTNUM_MAP_11_8r 901
#define CMIC_STAT_DMA_PORTNUM_MAP_15_8r 902
#define CMIC_STAT_DMA_PORTNUM_MAP_15_12r 903
#define CMIC_STAT_DMA_PORTNUM_MAP_17_12r 904
#define CMIC_STAT_DMA_PORTNUM_MAP_19_16r 905
#define CMIC_STAT_DMA_PORTNUM_MAP_23_16r 906
#define CMIC_STAT_DMA_PORTNUM_MAP_23_18r 907
#define CMIC_STAT_DMA_PORTNUM_MAP_23_20r 908
#define CMIC_STAT_DMA_PORTNUM_MAP_27_24r 909
#define CMIC_STAT_DMA_PORTNUM_MAP_31_24r 910
#define CMIC_STAT_DMA_PORTNUM_MAP_31_28r 911
#define CMIC_STAT_DMA_PORTNUM_MAP_35_32r 912
#define CMIC_STAT_DMA_PORTNUM_MAP_39_36r 913
#define CMIC_STAT_DMA_PORTNUM_MAP_3_0r 914
#define CMIC_STAT_DMA_PORTNUM_MAP_43_40r 915
#define CMIC_STAT_DMA_PORTNUM_MAP_47_44r 916
#define CMIC_STAT_DMA_PORTNUM_MAP_51_48r 917
#define CMIC_STAT_DMA_PORTNUM_MAP_55_52r 918
#define CMIC_STAT_DMA_PORTNUM_MAP_59_56r 919
#define CMIC_STAT_DMA_PORTNUM_MAP_5_0r 920
#define CMIC_STAT_DMA_PORTNUM_MAP_63_60r 921
#define CMIC_STAT_DMA_PORTNUM_MAP_67_64r 922
#define CMIC_STAT_DMA_PORTNUM_MAP_71_68r 923
#define CMIC_STAT_DMA_PORTNUM_MAP_75_72r 924
#define CMIC_STAT_DMA_PORTNUM_MAP_79_76r 925
#define CMIC_STAT_DMA_PORTNUM_MAP_7_0r 926
#define CMIC_STAT_DMA_PORTNUM_MAP_7_4r 927
#define CMIC_STAT_DMA_PORTNUM_MAP_83_80r 928
#define CMIC_STAT_DMA_PORTNUM_MAP_87_84r 929
#define CMIC_STAT_DMA_PORTNUM_MAP_91_88r 930
#define CMIC_STAT_DMA_PORTNUM_MAP_95_92r 931
#define CMIC_STAT_DMA_PORTSr 932
#define CMIC_STAT_DMA_PORTS_HIr 933
#define CMIC_STAT_DMA_PORTS_HI_2r 934
#define CMIC_STAT_DMA_PORTS_MOD0r 935
#define CMIC_STAT_DMA_PORTS_MOD1r 936
#define CMIC_STAT_DMA_PORT_TYPE_MAPr 937
#define CMIC_STAT_DMA_PORT_TYPE_MAP_HIr 938
#define CMIC_STAT_DMA_PORT_TYPE_MAP_HI_2r 939
#define CMIC_STAT_DMA_SBUS_START_ADDRESSr 940
#define CMIC_STAT_DMA_SETUPr 941
#define CMIC_STRAP_OPTIONSr 942
#define CMIC_SWITCH_FEATURE_ENABLEr 943
#define CMIC_SWITCH_FEATURE_ENABLE_1r 944
#define CMIC_SWITCH_FEATURE_ENABLE_2r 945
#define CMIC_SW_PIO_ACK_DATA_BEAT_COUNTr 946
#define CMIC_TABLE_DMA_CFGr 947
#define CMIC_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr 948
#define CMIC_TABLE_DMA_ENTRY_COUNTr 949
#define CMIC_TABLE_DMA_PCIMEM_START_ADDRr 950
#define CMIC_TABLE_DMA_SBUS_START_ADDRr 951
#define CMIC_TABLE_DMA_STARTr 952
#define CMIC_TAP_CONTROLr 953
#define CMIC_THERMAL_MON_CALIBRATIONr 954
#define CMIC_THERMAL_MON_CTRLr 955
#define CMIC_THERMAL_MON_RESULTr 956
#define CMIC_THERMAL_MON_RESULT_0r 957
#define CMIC_THERMAL_MON_RESULT_1r 958
#define CMIC_THERMAL_MON_RESULT_2r 959
#define CMIC_THERMAL_MON_RESULT_3r 960
#define CMIC_THERMAL_MON_RESULT_4r 961
#define CMIC_THERMAL_MON_RESULT_5r 962
#define CMIC_THERMAL_MON_RESULT_6r 963
#define CMIC_THERMAL_MON_RESULT_7r 964
#define CMIC_TIMESYNC_CONTROLr 965
#define CMIC_TIMESYNC_TIMERr 966
#define CMIC_TO_CORE_PLL_CONTROL_1r 967
#define CMIC_TO_CORE_PLL_CONTROL_2r 968
#define CMIC_TO_CORE_PLL_X2_1_CONTROL_1r 969
#define CMIC_TO_CORE_PLL_X2_1_CONTROL_2r 970
#define CMIC_TO_CORE_PLL_X2_2_CONTROL_1r 971
#define CMIC_TO_CORE_PLL_X2_2_CONTROL_2r 972
#define CMIC_TO_CORE_PLL_X2_3_CONTROL_1r 973
#define CMIC_TO_CORE_PLL_X2_3_CONTROL_2r 974
#define CMIC_TX_PAUSE_CAPABILITYr 975
#define CMIC_TX_PAUSE_OVERRIDE_CONTROLr 976
#define CMIC_TX_PAUSE_STATr 977
#define CMIC_XGXS0_PLL_CONTROL_1r 978
#define CMIC_XGXS0_PLL_CONTROL_2r 979
#define CMIC_XGXS0_PLL_CONTROL_3r 980
#define CMIC_XGXS0_PLL_CONTROL_4r 981
#define CMIC_XGXS0_PLL_STATUSr 982
#define CMIC_XGXS1_PLL_CONTROL_1r 983
#define CMIC_XGXS1_PLL_CONTROL_2r 984
#define CMIC_XGXS1_PLL_CONTROL_3r 985
#define CMIC_XGXS1_PLL_CONTROL_4r 986
#define CMIC_XGXS1_PLL_STATUSr 987
#define CMIC_XGXS2_PLL_CONTROL_1r 988
#define CMIC_XGXS2_PLL_CONTROL_2r 989
#define CMIC_XGXS2_PLL_CONTROL_3r 990
#define CMIC_XGXS2_PLL_CONTROL_4r 991
#define CMIC_XGXS2_PLL_STATUSr 992
#define CMIC_XGXS3_PLL_CONTROL_1r 993
#define CMIC_XGXS3_PLL_CONTROL_2r 994
#define CMIC_XGXS3_PLL_CONTROL_3r 995
#define CMIC_XGXS3_PLL_CONTROL_4r 996
#define CMIC_XGXS3_PLL_STATUSr 997
#define CMIC_XGXS_MDIO_CONFIG_0r 998
#define CMIC_XGXS_MDIO_CONFIG_1r 999
#define CMIC_XGXS_MDIO_CONFIG_2r 1000
#define CMIC_XGXS_MDIO_CONFIG_3r 1001
#define CMIC_XGXS_MDIO_CONFIG_4r 1002
#define CMIC_XGXS_MDIO_CONFIG_5r 1003
#define CMIC_XGXS_MDIO_CONFIG_6r 1004
#define CMIC_XGXS_MDIO_CONFIG_7r 1005
#define CMIC_XGXS_MDIO_CONFIG_8r 1006
#define CMIC_XGXS_MDIO_CONFIG_9r 1007
#define CMIC_XGXS_MDIO_CONFIG_10r 1008
#define CMIC_XGXS_MDIO_CONFIG_11r 1009
#define CMIC_XGXS_MDIO_CONFIG_12r 1010
#define CMIC_XGXS_MDIO_CONFIG_13r 1011
#define CMIC_XGXS_MDIO_CONFIG_14r 1012
#define CMIC_XGXS_MDIO_CONFIG_15r 1013
#define CMIC_XGXS_MDIO_CONFIG_16r 1014
#define CMIC_XGXS_MDIO_CONFIG_17r 1015
#define CMIC_XGXS_MDIO_CONFIG_18r 1016
#define CMIC_XGXS_MDIO_CONFIG_19r 1017
#define CMIC_XGXS_MDIO_CONFIG_20r 1018
#define CMIC_XGXS_MDIO_CONFIG_21r 1019
#define CMIC_XGXS_MDIO_CONFIG_22r 1020
#define CMIC_XGXS_MDIO_CONFIG_23r 1021
#define CMIC_XGXS_MDIO_CONFIG_24r 1022
#define CMIC_XGXS_PLL_CONTROL_1r 1023
#define CMIC_XGXS_PLL_CONTROL_2r 1024
#define CMIC_XGXS_PLL_CONTROL_3r 1025
#define CMIC_XGXS_PLL_CONTROL_4r 1026
#define CMIC_XGXS_PLL_STATUSr 1027
#define CNG0COSDROPRATEr 1028
#define CNG1COSDROPRATEr 1029
#define CNGCOSCELLLIMIT0r 1030
#define CNGCOSCELLLIMIT1r 1031
#define CNGCOSPKTLIMITr 1032
#define CNGCOSPKTLIMIT0r 1033
#define CNGCOSPKTLIMIT1r 1034
#define CNGDROPCOUNTr 1035
#define CNGDROPCOUNT0r 1036
#define CNGDROPCOUNT1r 1037
#define CNGDYNCELLLIMIT0r 1038
#define CNGDYNCELLLIMIT1r 1039
#define CNGPORTPKTLIMIT0r 1040
#define CNGPORTPKTLIMIT1r 1041
#define CNGTOTALDYNCELLLIMIT0r 1042
#define CNGTOTALDYNCELLLIMIT1r 1043
#define CNG_MAPr 1044
#define CNTX_AGING_LIMITr 1045
#define CNTX_LRU_ENr 1046
#define COLOR_AWAREr 1047
#define COMMAND_CONFIGr 1048
#define CONFIGr 1049
#define CONFIG_ECCr 1050
#define CONFIG_EVENT_FIFOr 1051
#define CONFIG_QPP_EVENT_BLOCKr 1052
#define CONFIG_QPP_PUP_BPr 1053
#define CONFIG_QPP_TS_BPr 1054
#define COPYCOUNTCTLr 1055
#define COPYCOUNT_PARITYr 1056
#define CORRECTED_ECC_ERRORr 1057
#define CORRECTED_ECC_ERROR_MASKr 1058
#define COSARBSELr 1059
#define COSDP_REMAP_CONTROLr 1060
#define COSLCCOUNTr 1061
#define COSMASKr 1062
#define COSMASK_CPUr 1063
#define COSMASK_CPU1r 1064
#define COSPKTCOUNTr 1065
#define COSWEIGHTSr 1066
#define COS_MAP_SELr 1067
#define COS_MODEr 1068
#define COS_MODE_Xr 1069
#define COS_MODE_Yr 1070
#define COS_SELr 1071
#define COS_SEL_2r 1072
#define CPATHBISRDBGRDDATAr 1073
#define CPB_PARITY_CONTROLr 1074
#define CPB_PARITY_STATUS_INTRr 1075
#define CPQLINKMEMDEBUGr 1076
#define CPQ_COS_EMPTY_REGr 1077
#define CPUMAXBUCKETr 1078
#define CPUMAXBUCKETCONFIG_64r 1079
#define CPUPKTECCr 1080
#define CPUPKTMAXBUCKETr 1081
#define CPUPKTMAXBUCKETCONFIGr 1082
#define CPUPKTPORTMAXBUCKETr 1083
#define CPUPKTPORTMAXBUCKETCONFIGr 1084
#define CPUPORTMAXBUCKETr 1085
#define CPUPORTMAXBUCKETCONFIG_64r 1086
#define CPUSLOTMINTIMERr 1087
#define CPU_BWr 1088
#define CPU_CONTROLr 1089
#define CPU_CONTROL_0r 1090
#define CPU_CONTROL_1r 1091
#define CPU_CONTROL_2r 1092
#define CPU_CONTROL_3r 1093
#define CPU_CONTROL_4r 1094
#define CPU_CONTROL_Mr 1095
#define CPU_COS14_MASKr 1096
#define CPU_COS15_MASKr 1097
#define CPU_COS1_MASKr 1098
#define CPU_COS2_MASKr 1099
#define CPU_COS3_MASKr 1100
#define CPU_COS4_MASKr 1101
#define CPU_COS5_MASKr 1102
#define CPU_COS6_MASKr 1103
#define CPU_COS7_MASKr 1104
#define CPU_COS_CAM_BIST_CONFIGr 1105
#define CPU_COS_CAM_BIST_DBG_DATAr 1106
#define CPU_COS_CAM_BIST_STATUSr 1107
#define CPU_COS_CAM_DBGCTRLr 1108
#define CPU_COS_SELr 1109
#define CPU_COS_SEL_2r 1110
#define CPU_PRIORITY_SELr 1111
#define CPU_PRIORITY_SEL_2r 1112
#define CPU_QL_CONTROLr 1113
#define CPU_SLOT_COUNTr 1114
#define CPU_TS_PARITY_CONTROLr 1115
#define CPU_TS_PARITY_STATUS_INTRr 1116
#define CPU_TS_PARITY_STATUS_NACKr 1117
#define CRC_APPEND_ENABLEr 1118
#define CSE_CONFIGr 1119
#define CSE_DTU_ATE_STS0r 1120
#define CSE_DTU_ATE_STS1r 1121
#define CSE_DTU_ATE_STS2r 1122
#define CSE_DTU_ATE_TMODEr 1123
#define CSE_DTU_LTE_ADR0r 1124
#define CSE_DTU_LTE_ADR1r 1125
#define CSE_DTU_LTE_D0F_0r 1126
#define CSE_DTU_LTE_D0F_1r 1127
#define CSE_DTU_LTE_D0R_0r 1128
#define CSE_DTU_LTE_D0R_1r 1129
#define CSE_DTU_LTE_D1F_0r 1130
#define CSE_DTU_LTE_D1F_1r 1131
#define CSE_DTU_LTE_D1R_0r 1132
#define CSE_DTU_LTE_D1R_1r 1133
#define CSE_DTU_LTE_STS_DONEr 1134
#define CSE_DTU_LTE_STS_ERR_ADRr 1135
#define CSE_DTU_LTE_STS_ERR_DF_0r 1136
#define CSE_DTU_LTE_STS_ERR_DF_1r 1137
#define CSE_DTU_LTE_STS_ERR_DR_0r 1138
#define CSE_DTU_LTE_STS_ERR_DR_1r 1139
#define CSE_DTU_LTE_TMODE0r 1140
#define CSE_DTU_LTE_TMODE1r 1141
#define CSE_DTU_MODEr 1142
#define CS_ACE_BYTE_THRESHOLDr 1143
#define CS_ACE_CTRLr 1144
#define CS_ACE_EVENT_THRESHOLDr 1145
#define CS_ACE_RANDOM_SEEDr 1146
#define CS_BRICK_TMr 1147
#define CS_COLLISION_ERRORr 1148
#define CS_COLLISION_ERROR_MASKr 1149
#define CS_CONFIG0r 1150
#define CS_CONFIG_BACKGROUND_ENABLEr 1151
#define CS_CONFIG_BACKGROUND_RATEr 1152
#define CS_CONFIG_SHIFT_SEG15_TO_SEG0r 1153
#define CS_CONFIG_SHIFT_SEG31_TO_SEG16r 1154
#define CS_DEBUGr 1155
#define CS_DEBUG_CNTR0_ADDRr 1156
#define CS_DEBUG_CNTR0_AMOUNT_HIGHr 1157
#define CS_DEBUG_CNTR0_AMOUNT_LOWr 1158
#define CS_DEBUG_CNTR0_EVENT_HIGHr 1159
#define CS_DEBUG_CNTR0_EVENT_LOWr 1160
#define CS_DEBUG_CNTR1_ADDRr 1161
#define CS_DEBUG_CNTR1_AMOUNT_HIGHr 1162
#define CS_DEBUG_CNTR1_AMOUNT_LOWr 1163
#define CS_DEBUG_CNTR1_EVENT_HIGHr 1164
#define CS_DEBUG_CNTR1_EVENT_LOWr 1165
#define CS_DEBUG_CNTR2_ADDRr 1166
#define CS_DEBUG_CNTR2_AMOUNT_HIGHr 1167
#define CS_DEBUG_CNTR2_AMOUNT_LOWr 1168
#define CS_DEBUG_CNTR2_EVENT_HIGHr 1169
#define CS_DEBUG_CNTR2_EVENT_LOWr 1170
#define CS_DEBUG_CNTR3_ADDRr 1171
#define CS_DEBUG_CNTR3_AMOUNT_HIGHr 1172
#define CS_DEBUG_CNTR3_AMOUNT_LOWr 1173
#define CS_DEBUG_CNTR3_EVENT_HIGHr 1174
#define CS_DEBUG_CNTR3_EVENT_LOWr 1175
#define CS_DEBUG_CNTR_HALTr 1176
#define CS_DEBUG_CNTR_INJECTr 1177
#define CS_DEBUG_CNTR_INJECT_SEGMENT_CNTRIDr 1178
#define CS_DEBUG_CNTR_INJECT_VALUESr 1179
#define CS_DEBUG_CNTR_UPDATEr 1180
#define CS_DMA_FIFO_CONFIGr 1181
#define CS_DMA_FIFO_CTRLr 1182
#define CS_DMA_FIFO_TMr 1183
#define CS_DMA_MESSAGE_SIZEr 1184
#define CS_DROP_ERRORr 1185
#define CS_DROP_ERROR_MASKr 1186
#define CS_ECC_DEBUG0r 1187
#define CS_ECC_ERRORr 1188
#define CS_ECC_STATUS0r 1189
#define CS_ECC_STATUS1r 1190
#define CS_ECC_STATUS2r 1191
#define CS_ECC_STATUS3r 1192
#define CS_ECC_STATUS4r 1193
#define CS_ECC_STATUS5r 1194
#define CS_ECC_STATUS6r 1195
#define CS_ECC_STATUS7r 1196
#define CS_ECC_STATUS8r 1197
#define CS_ECC_STATUS9r 1198
#define CS_ECC_STATUS10r 1199
#define CS_ECC_STATUS11r 1200
#define CS_ECC_STATUS12r 1201
#define CS_ECC_STATUS13r 1202
#define CS_ECC_STATUS14r 1203
#define CS_ECC_STATUS15r 1204
#define CS_ECC_STATUS16r 1205
#define CS_ECC_STATUS17r 1206
#define CS_EJECT_OVERFLOW_ERRORr 1207
#define CS_EJECT_OVERFLOW_ERROR_MASKr 1208
#define CS_EJECT_THRESH_ERRORr 1209
#define CS_EJECT_THRESH_ERROR_MASKr 1210
#define CS_MANUAL_EJECT_COMMIT_TIMERr 1211
#define CS_MANUAL_EJECT_CONFIG0r 1212
#define CS_MANUAL_EJECT_CONFIG1r 1213
#define CS_MANUAL_EJECT_CONFIG2r 1214
#define CS_MANUAL_EJECT_CONFIG3r 1215
#define CS_MANUAL_EJECT_CTRLr 1216
#define CS_MESSAGE_READYr 1217
#define CS_MESSAGE_READY_MASKr 1218
#define CS_PARITY_DEBUG0r 1219
#define CS_PARITY_DEBUG1r 1220
#define CS_PARITY_ERRORr 1221
#define CS_PARITY_ERROR_MASKr 1222
#define CS_THRESHOLD_EVENTr 1223
#define CS_THRESHOLD_EVENT_MASKr 1224
#define CS_UNMAPPED_ERRORr 1225
#define CS_UNMAPPED_ERROR_MASKr 1226
#define CTRL_DA1r 1227
#define CTRL_DA2r 1228
#define CTRL_DA3r 1229
#define CTRL_DA4r 1230
#define CTRL_DA5r 1231
#define CTRL_DA6r 1232
#define CTRL_ETHERTYPE1r 1233
#define CTRL_ETHERTYPE2r 1234
#define CTR_MEM_CFGr 1235
#define CTR_MEM_DEBUGr 1236
#define CTR_MEM_TMr 1237
#define CW_PD_CELL_CTRLr 1238
#define CW_PD_CELL_GOr 1239
#define CW_PE_CELL_CTRLr 1240
#define CW_PE_CELL_GOr 1241
#define CW_PKT_CELL_DATA0r 1242
#define CW_PKT_CELL_DATA1r 1243
#define CW_PKT_CELL_DATA2r 1244
#define CW_PKT_CELL_DATA3r 1245
#define CW_PKT_CELL_DATA4r 1246
#define CW_PKT_CELL_DATA5r 1247
#define CW_PKT_CELL_DATA6r 1248
#define CW_PKT_CELL_DATA7r 1249
#define CW_PKT_CELL_DATA8r 1250
#define CW_PKT_CELL_DATA9r 1251
#define CW_PKT_CELL_DATA10r 1252
#define CW_PKT_CELL_DATA11r 1253
#define CW_PKT_CELL_DATA12r 1254
#define CW_PKT_CELL_DATA13r 1255
#define CW_PKT_CELL_DATA14r 1256
#define CW_PKT_CELL_DATA15r 1257
#define CW_PKT_CELL_DATA16r 1258
#define CW_PKT_CELL_DATA17r 1259
#define CW_PKT_CELL_DATA18r 1260
#define CW_PKT_CELL_DATA19r 1261
#define CW_PKT_CELL_DATA20r 1262
#define CW_PKT_CELL_DATA21r 1263
#define CW_PKT_CELL_DATA22r 1264
#define CW_PKT_CELL_DATA23r 1265
#define CW_PKT_CELL_DATA24r 1266
#define CW_PKT_CELL_DATA25r 1267
#define CW_PKT_CELL_DATA26r 1268
#define CW_PKT_CELL_DATA27r 1269
#define CW_PKT_CELL_DATA28r 1270
#define CW_PKT_CELL_DATA29r 1271
#define CW_PKT_CELL_DATA30r 1272
#define CW_PKT_CELL_DATA31r 1273
#define DDP_C0_PORT_AC_CMDr 1274
#define DDP_C0_PORT_AC_DATAr 1275
#define DDP_C0_PORT_A_RADDRr 1276
#define DDP_C0_PORT_BD_CMDr 1277
#define DDP_C0_PORT_BD_DATAr 1278
#define DDP_C0_PORT_B_RADDRr 1279
#define DDP_C0_PORT_C_WADDRr 1280
#define DDP_C0_PORT_D_WADDRr 1281
#define DDP_C1_PORT_AC_CMDr 1282
#define DDP_C1_PORT_AC_DATAr 1283
#define DDP_C1_PORT_A_RADDRr 1284
#define DDP_C1_PORT_BD_CMDr 1285
#define DDP_C1_PORT_BD_DATAr 1286
#define DDP_C1_PORT_B_RADDRr 1287
#define DDP_C1_PORT_C_WADDRr 1288
#define DDP_C1_PORT_D_WADDRr 1289
#define DDP_C2_PORT_AC_CMDr 1290
#define DDP_C2_PORT_AC_DATAr 1291
#define DDP_C2_PORT_A_RADDRr 1292
#define DDP_C2_PORT_BD_CMDr 1293
#define DDP_C2_PORT_BD_DATAr 1294
#define DDP_C2_PORT_B_RADDRr 1295
#define DDP_C2_PORT_C_WADDRr 1296
#define DDP_C2_PORT_D_WADDRr 1297
#define DDP_C3_PORT_AC_CMDr 1298
#define DDP_C3_PORT_AC_DATAr 1299
#define DDP_C3_PORT_A_RADDRr 1300
#define DDP_C3_PORT_BD_CMDr 1301
#define DDP_C3_PORT_BD_DATAr 1302
#define DDP_C3_PORT_B_RADDRr 1303
#define DDP_C3_PORT_C_WADDRr 1304
#define DDP_C3_PORT_D_WADDRr 1305
#define DDP_MODULE_CONTROLr 1306
#define DDP_PROGRAM_GOr 1307
#define DDR72_CONFIG_REG1_ISr 1308
#define DDR72_CONFIG_REG2_ISr 1309
#define DDR72_CONFIG_REG3_ISr 1310
#define DDR72_STATUS_REG1_ISr 1311
#define DDR72_STATUS_REG2_ISr 1312
#define DEBOUNCED_LINK_STATUSr 1313
#define DEBOUNCED_LINK_STATUS_CHANGEr 1314
#define DEBOUNCED_LINK_STATUS_CHANGE_MASKr 1315
#define DEBOUNCED_LINK_STATUS_STICKYr 1316
#define DEBUG0r 1317
#define DEBUG1r 1318
#define DEBUG10r 1319
#define DEBUG20r 1320
#define DEBUGCONFIGr 1321
#define DEBUGRAM_ECC_STATUSr 1322
#define DEBUG_BSEr 1323
#define DEBUG_CAPTURE_ECC_STATUSr 1324
#define DEBUG_COLOR_STATUSr 1325
#define DEBUG_CSEr 1326
#define DEBUG_ENQ_DROP_COSr 1327
#define DEBUG_ENQ_DROP_PGr 1328
#define DEBUG_ENQ_DROP_SOURCEr 1329
#define DEBUG_HOL_STATUSr 1330
#define DEBUG_HSEr 1331
#define DEBUG_MEM_DCM_CONTROLr 1332
#define DEBUG_PG_COUNT_STATUS0r 1333
#define DEBUG_PG_COUNT_STATUS1r 1334
#define DEBUG_PORT_COUNT_STATUS0r 1335
#define DEBUG_PORT_COUNT_STATUS1r 1336
#define DEBUG_PORT_SELECTr 1337
#define DEBUG_PORT_SHARED_STATUSr 1338
#define DEBUG_QUEUE_MIN_STATUSr 1339
#define DEBUG_QUEUE_SHARED_STATUSr 1340
#define DEBUG_THDI_ERRORr 1341
#define DEBUG_THDI_ERROR_MASKr 1342
#define DEBUG_THDO_ERRORr 1343
#define DEBUG_THDO_ERROR_MASKr 1344
#define DEFERAL_QUEUE_DEBUGr 1345
#define DEF_VLAN_CONTROLr 1346
#define DEQ_AGED_PKT_CNTr 1347
#define DEQ_AGINGMASKr 1348
#define DEQ_AGINGMASK_64r 1349
#define DEQ_AGINGMASK_CPU_PORTr 1350
#define DEQ_AGINGMASK_CPU_PORT_0r 1351
#define DEQ_AGINGMASK_CPU_PORT_1r 1352
#define DEQ_BYPASSMMUr 1353
#define DEQ_CBPERRPTRr 1354
#define DEQ_DEBUG0r 1355
#define DEQ_DEBUG1r 1356
#define DEQ_LENGTHERRPTRr 1357
#define DEQ_MARKED_PKT_CNTr 1358
#define DEQ_MEMDEBUG0r 1359
#define DEQ_MEMDEBUG1r 1360
#define DEQ_MPBERRPTRr 1361
#define DEQ_PKTHDR0ERRPTRr 1362
#define DEQ_PKTHDR2ERRPTRr 1363
#define DEQ_PKTHDRCPUERRPTRr 1364
#define DEQ_PKTHDRERRPTRr 1365
#define DEQ_PURGE_PKT_CNTr 1366
#define DEQ_RDEHDRERRPTRr 1367
#define DEQ_SPAREr 1368
#define DIAG_LOOPBACK_CNT0r 1369
#define DIAG_LOOPBACK_CNT1r 1370
#define DLB_HGT_CURRENT_TIMEr 1371
#define DLB_HGT_FINAL_PORT_QUALITY_MEASUREr 1372
#define DLB_HGT_FLOWSET_PORT_PARITY_CONTROLr 1373
#define DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTRr 1374
#define DLB_HGT_FLOWSET_PORT_PARITY_STATUS_NACKr 1375
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_CONTROLr 1376
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr 1377
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_NACKr 1378
#define DLB_HGT_FLOWSET_TIMESTAMP_PARITY_CONTROLr 1379
#define DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_INTRr 1380
#define DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_NACKr 1381
#define DLB_HGT_PORT_AVG_QUALITY_MEASUREr 1382
#define DLB_HGT_PORT_INST_QUALITY_MEASUREr 1383
#define DLB_HGT_PORT_QUALITY_MEASURE_UPDATE_CONTROLr 1384
#define DLB_HGT_QUALITY_MEASURE_CONTROLr 1385
#define DLB_HGT_QUANTIZED_AVG_QUALITY_MEASUREr 1386
#define DLB_HGT_QUANTIZE_CONTROLr 1387
#define DLB_HGT_RANDOM_SELECTION_CONTROLr 1388
#define DLB_HGT_RANDOM_SELECTION_CONTROL_Xr 1389
#define DLB_HGT_RANDOM_SELECTION_CONTROL_Yr 1390
#define DLFBC_RATE_CONTROLr 1391
#define DLFBC_RATE_CONTROL_M0r 1392
#define DLFBC_RATE_CONTROL_M1r 1393
#define DLFBC_STORM_CONTROLr 1394
#define DLF_RATE_CONTROLr 1395
#define DLF_TRUNK_BLOCK_MASKr 1396
#define DMUX_TRUNKSELr 1397
#define DMVOQ_WRED_CONFIGr 1398
#define DOS_CONTROLr 1399
#define DOS_CONTROL_2r 1400
#define DOS_CONTROL_3r 1401
#define DPATHBISRDBGRDDATAr 1402
#define DROPPEDCELLCOUNTr 1403
#define DROPPEDPKTCOUNTr 1404
#define DROP_AGGr 1405
#define DROP_BYTE_CNTr 1406
#define DROP_BYTE_CNT_INGr 1407
#define DROP_BYTE_CNT_ING_64r 1408
#define DROP_CBPr 1409
#define DROP_CBP_64r 1410
#define DROP_CONTROL_0r 1411
#define DROP_ICV_FAILED_PKTSr 1412
#define DROP_MACSEC_ERROR_PKTSr 1413
#define DROP_PKT_CNTr 1414
#define DROP_PKT_CNT_INGr 1415
#define DROP_PKT_CNT_OVQr 1416
#define DROP_PKT_CNT_REDr 1417
#define DROP_PKT_CNT_YELr 1418
#define DROP_PORT_EGRPKTUSECOSr 1419
#define DROP_UNCONTROLLED_PORT_ONLY_PKTSr 1420
#define DROP_XQ_PARITYr 1421
#define DSCP_CONTROLr 1422
#define DSCP_DBGCTRLr 1423
#define DSCP_TABLE_PARITY_CONTROLr 1424
#define DSCP_TABLE_PARITY_STATUSr 1425
#define DSCP_TABLE_PARITY_STATUS_INTRr 1426
#define DSCP_TABLE_PARITY_STATUS_NACKr 1427
#define DT_CONFIG1r 1428
#define DYNCELLCOUNTr 1429
#define DYNCELLLIMITr 1430
#define DYNPKTCNTPORTr 1431
#define DYNRESETLIMPORTr 1432
#define DYNXQCNTPORTr 1433
#define E2ECC_HOL_ENr 1434
#define E2ECC_HOL_PBMr 1435
#define E2ECC_MAX_TX_TIMERr 1436
#define E2ECC_MIN_TX_TIMERr 1437
#define E2ECC_PORT_MAPPINGr 1438
#define E2ECC_PORT_MAPPING_CONFIGr 1439
#define E2ECC_TX_ENABLE_BMPr 1440
#define E2ECC_TX_MODEr 1441
#define E2ECC_TX_PORTS_NUMr 1442
#define E2ECONFIGr 1443
#define E2EFC_CNT_ATTRr 1444
#define E2EFC_CNT_DISC_LIMITr 1445
#define E2EFC_CNT_RESET_LIMITr 1446
#define E2EFC_CNT_SET_LIMITr 1447
#define E2EFC_CNT_VALr 1448
#define E2EFC_CONFIGr 1449
#define E2EFC_HG_MAX_TX_TIMERr 1450
#define E2EFC_HG_MIN_TX_TIMERr 1451
#define E2EFC_IBP_ENr 1452
#define E2EFC_IBP_HG_RMODr 1453
#define E2EFC_PARITYERRORPTRr 1454
#define E2EFC_PORT_MAPPINGr 1455
#define E2EFC_PORT_MAPPING_CONFIGr 1456
#define E2EFC_RX_RMODIDr 1457
#define E2EFC_RX_RMT_IBP0r 1458
#define E2EFC_RX_RMT_IBP1r 1459
#define E2EFC_RX_RMT_TIMEOUTr 1460
#define E2EFC_TX_RMODIDr 1461
#define E2EFC_TX_RMT_DISC0r 1462
#define E2EFC_TX_RMT_DISC1r 1463
#define E2EFC_TX_RMT_IBP0r 1464
#define E2EFC_TX_RMT_IBP1r 1465
#define E2EHOLCCDEBUG0r 1466
#define E2EHOLCCDEBUG1r 1467
#define E2EHOLCCDEBUG2r 1468
#define E2EHOLCCDEBUG3r 1469
#define E2EIBPBKPSTATUSr 1470
#define E2EIBPCELLCOUNTr 1471
#define E2EIBPCELLCOUNT1r 1472
#define E2EIBPCELLCOUNT2r 1473
#define E2EIBPCELLCOUNT3r 1474
#define E2EIBPCELLRESETLIMIT1r 1475
#define E2EIBPCELLRESETLIMIT2r 1476
#define E2EIBPCELLRESETLIMIT3r 1477
#define E2EIBPCELLSETLIMITr 1478
#define E2EIBPCELLSETLIMIT1r 1479
#define E2EIBPCELLSETLIMIT2r 1480
#define E2EIBPCELLSETLIMIT3r 1481
#define E2EIBPDISCARDSETLIMITr 1482
#define E2EIBPDISCSTATUSr 1483
#define E2EIBPFCBITMAP1r 1484
#define E2EIBPFCBITMAP2r 1485
#define E2EIBPFCBITMAP3r 1486
#define E2EIBPFCDEBUGr 1487
#define E2EIBPPKTCOUNTr 1488
#define E2EIBPPKTCOUNT1r 1489
#define E2EIBPPKTCOUNT2r 1490
#define E2EIBPPKTCOUNT3r 1491
#define E2EIBPPKTRESETLIMIT1r 1492
#define E2EIBPPKTRESETLIMIT2r 1493
#define E2EIBPPKTRESETLIMIT3r 1494
#define E2EIBPPKTSETLIMITr 1495
#define E2EIBPPKTSETLIMIT1r 1496
#define E2EIBPPKTSETLIMIT2r 1497
#define E2EIBPPKTSETLIMIT3r 1498
#define E2E_CONTROL_FIELDr 1499
#define E2E_DROP_COUNTr 1500
#define E2E_DROP_COUNT_Xr 1501
#define E2E_DROP_COUNT_Yr 1502
#define E2E_HOL_ENr 1503
#define E2E_HOL_PBMr 1504
#define E2E_HOL_RX_DA_LSr 1505
#define E2E_HOL_RX_DA_MSr 1506
#define E2E_HOL_RX_LENGTH_TYPEr 1507
#define E2E_HOL_RX_OPCODEr 1508
#define E2E_HOL_STATUS0_ECC_STATUSr 1509
#define E2E_HOL_STATUS1_ECC_STATUSr 1510
#define E2E_HOL_STATUS2_ECC_STATUSr 1511
#define E2E_HOL_STATUS3_ECC_STATUSr 1512
#define E2E_HOL_STATUS_1_PARITY_CONTROLr 1513
#define E2E_HOL_STATUS_1_PARITY_STATUS_INTRr 1514
#define E2E_HOL_STATUS_1_PARITY_STATUS_NACKr 1515
#define E2E_HOL_STATUS_PARITY_CONTROLr 1516
#define E2E_HOL_STATUS_PARITY_STATUS_INTRr 1517
#define E2E_HOL_STATUS_PARITY_STATUS_NACKr 1518
#define E2E_HOL_XBMr 1519
#define E2E_IBP_RX_DA_LSr 1520
#define E2E_IBP_RX_DA_MSr 1521
#define E2E_IBP_RX_LENGTH_TYPEr 1522
#define E2E_IBP_RX_OPCODEr 1523
#define E2E_LOCAL_BMPr 1524
#define E2E_MAX_TX_TIMERr 1525
#define E2E_MIN_TX_TIMERr 1526
#define E2E_MODULE_CONFIGr 1527
#define E2E_RX_BP_STATUSr 1528
#define E2E_XQ_CTRLr 1529
#define E2E_YELLOW_OFFSET_TABLEr 1530
#define EAVBUCKETCONFIG_EXTr 1531
#define EAV_ENABLE_BMAPr 1532
#define EAV_MAXBUCKET_64r 1533
#define EAV_MAXBUCKET_24Qr 1534
#define EAV_MINBUCKET_64r 1535
#define EAV_MINBUCKET_24Qr 1536
#define EB_AGING_DFT_CNTr 1537
#define EB_AGING_MASK0r 1538
#define EB_AGING_MASK1r 1539
#define EB_AGING_MASK2r 1540
#define EB_AGING_MASK3r 1541
#define EB_AGING_MASK4r 1542
#define EB_AGING_MASK5r 1543
#define EB_AGING_MASK6r 1544
#define EB_AGING_MASK7r 1545
#define EB_AGING_MASK8r 1546
#define EB_AGING_MASK9r 1547
#define EB_AGING_MASK10r 1548
#define EB_AGING_MASK11r 1549
#define EB_AGING_MASK12r 1550
#define EB_AGING_MASK13r 1551
#define EB_AGING_MASK14r 1552
#define EB_AGING_MASK15r 1553
#define EB_AGING_MASK16r 1554
#define EB_CCP_ECC_STATUSr 1555
#define EB_CELL_DATA_ECC_STATUSr 1556
#define EB_CELL_HDR_ECC_STATUSr 1557
#define EB_CFAP_CONFIGr 1558
#define EB_CFAP_ECC_STATUSr 1559
#define EB_CFAP_RD_PTRr 1560
#define EB_CONFIGr 1561
#define EB_CTR_PARITY_STATUSr 1562
#define EB_ECCP_DEBUG0r 1563
#define EB_ECCP_DEBUG1r 1564
#define EB_ERRORr 1565
#define EB_ERROR_MASKr 1566
#define EB_EXP_PARITY_STATUSr 1567
#define EB_SW_AGINGr 1568
#define EB_TRACE_IF_CAPT_0r 1569
#define EB_TRACE_IF_CONTROLr 1570
#define EB_TRACE_IF_COUNTERr 1571
#define EB_TRACE_IF_FIELD_MASK0r 1572
#define EB_TRACE_IF_FIELD_MASK1r 1573
#define EB_TRACE_IF_FIELD_MASK2r 1574
#define EB_TRACE_IF_FIELD_MASK3r 1575
#define EB_TRACE_IF_FIELD_MASK4r 1576
#define EB_TRACE_IF_FIELD_MASK5r 1577
#define EB_TRACE_IF_FIELD_MASK6r 1578
#define EB_TRACE_IF_FIELD_MASK7r 1579
#define EB_TRACE_IF_FIELD_VALUE0r 1580
#define EB_TRACE_IF_FIELD_VALUE1r 1581
#define EB_TRACE_IF_FIELD_VALUE2r 1582
#define EB_TRACE_IF_FIELD_VALUE3r 1583
#define EB_TRACE_IF_FIELD_VALUE4r 1584
#define EB_TRACE_IF_FIELD_VALUE5r 1585
#define EB_TRACE_IF_FIELD_VALUE6r 1586
#define EB_TRACE_IF_FIELD_VALUE7r 1587
#define EB_TRACE_IF_STATUSr 1588
#define EB_TRACE_IF_STATUS_MASKr 1589
#define ECCP_1B_ERR_INT_CTRr 1590
#define ECCP_1B_ERR_INT_STATr 1591
#define ECC_SINGLE_BIT_ERRORSr 1592
#define ECN_CONFIGr 1593
#define ECRCr 1594
#define ECRC_LIMITr 1595
#define EDATABUF_DBG_SFT_RESETr 1596
#define EDATABUF_MIN_STARTCNTr 1597
#define EDATABUF_PARITY_CONTROLr 1598
#define EDATABUF_RAM_CONTROLr 1599
#define EDATABUF_RAM_CONTROL2r 1600
#define EDATABUF_RAM_CONTROL3r 1601
#define EDATABUF_RAM_CONTROL4r 1602
#define EDATABUF_RAM_CONTROL5r 1603
#define EDATABUF_RAM_CONTROL6r 1604
#define EDATABUF_RAM_CONTROL7r 1605
#define EDATABUF_RAM_CONTROL8r 1606
#define EDATABUF_RAM_CONTROL9r 1607
#define EDATABUF_RAM_CONTROL10r 1608
#define EDATABUF_RAM_CONTROL11r 1609
#define EDATABUF_RAM_DBGCTRLr 1610
#define EDATABUF_XQP_FLEXPORT_CONFIGr 1611
#define EEE_DELAY_ENTRY_TIMERr 1612
#define EEE_WAKE_TIMERr 1613
#define EFP_CAM_BIST_CONFIGr 1614
#define EFP_CAM_BIST_CONTROLr 1615
#define EFP_CAM_BIST_DBG_DATAr 1616
#define EFP_CAM_BIST_DEBUG_DATA_VALIDr 1617
#define EFP_CAM_BIST_DEBUG_SENDr 1618
#define EFP_CAM_BIST_ENABLEr 1619
#define EFP_CAM_BIST_S10_STATUSr 1620
#define EFP_CAM_BIST_S12_STATUSr 1621
#define EFP_CAM_BIST_S14_STATUSr 1622
#define EFP_CAM_BIST_S15_STATUSr 1623
#define EFP_CAM_BIST_S2_STATUSr 1624
#define EFP_CAM_BIST_S3_STATUSr 1625
#define EFP_CAM_BIST_S5_STATUSr 1626
#define EFP_CAM_BIST_S6_STATUSr 1627
#define EFP_CAM_BIST_S8_STATUSr 1628
#define EFP_CAM_BIST_STATUSr 1629
#define EFP_CAM_CONTROL_3_THRU_0r 1630
#define EFP_CAM_DEBUG_DATA_0r 1631
#define EFP_CAM_DEBUG_DATA_1r 1632
#define EFP_CAM_DEBUG_DATA_2r 1633
#define EFP_CAM_DEBUG_DATA_3r 1634
#define EFP_CAM_DEBUG_DATA_4r 1635
#define EFP_CAM_DEBUG_DATA_5r 1636
#define EFP_CAM_DEBUG_GLOBAL_MASKr 1637
#define EFP_CAM_DEBUG_SENDr 1638
#define EFP_METER_CONTROLr 1639
#define EFP_METER_CONTROL_2r 1640
#define EFP_METER_PARITY_CONTROLr 1641
#define EFP_METER_PARITY_STATUS_INTRr 1642
#define EFP_METER_PARITY_STATUS_NACKr 1643
#define EFP_POLICY_PARITY_CONTROLr 1644
#define EFP_POLICY_PARITY_STATUS_INTRr 1645
#define EFP_POLICY_PARITY_STATUS_NACKr 1646
#define EFP_RAM_CONTROLr 1647
#define EFP_RAM_CONTROL_1r 1648
#define EFP_SLICE_CONTROLr 1649
#define EFP_SLICE_MAPr 1650
#define EFP_TCAM_BLKSELr 1651
#define EGRCELLLIMITCG0COSr 1652
#define EGRCELLLIMITCG1COSr 1653
#define EGRCELLLIMITCOSr 1654
#define EGRCELLLIMIT_E2Er 1655
#define EGRDROPPKTCOUNTr 1656
#define EGRESSCELLREQUESTCOUNTr 1657
#define EGRFREEPTRr 1658
#define EGRMETERINGBUCKETr 1659
#define EGRMETERINGCONFIGr 1660
#define EGRMETERINGCONFIG1r 1661
#define EGRMETERINGCONFIG_64r 1662
#define EGRPKTLIMITCNGCOSr 1663
#define EGRPKTLIMITCOSr 1664
#define EGRPKTRESETCOSr 1665
#define EGRPOINTERCOSr 1666
#define EGRSHAPEPARITYERRORPTRr 1667
#define EGRTXPKTCTRr 1668
#define EGRTXPKTCTR0r 1669
#define EGRTXPKTCTR1r 1670
#define EGRTXPKTCTR2r 1671
#define EGRTXPKTCTR3r 1672
#define EGRTXPKTCTR4r 1673
#define EGRTXPKTCTR5r 1674
#define EGRTXPKTCTR6r 1675
#define EGRTXPKTCTR7r 1676
#define EGRTXPKTCTRCONFIGr 1677
#define EGRTXPKTCTRCONFIG0r 1678
#define EGRTXPKTCTRCONFIG1r 1679
#define EGRTXPKTCTRCONFIG2r 1680
#define EGRTXPKTCTRCONFIG3r 1681
#define EGRTXPKTCTRCONFIG4r 1682
#define EGRTXPKTCTRCONFIG5r 1683
#define EGRTXPKTCTRCONFIG6r 1684
#define EGRTXPKTCTRCONFIG7r 1685
#define EGR_ACCU_8BEATSr 1686
#define EGR_ARB_TIMEOUT_CONTROLr 1687
#define EGR_BUCKET_COUNT_READr 1688
#define EGR_BUFFER_PARITYr 1689
#define EGR_BUS_PARITY_ERR_COUNTERr 1690
#define EGR_BYPASS_CTRLr 1691
#define EGR_CAPWAP_FRAG_CONTROLr 1692
#define EGR_CM_BUFFER_STATUS_INTRr 1693
#define EGR_CM_DBUF_PARITY_CONTROLr 1694
#define EGR_CM_DBUF_PARITY_STATUSr 1695
#define EGR_CONFIGr 1696
#define EGR_CONFIG2r 1697
#define EGR_CONFIG3r 1698
#define EGR_CONFIG_1r 1699
#define EGR_CONFIG_2r 1700
#define EGR_COUNTER_CONTROLr 1701
#define EGR_CPU_CONTROLr 1702
#define EGR_CPU_COS_CONTROL_2r 1703
#define EGR_CPU_COS_CONTROL_1_64r 1704
#define EGR_DATABUF_RAM_CONTROL_1r 1705
#define EGR_DATABUF_RAM_CONTROL_2r 1706
#define EGR_DATABUF_RAM_CONTROL_DCMr 1707
#define EGR_DATABUF_RAM_CONTROL_PMr 1708
#define EGR_DATABUF_RAM_CONTROL_STBYr 1709
#define EGR_DATAPATH_STATUS_INTR_0r 1710
#define EGR_DATAPATH_STATUS_INTR_1r 1711
#define EGR_DBGr 1712
#define EGR_DROP_VECTORr 1713
#define EGR_DROP_VECTOR_Xr 1714
#define EGR_DROP_VECTOR_Yr 1715
#define EGR_DROP_VEC_DBGr 1716
#define EGR_DSCP_TABLE_PARITY_STATUS_INTRr 1717
#define EGR_DSCP_TABLE_PARITY_STATUS_NACKr 1718
#define EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr 1719
#define EGR_DVP_ATTRIBUTE_PARITY_STATUS_NACKr 1720
#define EGR_EARB_CBE_ECC_STATUSr 1721
#define EGR_EARB_ECC_DEBUGr 1722
#define EGR_EARB_ECC_ERRORr 1723
#define EGR_EARB_PBE_ECC_STATUSr 1724
#define EGR_EAV_CLASSr 1725
#define EGR_ECC_CONTROLr 1726
#define EGR_ECC_STATUSr 1727
#define EGR_EDATABUF_PARITY_CONTROLr 1728
#define EGR_EDB_BUS_PARITY_DEBUGr 1729
#define EGR_EDB_CM_ECC_STATUSr 1730
#define EGR_EDB_DEBUG_SFT_RESETr 1731
#define EGR_EDB_ECC_DEBUGr 1732
#define EGR_EDB_ECC_ERRORr 1733
#define EGR_EDB_HW_CONTROLr 1734
#define EGR_EDB_IX0A_ECC_STATUSr 1735
#define EGR_EDB_IX0B_ECC_STATUSr 1736
#define EGR_EDB_IX1A_ECC_STATUSr 1737
#define EGR_EDB_IX1B_ECC_STATUSr 1738
#define EGR_EDB_MIN_STARTCNTr 1739
#define EGR_EDB_MS0_ECC_STATUSr 1740
#define EGR_EDB_MS1_ECC_STATUSr 1741
#define EGR_EDB_PARITY_ERRORr 1742
#define EGR_EFP_COUNTER_TABLE_PARITY_STATUS_INTRr 1743
#define EGR_EFP_COUNTER_TABLE_PARITY_STATUS_NACKr 1744
#define EGR_EHCPM_BUS_PARITY_DEBUGr 1745
#define EGR_EHCPM_ECC_DEBUGr 1746
#define EGR_EHCPM_ECC_ERRORr 1747
#define EGR_EHCPM_ECC_PARITY_CONTROLr 1748
#define EGR_EHCPM_EINITBUF_RAM_ECC_STATUSr 1749
#define EGR_EHCPM_PARITY_ERRORr 1750
#define EGR_EHCPM_RAM_CONTROLr 1751
#define EGR_EHCPM_RAM_CONTROL_STBYr 1752
#define EGR_EHCPM_SCI_TABLE_ECC_STATUSr 1753
#define EGR_EHG_QOS_MAPPING_ECC_STATUS_INTRr 1754
#define EGR_EHG_QOS_MAPPING_ECC_STATUS_NACKr 1755
#define EGR_EIPT_ECC_CONTROLr 1756
#define EGR_EIPT_RAM_CONTROLr 1757
#define EGR_EL3_ECC_PARITY_CONTROLr 1758
#define EGR_EL3_PARITY_CONTROLr 1759
#define EGR_EL3_PM_CONTROLr 1760
#define EGR_EL3_RAM_CONTROLr 1761
#define EGR_EL3_RAM_CONTROL_2r 1762
#define EGR_EL3_STBY_CONTROLr 1763
#define EGR_EMOP_BUFFER_ECC_STATUS_INTRr 1764
#define EGR_EM_MTP_INDEXr 1765
#define EGR_ENABLEr 1766
#define EGR_ENABLE_SELECTr 1767
#define EGR_EPARS_BUS_PARITY_DEBUGr 1768
#define EGR_EPARS_PARITY_ERRORr 1769
#define EGR_EPMOD_BUS_PARITY_DEBUGr 1770
#define EGR_EPMOD_ECC_CONTROLr 1771
#define EGR_EPMOD_PARITY_ERRORr 1772
#define EGR_EPMOD_RAM_CONTROLr 1773
#define EGR_EVENT_DEBUGr 1774
#define EGR_EVLAN_BUS_PARITY_DEBUGr 1775
#define EGR_EVLAN_ECC_DEBUGr 1776
#define EGR_EVLAN_ECC_ERRORr 1777
#define EGR_EVLAN_PARITY_ERRORr 1778
#define EGR_EVLAN_VLAN_ECC_STATUSr 1779
#define EGR_EVLAN_VLAN_STG_ECC_STATUSr 1780
#define EGR_EVXLT_BUS_PARITY_DEBUGr 1781
#define EGR_EVXLT_DSCP_ECC_STATUSr 1782
#define EGR_EVXLT_ECC_DEBUGr 1783
#define EGR_EVXLT_ECC_ERRORr 1784
#define EGR_EVXLT_PARITY_ERRORr 1785
#define EGR_EVXLT_PRI_CNG_MAP_ECC_STATUSr 1786
#define EGR_EVXLT_VLAN_XLATE_L_ECC_STATUSr 1787
#define EGR_EVXLT_VLAN_XLATE_U_ECC_STATUSr 1788
#define EGR_FLEXIBLE_IPV6_EXT_HDRr 1789
#define EGR_FLOWCTL_BUCKET_COUNTr 1790
#define EGR_FLOWCTL_CFGr 1791
#define EGR_FLOWCTL_COUNTr 1792
#define EGR_FP_COUNTER_PARITY_CONTROLr 1793
#define EGR_FP_COUNTER_PARITY_STATUSr 1794
#define EGR_FP_COUNTER_TABLE_DEBUGr 1795
#define EGR_FP_COUNTER_TABLE_STATUS_INTRr 1796
#define EGR_FP_COUNTER_TABLE_STATUS_NACKr 1797
#define EGR_FRAGMENT_ID_ECC_STATUS_INTRr 1798
#define EGR_FRAGMENT_ID_ECC_STATUS_NACKr 1799
#define EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr 1800
#define EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_NACKr 1801
#define EGR_FRAG_HEADER_ECC_STATUS_INTRr 1802
#define EGR_FRAG_PACKET_ECC_STATUS_INTRr 1803
#define EGR_FUSE_REGS_ADDRr 1804
#define EGR_FUSE_REGS_DATAr 1805
#define EGR_GP0_DBUF_PARITY_CONTROLr 1806
#define EGR_GP0_DBUF_PARITY_STATUSr 1807
#define EGR_GP1_DBUF_PARITY_CONTROLr 1808
#define EGR_GP1_DBUF_PARITY_STATUSr 1809
#define EGR_GP2_DBUF_PARITY_CONTROLr 1810
#define EGR_GP2_DBUF_PARITY_STATUSr 1811
#define EGR_GPP_ATTRIBUTES_MODBASE_PARITY_STATUS_INTRr 1812
#define EGR_GPP_ATTRIBUTES_MODBASE_PARITY_STATUS_NACKr 1813
#define EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr 1814
#define EGR_GPP_ATTRIBUTES_PARITY_STATUS_NACKr 1815
#define EGR_GRE_VERr 1816
#define EGR_GSBU_CONFIGr 1817
#define EGR_HBFC_CNM_ETHERTYPEr 1818
#define EGR_HBFC_CNTAG_ETHERTYPEr 1819
#define EGR_HBFC_CNTAG_ETHERTYPE_2r 1820
#define EGR_HW_CONTROLr 1821
#define EGR_HW_RESET_CONTROL_0r 1822
#define EGR_HW_RESET_CONTROL_1r 1823
#define EGR_IM_MTP_INDEXr 1824
#define EGR_INGRESS_PORT_TPID_SELECTr 1825
#define EGR_INITBUF_ECC_CONTROLr 1826
#define EGR_INITBUF_ECC_STATUS_DBEr 1827
#define EGR_INITBUF_ECC_STATUS_INTRr 1828
#define EGR_INITBUF_ECC_STATUS_SBEr 1829
#define EGR_INTR0r 1830
#define EGR_INTR1r 1831
#define EGR_INTR0_ENABLEr 1832
#define EGR_INTR0_MASKr 1833
#define EGR_INTR0_STATUSr 1834
#define EGR_INTR1_ENABLEr 1835
#define EGR_INTR1_MASKr 1836
#define EGR_INTR1_STATUSr 1837
#define EGR_INT_LOOPBACK_MAX_FRr 1838
#define EGR_IN_BAND_CRC_CONTROLr 1839
#define EGR_IN_BAND_CRC_COUNTERr 1840
#define EGR_IPFIX_AGE_CONTROLr 1841
#define EGR_IPFIX_CONFIGr 1842
#define EGR_IPFIX_CURRENT_TIMEr 1843
#define EGR_IPFIX_EOP_BUF_PARITY_CONTROLr 1844
#define EGR_IPFIX_EOP_BUF_PARITY_STATUS_INTRr 1845
#define EGR_IPFIX_EOP_BUF_PARITY_STATUS_NACKr 1846
#define EGR_IPFIX_EXPORT_FIFO_COUNTERr 1847
#define EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr 1848
#define EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr 1849
#define EGR_IPFIX_EXPORT_FIFO_PARITY_STATUS_NACKr 1850
#define EGR_IPFIX_EXPORT_FIFO_READ_PTRr 1851
#define EGR_IPFIX_EXPORT_FIFO_WRITE_PTRr 1852
#define EGR_IPFIX_HASH_CONTROLr 1853
#define EGR_IPFIX_MAXIMUM_IDLE_AGE_SETr 1854
#define EGR_IPFIX_MAXIMUM_LIVE_TIME_SETr 1855
#define EGR_IPFIX_MINIMUM_LIVE_TIME_SETr 1856
#define EGR_IPFIX_MIRROR_CONTROL_64r 1857
#define EGR_IPFIX_MISSED_BUCKET_FULL_COUNTr 1858
#define EGR_IPFIX_MISSED_EXPORT_FULL_COUNTr 1859
#define EGR_IPFIX_MISSED_PORT_LIMIT_COUNTr 1860
#define EGR_IPFIX_PORT_CONFIGr 1861
#define EGR_IPFIX_PORT_LIMIT_STATUSr 1862
#define EGR_IPFIX_PORT_RECORD_COUNTr 1863
#define EGR_IPFIX_PORT_RECORD_LIMIT_SETr 1864
#define EGR_IPFIX_PORT_SAMPLING_COUNTERr 1865
#define EGR_IPFIX_RAM_CONTROLr 1866
#define EGR_IPFIX_SAMPLING_LIMIT_SETr 1867
#define EGR_IPFIX_SESSION_PARITY_CONTROLr 1868
#define EGR_IPFIX_SESSION_PARITY_STATUSr 1869
#define EGR_IPFIX_SESSION_PARITY_STATUS_INTR_0r 1870
#define EGR_IPFIX_SESSION_PARITY_STATUS_INTR_1r 1871
#define EGR_IPFIX_SESSION_PARITY_STATUS_NACK_0r 1872
#define EGR_IPFIX_SESSION_PARITY_STATUS_NACK_1r 1873
#define EGR_IPMC_CFG0r 1874
#define EGR_IPMC_CFG1r 1875
#define EGR_IPMC_CFG2r 1876
#define EGR_IPMC_CFG2_PARITY_STATUS_INTRr 1877
#define EGR_IPMC_CFG2_PARITY_STATUS_NACKr 1878
#define EGR_IPMC_PARITY_STATUS_INTRr 1879
#define EGR_IPMC_PARITY_STATUS_NACKr 1880
#define EGR_IP_TUNNEL_PARITY_CONTROLr 1881
#define EGR_IP_TUNNEL_PARITY_STATUSr 1882
#define EGR_IP_TUNNEL_PARITY_STATUS_INTRr 1883
#define EGR_IP_TUNNEL_PARITY_STATUS_NACKr 1884
#define EGR_L1_CLK_RECOVERY_CTRLr 1885
#define EGR_L2_MTUr 1886
#define EGR_L3_INTF_PARITY_CONTROLr 1887
#define EGR_L3_INTF_PARITY_STATUSr 1888
#define EGR_L3_INTF_PARITY_STATUS_INTRr 1889
#define EGR_L3_INTF_PARITY_STATUS_NACKr 1890
#define EGR_L3_NEXT_HOP_PARITY_CONTROLr 1891
#define EGR_L3_NEXT_HOP_PARITY_STATUSr 1892
#define EGR_L3_NEXT_HOP_PARITY_STATUS_INTRr 1893
#define EGR_L3_NEXT_HOP_PARITY_STATUS_NACKr 1894
#define EGR_L3_TUNNEL_PFM_VIDr 1895
#define EGR_LBP_BUFFER_STATUS_INTRr 1896
#define EGR_LOGICAL_TO_PHYSICAL_PORT_NUMBER_MAPPINGr 1897
#define EGR_LOOPBACK_PORT_TPIDr 1898
#define EGR_LP_DBUF_PARITY_CONTROLr 1899
#define EGR_LP_DBUF_PARITY_STATUSr 1900
#define EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr 1901
#define EGR_MAC_DA_PROFILE_PARITY_STATUS_NACKr 1902
#define EGR_MAP_MH_PARITY_STATUS_INTRr 1903
#define EGR_MAP_MH_PARITY_STATUS_NACKr 1904
#define EGR_MAP_MH_PRI0r 1905
#define EGR_MAP_MH_PRI1r 1906
#define EGR_MASK_ECC_STATUSr 1907
#define EGR_MASK_MODBASE_PARITY_CONTROLr 1908
#define EGR_MASK_MODBASE_PARITY_STATUS_INTRr 1909
#define EGR_MASK_MODBASE_PARITY_STATUS_NACKr 1910
#define EGR_MASK_PARITY_CONTROLr 1911
#define EGR_MASK_PARITY_STATUSr 1912
#define EGR_MASK_PARITY_STATUS_INTRr 1913
#define EGR_MASK_PARITY_STATUS_NACKr 1914
#define EGR_MC_CONTROL_1r 1915
#define EGR_MC_CONTROL_2r 1916
#define EGR_MEM_ECC_ERR_COUNTERr 1917
#define EGR_MIM_ETHERTYPEr 1918
#define EGR_MIP_HDRr 1919
#define EGR_MIRROR_SELECTr 1920
#define EGR_MMU_REQUESTSr 1921
#define EGR_MODMAP_CTRLr 1922
#define EGR_MOD_MAP_PARITY_STATUS_INTRr 1923
#define EGR_MOD_MAP_PARITY_STATUS_NACKr 1924
#define EGR_MPB_ECC_STATUS_INTRr 1925
#define EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr 1926
#define EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_NACKr 1927
#define EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_INTRr 1928
#define EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_NACKr 1929
#define EGR_MPLS_PRI_MAPPING_PARITY_STATUS_INTRr 1930
#define EGR_MPLS_PRI_MAPPING_PARITY_STATUS_NACKr 1931
#define EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_CONTROLr 1932
#define EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUSr 1933
#define EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS_INTRr 1934
#define EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS_NACKr 1935
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_INTRr 1936
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_NACKr 1937
#define EGR_MTUr 1938
#define EGR_MTU_SIZEr 1939
#define EGR_NEW_MODID_PORTr 1940
#define EGR_NEXT_HOP_PARITY_CONTROLr 1941
#define EGR_NEXT_HOP_PARITY_STATUSr 1942
#define EGR_NIV_CONFIGr 1943
#define EGR_NIV_ETHERTYPEr 1944
#define EGR_NIV_ETHERTYPE_2r 1945
#define EGR_OUTER_TPIDr 1946
#define EGR_OUTER_TPID_0r 1947
#define EGR_OUTER_TPID_1r 1948
#define EGR_OUTER_TPID_2r 1949
#define EGR_OUTER_TPID_3r 1950
#define EGR_PERQ_COUNTER_PARITY_CONTROLr 1951
#define EGR_PERQ_COUNTER_PARITY_STATUSr 1952
#define EGR_PERQ_XMT_COUNTERSr 1953
#define EGR_PERQ_XMT_COUNTERS_BASE_ADDR_PARITY_STATUS_INTRr 1954
#define EGR_PERQ_XMT_COUNTERS_BASE_ADDR_PARITY_STATUS_NACKr 1955
#define EGR_PERQ_XMT_COUNTERS_PARITY_STATUS_INTRr 1956
#define EGR_PERQ_XMT_COUNTERS_PARITY_STATUS_NACKr 1957
#define EGR_PERQ_XMT_COUNTERS_STATUS_INTRr 1958
#define EGR_PERQ_XMT_COUNTERS_STATUS_NACKr 1959
#define EGR_PERQ_XMT_COUNTER_ECC_STATUSr 1960
#define EGR_PKT_MODS_CONTROLr 1961
#define EGR_PORTr 1962
#define EGR_PORT_1r 1963
#define EGR_PORT_64r 1964
#define EGR_PORT_L3UC_MODSr 1965
#define EGR_PORT_L3UC_MODS_TABLEr 1966
#define EGR_PORT_MODEr 1967
#define EGR_PORT_MTUr 1968
#define EGR_PORT_PARITY_STATUS_INTRr 1969
#define EGR_PORT_PARITY_STATUS_NACKr 1970
#define EGR_PORT_REQUESTSr 1971
#define EGR_PORT_TO_NHI_MAPPINGr 1972
#define EGR_PRI_CNG_MAP_PARITY_STATUS_INTRr 1973
#define EGR_PRI_CNG_MAP_PARITY_STATUS_NACKr 1974
#define EGR_PVLAN_EPORT_CONTROLr 1975
#define EGR_PW_INIT_COUNTERS_PARITY_CONTROLr 1976
#define EGR_PW_INIT_COUNTERS_PARITY_STATUSr 1977
#define EGR_PW_INIT_COUNTERS_PARITY_STATUS_INTRr 1978
#define EGR_PW_INIT_COUNTERS_PARITY_STATUS_NACKr 1979
#define EGR_QCN_CNM_CONTROL_1r 1980
#define EGR_QCN_CNM_CONTROL_2r 1981
#define EGR_QCN_CNM_ETHERTYPEr 1982
#define EGR_QCN_CNM_LBMH_CONTROLr 1983
#define EGR_QCN_CNTAG_ETHERTYPEr 1984
#define EGR_QCN_CNTAG_ETHERTYPE_2r 1985
#define EGR_Q_BEGINr 1986
#define EGR_Q_ENDr 1987
#define EGR_RSPANr 1988
#define EGR_RSPAN_VLAN_TAGr 1989
#define EGR_SBS_CONTROLr 1990
#define EGR_SD_TAG_CONTROLr 1991
#define EGR_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTRr 1992
#define EGR_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACKr 1993
#define EGR_SERVICE_COUNTER_TABLE_STATUS_INTRr 1994
#define EGR_SERVICE_COUNTER_TABLE_STATUS_NACKr 1995
#define EGR_SF_SRC_MODID_CHECKr 1996
#define EGR_SHAPING_CONTROLr 1997
#define EGR_SPARE_REG0r 1998
#define EGR_SRC_PORTr 1999
#define EGR_START_XMIT_AFTER_MOP_ARRIVALr 2000
#define EGR_STATS_COUNTER_ECC_STATUSr 2001
#define EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr 2002
#define EGR_STATS_COUNTER_TABLE_PARITY_STATUS_NACKr 2003
#define EGR_STATS_COUNTER_TABLE_STATUS_INTRr 2004
#define EGR_STATS_COUNTER_TABLE_STATUS_NACKr 2005
#define EGR_SYS_RSVD_VIDr 2006
#define EGR_TRILL_HEADER_ATTRIBUTESr 2007
#define EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr 2008
#define EGR_TRILL_TX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr 2009
#define EGR_TRILL_TX_PKTSr 2010
#define EGR_TUNNEL_CONTROLr 2011
#define EGR_TUNNEL_ID_MASKr 2012
#define EGR_TUNNEL_PIMDR1_CFG0r 2013
#define EGR_TUNNEL_PIMDR1_CFG1r 2014
#define EGR_TUNNEL_PIMDR2_CFG0r 2015
#define EGR_TUNNEL_PIMDR2_CFG1r 2016
#define EGR_UDP_TUNNELr 2017
#define EGR_VFI_PARITY_STATUS_INTRr 2018
#define EGR_VFI_PARITY_STATUS_NACKr 2019
#define EGR_VINTF_COUNTER_TABLE_PARITY_STATUS_INTRr 2020
#define EGR_VINTF_COUNTER_TABLE_PARITY_STATUS_NACKr 2021
#define EGR_VINTF_COUNTER_TABLE_STATUS_INTRr 2022
#define EGR_VINTF_COUNTER_TABLE_STATUS_NACKr 2023
#define EGR_VLAN_CONTROLr 2024
#define EGR_VLAN_CONTROL_1r 2025
#define EGR_VLAN_CONTROL_2r 2026
#define EGR_VLAN_CONTROL_3r 2027
#define EGR_VLAN_CONTROL_1_PARITY_STATUS_INTRr 2028
#define EGR_VLAN_CONTROL_1_PARITY_STATUS_NACKr 2029
#define EGR_VLAN_LOGICAL_TO_PHYSICAL_MAPPINGr 2030
#define EGR_VLAN_PARITY_CONTROLr 2031
#define EGR_VLAN_PARITY_STATUSr 2032
#define EGR_VLAN_PARITY_STATUS_INTRr 2033
#define EGR_VLAN_PARITY_STATUS_NACKr 2034
#define EGR_VLAN_RAM_CONTROL_1r 2035
#define EGR_VLAN_RAM_CONTROL_2r 2036
#define EGR_VLAN_RAM_CONTROL_3r 2037
#define EGR_VLAN_RAM_CONTROL_4r 2038
#define EGR_VLAN_RAM_CONTROL_DCMr 2039
#define EGR_VLAN_RAM_CONTROL_PDAHr 2040
#define EGR_VLAN_RAM_CONTROL_PMr 2041
#define EGR_VLAN_RAM_CONTROL_STBYr 2042
#define EGR_VLAN_STG_ADDR_MASKr 2043
#define EGR_VLAN_STG_PARITY_CONTROLr 2044
#define EGR_VLAN_STG_PARITY_STATUSr 2045
#define EGR_VLAN_STG_PARITY_STATUS_INTRr 2046
#define EGR_VLAN_STG_PARITY_STATUS_NACKr 2047
#define EGR_VLAN_TABLE_PARITY_CONTROLr 2048
#define EGR_VLAN_TABLE_PARITY_STATUSr 2049
#define EGR_VLAN_XLATE_HASH_CONTROLr 2050
#define EGR_VLAN_XLATE_PARITY_CONTROLr 2051
#define EGR_VLAN_XLATE_PARITY_STATUSr 2052
#define EGR_VLAN_XLATE_PARITY_STATUS_0r 2053
#define EGR_VLAN_XLATE_PARITY_STATUS_1r 2054
#define EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r 2055
#define EGR_VLAN_XLATE_PARITY_STATUS_INTR_1r 2056
#define EGR_VLAN_XLATE_PARITY_STATUS_NACK_0r 2057
#define EGR_VLAN_XLATE_PARITY_STATUS_NACK_1r 2058
#define EGR_VXLT_CAM_BIST_CONFIGr 2059
#define EGR_VXLT_CAM_BIST_CONTROLr 2060
#define EGR_VXLT_CAM_BIST_DBG_DATAr 2061
#define EGR_VXLT_CAM_BIST_S10_STATUSr 2062
#define EGR_VXLT_CAM_BIST_S2_STATUSr 2063
#define EGR_VXLT_CAM_BIST_S3_STATUSr 2064
#define EGR_VXLT_CAM_BIST_S5_STATUSr 2065
#define EGR_VXLT_CAM_BIST_S6_STATUSr 2066
#define EGR_VXLT_CAM_BIST_S8_STATUSr 2067
#define EGR_VXLT_CAM_BIST_STATUSr 2068
#define EGR_VXLT_CAM_CONTROLr 2069
#define EGR_WESP_PROTO_CONTROLr 2070
#define EGR_WLAN_DVP_PARITY_STATUS_INTRr 2071
#define EGR_WLAN_DVP_PARITY_STATUS_NACKr 2072
#define EGR_XLP0_BUFFER_STATUS_INTRr 2073
#define EGR_XLP1_BUFFER_STATUS_INTRr 2074
#define EGR_XLP2_BUFFER_STATUS_INTRr 2075
#define EGR_XLP3_BUFFER_STATUS_INTRr 2076
#define EGR_XLP4_BUFFER_STATUS_INTRr 2077
#define EGR_XLP5_BUFFER_STATUS_INTRr 2078
#define EGR_XLP6_BUFFER_STATUS_INTRr 2079
#define EGR_XLP7_BUFFER_STATUS_INTRr 2080
#define EGR_XLP8_BUFFER_STATUS_INTRr 2081
#define EGR_XQ0_DBUF_PARITY_CONTROLr 2082
#define EGR_XQ0_DBUF_PARITY_STATUSr 2083
#define EGR_XQ0_PFC_CONTROLr 2084
#define EGR_XQ1_DBUF_PARITY_CONTROLr 2085
#define EGR_XQ1_DBUF_PARITY_STATUSr 2086
#define EGR_XQ1_PFC_CONTROLr 2087
#define EGR_XQ2_DBUF_PARITY_CONTROLr 2088
#define EGR_XQ2_DBUF_PARITY_STATUSr 2089
#define EGR_XQ2_PFC_CONTROLr 2090
#define EGR_XQ3_DBUF_PARITY_CONTROLr 2091
#define EGR_XQ3_DBUF_PARITY_STATUSr 2092
#define EGR_XQ3_PFC_CONTROLr 2093
#define EHCPM_RAM_DBGCTRLr 2094
#define EHG_RX_CONTROLr 2095
#define EHG_RX_PKT_DROPr 2096
#define EHG_TPIDr 2097
#define EHG_TX_CONTROLr 2098
#define EHG_TX_IPV4IDr 2099
#define EL3_RAM_CONTROLr 2100
#define EL3_RAM_DBGCTRLr 2101
#define EL3_TM_REG_1r 2102
#define EMIRROR_CONTROLr 2103
#define EMIRROR_CONTROL1r 2104
#define EMIRROR_CONTROL1_64r 2105
#define EMIRROR_CONTROL1_PARITY_CONTROLr 2106
#define EMIRROR_CONTROL1_PARITY_STATUS_INTRr 2107
#define EMIRROR_CONTROL1_PARITY_STATUS_NACKr 2108
#define EMIRROR_CONTROL2_64r 2109
#define EMIRROR_CONTROL2_PARITY_CONTROLr 2110
#define EMIRROR_CONTROL2_PARITY_STATUS_INTRr 2111
#define EMIRROR_CONTROL2_PARITY_STATUS_NACKr 2112
#define EMIRROR_CONTROL3_64r 2113
#define EMIRROR_CONTROL3_PARITY_CONTROLr 2114
#define EMIRROR_CONTROL3_PARITY_STATUS_INTRr 2115
#define EMIRROR_CONTROL3_PARITY_STATUS_NACKr 2116
#define EMIRROR_CONTROL_64r 2117
#define EMIRROR_CONTROL_HIr 2118
#define EMIRROR_CONTROL_PARITY_CONTROLr 2119
#define EMIRROR_CONTROL_PARITY_STATUS_INTRr 2120
#define EMIRROR_CONTROL_PARITY_STATUS_NACKr 2121
#define EMMU_FUSE_DEBUG0r 2122
#define EMMU_FUSE_DEBUG1r 2123
#define EMMU_FUSE_DEBUG2r 2124
#define EM_MTP_INDEXr 2125
#define ENQ_IPMCGRP_TBL_PARITYERRORPTRr 2126
#define ENQ_IPMCGRP_TBL_PARITYERROR_STATUSr 2127
#define EPC_EGR_DBGr 2128
#define EPC_EGR_PKT_DROP_CTLr 2129
#define EPC_EGR_SNGL_OUTr 2130
#define EPC_EGR_SNGL_PKTr 2131
#define EPC_FFP_CONFIGr 2132
#define EPC_INGRESS_DEBUGr 2133
#define EPC_LINKr 2134
#define EPC_LINK_BMAPr 2135
#define EPC_LINK_BMAP_64r 2136
#define EPC_LINK_BMAP_HIr 2137
#define EPC_VLAN_FWD_STATEr 2138
#define EP_BISRr 2139
#define EP_BUFFER_WATER_MARKr 2140
#define EP_CLASS_RESOLUTION_ECC_STATUSr 2141
#define EP_CM_BUFFER_ECC_STATUSr 2142
#define EP_CONFIGr 2143
#define EP_DATAPATH_INTR_ENABLEr 2144
#define EP_DEBUGr 2145
#define EP_DEST_PORT_MAP_ECC_STATUSr 2146
#define EP_DROP_STICKYr 2147
#define EP_ECC_DEBUGr 2148
#define EP_ECC_ERRORr 2149
#define EP_ECC_ERROR_MASKr 2150
#define EP_ERROR_DROPr 2151
#define EP_ERROR_PKT_XMTr 2152
#define EP_FLUSH_DROPr 2153
#define EP_INTERFACE0_AGED_DROPr 2154
#define EP_INTERFACE0_CONFIGr 2155
#define EP_INTERFACE0_PKT_XMT_BYTEr 2156
#define EP_INTERFACE0_PKT_XMT_CTRLr 2157
#define EP_INTERFACE0_PKT_XMT_PKTr 2158
#define EP_INTERFACE0_REQUEST_STATUSr 2159
#define EP_INTERFACE1_AGED_DROPr 2160
#define EP_INTERFACE1_CONFIGr 2161
#define EP_INTERFACE1_PKT_XMT_BYTEr 2162
#define EP_INTERFACE1_PKT_XMT_CTRLr 2163
#define EP_INTERFACE1_PKT_XMT_PKTr 2164
#define EP_INTERFACE1_REQUEST_STATUSr 2165
#define EP_INTERFACE2_AGED_DROPr 2166
#define EP_INTERFACE2_CONFIGr 2167
#define EP_INTERFACE2_PKT_XMT_BYTEr 2168
#define EP_INTERFACE2_PKT_XMT_CTRLr 2169
#define EP_INTERFACE2_PKT_XMT_PKTr 2170
#define EP_INTERFACE2_REQUEST_STATUSr 2171
#define EP_INTERFACE3_AGED_DROPr 2172
#define EP_INTERFACE3_CONFIGr 2173
#define EP_INTERFACE3_PKT_XMT_BYTEr 2174
#define EP_INTERFACE3_PKT_XMT_CTRLr 2175
#define EP_INTERFACE3_PKT_XMT_PKTr 2176
#define EP_INTERFACE3_REQUEST_STATUSr 2177
#define EP_INTERFACE4_AGED_DROPr 2178
#define EP_INTERFACE4_CONFIGr 2179
#define EP_INTERFACE4_PKT_XMT_BYTEr 2180
#define EP_INTERFACE4_PKT_XMT_CTRLr 2181
#define EP_INTERFACE4_PKT_XMT_PKTr 2182
#define EP_INTERFACE4_REQUEST_STATUSr 2183
#define EP_INTERFACE5_AGED_DROPr 2184
#define EP_INTERFACE5_CONFIGr 2185
#define EP_INTERFACE5_PKT_XMT_BYTEr 2186
#define EP_INTERFACE5_PKT_XMT_CTRLr 2187
#define EP_INTERFACE5_PKT_XMT_PKTr 2188
#define EP_INTERFACE5_REQUEST_STATUSr 2189
#define EP_INTERFACE6_AGED_DROPr 2190
#define EP_INTERFACE6_CONFIGr 2191
#define EP_INTERFACE6_PKT_XMT_BYTEr 2192
#define EP_INTERFACE6_PKT_XMT_CTRLr 2193
#define EP_INTERFACE6_PKT_XMT_PKTr 2194
#define EP_INTERFACE6_REQUEST_STATUSr 2195
#define EP_INTR0_ENABLEr 2196
#define EP_INTR0_STATUSr 2197
#define EP_INTR1_ENABLEr 2198
#define EP_INTR1_STATUSr 2199
#define EP_INTR_ENABLEr 2200
#define EP_INTR_STATUSr 2201
#define EP_MEM_DEBUG0r 2202
#define EP_OI2QB_MAP_ECC_STATUSr 2203
#define EP_PARITY_INTR_STATUSr 2204
#define EP_REQP_BUFFER_ECC_STATUSr 2205
#define EP_STATS_CTRL_ECC_STATUSr 2206
#define EP_TRACE_IF_CONTROLr 2207
#define EP_TRACE_IF_COUNTERr 2208
#define EP_TRACE_IF_FIELD_MASK0r 2209
#define EP_TRACE_IF_FIELD_MASK1r 2210
#define EP_TRACE_IF_FIELD_MASK2r 2211
#define EP_TRACE_IF_FIELD_MASK3r 2212
#define EP_TRACE_IF_FIELD_MASK4r 2213
#define EP_TRACE_IF_FIELD_VALUE0r 2214
#define EP_TRACE_IF_FIELD_VALUE1r 2215
#define EP_TRACE_IF_FIELD_VALUE2r 2216
#define EP_TRACE_IF_FIELD_VALUE3r 2217
#define EP_TRACE_IF_FIELD_VALUE4r 2218
#define EP_TRACE_IF_STATUSr 2219
#define EP_TRACE_IF_STATUS_MASKr 2220
#define EP_XMT_FIFO_FULLr 2221
#define EP_XMT_FIFO_FULL_MASKr 2222
#define EP_XP_BUFFER_ECC_STATUSr 2223
#define ERBFIFO_STATUSr 2224
#define ERB_CTLr 2225
#define ERB_INTR_CLEARr 2226
#define ERB_INTR_ENABLEr 2227
#define ERB_INTR_STATUSr 2228
#define ERB_IPCF_PTR_MISMATCH_INFOr 2229
#define ERROR_CCM_DEFECT_STATUSr 2230
#define ERR_PKT_CNTr 2231
#define ES01C_ERB_CTLr 2232
#define ES01C_EXTFP_POLICY_DED_INFOr 2233
#define ES01C_EXTFP_POLICY_SEC_INFOr 2234
#define ES01C_FP0RSPFIFO_RS_CTLr 2235
#define ES01C_FP0RSPFIFO_RS_STATUSr 2236
#define ES01C_FP1RSPFIFO_RS_CTLr 2237
#define ES01C_FP1RSPFIFO_RS_STATUSr 2238
#define ES01C_FPCREQFIFO_WS_STATUSr 2239
#define ES01C_INTR_CLEARr 2240
#define ES01C_INTR_ENABLEr 2241
#define ES01C_INTR_STATUSr 2242
#define ES01C_L2L3RSPFIFO_RS_CTLr 2243
#define ES01C_L2L3RSPFIFO_RS_STATUSr 2244
#define ES01_ADFPCNTR_DED_INFOr 2245
#define ES01_ADFPCNTR_SEC_INFOr 2246
#define ES01_ADL2DST_DED_INFOr 2247
#define ES01_ADL2DST_SEC_INFOr 2248
#define ES01_ADL2SRC_DED_INFOr 2249
#define ES01_ADL2SRC_SEC_INFOr 2250
#define ES01_ADL3DST_DED_INFOr 2251
#define ES01_ADL3DST_SEC_INFOr 2252
#define ES01_ADL3SRC_DED_INFOr 2253
#define ES01_ADL3SRC_SEC_INFOr 2254
#define ES01_ADREQ0FIFO_RS_CTLr 2255
#define ES01_ADREQ0FIFO_RS_STATUSr 2256
#define ES01_ADREQ1FIFO_RS_CTLr 2257
#define ES01_ADREQ1FIFO_RS_STATUSr 2258
#define ES01_BYT_CNT_WRAP_INFOr 2259
#define ES01_INTR_CLEARr 2260
#define ES01_INTR_ENABLEr 2261
#define ES01_INTR_STATUSr 2262
#define ES01_MISC_CTLr 2263
#define ES01_MISC_STATUSr 2264
#define ES01_PKT_CNT_WRAP_INFOr 2265
#define ES0_DDR36_CONFIG_REG1_ISr 2266
#define ES0_DDR36_CONFIG_REG2_ISr 2267
#define ES0_DDR36_CONFIG_REG3_ISr 2268
#define ES0_DDR36_STATUS_REG1_ISr 2269
#define ES0_DDR36_STATUS_REG2_ISr 2270
#define ES0_DTU_ATE_STS0r 2271
#define ES0_DTU_ATE_STS1r 2272
#define ES0_DTU_ATE_STS2r 2273
#define ES0_DTU_ATE_STS3r 2274
#define ES0_DTU_ATE_STS4r 2275
#define ES0_DTU_ATE_TMODEr 2276
#define ES0_DTU_LTE_ADR0r 2277
#define ES0_DTU_LTE_ADR1r 2278
#define ES0_DTU_LTE_D0F_0r 2279
#define ES0_DTU_LTE_D0F_1r 2280
#define ES0_DTU_LTE_D0R_0r 2281
#define ES0_DTU_LTE_D0R_1r 2282
#define ES0_DTU_LTE_D1F_0r 2283
#define ES0_DTU_LTE_D1F_1r 2284
#define ES0_DTU_LTE_D1R_0r 2285
#define ES0_DTU_LTE_D1R_1r 2286
#define ES0_DTU_LTE_STS_DONEr 2287
#define ES0_DTU_LTE_STS_ERR_ADRr 2288
#define ES0_DTU_LTE_STS_ERR_DF_0r 2289
#define ES0_DTU_LTE_STS_ERR_DF_1r 2290
#define ES0_DTU_LTE_STS_ERR_DR_0r 2291
#define ES0_DTU_LTE_STS_ERR_DR_1r 2292
#define ES0_DTU_LTE_TMODE0r 2293
#define ES0_DTU_LTE_TMODE1r 2294
#define ES0_DTU_MODEr 2295
#define ES0_MCU_ENr 2296
#define ES0_MCU_STATUSr 2297
#define ES0_SRAM_CTLr 2298
#define ES1_DDR36_CONFIG_REG1_ISr 2299
#define ES1_DDR36_CONFIG_REG2_ISr 2300
#define ES1_DDR36_CONFIG_REG3_ISr 2301
#define ES1_DDR36_STATUS_REG1_ISr 2302
#define ES1_DDR36_STATUS_REG2_ISr 2303
#define ES1_DTU_ATE_STS0r 2304
#define ES1_DTU_ATE_STS1r 2305
#define ES1_DTU_ATE_STS2r 2306
#define ES1_DTU_ATE_STS3r 2307
#define ES1_DTU_ATE_STS4r 2308
#define ES1_DTU_ATE_TMODEr 2309
#define ES1_DTU_LTE_ADR0r 2310
#define ES1_DTU_LTE_ADR1r 2311
#define ES1_DTU_LTE_D0F_0r 2312
#define ES1_DTU_LTE_D0F_1r 2313
#define ES1_DTU_LTE_D0R_0r 2314
#define ES1_DTU_LTE_D0R_1r 2315
#define ES1_DTU_LTE_D1F_0r 2316
#define ES1_DTU_LTE_D1F_1r 2317
#define ES1_DTU_LTE_D1R_0r 2318
#define ES1_DTU_LTE_D1R_1r 2319
#define ES1_DTU_LTE_STS_DONEr 2320
#define ES1_DTU_LTE_STS_ERR_ADRr 2321
#define ES1_DTU_LTE_STS_ERR_DF_0r 2322
#define ES1_DTU_LTE_STS_ERR_DF_1r 2323
#define ES1_DTU_LTE_STS_ERR_DR_0r 2324
#define ES1_DTU_LTE_STS_ERR_DR_1r 2325
#define ES1_DTU_LTE_TMODE0r 2326
#define ES1_DTU_LTE_TMODE1r 2327
#define ES1_DTU_MODEr 2328
#define ES1_MCU_ENr 2329
#define ES1_MCU_STATUSr 2330
#define ES1_SRAM_CTLr 2331
#define ESA0r 2332
#define ESA1r 2333
#define ESA2r 2334
#define ESCONFIGr 2335
#define ESEC_DEBUGFF_ECC_STATUSr 2336
#define ESEC_DEBUG_1r 2337
#define ESEC_DEBUG_CTRLr 2338
#define ESEC_DEBUG_GLOBAL_1r 2339
#define ESEC_DEBUG_GLOBAL_2r 2340
#define ESEC_ECC_DEBUGr 2341
#define ESEC_ECC_ERRORr 2342
#define ESEC_ECC_ERROR_MASKr 2343
#define ESEC_FIPS_INDIRECT_ACCESSr 2344
#define ESEC_FIPS_INDIRECT_ADDRr 2345
#define ESEC_FIPS_INDIRECT_RD_DATAr 2346
#define ESEC_FIPS_INDIRECT_WR_DATAr 2347
#define ESEC_GLOBAL_CTRLr 2348
#define ESEC_GLOBAL_PRE_SCALEr 2349
#define ESEC_GLOBAL_TICK_TIMEr 2350
#define ESEC_GLOBAL_TIMERr 2351
#define ESEC_HEADER_CAPTURE_CTRLr 2352
#define ESEC_LKUPFF_ECC_STATUSr 2353
#define ESEC_MASTER_CTRLr 2354
#define ESEC_MIB1_ECC_STATUSr 2355
#define ESEC_MIB2_ECC_STATUSr 2356
#define ESEC_MIB3_ECC_STATUSr 2357
#define ESEC_MIB4_ECC_STATUSr 2358
#define ESEC_MIB5_ECC_STATUSr 2359
#define ESEC_PDCFF_ECC_STATUSr 2360
#define ESEC_PN_THDr 2361
#define ESEC_SADB_ECC_STATUSr 2362
#define ESEC_SAKEY_ECC_STATUSr 2363
#define ESEC_SA_EXPIRY_INTr 2364
#define ESEC_SA_EXPIRY_INT_MASKr 2365
#define ESEC_SA_TABLE_DEBUGr 2366
#define ESEC_SCDB_ECC_STATUSr 2367
#define ESEC_SOFT_SA_EXPIRY_INTr 2368
#define ESEC_SOFT_SA_EXPIRY_INT_MASKr 2369
#define ESEC_XLCFF_ECC_STATUSr 2370
#define ESEC_XMIT_CREDIT_EMPTY_INTr 2371
#define ESEC_XMIT_CREDIT_EMPTY_INT_MASKr 2372
#define ESM_AGE_CNTr 2373
#define ESM_CTLr 2374
#define ESM_ERR_CTLr 2375
#define ESM_KEYGEN_CTLr 2376
#define ESM_L2_AGE_CTLr 2377
#define ESM_L2_AGE_STATUSr 2378
#define ESM_MISC_STATUSr 2379
#define ESM_MODE_PER_PORTr 2380
#define ESM_PER_PORT_AGE_CONTROLr 2381
#define ESM_PER_PORT_REPL_CONTROLr 2382
#define ESM_PPA_STATUSr 2383
#define ESTDMCONFIGr 2384
#define ES_BYPASSMMUr 2385
#define ES_CONFIGr 2386
#define ES_CPU_SCHEDULERr 2387
#define ES_DEBUG3r 2388
#define ES_DEBUG4r 2389
#define ES_ECC_DEBUG0r 2390
#define ES_ECC_DEBUG1r 2391
#define ES_ECC_ERRORr 2392
#define ES_ECC_ERROR_MASKr 2393
#define ES_ECC_STATUS0r 2394
#define ES_ECC_STATUS1r 2395
#define ES_ECC_STATUS2r 2396
#define ES_ECC_STATUS3r 2397
#define ES_ECC_STATUS4r 2398
#define ES_ECC_STATUS5r 2399
#define ES_ECC_STATUS6r 2400
#define ES_ECC_STATUS7r 2401
#define ES_ECC_STATUS8r 2402
#define ES_ECC_STATUS9r 2403
#define ES_ECC_STATUS10r 2404
#define ES_ERRORr 2405
#define ES_ERROR_INFOr 2406
#define ES_ERROR_MASKr 2407
#define ES_LL_FC_CONFIGr 2408
#define ES_PORTGRP_WDRR_WEIGHTSr 2409
#define ES_PURGEQ_PORT_ENABLEr 2410
#define ES_QUEUE_TO_PRIOr 2411
#define ES_QUEUE_TO_PRIO_P54r 2412
#define ES_S2_MEMORY_CREDIT_TM_0r 2413
#define ES_S2_MEMORY_CREDIT_TM_1r 2414
#define ES_S2_MEMORY_PARITY_STATUS_0r 2415
#define ES_S2_MEMORY_PARITY_STATUS_1r 2416
#define ES_S2_MEMORY_TM_0r 2417
#define ES_S2_MEMORY_TM_1r 2418
#define ES_S3_MEMORY_CREDIT_TM_0r 2419
#define ES_S3_MEMORY_CREDIT_TM_1r 2420
#define ES_S3_MEMORY_PARITY_STATUS_0r 2421
#define ES_S3_MEMORY_PARITY_STATUS_1r 2422
#define ES_S3_MEMORY_TM_0r 2423
#define ES_S3_MEMORY_TM_1r 2424
#define ES_TDM_CAL_CFGr 2425
#define ES_TDM_CONFIGr 2426
#define ES_TDM_ENr 2427
#define ES_TM_ENABLE_DEBUG2r 2428
#define ES_TRACE_IF_CONTROLr 2429
#define ES_TRACE_IF_COUNTERr 2430
#define ES_TRACE_IF_FIELD_MASK0r 2431
#define ES_TRACE_IF_FIELD_VALUE0r 2432
#define ES_TRACE_IF_STATUSr 2433
#define ES_TRACE_IF_STATUS_MASKr 2434
#define ETC_CTLr 2435
#define ETU_ATE_CONFIG_REG2_ISr 2436
#define ETU_BKGND_PROC_ERR_INFOr 2437
#define ETU_BKGND_PROC_SEC_INFOr 2438
#define ETU_DDR72_CONFIG_REG1_ISr 2439
#define ETU_DDR72_CONFIG_REG2_ISr 2440
#define ETU_DDR72_CONFIG_REG3_ISr 2441
#define ETU_DDR72_STATUS_REG1_ISr 2442
#define ETU_DDR72_STATUS_REG2_ISr 2443
#define ETU_DDR72_STATUS_REG3_ISr 2444
#define ETU_DFT_CTLr 2445
#define ETU_DFT_CTL2r 2446
#define ETU_DTU_ATE_CAPT_DATr 2447
#define ETU_DTU_ATE_CONFIG_REG1_ISr 2448
#define ETU_DTU_ATE_EXP_DATr 2449
#define ETU_DTU_ATE_STS1r 2450
#define ETU_ET_INST_REQr 2451
#define ETU_ET_INST_STATUSr 2452
#define ETU_INST_OPCr 2453
#define ETU_INTR_CLEARr 2454
#define ETU_INTR_ENABLEr 2455
#define ETU_INTR_STATUSr 2456
#define ETU_INT_MEM_RSTr 2457
#define ETU_L2MODFIFO_STATUSr 2458
#define ETU_L2SEARCH72_INSTr 2459
#define ETU_LTE_BIST_CTLr 2460
#define ETU_LTE_BIST_REF_SEARCH0r 2461
#define ETU_LTE_BIST_REF_SEARCH1r 2462
#define ETU_LTE_BIST_STATUSr 2463
#define ETU_LUREQFIFO_RS_CTLr 2464
#define ETU_LUREQFIFO_RS_STATUSr 2465
#define ETU_RDDATA72_INSTr 2466
#define ETU_RDMASK72_INSTr 2467
#define ETU_RSLT_DAT0r 2468
#define ETU_RSLT_DAT1r 2469
#define ETU_RSLT_DAT2r 2470
#define ETU_S0_RBUS_PERR_INFOr 2471
#define ETU_S1_RBUS_PERR_INFOr 2472
#define ETU_SBUS_CMD_ERR_INFO1r 2473
#define ETU_SBUS_CMD_ERR_INFO2r 2474
#define ETU_SBUS_CMD_SEC_INFOr 2475
#define ETU_SEARCH0_RESULTr 2476
#define ETU_SEARCH1_RESULTr 2477
#define ETU_WRDM72_INSTr 2478
#define EVLAN_RAM_DBGCTRLr 2479
#define EVLAN_TM_REG_1r 2480
#define EVLAN_WW_REG_1r 2481
#define EVTX_ENTRY_SRCH_AVAILr 2482
#define EVXLT_RAM_CONTROL_1r 2483
#define EVXLT_RAM_CONTROL_2r 2484
#define EVXLT_RAM_DBGCTRLr 2485
#define EVXLT_TM_REG_1r 2486
#define EVXLT_WW_REG_1r 2487
#define EXT1_RESET_ON_EMPTY_MAX_PORT1r 2488
#define EXT1_RESET_ON_EMPTY_MAX_PORT2r 2489
#define EXT1_RESET_ON_EMPTY_MAX_PORT3r 2490
#define EXT1_RESET_ON_EMPTY_MAX_PORT4r 2491
#define EXT1_RESET_ON_EMPTY_MAX_PORT34r 2492
#define EXT1_RESET_ON_EMPTY_MAX_PORT35r 2493
#define EXT1_RESET_ON_EMPTY_MAX_PORT36r 2494
#define EXT1_RESET_ON_EMPTY_MAX_PORT37r 2495
#define EXT1_SHAPING_CONTROL_PORT1r 2496
#define EXT1_SHAPING_CONTROL_PORT2r 2497
#define EXT1_SHAPING_CONTROL_PORT3r 2498
#define EXT1_SHAPING_CONTROL_PORT4r 2499
#define EXT1_SHAPING_CONTROL_PORT34r 2500
#define EXT1_SHAPING_CONTROL_PORT35r 2501
#define EXT1_SHAPING_CONTROL_PORT36r 2502
#define EXT1_SHAPING_CONTROL_PORT37r 2503
#define EXT_IFP_ACT_PARITY_CONTROLr 2504
#define EXT_IFP_ACT_PARITY_STATUS_INTRr 2505
#define EXT_IFP_ACT_PARITY_STATUS_NACKr 2506
#define EXT_TCAM_ATTRr 2507
#define EXT_TCAM_CONFIG_0r 2508
#define FAST_TX_FLUSHr 2509
#define FC_DST_PORT_MAPPING_TABLE_0r 2510
#define FC_DST_PORT_MAPPING_TABLE_1r 2511
#define FC_DST_PORT_MAPPING_TABLE_2r 2512
#define FD_BAD_MVR_DROP_COUNTr 2513
#define FD_CFAPFULLTHRESHOLDr 2514
#define FD_CFAPPOOLSIZEr 2515
#define FD_CONFIGr 2516
#define FD_ECC_DEBUGr 2517
#define FD_ECC_ERRORr 2518
#define FD_ECC_ERROR_MASKr 2519
#define FD_FCT_ECC_STATUSr 2520
#define FD_GMT_ECC_STATUSr 2521
#define FD_LAG0_0r 2522
#define FD_LAG0_1r 2523
#define FD_LAG0_2r 2524
#define FD_LAG0_3r 2525
#define FD_LAG0_4r 2526
#define FD_LAG1_0r 2527
#define FD_LAG1_1r 2528
#define FD_LAG1_2r 2529
#define FD_LAG1_3r 2530
#define FD_LAG1_4r 2531
#define FD_MDB_A_ECC_STATUSr 2532
#define FD_MDB_B_ECC_STATUSr 2533
#define FD_NULL_MVR_DROP_COUNTr 2534
#define FD_PACKET_DROP_COUNTr 2535
#define FD_PACKET_DROP_COUNT_REDr 2536
#define FD_PACKET_DROP_COUNT_YELLOWr 2537
#define FD_PORT_ENABLE_0r 2538
#define FD_PORT_ENABLE_1r 2539
#define FD_PORT_ENABLE_2r 2540
#define FD_PORT_ENABLE_3r 2541
#define FD_PORT_ENABLE_4r 2542
#define FD_SVT_ECC_STATUSr 2543
#define FD_TMr 2544
#define FD_TOTAL_BUFFER_COUNTr 2545
#define FD_TOTAL_BUFFER_LIMITr 2546
#define FD_TOTAL_BUFFER_LIMIT_REDr 2547
#define FD_TOTAL_BUFFER_LIMIT_YELLOWr 2548
#define FD_TRACE_IF_CAPT_0r 2549
#define FD_TRACE_IF_CAPT_1r 2550
#define FD_TRACE_IF_CAPT_2r 2551
#define FD_TRACE_IF_CONTROLr 2552
#define FD_TRACE_IF_COUNTERr 2553
#define FD_TRACE_IF_FIELD_MASK0r 2554
#define FD_TRACE_IF_FIELD_MASK1r 2555
#define FD_TRACE_IF_FIELD_MASK2r 2556
#define FD_TRACE_IF_FIELD_MASK3r 2557
#define FD_TRACE_IF_FIELD_VALUE0r 2558
#define FD_TRACE_IF_FIELD_VALUE1r 2559
#define FD_TRACE_IF_FIELD_VALUE2r 2560
#define FD_TRACE_IF_FIELD_VALUE3r 2561
#define FD_TRACE_IF_STATUSr 2562
#define FD_TRACE_IF_STATUS_MASKr 2563
#define FE_CLRTr 2564
#define FE_EXCESSIVE_DEFER_LIMITr 2565
#define FE_IPGRr 2566
#define FE_IPGTr 2567
#define FE_MAC1r 2568
#define FE_MAC2r 2569
#define FE_MAXFr 2570
#define FE_SUPPr 2571
#define FE_TESTr 2572
#define FFM_ECC_DEBUG0r 2573
#define FFM_ECC_DEBUG1r 2574
#define FFM_ECC_ERRORr 2575
#define FFM_ECC_ERROR_MASKr 2576
#define FFM_ECC_STATUS0r 2577
#define FFM_ECC_STATUS1r 2578
#define FFM_ECC_STATUS2r 2579
#define FFM_ECC_STATUS3r 2580
#define FFM_ECC_STATUS4r 2581
#define FFM_ECC_STATUS5r 2582
#define FFM_ECC_STATUS6r 2583
#define FFM_ECC_STATUS7r 2584
#define FFM_ECC_STATUS8r 2585
#define FFM_ECC_STATUS9r 2586
#define FFM_ECC_STATUS10r 2587
#define FFM_ECC_STATUS11r 2588
#define FFM_ECC_STATUS12r 2589
#define FFP_CAMBIST_EFSTAT_S2r 2590
#define FFP_CAMBIST_EFSTAT_S3r 2591
#define FFP_CAMBIST_EFSTAT_S5r 2592
#define FFP_CAMBIST_EFSTAT_S6r 2593
#define FFP_CAMBIST_EPSTAT_S2r 2594
#define FFP_CAMBIST_EPSTAT_S3r 2595
#define FFP_CAMBIST_EPSTAT_S5r 2596
#define FFP_CAMBIST_EPSTAT_S6r 2597
#define FFP_CAMBIST_OFSTAT_S2r 2598
#define FFP_CAMBIST_OFSTAT_S3r 2599
#define FFP_CAMBIST_OFSTAT_S5r 2600
#define FFP_CAMBIST_OFSTAT_S6r 2601
#define FFP_CAMBIST_OPSTAT_S2r 2602
#define FFP_CAMBIST_OPSTAT_S3r 2603
#define FFP_CAMBIST_OPSTAT_S5r 2604
#define FFP_CAMBIST_OPSTAT_S6r 2605
#define FFP_IRULERESULTr 2606
#define FFP_TEST_CTRLr 2607
#define FF_CONFIGr 2608
#define FF_DEF_POINTERSr 2609
#define FF_FC_CTRL_NUMBERr 2610
#define FF_FC_CTRL_POINTERSr 2611
#define FF_FC_UNDERFLOWr 2612
#define FF_FC_UNDERFLOW_STATUSr 2613
#define FF_FC_UNDERFLOW_STATUS_MASKr 2614
#define FF_FLUSHr 2615
#define FF_TRACE_IF_CAPT_0r 2616
#define FF_TRACE_IF_CONTROLr 2617
#define FF_TRACE_IF_COUNTERr 2618
#define FF_TRACE_IF_FIELD_MASK0r 2619
#define FF_TRACE_IF_FIELD_MASK1r 2620
#define FF_TRACE_IF_FIELD_MASK2r 2621
#define FF_TRACE_IF_FIELD_MASK3r 2622
#define FF_TRACE_IF_FIELD_MASK4r 2623
#define FF_TRACE_IF_FIELD_MASK5r 2624
#define FF_TRACE_IF_FIELD_VALUE0r 2625
#define FF_TRACE_IF_FIELD_VALUE1r 2626
#define FF_TRACE_IF_FIELD_VALUE2r 2627
#define FF_TRACE_IF_FIELD_VALUE3r 2628
#define FF_TRACE_IF_FIELD_VALUE4r 2629
#define FF_TRACE_IF_FIELD_VALUE5r 2630
#define FF_TRACE_IF_STATUSr 2631
#define FF_TRACE_IF_STATUS_MASKr 2632
#define FIFO_CACHE_DEBUGr 2633
#define FILTERMATCHCOUNT_ECC_STATUSr 2634
#define FIRST_FRAGMENT_DROP_STATE_CELLr 2635
#define FIRST_FRAGMENT_DROP_STATE_PACKETr 2636
#define FLEXIBLE_IPV6_EXT_HDRr 2637
#define FLOW_CONTROL_XOFF_STATEr 2638
#define FLUSH_CONTROLr 2639
#define FORCE_LINK_ENABLE_Ar 2640
#define FORCE_LINK_ENABLE_Br 2641
#define FP_CAM_BIST_CONFIGr 2642
#define FP_CAM_BIST_CONTROLr 2643
#define FP_CAM_BIST_DBG_DATAr 2644
#define FP_CAM_BIST_DBG_DATA_VALIDr 2645
#define FP_CAM_BIST_DEBUG_CONTROLr 2646
#define FP_CAM_BIST_DEBUG_DATAr 2647
#define FP_CAM_BIST_DEBUG_SENDr 2648
#define FP_CAM_BIST_ENABLEr 2649
#define FP_CAM_BIST_ENABLE_LOWERr 2650
#define FP_CAM_BIST_ENABLE_ONE_TCAMr 2651
#define FP_CAM_BIST_ENABLE_TWO_TCAMr 2652
#define FP_CAM_BIST_ENABLE_UPPERr 2653
#define FP_CAM_BIST_S10_STATUSr 2654
#define FP_CAM_BIST_S12_STATUSr 2655
#define FP_CAM_BIST_S14_STATUSr 2656
#define FP_CAM_BIST_S15_STATUSr 2657
#define FP_CAM_BIST_S2_STATUSr 2658
#define FP_CAM_BIST_S3_STATUSr 2659
#define FP_CAM_BIST_S5_STATUSr 2660
#define FP_CAM_BIST_S6_STATUSr 2661
#define FP_CAM_BIST_S8_STATUSr 2662
#define FP_CAM_BIST_STATUSr 2663
#define FP_CAM_CONTROLr 2664
#define FP_CAM_CONTROL_15r 2665
#define FP_CAM_CONTROL_64r 2666
#define FP_CAM_CONTROL_14_THRU_10r 2667
#define FP_CAM_CONTROL_4_THRU_0r 2668
#define FP_CAM_CONTROL_9_THRU_5r 2669
#define FP_CAM_CONTROL_LOWERr 2670
#define FP_CAM_CONTROL_SLICE_11_8r 2671
#define FP_CAM_CONTROL_SLICE_15_8r 2672
#define FP_CAM_CONTROL_SLICE_3_0r 2673
#define FP_CAM_CONTROL_SLICE_7_0r 2674
#define FP_CAM_CONTROL_SLICE_9_4r 2675
#define FP_CAM_CONTROL_TM_7_THRU_0r 2676
#define FP_CAM_CONTROL_UPPERr 2677
#define FP_CAM_DEBUG_CONTROLr 2678
#define FP_CAM_DEBUG_DATAr 2679
#define FP_CAM_DEBUG_DATA_0r 2680
#define FP_CAM_DEBUG_DATA_1r 2681
#define FP_CAM_DEBUG_DATA_2r 2682
#define FP_CAM_DEBUG_DATA_3r 2683
#define FP_CAM_DEBUG_DATA_4r 2684
#define FP_CAM_DEBUG_DATA_5r 2685
#define FP_CAM_DEBUG_GLOBAL_MASKr 2686
#define FP_CAM_DEBUG_SENDr 2687
#define FP_CAM_ENABLEr 2688
#define FP_CAM_SAM_1r 2689
#define FP_CAM_SAM_2r 2690
#define FP_COUNTER_RAM_INIT_DATA0r 2691
#define FP_COUNTER_RAM_INIT_DATA1r 2692
#define FP_DEBUG_CONTROLr 2693
#define FP_DEBUG_EVENTr 2694
#define FP_DEBUG_EVENT_MASKr 2695
#define FP_DEBUG_STATUS_0r 2696
#define FP_DEBUG_STATUS_1r 2697
#define FP_DEBUG_STATUS_2r 2698
#define FP_DOS_ATTACK_LOOKUP_STATUS_VECTOR_SELr 2699
#define FP_DOUBLE_WIDE_F4_SELECTr 2700
#define FP_ECMP_HASH_CONTROLr 2701
#define FP_F4_SELECTr 2702
#define FP_FIELD_SEL_PARITY_CONTROLr 2703
#define FP_FIELD_SEL_PARITY_STATUS_INTRr 2704
#define FP_FIELD_SEL_PARITY_STATUS_NACKr 2705
#define FP_FORCE_FORWARDING_FIELDr 2706
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_15_8r 2707
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_3_0r 2708
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_0r 2709
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_9_4r 2710
#define FP_GM_TCAM_BLK_SELr 2711
#define FP_METER_CONTROLr 2712
#define FP_METER_RAM_INIT_DATA0r 2713
#define FP_METER_RAM_INIT_DATA1r 2714
#define FP_METER_SELECTr 2715
#define FP_METER_TABLE_TMr 2716
#define FP_METER_TM_CONTROLr 2717
#define FP_METER_TM_LOWERr 2718
#define FP_NON_ROTATED_CAM_CONTROLr 2719
#define FP_POLICY_CONTROLr 2720
#define FP_POLICY_PARITY_CONTROLr 2721
#define FP_POLICY_PARITY_STATUSr 2722
#define FP_POLICY_PMr 2723
#define FP_POLICY_RAM_INIT_DATA0r 2724
#define FP_POLICY_RAM_INIT_DATA1r 2725
#define FP_POLICY_RAM_INIT_DATA2r 2726
#define FP_POLICY_TABLE_TM_CONTROLr 2727
#define FP_POLICY_TM_LOWERr 2728
#define FP_POLICY_TM_UPPERr 2729
#define FP_RAM_CONTROL_1r 2730
#define FP_RAM_CONTROL_64r 2731
#define FP_RAM_DBGCTRLr 2732
#define FP_ROTATED_CAM_CONTROLr 2733
#define FP_SLICE_CONFIGr 2734
#define FP_SLICE_ENABLEr 2735
#define FP_SLICE_INDEX_CONTROLr 2736
#define FP_SLICE_METER_MAP_ENABLEr 2737
#define FP_STORM_RAM_INIT_DATAr 2738
#define FP_TCAM_BLK_SELr 2739
#define FP_TCAM_ECC_RAM_INIT_DATAr 2740
#define FP_UDF_PARITY_CONTROLr 2741
#define FP_UDF_PARITY_STATUS_INTRr 2742
#define FP_UDF_PARITY_STATUS_NACKr 2743
#define FRAME_PAD_ENABLEr 2744
#define FRAME_PAD_SIZEr 2745
#define FREE_CELLPTRS_CG0_CH0r 2746
#define FREE_CELLPTRS_CG0_CH1r 2747
#define FREE_CELLPTRS_CG1_CH0r 2748
#define FREE_CELLPTRS_CG1_CH1r 2749
#define FREE_CELLPTRS_CH0r 2750
#define FREE_CELLPTRS_CH1r 2751
#define FRM_LENGTHr 2752
#define FR_CONFIG0r 2753
#define FR_CONFIG1r 2754
#define FR_CONFIG2r 2755
#define FR_CONFIG3r 2756
#define FR_CONFIG4r 2757
#define FR_CONFIG5r 2758
#define FR_CONFIG6r 2759
#define FR_CONFIG7r 2760
#define FR_CONFIG8r 2761
#define FR_CONFIG9r 2762
#define FR_CONFIG10r 2763
#define FR_CONFIG11r 2764
#define FR_CONFIG12r 2765
#define FR_CONFIG13r 2766
#define FR_CONFIG14r 2767
#define FR_CONFIG15r 2768
#define FR_CONFIG16r 2769
#define FR_CONFIG17r 2770
#define FR_DEBUGr 2771
#define FR_ECC_DEBUGr 2772
#define FR_ECC_ERROR0r 2773
#define FR_ECC_ERROR0_MASKr 2774
#define FR_ECC_STATUS0r 2775
#define FR_ECC_STATUS1r 2776
#define FR_ERROR0r 2777
#define FR_ERROR1r 2778
#define FR_ERROR2r 2779
#define FR_ERROR3r 2780
#define FR_ERROR4r 2781
#define FR_ERROR5r 2782
#define FR_ERROR6r 2783
#define FR_ERROR7r 2784
#define FR_ERROR8r 2785
#define FR_ERROR0_MASKr 2786
#define FR_ERROR1_MASKr 2787
#define FR_ERROR2_MASKr 2788
#define FR_ERROR3_MASKr 2789
#define FR_ERROR4_MASKr 2790
#define FR_ERROR5_MASKr 2791
#define FR_ERROR6_MASKr 2792
#define FR_ERROR7_MASKr 2793
#define FR_ERROR8_MASKr 2794
#define FR_FLOW_CTL_GLOBALr 2795
#define FR_FLOW_CTL_GLOBAL_CNTr 2796
#define FR_FLOW_CTL_UNICASTr 2797
#define FR_FLOW_CTL_UNICAST_CNTr 2798
#define FR_FULL_STATUS_DEBUG0r 2799
#define FR_FULL_STATUS_DEBUG1r 2800
#define FR_FULL_STATUS_DEBUG2r 2801
#define FR_FULL_STATUS_DEBUG3r 2802
#define FR_FULL_STATUS_DEBUG4r 2803
#define FR_FULL_STATUS_DEBUG5r 2804
#define FR_FULL_STATUS_DEBUG6r 2805
#define FR_FULL_STATUS_DEBUG7r 2806
#define FR_FULL_STATUS_DEBUG8r 2807
#define FR_MATRIX_OVERFLOW_STATUS0r 2808
#define FR_MATRIX_OVERFLOW_STATUS1r 2809
#define FR_PARTIAL_PKT_CNT_Ar 2810
#define FR_PARTIAL_PKT_CNT_Br 2811
#define FR_PKT_CNT_Ar 2812
#define FR_PKT_CNT_Br 2813
#define FR_RAM_TM0r 2814
#define FR_SC0_LINK_EN_REMAP0r 2815
#define FR_SC0_LINK_EN_REMAP1r 2816
#define FR_SC0_LINK_EN_REMAP2r 2817
#define FR_SC0_LINK_EN_REMAP3r 2818
#define FR_SC1_LINK_EN_REMAP0r 2819
#define FR_SC1_LINK_EN_REMAP1r 2820
#define FR_SC1_LINK_EN_REMAP2r 2821
#define FR_SC1_LINK_EN_REMAP3r 2822
#define FR_SF_BUFFER_WATER_MARKr 2823
#define FR_SKEW_STATUS0r 2824
#define FR_SKEW_STATUS1r 2825
#define FR_STATUS0r 2826
#define FR_STATUS1r 2827
#define FR_STATUS2r 2828
#define FR_STATUS3r 2829
#define FR_TRACE_IF_CAPT_0r 2830
#define FR_TRACE_IF_CAPT_1r 2831
#define FR_TRACE_IF_CAPT_2r 2832
#define FR_TRACE_IF_CAPT_3r 2833
#define FR_TRACE_IF_CONTROLr 2834
#define FR_TRACE_IF_COUNTERr 2835
#define FR_TRACE_IF_FIELD_MASK0r 2836
#define FR_TRACE_IF_FIELD_VALUE0r 2837
#define FR_TRACE_IF_STATUSr 2838
#define FR_TRACE_IF_STATUS_MASKr 2839
#define FR_TS_TEST_CNT_Ar 2840
#define FR_TS_TEST_CNT_Br 2841
#define FUSE_REGS_FP_TCAM0r 2842
#define FUSE_REGS_ING_L3_NEXT_HOP_0r 2843
#define FUSE_REGS_L2_ENTRY_0r 2844
#define FUSE_REGS_L2_ENTRY_1r 2845
#define FUSE_REGS_VLAN_MAC_0r 2846
#define GE0_EEE_CONFIGr 2847
#define GE0_GBODE_CELL_CNTr 2848
#define GE0_GBODE_CELL_REQ_CNTr 2849
#define GE0_GBOD_OVRFLWr 2850
#define GE10_GBODE_CELL_CNTr 2851
#define GE10_GBODE_CELL_REQ_CNTr 2852
#define GE10_GBOD_OVRFLWr 2853
#define GE11_GBODE_CELL_CNTr 2854
#define GE11_GBODE_CELL_REQ_CNTr 2855
#define GE11_GBOD_OVRFLWr 2856
#define GE1_EEE_CONFIGr 2857
#define GE1_GBODE_CELL_CNTr 2858
#define GE1_GBODE_CELL_REQ_CNTr 2859
#define GE1_GBOD_OVRFLWr 2860
#define GE2_EEE_CONFIGr 2861
#define GE2_GBODE_CELL_CNTr 2862
#define GE2_GBODE_CELL_REQ_CNTr 2863
#define GE2_GBOD_OVRFLWr 2864
#define GE3_EEE_CONFIGr 2865
#define GE3_GBODE_CELL_CNTr 2866
#define GE3_GBODE_CELL_REQ_CNTr 2867
#define GE3_GBOD_OVRFLWr 2868
#define GE4_EEE_CONFIGr 2869
#define GE4_GBODE_CELL_CNTr 2870
#define GE4_GBODE_CELL_REQ_CNTr 2871
#define GE4_GBOD_OVRFLWr 2872
#define GE5_EEE_CONFIGr 2873
#define GE5_GBODE_CELL_CNTr 2874
#define GE5_GBODE_CELL_REQ_CNTr 2875
#define GE5_GBOD_OVRFLWr 2876
#define GE6_EEE_CONFIGr 2877
#define GE6_GBODE_CELL_CNTr 2878
#define GE6_GBODE_CELL_REQ_CNTr 2879
#define GE6_GBOD_OVRFLWr 2880
#define GE7_EEE_CONFIGr 2881
#define GE7_GBODE_CELL_CNTr 2882
#define GE7_GBODE_CELL_REQ_CNTr 2883
#define GE7_GBOD_OVRFLWr 2884
#define GE8_GBODE_CELL_CNTr 2885
#define GE8_GBODE_CELL_REQ_CNTr 2886
#define GE8_GBOD_OVRFLWr 2887
#define GE9_GBODE_CELL_CNTr 2888
#define GE9_GBODE_CELL_REQ_CNTr 2889
#define GE9_GBOD_OVRFLWr 2890
#define GEGR_ENABLEr 2891
#define GE_EGR_PKT_DROP_CTLr 2892
#define GE_GBODE_CELL_CNTr 2893
#define GE_GBODE_CELL_REQ_CNTr 2894
#define GE_GBOD_OVRFLWr 2895
#define GE_PORT_CONFIGr 2896
#define GGI_CONFIG0r 2897
#define GGI_CONFIG1r 2898
#define GGI_CONFIG2r 2899
#define GGI_CONFIG3r 2900
#define GGI_CONFIG4r 2901
#define GGI_CONFIG5r 2902
#define GGI_CONFIG6r 2903
#define GGP_NPRI_HI_DEBUGr 2904
#define GGP_NPRI_LO_DEBUGr 2905
#define GGP_PRI_HI_DEBUGr 2906
#define GGP_PRI_LO_DEBUGr 2907
#define GGP_RANK_HI_DEBUGr 2908
#define GGP_RANK_LO_DEBUGr 2909
#define GG_CI_BP_BSAr 2910
#define GG_CI_BP_BSBr 2911
#define GG_CONFIG0r 2912
#define GG_EF_TYPE_DECODEr 2913
#define GG_LOCAL_BSr 2914
#define GG_QM_BP_BSAr 2915
#define GG_QM_BP_BSBr 2916
#define GHOLD0r 2917
#define GHOLD1r 2918
#define GHOLD2r 2919
#define GHOLD3r 2920
#define GHOLD4r 2921
#define GHOLD5r 2922
#define GHOLD6r 2923
#define GHOLD7r 2924
#define GHOLD8r 2925
#define GHOLD9r 2926
#define GHOLD10r 2927
#define GHOLD11r 2928
#define GHOLD12r 2929
#define GHOLD13r 2930
#define GIMBPr 2931
#define GIMRPr 2932
#define GLOBAL_HDRM_COUNTr 2933
#define GLOBAL_HDRM_LIMITr 2934
#define GLOBAL_MPLS_RANGE_1_LOWERr 2935
#define GLOBAL_MPLS_RANGE_1_UPPERr 2936
#define GLOBAL_MPLS_RANGE_2_LOWERr 2937
#define GLOBAL_MPLS_RANGE_2_UPPERr 2938
#define GLOBAL_SHARED_FILL_STATE_CONFIGr 2939
#define GLOBAL_SP_WRED_AVG_QSIZEr 2940
#define GLOBAL_SP_WRED_CONFIGr 2941
#define GLOBAL_WREDAVGQSIZE_CELLr 2942
#define GLOBAL_WREDAVGQSIZE_PACKETr 2943
#define GLOBAL_WREDCONFIG_CELLr 2944
#define GLOBAL_WREDCONFIG_ECCPr 2945
#define GLOBAL_WREDCONFIG_PACKETr 2946
#define GLOBAL_WREDPARAM_CELLr 2947
#define GLOBAL_WREDPARAM_END_CELLr 2948
#define GLOBAL_WREDPARAM_NONTCP_CELLr 2949
#define GLOBAL_WREDPARAM_NONTCP_PACKETr 2950
#define GLOBAL_WREDPARAM_PACKETr 2951
#define GLOBAL_WREDPARAM_PRI0_END_CELLr 2952
#define GLOBAL_WREDPARAM_PRI0_START_CELLr 2953
#define GLOBAL_WREDPARAM_RED_CELLr 2954
#define GLOBAL_WREDPARAM_RED_END_CELLr 2955
#define GLOBAL_WREDPARAM_RED_PACKETr 2956
#define GLOBAL_WREDPARAM_RED_START_CELLr 2957
#define GLOBAL_WREDPARAM_START_CELLr 2958
#define GLOBAL_WREDPARAM_YELLOW_CELLr 2959
#define GLOBAL_WREDPARAM_YELLOW_END_CELLr 2960
#define GLOBAL_WREDPARAM_YELLOW_PACKETr 2961
#define GLOBAL_WREDPARAM_YELLOW_START_CELLr 2962
#define GLOBAL_WRED_THD_0_ECCPr 2963
#define GLOBAL_WRED_THD_1_ECCPr 2964
#define GMACC0r 2965
#define GMACC1r 2966
#define GMACC2r 2967
#define GMHIGHBANKr 2968
#define GMLOWBANKr 2969
#define GMMEMWARMUPr 2970
#define GPCSCr 2971
#define GPC_BPDU0_HIr 2972
#define GPC_BPDU0_LOr 2973
#define GPC_BPDU1_HIr 2974
#define GPC_BPDU1_LOr 2975
#define GPC_BPDU2_HIr 2976
#define GPC_BPDU2_LOr 2977
#define GPC_BPDU3_HIr 2978
#define GPC_BPDU3_LOr 2979
#define GPC_BPDU4_HIr 2980
#define GPC_BPDU4_LOr 2981
#define GPC_BPDU5_HIr 2982
#define GPC_BPDU5_LOr 2983
#define GPC_EGR_DBGr 2984
#define GPC_EGR_PKT_DROP_CTLr 2985
#define GPC_EGR_SNGL_OUTr 2986
#define GPC_EGR_SNGL_PKTr 2987
#define GPC_FFP_CONFIGr 2988
#define GPC_INGRESS_DEBUGr 2989
#define GPC_IO_CONFIGr 2990
#define GPC_VLAN_FWD_STATEr 2991
#define GPDISCr 2992
#define GPORT_CNTMAXSIZEr 2993
#define GPORT_CONFIGr 2994
#define GPORT_DROP_ON_WRONG_SOP_S0_CNTr 2995
#define GPORT_DROP_ON_WRONG_SOP_S1_CNTr 2996
#define GPORT_DROP_ON_WRONG_SOP_S3_CNTr 2997
#define GPORT_DROP_ON_WRONG_SOP_S4_CNTr 2998
#define GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr 2999
#define GPORT_EHG_RX_DATA_PARITY_STATUS_NACKr 3000
#define GPORT_EHG_RX_MASK_PARITY_STATUS_INTRr 3001
#define GPORT_EHG_RX_MASK_PARITY_STATUS_NACKr 3002
#define GPORT_EHG_TX_DATA_PARITY_STATUS_INTRr 3003
#define GPORT_EHG_TX_DATA_PARITY_STATUS_NACKr 3004
#define GPORT_EXTRA_SERDES_CTLr 3005
#define GPORT_FORCE_DOUBLE_BIT_ERRORr 3006
#define GPORT_FORCE_SINGLE_BIT_ERRORr 3007
#define GPORT_GBODE_TXFIFO_PARITY_STATUS_INTRr 3008
#define GPORT_GBOD_RXFIFO_PARITY_STATUS_INTRr 3009
#define GPORT_INTR_ENABLEr 3010
#define GPORT_INTR_STATUSr 3011
#define GPORT_MAC_CRS_SELr 3012
#define GPORT_MODE_REGr 3013
#define GPORT_PARITY_CONTROLr 3014
#define GPORT_RSV_MASKr 3015
#define GPORT_SERDES_CTLr 3016
#define GPORT_SGNDET_EARLYCRSr 3017
#define GPORT_SGN_DET_SELr 3018
#define GPORT_SOP_S0r 3019
#define GPORT_SOP_S1r 3020
#define GPORT_SOP_S3r 3021
#define GPORT_SOP_S4r 3022
#define GPORT_STAT_UPDATE_MASKr 3023
#define GPORT_TPIDr 3024
#define GR64r 3025
#define GR127r 3026
#define GR255r 3027
#define GR511r 3028
#define GR1023r 3029
#define GR1518r 3030
#define GR2047r 3031
#define GR4095r 3032
#define GR9216r 3033
#define GRALNr 3034
#define GRBCAr 3035
#define GRBYTr 3036
#define GRCDEr 3037
#define GRDISCr 3038
#define GRDROPr 3039
#define GRFCRr 3040
#define GRFCSr 3041
#define GRFILDRr 3042
#define GRFLRr 3043
#define GRFRGr 3044
#define GRIMDRr 3045
#define GRIPCr 3046
#define GRIPDr 3047
#define GRIPHEr 3048
#define GRJBRr 3049
#define GRMCAr 3050
#define GRMGVr 3051
#define GRMTUEr 3052
#define GROVRr 3053
#define GRPKTr 3054
#define GRPOKr 3055
#define GRPORTDr 3056
#define GRUCr 3057
#define GRUNDr 3058
#define GRXCFr 3059
#define GRXPFr 3060
#define GRXPPr 3061
#define GRXUOr 3062
#define GSA0r 3063
#define GSA1r 3064
#define GSBU_OVERSUB_FC_CONFIG1r 3065
#define GT64r 3066
#define GT127r 3067
#define GT255r 3068
#define GT511r 3069
#define GT1023r 3070
#define GT1518r 3071
#define GT2047r 3072
#define GT4095r 3073
#define GT9216r 3074
#define GTABRTr 3075
#define GTAGEr 3076
#define GTBCAr 3077
#define GTBYTr 3078
#define GTCEr 3079
#define GTCFIDRr 3080
#define GTDFRr 3081
#define GTEDFr 3082
#define GTFCSr 3083
#define GTFRGr 3084
#define GTH_ESA0r 3085
#define GTH_ESA1r 3086
#define GTH_ESA2r 3087
#define GTH_FE_CLRTr 3088
#define GTH_FE_IPGRr 3089
#define GTH_FE_IPGTr 3090
#define GTH_FE_MAC1r 3091
#define GTH_FE_MAC2r 3092
#define GTH_FE_MAXFr 3093
#define GTH_FE_SUPPr 3094
#define GTH_FE_TESTr 3095
#define GTIMDRr 3096
#define GTIMTLDr 3097
#define GTIPr 3098
#define GTIPAGEr 3099
#define GTIPDr 3100
#define GTJBRr 3101
#define GTLCLr 3102
#define GTMCAr 3103
#define GTMCLr 3104
#define GTMGVr 3105
#define GTMRPr 3106
#define GTNCLr 3107
#define GTOVRr 3108
#define GTPKTr 3109
#define GTPOKr 3110
#define GTPRGr 3111
#define GTR64r 3112
#define GTR127r 3113
#define GTR255r 3114
#define GTR511r 3115
#define GTR1023r 3116
#define GTR1518r 3117
#define GTR2047r 3118
#define GTR4095r 3119
#define GTR9216r 3120
#define GTRMGVr 3121
#define GTSCLr 3122
#define GTUCr 3123
#define GTVLANr 3124
#define GTXCFr 3125
#define GTXCLr 3126
#define GTXPFr 3127
#define GTXPPr 3128
#define GXPORT_LAG_FAILOVER_CONFIGr 3129
#define GXPORT_LAG_FAILOVER_STATUSr 3130
#define HASH_CONTROLr 3131
#define HASH_OUTPUTr 3132
#define HDR_CAPTURE_CONTROLr 3133
#define HDR_CAPTURE_DATAr 3134
#define HDR_CAPTURE_MDATA0r 3135
#define HDR_CAPTURE_MDATA1r 3136
#define HEAD_PKT_LEN_ERR_QUEUE_CAPTr 3137
#define HEAD_PKT_LEN_ERR_STATUSr 3138
#define HEAD_PKT_LEN_ERR_STATUS_MASKr 3139
#define HG0_INGPKTCELLUSEr 3140
#define HG12_INGPKTCELLUSEr 3141
#define HGOPT0r 3142
#define HGOPT1r 3143
#define HG_BP_CFGr 3144
#define HG_BP_STATUSr 3145
#define HG_COUNTERS_PARITY_CONTROLr 3146
#define HG_COUNTERS_PARITY_STATUS_INTRr 3147
#define HG_COUNTERS_PARITY_STATUS_NACKr 3148
#define HG_LOOKUP_DESTINATIONr 3149
#define HG_TRUNK_BITMAPr 3150
#define HG_TRUNK_BITMAP_64r 3151
#define HG_TRUNK_FAILOVER_ENABLEr 3152
#define HG_TRUNK_FAILOVER_ENABLE_64r 3153
#define HG_TRUNK_GROUPr 3154
#define HG_TRUNK_GROUP_HIr 3155
#define HIGIG_BITMAPr 3156
#define HIGIG_BITMAP_64r 3157
#define HIGIG_SIMPLEX_CONFIGr 3158
#define HIGIG_TRUNK_CONTROLr 3159
#define HIGIG_TRUNK_CONTROL_64r 3160
#define HIGIG_TRUNK_GROUPr 3161
#define HIG_MH_CHKr 3162
#define HOLCELLRESETLIMITr 3163
#define HOLCOS0MINXQCNTr 3164
#define HOLCOS1MINXQCNTr 3165
#define HOLCOS2MINXQCNTr 3166
#define HOLCOS3MINXQCNTr 3167
#define HOLCOSCELLMAXLIMITr 3168
#define HOLCOSCELLSETLIMITr 3169
#define HOLCOSMINXQCNTr 3170
#define HOLCOSPKTRESETLIMITr 3171
#define HOLCOSPKTSETLIMITr 3172
#define HOLCOSSTATUSr 3173
#define HOLCOSSTATUS_HIr 3174
#define HOLDr 3175
#define HOLD12DROPCOUNTr 3176
#define HOLDROP_PKT_CNTr 3177
#define HOLD_COS0r 3178
#define HOLD_COS1r 3179
#define HOLD_COS2r 3180
#define HOLD_COS3r 3181
#define HOLD_COS4r 3182
#define HOLD_COS5r 3183
#define HOLD_COS6r 3184
#define HOLD_COS7r 3185
#define HOLD_COS0_Xr 3186
#define HOLD_COS0_Yr 3187
#define HOLD_COS1_Xr 3188
#define HOLD_COS1_Yr 3189
#define HOLD_COS2_Xr 3190
#define HOLD_COS2_Yr 3191
#define HOLD_COS3_Xr 3192
#define HOLD_COS3_Yr 3193
#define HOLD_COS4_Xr 3194
#define HOLD_COS4_Yr 3195
#define HOLD_COS5_Xr 3196
#define HOLD_COS5_Yr 3197
#define HOLD_COS6_Xr 3198
#define HOLD_COS6_Yr 3199
#define HOLD_COS7_Xr 3200
#define HOLD_COS7_Yr 3201
#define HOLD_COS_PORT_SELECTr 3202
#define HOLD_COS_QMr 3203
#define HOLD_COS_QM_Xr 3204
#define HOLD_COS_QM_Yr 3205
#define HOLD_COS_SCr 3206
#define HOLD_COS_SC_Xr 3207
#define HOLD_COS_SC_Yr 3208
#define HOLD_Xr 3209
#define HOLD_Yr 3210
#define HOLPKTRESETLIMITr 3211
#define HOLSTATUSr 3212
#define HOLSTATUS_E2Er 3213
#define HOL_MIN_TIMEr 3214
#define HOL_STATUS_UPDATE_TIMEr 3215
#define HOL_STAT_BMAPr 3216
#define HOL_STAT_BMAP_HIr 3217
#define HOL_STAT_CPUr 3218
#define HOL_STAT_PORTr 3219
#define HSE_DTU_ATE_STS0r 3220
#define HSE_DTU_ATE_STS1r 3221
#define HSE_DTU_ATE_STS2r 3222
#define HSE_DTU_ATE_TMODEr 3223
#define HSE_DTU_LTE_ADR0r 3224
#define HSE_DTU_LTE_ADR1r 3225
#define HSE_DTU_LTE_D0F_0r 3226
#define HSE_DTU_LTE_D0F_1r 3227
#define HSE_DTU_LTE_D0F_2r 3228
#define HSE_DTU_LTE_D0F_3r 3229
#define HSE_DTU_LTE_D0R_0r 3230
#define HSE_DTU_LTE_D0R_1r 3231
#define HSE_DTU_LTE_D0R_2r 3232
#define HSE_DTU_LTE_D0R_3r 3233
#define HSE_DTU_LTE_D1F_0r 3234
#define HSE_DTU_LTE_D1F_1r 3235
#define HSE_DTU_LTE_D1F_2r 3236
#define HSE_DTU_LTE_D1F_3r 3237
#define HSE_DTU_LTE_D1R_0r 3238
#define HSE_DTU_LTE_D1R_1r 3239
#define HSE_DTU_LTE_D1R_2r 3240
#define HSE_DTU_LTE_D1R_3r 3241
#define HSE_DTU_LTE_STS_DONEr 3242
#define HSE_DTU_LTE_STS_ERR_ADRr 3243
#define HSE_DTU_LTE_STS_ERR_DF_0r 3244
#define HSE_DTU_LTE_STS_ERR_DF_1r 3245
#define HSE_DTU_LTE_STS_ERR_DF_2r 3246
#define HSE_DTU_LTE_STS_ERR_DF_3r 3247
#define HSE_DTU_LTE_STS_ERR_DR_0r 3248
#define HSE_DTU_LTE_STS_ERR_DR_1r 3249
#define HSE_DTU_LTE_STS_ERR_DR_2r 3250
#define HSE_DTU_LTE_STS_ERR_DR_3r 3251
#define HSE_DTU_LTE_TMODE0r 3252
#define HSE_DTU_LTE_TMODE1r 3253
#define HSE_DTU_MODEr 3254
#define HTLS_UPLINK_CONTROLr 3255
#define HTLS_UPLINK_DAr 3256
#define HTLS_UPLINK_SAr 3257
#define HTLS_UPLINK_TUNNELr 3258
#define HTLS_VC_LABELr 3259
#define IARB_DBGCTRLr 3260
#define IARB_ECC_ERRORr 3261
#define IARB_ECC_ERROR_MASKr 3262
#define IARB_ERRORr 3263
#define IARB_ERROR_MASKr 3264
#define IARB_HDR_ECC_CONTROLr 3265
#define IARB_HDR_ECC_STATUS_INTRr 3266
#define IARB_HW_CONTROLr 3267
#define IARB_IL_ECC_STATUSr 3268
#define IARB_LEARN_CONTROLr 3269
#define IARB_LEARN_FIFO_ECC_CONTROLr 3270
#define IARB_PDU_ECC_STATUSr 3271
#define IARB_PIPE_X_LERAN_FIFO_ECC_STATUS_INTRr 3272
#define IARB_PIPE_Y_LERAN_FIFO_ECC_STATUS_INTRr 3273
#define IARB_PKT_ECC_CONTROLr 3274
#define IARB_PKT_ECC_STATUS_INTRr 3275
#define IARB_REGS_DEBUGr 3276
#define IARB_SBUS_TIMERr 3277
#define IARB_TDM_CONTROLr 3278
#define IARB_TDM_MAPr 3279
#define IBCASTr 3280
#define IBCAST_BLOCK_MASKr 3281
#define IBCAST_BLOCK_MASK_64r 3282
#define IBCAST_BLOCK_MASK_HIr 3283
#define IBKP_DISCr 3284
#define IBKP_WARNr 3285
#define IBPBKPSTATUSr 3286
#define IBPBKPSTATUS_HIr 3287
#define IBPCELLCOUNTr 3288
#define IBPCELLRESETLIMITr 3289
#define IBPCELLSETLIMITr 3290
#define IBPCOSPKTCOUNTr 3291
#define IBPCOSPKTSETLIMITr 3292
#define IBPDISCARDSETLIMITr 3293
#define IBPDISCSTATUSr 3294
#define IBPDISCSTATUS_HIr 3295
#define IBPPKTCOUNTr 3296
#define IBPPKTRESETLIMITr 3297
#define IBPPKTSETLIMITr 3298
#define IBP_DROP_PKT_CNTr 3299
#define IBP_MIN_TIMEr 3300
#define IBP_STATUS_UPDATE_TIMEr 3301
#define ICBP_FULLr 3302
#define ICONFIGr 3303
#define ICONTROL_OPCODEr 3304
#define ICONTROL_OPCODE_BITMAPr 3305
#define ICONTROL_OPCODE_BITMAP_64r 3306
#define ICONTROL_OPCODE_BITMAP_PARITY_CONTROLr 3307
#define ICONTROL_OPCODE_BITMAP_PARITY_STATUS_INTRr 3308
#define ICONTROL_OPCODE_BITMAP_PARITY_STATUS_NACKr 3309
#define ICOS_MAP_SELr 3310
#define ICOS_SELr 3311
#define ICOS_SEL_2r 3312
#define ICPU_CONTROLr 3313
#define ICTRLr 3314
#define IDLF_TRUNK_BLOCK_MASKr 3315
#define IE2E_CONTROLr 3316
#define IE2E_MAX_RATEr 3317
#define IEGRBLKr 3318
#define IEGR_DBGr 3319
#define IEGR_ENABLEr 3320
#define IEGR_PORTr 3321
#define IEGR_PORT_64r 3322
#define IEGR_PORT_L3UC_MODSr 3323
#define IEGR_SNGL_OUTr 3324
#define IEGR_SNGL_PKTr 3325
#define IEMIRROR_CONTROLr 3326
#define IEMIRROR_CONTROL1r 3327
#define IEMIRROR_CONTROL1_64r 3328
#define IEMIRROR_CONTROL2_64r 3329
#define IEMIRROR_CONTROL3_64r 3330
#define IEMIRROR_CONTROL_64r 3331
#define IEMIRROR_CONTROL_HIr 3332
#define IESMIF_CONTROLr 3333
#define IESMIF_CONTROL2r 3334
#define IESMIF_ECB_ECC_STATUS_DBEr 3335
#define IESMIF_ECB_ECC_STATUS_SBEr 3336
#define IESMIF_ECB_SBE_SYNDROME12r 3337
#define IESMIF_INTR_CLEARr 3338
#define IESMIF_INTR_ENABLEr 3339
#define IESMIF_INTR_STATUSr 3340
#define IESMIF_STATUS2r 3341
#define IESMIF_STATUS3r 3342
#define IESMIF_STATUS4r 3343
#define IESMIF_STATUS5r 3344
#define IESMIF_STATUS6r 3345
#define IESMIF_STATUS7r 3346
#define IFP_BUS_PARITY_DEBUGr 3347
#define IFP_COUNTER_MUX_DATA_STAGING_PARITY_CONTROLr 3348
#define IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr 3349
#define IFP_COUNTER_PARITY_CONTROLr 3350
#define IFP_COUNTER_PARITY_STATUSr 3351
#define IFP_COUNTER_PARITY_STATUS_INTRr 3352
#define IFP_COUNTER_PARITY_STATUS_NACKr 3353
#define IFP_GM_LOGICAL_TO_PHYSICAL_MAPPINGr 3354
#define IFP_HW_CONTROLr 3355
#define IFP_ING_DVP_2_CONTROLr 3356
#define IFP_ING_DVP_2_PARITY_CONTROLr 3357
#define IFP_ING_DVP_2_PARITY_STATUS_INTRr 3358
#define IFP_ING_DVP_2_PARITY_STATUS_NACKr 3359
#define IFP_METER_MUX_DATA_STAGING_PARITY_CONTROLr 3360
#define IFP_METER_MUX_DATA_STAGING_PARITY_STATUS_INTRr 3361
#define IFP_METER_PARITY_CONTROLr 3362
#define IFP_METER_PARITY_STATUSr 3363
#define IFP_METER_PARITY_STATUS_INTRr 3364
#define IFP_METER_PARITY_STATUS_NACKr 3365
#define IFP_PARITY_ERRORr 3366
#define IFP_PARITY_ERROR_MASKr 3367
#define IFP_POLICY_PARITY_CONTROLr 3368
#define IFP_POLICY_PARITY_STATUSr 3369
#define IFP_POLICY_PARITY_STATUS_INTRr 3370
#define IFP_POLICY_PARITY_STATUS_NACKr 3371
#define IFP_POLICY_TABLE_PARITY_CONTROLr 3372
#define IFP_POLICY_TABLE_PARITY_STATUSr 3373
#define IFP_PWR_WATCH_DOG_CONTROLr 3374
#define IFP_PWR_WATCH_DOG_STATUSr 3375
#define IFP_REDIRECTION_PROFILE_PARITY_CONTROLr 3376
#define IFP_REDIRECTION_PROFILE_PARITY_STATUS_INTRr 3377
#define IFP_REDIRECTION_PROFILE_PARITY_STATUS_NACKr 3378
#define IFP_STORM_CONTROL_PARITY_CONTROLr 3379
#define IFP_STORM_CONTROL_PARITY_STATUSr 3380
#define IFP_STORM_CONTROL_PARITY_STATUS_INTRr 3381
#define IFP_STORM_CONTROL_PARITY_STATUS_NACKr 3382
#define IGMP_MLD_PKT_CONTROLr 3383
#define IGR_CONFIGr 3384
#define IGR_DEBUGr 3385
#define IGR_IPORTr 3386
#define IGR_PORTr 3387
#define IGR_VLAN_CONTROLr 3388
#define IHG_LOOKUPr 3389
#define IHIGIG_CONTROLr 3390
#define IHOLDr 3391
#define IHOLD0r 3392
#define IHOLD1r 3393
#define IHOLD2r 3394
#define IHOLD3r 3395
#define IHOLD4r 3396
#define IHOLD5r 3397
#define IHOLD6r 3398
#define IHOLD7r 3399
#define IHOLD8r 3400
#define IHOLD9r 3401
#define IHOLD10r 3402
#define IHOLD11r 3403
#define IHOLD12r 3404
#define IHOLD13r 3405
#define IHOLSTATUSr 3406
#define IHOL_D0r 3407
#define IHOL_D1r 3408
#define IHOL_D2r 3409
#define IHOL_D3r 3410
#define IHOL_MH0r 3411
#define IHOL_MH1r 3412
#define IHOL_MH2r 3413
#define IHOL_RX_DA_LSr 3414
#define IHOL_RX_DA_MSr 3415
#define IHOL_RX_LENGTH_TYPEr 3416
#define IHOL_RX_OPCODEr 3417
#define IIBP_D0r 3418
#define IIBP_D1r 3419
#define IIBP_D2r 3420
#define IIBP_D3r 3421
#define IIBP_MH0r 3422
#define IIBP_MH1r 3423
#define IIBP_MH2r 3424
#define IIBP_RX_DA_LSr 3425
#define IIBP_RX_DA_MSr 3426
#define IIBP_RX_LENGTH_TYPEr 3427
#define IIBP_RX_OPCODEr 3428
#define IIF_ENTRY_SRCH_AVAILr 3429
#define IIMBPr 3430
#define IIMRPr 3431
#define IING_DBGr 3432
#define IING_EGRMSKBMAPr 3433
#define IING_EGRMSKBMAP_64r 3434
#define IIPMCr 3435
#define IIPMC_TRUNK_BLOCK_MASKr 3436
#define IIPPKTSr 3437
#define IIRSEL_TM_REG_1r 3438
#define IKNOWN_MCAST_BLOCK_MASKr 3439
#define IKNOWN_MCAST_BLOCK_MASK_64r 3440
#define IL2LU_PWR_WATCH_DOG_CONTROLr 3441
#define IL2LU_PWR_WATCH_DOG_STATUSr 3442
#define IL2LU_TM_REG_1r 3443
#define IL2LU_WW_REG_1r 3444
#define IL2MC_TM_REG_1r 3445
#define IL3LU_TM_REG_1r 3446
#define IL3MC_ERBFIFO_STATUSr 3447
#define IL3MC_ERB_CTLr 3448
#define IL3MC_ERB_INTR_CLEARr 3449
#define IL3MC_ERB_INTR_ENABLEr 3450
#define IL3MC_ERB_INTR_STATUSr 3451
#define IL3MC_EXTFP_POLICY_DED_INFOr 3452
#define IL3MC_EXTFP_POLICY_SEC_INFOr 3453
#define IL3MC_FP0RSPFIFO_RS_CTLr 3454
#define IL3MC_FP0RSPFIFO_RS_STATUSr 3455
#define IL3MC_FP1RSPFIFO_RS_CTLr 3456
#define IL3MC_FP1RSPFIFO_RS_STATUSr 3457
#define IL3MC_FPCREQFIFO_WS_STATUSr 3458
#define IL3MC_IPCF_PTR_MISMATCH_INFOr 3459
#define IL3MC_L2L3RSPFIFO_RS_CTLr 3460
#define IL3MC_L2L3RSPFIFO_RS_STATUSr 3461
#define IL3MC_TM_REG_1r 3462
#define ILINKr 3463
#define ILLEGAL_TYPE_CNTr 3464
#define ILLEGAL_TYPE_CNT_CG0r 3465
#define ILLEGAL_TYPE_CNT_CG1r 3466
#define ILNKBLKr 3467
#define ILOCAL_SW_DISABLE_DEFAULT_PBMr 3468
#define ILOCAL_SW_DISABLE_DEFAULT_PBM_64r 3469
#define ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRRr 3470
#define ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r 3471
#define ILPM_TM_REG_1r 3472
#define ILPM_TM_REG_2r 3473
#define ILTOMCr 3474
#define IL_DEBUG_CAT4K_OOBFCr 3475
#define IL_DEBUG_CONFIGr 3476
#define IL_DEBUG_CREDITr 3477
#define IL_ECC_DEBUG0r 3478
#define IL_ECC_ERROR_ADDR_0r 3479
#define IL_ECC_ERROR_ADDR_1r 3480
#define IL_ECC_ERROR_L2_INTERRUPT_MASKr 3481
#define IL_ECC_ERROR_L2_INTRr 3482
#define IL_ERRINJ_CMDSTS_DONEr 3483
#define IL_ERRINJ_CMDSTS_GOr 3484
#define IL_ERRINJ_CONFIG_CONTINUOUSr 3485
#define IL_ERRINJ_CONFIG_COUNTr 3486
#define IL_ERRINJ_CONFIG_LANE_0r 3487
#define IL_FLOWCONTROL_CONFIGr 3488
#define IL_FLOWCONTROL_L2_INTERRUPT_MASKr 3489
#define IL_FLOWCONTROL_L2_INTRr 3490
#define IL_FLOWCONTROL_OOB_RX_STSr 3491
#define IL_FLOWCONTROL_RXFC_OVERRIDE_VAL0r 3492
#define IL_FLOWCONTROL_RXFC_OVERRIDE_VAL1r 3493
#define IL_FLOWCONTROL_RXFC_STS0r 3494
#define IL_FLOWCONTROL_RXFC_STS1r 3495
#define IL_FLOWCONTROL_TXFC_OVERRIDE_VAL0r 3496
#define IL_FLOWCONTROL_TXFC_OVERRIDE_VAL1r 3497
#define IL_FLOWCONTROL_TXFC_STS0r 3498
#define IL_FLOWCONTROL_TXFC_STS1r 3499
#define IL_GLOBAL_CONFIGr 3500
#define IL_GLOBAL_CONTROLr 3501
#define IL_GLOBAL_ERROR_STATUSr 3502
#define IL_IEEE_CRC32_CONFIGr 3503
#define IL_LOOPBACK_CONFIGr 3504
#define IL_MEMORY_INITr 3505
#define IL_MEMORY_INIT_DONEr 3506
#define IL_MEM_DEBUG0r 3507
#define IL_MEM_DEBUG1r 3508
#define IL_MEM_DEBUG2r 3509
#define IL_MU_LLFC_CONTROLr 3510
#define IL_MU_LLFC_STATUSr 3511
#define IL_PKTCAP_CHANNEL_SEL_0r 3512
#define IL_PKTCAP_CHANNEL_SEL_1r 3513
#define IL_PKTCAP_CONFIGr 3514
#define IL_PKTCAP_CONTROLr 3515
#define IL_PKTCAP_PKTHDR_0r 3516
#define IL_PKTCAP_PKTHDR_1r 3517
#define IL_PKTCAP_PKTHDR_2r 3518
#define IL_PKTCAP_PKTHDR_3r 3519
#define IL_PKTCAP_PKTHDR_4r 3520
#define IL_PKTCAP_PKTHDR_5r 3521
#define IL_PKTCAP_PKTHDR_6r 3522
#define IL_PKTCAP_PKTHDR_7r 3523
#define IL_PKTCAP_PKTHDR_8r 3524
#define IL_PKTCAP_PKTHDR_9r 3525
#define IL_PKTCAP_PKTHDR_10r 3526
#define IL_PKTCAP_PKTHDR_11r 3527
#define IL_PKTCAP_PKTHDR_12r 3528
#define IL_PKTCAP_PKTHDR_13r 3529
#define IL_PKTCAP_PKTHDR_14r 3530
#define IL_PKTCAP_PKTHDR_15r 3531
#define IL_PKTCAP_PKTHDR_16r 3532
#define IL_PKTCAP_PKTHDR_17r 3533
#define IL_PKTCAP_PKTHDR_18r 3534
#define IL_PKTCAP_PKTHDR_19r 3535
#define IL_PKTCAP_PKTHDR_20r 3536
#define IL_PKTCAP_PKTHDR_21r 3537
#define IL_PKTCAP_PKTHDR_22r 3538
#define IL_PKTCAP_PKTHDR_23r 3539
#define IL_PKTCAP_PKTHDR_24r 3540
#define IL_PKTCAP_PKTHDR_25r 3541
#define IL_PKTCAP_PKTHDR_26r 3542
#define IL_PKTCAP_PKTHDR_27r 3543
#define IL_PKTCAP_PKTHDR_28r 3544
#define IL_PKTCAP_PKTHDR_29r 3545
#define IL_PKTCAP_PKTHDR_30r 3546
#define IL_PKTCAP_PKTHDR_31r 3547
#define IL_PKTCAP_PKTHDR_32r 3548
#define IL_PKTCAP_PKTHDR_33r 3549
#define IL_PKTCAP_PKTHDR_34r 3550
#define IL_PKTCAP_PKTHDR_35r 3551
#define IL_PKTCAP_PKTHDR_36r 3552
#define IL_PKTCAP_PKTHDR_37r 3553
#define IL_PKTCAP_PKTHDR_38r 3554
#define IL_PKTCAP_PKTHDR_39r 3555
#define IL_PKTCAP_PKTHDR_40r 3556
#define IL_PKTCAP_PKTHDR_41r 3557
#define IL_PKTCAP_PKTHDR_42r 3558
#define IL_PKTCAP_PKTHDR_43r 3559
#define IL_PKTCAP_PKTHDR_44r 3560
#define IL_PKTCAP_PKTHDR_45r 3561
#define IL_PKTCAP_PKTHDR_46r 3562
#define IL_PKTCAP_PKTHDR_47r 3563
#define IL_PKTCAP_PKTHDR_48r 3564
#define IL_PKTCAP_PKTHDR_49r 3565
#define IL_PKTCAP_PKTHDR_50r 3566
#define IL_PKTCAP_PKTHDR_51r 3567
#define IL_PKTCAP_PKTHDR_52r 3568
#define IL_PKTCAP_PKTHDR_53r 3569
#define IL_PKTCAP_PKTHDR_54r 3570
#define IL_PKTCAP_PKTHDR_55r 3571
#define IL_PKTCAP_PKTHDR_56r 3572
#define IL_PKTCAP_PKTHDR_57r 3573
#define IL_PKTCAP_PKTHDR_58r 3574
#define IL_PKTCAP_PKTHDR_59r 3575
#define IL_PKTCAP_PKTHDR_60r 3576
#define IL_PKTCAP_PKTHDR_61r 3577
#define IL_PKTCAP_PKTHDR_62r 3578
#define IL_PKTCAP_PKTHDR_63r 3579
#define IL_PKTCAP_PKTSB_0r 3580
#define IL_PKTCAP_PKTSB_1r 3581
#define IL_PKTCAP_PKTSB_2r 3582
#define IL_PKTCAP_PKTSB_3r 3583
#define IL_PKTCAP_PKTSB_4r 3584
#define IL_PKTCAP_PKTSB_5r 3585
#define IL_PKTCAP_PKTSB_6r 3586
#define IL_PKTCAP_PKTSB_7r 3587
#define IL_PKTCAP_STATUSr 3588
#define IL_PKTINJ_CONFIG0r 3589
#define IL_PKTINJ_CONFIG1r 3590
#define IL_PKTINJ_CONFIG2r 3591
#define IL_PKTINJ_CONFIG3r 3592
#define IL_PKTINJ_CONFIG4r 3593
#define IL_PKTINJ_CONFIG5r 3594
#define IL_PKTINJ_CONTROLr 3595
#define IL_PKTINJ_PKTHDR_0r 3596
#define IL_PKTINJ_PKTHDR_1r 3597
#define IL_PKTINJ_PKTHDR_2r 3598
#define IL_PKTINJ_PKTHDR_3r 3599
#define IL_PKTINJ_PKTHDR_4r 3600
#define IL_PKTINJ_PKTHDR_5r 3601
#define IL_PKTINJ_PKTHDR_6r 3602
#define IL_PKTINJ_PKTHDR_7r 3603
#define IL_PKTINJ_PKTHDR_8r 3604
#define IL_PKTINJ_PKTHDR_9r 3605
#define IL_PKTINJ_PKTHDR_10r 3606
#define IL_PKTINJ_PKTHDR_11r 3607
#define IL_PKTINJ_PKTHDR_12r 3608
#define IL_PKTINJ_PKTHDR_13r 3609
#define IL_PKTINJ_PKTHDR_14r 3610
#define IL_PKTINJ_PKTHDR_15r 3611
#define IL_PKTINJ_PKTHDR_16r 3612
#define IL_PKTINJ_PKTHDR_17r 3613
#define IL_PKTINJ_PKTHDR_18r 3614
#define IL_PKTINJ_PKTHDR_19r 3615
#define IL_PKTINJ_PKTHDR_20r 3616
#define IL_PKTINJ_PKTHDR_21r 3617
#define IL_PKTINJ_PKTHDR_22r 3618
#define IL_PKTINJ_PKTHDR_23r 3619
#define IL_PKTINJ_PKTHDR_24r 3620
#define IL_PKTINJ_PKTHDR_25r 3621
#define IL_PKTINJ_PKTHDR_26r 3622
#define IL_PKTINJ_PKTHDR_27r 3623
#define IL_PKTINJ_PKTHDR_28r 3624
#define IL_PKTINJ_PKTHDR_29r 3625
#define IL_PKTINJ_PKTHDR_30r 3626
#define IL_PKTINJ_PKTHDR_31r 3627
#define IL_PKTINJ_PKTHDR_32r 3628
#define IL_PKTINJ_PKTHDR_33r 3629
#define IL_PKTINJ_PKTHDR_34r 3630
#define IL_PKTINJ_PKTHDR_35r 3631
#define IL_PKTINJ_PKTHDR_36r 3632
#define IL_PKTINJ_PKTHDR_37r 3633
#define IL_PKTINJ_PKTHDR_38r 3634
#define IL_PKTINJ_PKTHDR_39r 3635
#define IL_PKTINJ_PKTHDR_40r 3636
#define IL_PKTINJ_PKTHDR_41r 3637
#define IL_PKTINJ_PKTHDR_42r 3638
#define IL_PKTINJ_PKTHDR_43r 3639
#define IL_PKTINJ_PKTHDR_44r 3640
#define IL_PKTINJ_PKTHDR_45r 3641
#define IL_PKTINJ_PKTHDR_46r 3642
#define IL_PKTINJ_PKTHDR_47r 3643
#define IL_PKTINJ_PKTHDR_48r 3644
#define IL_PKTINJ_PKTHDR_49r 3645
#define IL_PKTINJ_PKTHDR_50r 3646
#define IL_PKTINJ_PKTHDR_51r 3647
#define IL_PKTINJ_PKTHDR_52r 3648
#define IL_PKTINJ_PKTHDR_53r 3649
#define IL_PKTINJ_PKTHDR_54r 3650
#define IL_PKTINJ_PKTHDR_55r 3651
#define IL_PKTINJ_PKTHDR_56r 3652
#define IL_PKTINJ_PKTHDR_57r 3653
#define IL_PKTINJ_PKTHDR_58r 3654
#define IL_PKTINJ_PKTHDR_59r 3655
#define IL_PKTINJ_PKTHDR_60r 3656
#define IL_PKTINJ_PKTHDR_61r 3657
#define IL_PKTINJ_PKTHDR_62r 3658
#define IL_PKTINJ_PKTHDR_63r 3659
#define IL_PKTINJ_STATUSr 3660
#define IL_RX_CDR_LOCK_CONTROLr 3661
#define IL_RX_CHAN_ENABLE0r 3662
#define IL_RX_CHAN_ENABLE1r 3663
#define IL_RX_CONFIGr 3664
#define IL_RX_CORE_CONFIG0r 3665
#define IL_RX_CORE_CONFIG1r 3666
#define IL_RX_CORE_CONTROL0r 3667
#define IL_RX_CORE_STATUS0r 3668
#define IL_RX_CORE_STATUS1r 3669
#define IL_RX_CORE_STATUS2r 3670
#define IL_RX_CORE_STAT_MU_0r 3671
#define IL_RX_ERRDET0_L2_INTERRUPT_MASKr 3672
#define IL_RX_ERRDET0_L2_INTRr 3673
#define IL_RX_ERRDET1_L2_INTERRUPT_MASKr 3674
#define IL_RX_ERRDET1_L2_INTRr 3675
#define IL_RX_ERRDET2_L2_INTERRUPT_MASKr 3676
#define IL_RX_ERRDET2_L2_INTRr 3677
#define IL_RX_ERRDET3_L2_INTERRUPT_MASKr 3678
#define IL_RX_ERRDET3_L2_INTRr 3679
#define IL_RX_ERRDET4_L2_INTERRUPT_MASKr 3680
#define IL_RX_ERRDET4_L2_INTRr 3681
#define IL_RX_ERRDET5_L2_INTERRUPT_MASKr 3682
#define IL_RX_ERRDET5_L2_INTRr 3683
#define IL_RX_LANE_SWAP_CONTROL_0r 3684
#define IL_RX_LANE_SWAP_CONTROL_1r 3685
#define IL_RX_LANE_SWAP_CONTROL_2r 3686
#define IL_RX_LANE_SWAP_CONTROL_3r 3687
#define IL_RX_LANE_SWAP_CONTROL_4r 3688
#define IL_RX_LANE_SWAP_CONTROL_5r 3689
#define IL_RX_LANE_SWAP_CONTROL_6r 3690
#define IL_RX_LANE_SWAP_CONTROL_7r 3691
#define IL_RX_LANE_SWAP_CONTROL_8r 3692
#define IL_RX_LANE_SWAP_CONTROL_9r 3693
#define IL_RX_LANE_SWAP_CONTROL_10r 3694
#define IL_RX_LANE_SWAP_CONTROL_11r 3695
#define IL_RX_LANE_SWAP_CONTROL_12r 3696
#define IL_RX_LANE_SWAP_CONTROL_13r 3697
#define IL_RX_LANE_SWAP_CONTROL_14r 3698
#define IL_RX_LANE_SWAP_CONTROL_15r 3699
#define IL_STATS_RXSAT0_INTERRUPT_MASKr 3700
#define IL_STATS_RXSAT0_INTRr 3701
#define IL_STATS_RXSAT1_INTERRUPT_MASKr 3702
#define IL_STATS_RXSAT1_INTRr 3703
#define IL_STATS_TXSAT0_INTERRUPT_MASKr 3704
#define IL_STATS_TXSAT0_INTRr 3705
#define IL_STATS_TXSAT1_INTERRUPT_MASKr 3706
#define IL_STATS_TXSAT1_INTRr 3707
#define IL_TX_CHAN_ENABLE0r 3708
#define IL_TX_CHAN_ENABLE1r 3709
#define IL_TX_CONFIGr 3710
#define IL_TX_CORE_CONFIG0r 3711
#define IL_TX_CORE_CONFIG1r 3712
#define IL_TX_CORE_CONFIG2r 3713
#define IL_TX_CORE_CONTROL0r 3714
#define IL_TX_CORE_CONTROL_MU_0r 3715
#define IL_TX_ERRDET0_L2_INTERRUPT_MASKr 3716
#define IL_TX_ERRDET0_L2_INTRr 3717
#define IL_TX_LANE_SWAP_CONTROL_0r 3718
#define IL_TX_LANE_SWAP_CONTROL_1r 3719
#define IL_TX_LANE_SWAP_CONTROL_2r 3720
#define IL_TX_LANE_SWAP_CONTROL_3r 3721
#define IL_TX_LANE_SWAP_CONTROL_4r 3722
#define IL_TX_LANE_SWAP_CONTROL_5r 3723
#define IL_TX_LANE_SWAP_CONTROL_6r 3724
#define IL_TX_LANE_SWAP_CONTROL_7r 3725
#define IL_TX_LANE_SWAP_CONTROL_8r 3726
#define IL_TX_LANE_SWAP_CONTROL_9r 3727
#define IL_TX_LANE_SWAP_CONTROL_10r 3728
#define IL_TX_LANE_SWAP_CONTROL_11r 3729
#define IL_TX_LANE_SWAP_CONTROL_12r 3730
#define IL_TX_LANE_SWAP_CONTROL_13r 3731
#define IL_TX_LANE_SWAP_CONTROL_14r 3732
#define IL_TX_LANE_SWAP_CONTROL_15r 3733
#define IL_TX_REF_CLOCK_SELECTr 3734
#define IMBPr 3735
#define IMC_TRUNK_BLOCK_MASKr 3736
#define IMIRRORr 3737
#define IMIRROR_BITMAPr 3738
#define IMIRROR_BITMAP_64r 3739
#define IMIRROR_BITMAP_PARITY_CONTROLr 3740
#define IMIRROR_BITMAP_PARITY_STATUS_INTRr 3741
#define IMIRROR_BITMAP_PARITY_STATUS_NACKr 3742
#define IMIRROR_CONTROLr 3743
#define IMIRROR_DEST_BITMAPr 3744
#define IMMU_FUSE_DEBUG0r 3745
#define IMMU_FUSE_DEBUG1r 3746
#define IMMU_FUSE_DEBUG2r 3747
#define IMODPORT_15_8r 3748
#define IMODPORT_23_16r 3749
#define IMODPORT_31_24r 3750
#define IMODPORT_39_32r 3751
#define IMODPORT_47_40r 3752
#define IMODPORT_55_48r 3753
#define IMODPORT_63_56r 3754
#define IMODPORT_7_0r 3755
#define IMRPr 3756
#define IMRP4r 3757
#define IMRP6r 3758
#define IM_MTP_INDEXr 3759
#define INGBUFFERTHRESr 3760
#define INGCELLLIMITDISCARDCG0r 3761
#define INGCELLLIMITDISCARDCG1r 3762
#define INGCELLLIMITIBPCG0r 3763
#define INGCELLLIMITIBPCG1r 3764
#define INGLIMITr 3765
#define INGLIMITDISCARDr 3766
#define INGLIMITRESETr 3767
#define INGPKTLIMITSCOSr 3768
#define INGRESS_DEBUGr 3769
#define INGR_METER_CTRLr 3770
#define INGR_METER_STATUSr 3771
#define ING_BYPASS_CTRLr 3772
#define ING_CNTLr 3773
#define ING_CONFIGr 3774
#define ING_CONFIG_2r 3775
#define ING_CONFIG_64r 3776
#define ING_COS_MAPr 3777
#define ING_COS_MODEr 3778
#define ING_CPUTOBMAPr 3779
#define ING_CTRLr 3780
#define ING_CTRL2r 3781
#define ING_DVP_PARITY_CONTROLr 3782
#define ING_DVP_PARITY_STATUS_INTRr 3783
#define ING_DVP_PARITY_STATUS_NACKr 3784
#define ING_DVP_TABLE_PARITY_CONTROLr 3785
#define ING_DVP_TABLE_PARITY_STATUS_INTRr 3786
#define ING_DVP_TABLE_PARITY_STATUS_NACKr 3787
#define ING_EAV_CLASSr 3788
#define ING_EGRMSKBMAPr 3789
#define ING_EGRMSKBMAP_64r 3790
#define ING_EGRMSKBMAP_PARITY_CONTROLr 3791
#define ING_EGRMSKBMAP_PARITY_STATUS_INTRr 3792
#define ING_EGRMSKBMAP_PARITY_STATUS_NACKr 3793
#define ING_EN_EFILTER_BITMAPr 3794
#define ING_EN_EFILTER_BITMAP_64r 3795
#define ING_EPC_LNKBMAPr 3796
#define ING_EVENT_DEBUGr 3797
#define ING_EVENT_DEBUG_2r 3798
#define ING_EVENT_DEBUG_2_Xr 3799
#define ING_EVENT_DEBUG_2_Yr 3800
#define ING_EVENT_DEBUG_MASKr 3801
#define ING_EVENT_DEBUG_Xr 3802
#define ING_EVENT_DEBUG_Yr 3803
#define ING_FCOE_ETHERTYPEr 3804
#define ING_HBFC_CNM_ETHERTYPEr 3805
#define ING_HBFC_CNTAG_ETHERTYPEr 3806
#define ING_HGTRUNKr 3807
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_CONTROLr 3808
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_STATUS_INTRr 3809
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_STATUS_NACKr 3810
#define ING_HW_RESET_CONTROL_1r 3811
#define ING_HW_RESET_CONTROL_2r 3812
#define ING_HW_RESET_CONTROL_2_Xr 3813
#define ING_HW_RESET_CONTROL_2_Yr 3814
#define ING_IPFIX_CONFIGr 3815
#define ING_IPFIX_CURRENT_TIMEr 3816
#define ING_IPFIX_EOP_BUF_PARITY_CONTROLr 3817
#define ING_IPFIX_EOP_BUF_PARITY_STATUS_INTRr 3818
#define ING_IPFIX_EOP_BUF_PARITY_STATUS_NACKr 3819
#define ING_IPFIX_EXPORT_FIFO_COUNTERr 3820
#define ING_IPFIX_EXPORT_FIFO_PARITY_CONTROLr 3821
#define ING_IPFIX_EXPORT_FIFO_PARITY_STATUSr 3822
#define ING_IPFIX_EXPORT_FIFO_PARITY_STATUS_NACKr 3823
#define ING_IPFIX_EXPORT_FIFO_READ_PTRr 3824
#define ING_IPFIX_EXPORT_FIFO_WRITE_PTRr 3825
#define ING_IPFIX_FLOW_PARITY_CONTROLr 3826
#define ING_IPFIX_FLOW_PARITY_STATUS_INTRr 3827
#define ING_IPFIX_FLOW_PARITY_STATUS_NACKr 3828
#define ING_IPFIX_FLOW_RATE_CONTROLr 3829
#define ING_IPFIX_HASH_CONTROLr 3830
#define ING_IPFIX_MAXIMUM_IDLE_AGE_SETr 3831
#define ING_IPFIX_MAXIMUM_LIVE_TIME_SETr 3832
#define ING_IPFIX_MINIMUM_LIVE_TIME_SETr 3833
#define ING_IPFIX_MIRROR_CONTROL_64r 3834
#define ING_IPFIX_MISSED_BUCKET_FULL_COUNTr 3835
#define ING_IPFIX_MISSED_EXPORT_FULL_COUNTr 3836
#define ING_IPFIX_MISSED_PORT_LIMIT_COUNTr 3837
#define ING_IPFIX_PORT_CONFIGr 3838
#define ING_IPFIX_PORT_LIMIT_STATUSr 3839
#define ING_IPFIX_PORT_RECORD_COUNTr 3840
#define ING_IPFIX_PORT_RECORD_LIMIT_SETr 3841
#define ING_IPFIX_PORT_SAMPLING_COUNTERr 3842
#define ING_IPFIX_RAM_CONTROLr 3843
#define ING_IPFIX_SAMPLING_LIMIT_SETr 3844
#define ING_IPFIX_SESSION_PARITY_CONTROLr 3845
#define ING_IPFIX_SESSION_PARITY_STATUSr 3846
#define ING_IPFIX_SESSION_PARITY_STATUS_INTR_0r 3847
#define ING_IPFIX_SESSION_PARITY_STATUS_INTR_1r 3848
#define ING_IPFIX_SESSION_PARITY_STATUS_NACK_0r 3849
#define ING_IPFIX_SESSION_PARITY_STATUS_NACK_1r 3850
#define ING_IPMC_PTR_CTRLr 3851
#define ING_L2_TUNNEL_PARSE_CONTROLr 3852
#define ING_L3_NEXT_HOP_DBGCTRLr 3853
#define ING_L3_NEXT_HOP_DEBUGr 3854
#define ING_L3_NEXT_HOP_PARITY_CONTROLr 3855
#define ING_L3_NEXT_HOP_PARITY_STATUSr 3856
#define ING_L3_NEXT_HOP_PARITY_STATUS_INTRr 3857
#define ING_L3_NEXT_HOP_PARITY_STATUS_NACKr 3858
#define ING_MIRROR_COS_CONTROLr 3859
#define ING_MIRTOBMAPr 3860
#define ING_MISC_CONFIGr 3861
#define ING_MISC_CONFIG2r 3862
#define ING_MISC_PORT_CONFIGr 3863
#define ING_MODMAP_CTRLr 3864
#define ING_MPLS_INNER_TPIDr 3865
#define ING_MPLS_TPIDr 3866
#define ING_MPLS_TPID_0r 3867
#define ING_MPLS_TPID_1r 3868
#define ING_MPLS_TPID_2r 3869
#define ING_MPLS_TPID_3r 3870
#define ING_NIV_CONFIGr 3871
#define ING_NIV_RX_FRAMES_ERROR_DROPr 3872
#define ING_NIV_RX_FRAMES_FORWARDING_DROPr 3873
#define ING_NIV_RX_FRAMES_VLAN_TAGGEDr 3874
#define ING_OUTER_TPIDr 3875
#define ING_OUTER_TPID_0r 3876
#define ING_OUTER_TPID_1r 3877
#define ING_OUTER_TPID_2r 3878
#define ING_OUTER_TPID_3r 3879
#define ING_PORT_THROTTLE_CFGr 3880
#define ING_PORT_THROTTLE_ENABLE_64r 3881
#define ING_PRI_CNG_MAP_PARITY_CONTROLr 3882
#define ING_PRI_CNG_MAP_PARITY_STATUS_INTRr 3883
#define ING_PRI_CNG_MAP_PARITY_STATUS_NACKr 3884
#define ING_PRTTODEVIDr 3885
#define ING_PW_TERM_SEQ_NUM_PARITY_CONTROLr 3886
#define ING_PW_TERM_SEQ_NUM_PARITY_STATUS_INTRr 3887
#define ING_PW_TERM_SEQ_NUM_PARITY_STATUS_NACKr 3888
#define ING_QCN_CNM_ETHERTYPEr 3889
#define ING_QCN_CNTAG_ETHERTYPEr 3890
#define ING_Q_BEGINr 3891
#define ING_SERVICE_COUNTER_TABLE_PARITY_CONTROLr 3892
#define ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTRr 3893
#define ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACKr 3894
#define ING_SRCMODFILTERr 3895
#define ING_SYS_RSVD_VIDr 3896
#define ING_TRILL_ADJACENCYr 3897
#define ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr 3898
#define ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr 3899
#define ING_TRILL_RX_PKTSr 3900
#define ING_UNTAGGED_PHB_PARITY_CONTROLr 3901
#define ING_UNTAGGED_PHB_PARITY_STATUS_INTRr 3902
#define ING_UNTAGGED_PHB_PARITY_STATUS_NACKr 3903
#define ING_VINTF_COUNTER_TABLE_PARITY_CONTROLr 3904
#define ING_VINTF_COUNTER_TABLE_PARITY_STATUS_INTRr 3905
#define ING_VINTF_COUNTER_TABLE_PARITY_STATUS_NACKr 3906
#define ING_VOQFC_IDr 3907
#define ING_VOQFC_MACDA_LSr 3908
#define ING_VOQFC_MACDA_MSr 3909
#define ING_WESP_PROTO_CONTROLr 3910
#define INITIAL_ING_L3_NEXT_HOP_PARITY_CONTROLr 3911
#define INITIAL_ING_L3_NEXT_HOP_PARITY_STATUSr 3912
#define INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_INTRr 3913
#define INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_NACKr 3914
#define INITIAL_L3_ECMP_GROUP_PARITY_CONTROLr 3915
#define INITIAL_L3_ECMP_GROUP_PARITY_STATUS_INTRr 3916
#define INITIAL_L3_ECMP_GROUP_PARITY_STATUS_NACKr 3917
#define INITIAL_L3_ECMP_PARITY_CONTROLr 3918
#define INITIAL_L3_ECMP_PARITY_STATUS_INTRr 3919
#define INITIAL_L3_ECMP_PARITY_STATUS_NACKr 3920
#define INITIAL_NHOP_PARITY_CONTROLr 3921
#define INITIAL_NHOP_PARITY_STATUSr 3922
#define INITIAL_NHOP_PARITY_STATUS_INTRr 3923
#define INITIAL_NHOP_PARITY_STATUS_NACKr 3924
#define INITIAL_PROT_NHI_TABLE_PARITY_CONTROLr 3925
#define INITIAL_PROT_NHI_TABLE_PARITY_STATUS_INTRr 3926
#define INITIAL_PROT_NHI_TABLE_PARITY_STATUS_NACKr 3927
#define INIT_DONE_STATUSr 3928
#define INI_ECMP_GRP_PARITY_CONTROLr 3929
#define INI_ECMP_GRP_PARITY_STATUS_INTRr 3930
#define INI_ECMP_GRP_PARITY_STATUS_NACKr 3931
#define INI_L3_ECMP_PARITY_CONTROLr 3932
#define INI_L3_ECMP_PARITY_STATUS_INTRr 3933
#define INI_L3_ECMP_PARITY_STATUS_NACKr 3934
#define INI_PROT_NHI_PARITY_CONTROLr 3935
#define INI_PROT_NHI_PARITY_STATUS_INTRr 3936
#define INI_PROT_NHI_PARITY_STATUS_NACKr 3937
#define INNER_TPIDr 3938
#define INONIPr 3939
#define INPUT_PORT_RX_ENABLEr 3940
#define INPUT_PORT_RX_ENABLE0_64r 3941
#define INPUT_PORT_RX_ENABLE1_64r 3942
#define INPUT_PORT_RX_ENABLE_64r 3943
#define IP0_BISRr 3944
#define IP0_BISR_REGr 3945
#define IP0_EP_BISR_RD_DATAr 3946
#define IP0_INTR_ENABLEr 3947
#define IP0_INTR_STATUSr 3948
#define IP1_BISRr 3949
#define IP1_BISR_RD_DATAr 3950
#define IP1_BISR_REGr 3951
#define IP1_INTR_ENABLEr 3952
#define IP1_INTR_STATUSr 3953
#define IP1_PARITY_INTR_STATUSr 3954
#define IP2_BISRr 3955
#define IP2_BISR_RD_DATAr 3956
#define IP2_BISR_REGr 3957
#define IP2_INTR_ENABLEr 3958
#define IP2_INTR_ENABLE_2r 3959
#define IP2_INTR_STATUSr 3960
#define IP2_INTR_STATUS_2r 3961
#define IP2_PARITY_INTR_STATUSr 3962
#define IP3_BISRr 3963
#define IP3_BISR_REGr 3964
#define IP3_INTR_ENABLEr 3965
#define IP3_INTR_ENABLE_1r 3966
#define IP3_INTR_ENABLE_2r 3967
#define IP3_INTR_STATUSr 3968
#define IP3_INTR_STATUS_1r 3969
#define IP3_INTR_STATUS_2r 3970
#define IP3_PARITY_INTR_STATUSr 3971
#define IP4FDr 3972
#define IP4_BISR_REGr 3973
#define IP4_INTR_ENABLEr 3974
#define IP4_INTR_STATUSr 3975
#define IP4_PARITY_STATUSr 3976
#define IP5_INTR_ENABLEr 3977
#define IP5_INTR_ENABLE_1r 3978
#define IP5_INTR_ENABLE_2r 3979
#define IP5_INTR_STATUSr 3980
#define IP5_INTR_STATUS_1r 3981
#define IP5_INTR_STATUS_2r 3982
#define IP6FDr 3983
#define IPARS_BUS_PARITY_DEBUGr 3984
#define IPARS_DBGCTRLr 3985
#define IPARS_DEBUGr 3986
#define IPARS_ECC_ERRORr 3987
#define IPARS_ECC_ERROR_MASKr 3988
#define IPARS_ECC_STATUSr 3989
#define IPARS_HW_CONTROLr 3990
#define IPARS_MEM_INITr 3991
#define IPARS_PARITY_ERRORr 3992
#define IPARS_PARITY_ERROR_MASKr 3993
#define IPARS_REGS_DEBUGr 3994
#define IPARS_STM_ECCr 3995
#define IPARS_TM_REG_1r 3996
#define IPAUSE_D0r 3997
#define IPAUSE_D1r 3998
#define IPAUSE_D2r 3999
#define IPAUSE_D3r 4000
#define IPAUSE_MH0r 4001
#define IPAUSE_MH1r 4002
#define IPAUSE_MH2r 4003
#define IPAUSE_RX_DA_LSr 4004
#define IPAUSE_RX_DA_MSr 4005
#define IPAUSE_RX_LENGTH_TYPEr 4006
#define IPAUSE_RX_OPCODEr 4007
#define IPAUSE_TX_PKT_XOFF_VALr 4008
#define IPAUSE_WATCHDOG_INIT_VALr 4009
#define IPAUSE_WATCHDOG_THRESHr 4010
#define IPDISCr 4011
#define IPFIX_AGE_CONTROLr 4012
#define IPFIX_RAM_CONTROLr 4013
#define IPG_HD_BKP_CNTLr 4014
#define IPIC_SPARE_REG0r 4015
#define IPIC_SPARE_REG1r 4016
#define IPIC_SPARE_REG2r 4017
#define IPIC_SPARE_REG3r 4018
#define IPIPE_PERR_CONTROLr 4019
#define IPMCGROUPMEMDEBUGr 4020
#define IPMCGROUPTBLMEMDEBUGr 4021
#define IPMCGRPMEMDEBUGr 4022
#define IPMCIDXINCACONFIGr 4023
#define IPMCIDXINCAENr 4024
#define IPMCIDXINCAEN_64r 4025
#define IPMCIDXINCBCONFIGr 4026
#define IPMCIDXINCBENr 4027
#define IPMCIDXINCBEN_64r 4028
#define IPMCIDXINCCCONFIGr 4029
#define IPMCIDXINCCENr 4030
#define IPMCIDXINCCEN_64r 4031
#define IPMCIDXINCCONFIGr 4032
#define IPMCINTFTBLMEMDEBUGr 4033
#define IPMCREPLICATIONCFGr 4034
#define IPMCREPLICATIONCFG0r 4035
#define IPMCREPLICATIONCFG1r 4036
#define IPMCREPLICATIONCOUNTr 4037
#define IPMCREPLICATIONCOUNT0r 4038
#define IPMCREPLICATIONCOUNT1r 4039
#define IPMCREPOVERLMTPBMr 4040
#define IPMCREP_SRCHFAILr 4041
#define IPMCREP_SRCHFAIL_64r 4042
#define IPMCVLANMEMDEBUGr 4043
#define IPMC_ENTRY_V6r 4044
#define IPMC_ENTRY_V4_AVAILr 4045
#define IPMC_ENTRY_V4_BLKCNTr 4046
#define IPMC_ENTRY_V6_AVAILr 4047
#define IPMC_ENTRY_V6_BLKCNTr 4048
#define IPMC_ENTRY_VLDr 4049
#define IPMC_L2_MTUr 4050
#define IPMC_L2_MTU_0r 4051
#define IPMC_L2_MTU_1r 4052
#define IPMC_L2_MTU_2r 4053
#define IPMC_L2_MTU_3r 4054
#define IPMC_L2_MTU_4r 4055
#define IPMC_L2_MTU_5r 4056
#define IPMC_L2_MTU_6r 4057
#define IPMC_L2_MTU_7r 4058
#define IPMC_L3_MTUr 4059
#define IPMC_L3_MTU_0r 4060
#define IPMC_L3_MTU_1r 4061
#define IPMC_L3_MTU_2r 4062
#define IPMC_L3_MTU_3r 4063
#define IPMC_L3_MTU_4r 4064
#define IPMC_L3_MTU_5r 4065
#define IPMC_L3_MTU_6r 4066
#define IPMC_L3_MTU_7r 4067
#define IPMC_MTU_CONFIGr 4068
#define IPMC_TRUNK_BLOCK_MASKr 4069
#define IPMC_V4_MAPPING_0r 4070
#define IPMC_V6_MAPPING_0r 4071
#define IPV4IPMCIDXINCCONFIGr 4072
#define IPV4_FRAME_CHECKSr 4073
#define IPV6IPMCIDXINCCONFIGr 4074
#define IPV6_EXT_HEADER0r 4075
#define IPV6_EXT_HEADER1r 4076
#define IPV6_EXT_HEADER2r 4077
#define IPV6_EXT_HEADER3r 4078
#define IPV6_FRAME_CHECKSr 4079
#define IPV6_MIN_FRAG_SIZEr 4080
#define IP_COUNTERS_PARITY_CONTROLr 4081
#define IP_COUNTERS_PARITY_STATUS_INTRr 4082
#define IP_COUNTERS_PARITY_STATUS_NACKr 4083
#define IP_PROTOCOL_FILTERr 4084
#define IR64r 4085
#define IR127r 4086
#define IR255r 4087
#define IR511r 4088
#define IR1023r 4089
#define IR1518r 4090
#define IR2047r 4091
#define IR4095r 4092
#define IR8191r 4093
#define IR9216r 4094
#define IR16383r 4095
#define IRAGEr 4096
#define IRBCAr 4097
#define IRBYTr 4098
#define IRDISCr 4099
#define IRDROPr 4100
#define IRERBYTr 4101
#define IRERPKTr 4102
#define IRFCSr 4103
#define IRFLRr 4104
#define IRFRGr 4105
#define IRHOLr 4106
#define IRIBPr 4107
#define IRJBRr 4108
#define IRJUNKr 4109
#define IRMAXr 4110
#define IRMCAr 4111
#define IRMEBr 4112
#define IRMEGr 4113
#define IROVRr 4114
#define IRPKTr 4115
#define IRPOKr 4116
#define IRPSEr 4117
#define IRSEL_TM_REG_1r 4118
#define IRUCr 4119
#define IRUCAr 4120
#define IRUNDr 4121
#define IRXCFr 4122
#define IRXPFr 4123
#define IRXPPr 4124
#define IRXUOr 4125
#define ISDISCr 4126
#define ISEC_DEBUG_1r 4127
#define ISEC_DEBUG_PKT_CAPTUREr 4128
#define ISEC_ECC_ERRORr 4129
#define ISEC_ECC_ERROR_MASKr 4130
#define ISEC_ERR_PKT_CNTr 4131
#define ISEC_FIPS_INDIRECT_ACCESSr 4132
#define ISEC_FIPS_INDIRECT_ADDRr 4133
#define ISEC_FIPS_INDIRECT_RD_DATAr 4134
#define ISEC_FIPS_INDIRECT_WR_DATAr 4135
#define ISEC_GLOBAL_CTRLr 4136
#define ISEC_GLOBAL_PRE_SCALEr 4137
#define ISEC_GLOBAL_TICK_TIMEr 4138
#define ISEC_GLOBAL_TIMERr 4139
#define ISEC_MASTER_CTRLr 4140
#define ISEC_PN_THDr 4141
#define ISEC_RUNT_PKT_CNTr 4142
#define ISEC_RUNT_THRESHOLDr 4143
#define ISEC_SA_EXPIRY_INTr 4144
#define ISEC_SA_EXPIRY_INT_MASKr 4145
#define ISEC_SOFT_SA_EXPIRY_INTr 4146
#define ISEC_SOFT_SA_EXPIRY_INT_MASKr 4147
#define ISEC_TOT_PKT_CNTr 4148
#define ISMODBLKr 4149
#define ISTAT_CAUSEr 4150
#define ISW1_BUS_PARITY_DEBUGr 4151
#define ISW1_DSCP_TABLE_ECC_STATUSr 4152
#define ISW1_ECC_DEBUGr 4153
#define ISW1_ECC_ERRORr 4154
#define ISW1_ECC_ERROR_MASKr 4155
#define ISW1_ERRORr 4156
#define ISW1_ERROR_MASKr 4157
#define ISW1_HW_CONTROLr 4158
#define ISW1_INIT_DATAr 4159
#define ISW1_MEM_DEBUGr 4160
#define ISW1_MEM_INITr 4161
#define ISW1_PARITY_ERRORr 4162
#define ISW1_PARITY_ERROR_MASKr 4163
#define ISW1_REGS_DEBUGr 4164
#define ISW1_TM_REG_1r 4165
#define ISW1_UFLOW_A_0_ECC_STATUSr 4166
#define ISW1_UFLOW_A_1_ECC_STATUSr 4167
#define ISW1_UFLOW_B_0_ECC_STATUSr 4168
#define ISW1_UFLOW_B_1_ECC_STATUSr 4169
#define ISW2_BUS_PARITY_DEBUGr 4170
#define ISW2_DEBUG0r 4171
#define ISW2_DEBUG1r 4172
#define ISW2_DEBUG2r 4173
#define ISW2_DEBUG3r 4174
#define ISW2_DEBUG_CAPTURE_CAPTURE_FILTERr 4175
#define ISW2_DEBUG_CAPTURE_CSRr 4176
#define ISW2_DEBUG_CAPTURE_ING_EVENT_SELr 4177
#define ISW2_DEBUG_CAPTURE_TRIGGER_FILTERr 4178
#define ISW2_ECC_ERROR0r 4179
#define ISW2_ECC_ERROR1r 4180
#define ISW2_ECC_ERROR2r 4181
#define ISW2_ECC_ERROR0_MASKr 4182
#define ISW2_ECC_ERROR1_MASKr 4183
#define ISW2_ECC_ERROR2_MASKr 4184
#define ISW2_HW_CONTROLr 4185
#define ISW2_INIT_DATA0r 4186
#define ISW2_INIT_DATA1r 4187
#define ISW2_INIT_DATA2r 4188
#define ISW2_INIT_DATA3r 4189
#define ISW2_INIT_DATA4r 4190
#define ISW2_MEM_INIT0r 4191
#define ISW2_MEM_INIT1r 4192
#define ISW2_MEM_INIT2r 4193
#define ISW2_PARITY_ERRORr 4194
#define ISW2_PARITY_ERROR_MASKr 4195
#define ISW2_REGS_DEBUGr 4196
#define ISW2_TM_REG_1r 4197
#define IT64r 4198
#define IT127r 4199
#define IT255r 4200
#define IT511r 4201
#define IT1023r 4202
#define IT1518r 4203
#define IT2047r 4204
#define IT4095r 4205
#define IT8191r 4206
#define IT9216r 4207
#define IT16383r 4208
#define ITABRTr 4209
#define ITAGEr 4210
#define ITAG_ETHERTYPEr 4211
#define ITBCAr 4212
#define ITBYTr 4213
#define ITERRr 4214
#define ITFCSr 4215
#define ITFRGr 4216
#define ITHOLr 4217
#define ITIBPr 4218
#define ITIPr 4219
#define ITIPDr 4220
#define ITMAXr 4221
#define ITMCAr 4222
#define ITOVRr 4223
#define ITPKTr 4224
#define ITPOKr 4225
#define ITPRGr 4226
#define ITPSEr 4227
#define ITR64r 4228
#define ITR127r 4229
#define ITR255r 4230
#define ITR511r 4231
#define ITR1023r 4232
#define ITR1522r 4233
#define ITRMAXr 4234
#define ITUCr 4235
#define ITUCAr 4236
#define ITUFLr 4237
#define ITXPFr 4238
#define ITXPPr 4239
#define IUCASTr 4240
#define IUMC_TRUNK_BLOCK_MASKr 4241
#define IUNHGIr 4242
#define IUNKHDRr 4243
#define IUNKNOWN_MCAST_BLOCK_MASKr 4244
#define IUNKNOWN_MCAST_BLOCK_MASK_64r 4245
#define IUNKNOWN_MCAST_BLOCK_MASK_HIr 4246
#define IUNKNOWN_OPCODEr 4247
#define IUNKNOWN_OPCODE_HIr 4248
#define IUNKNOWN_UCAST_BLOCK_MASKr 4249
#define IUNKNOWN_UCAST_BLOCK_MASK_64r 4250
#define IUNKNOWN_UCAST_BLOCK_MASK_HIr 4251
#define IUNKOPCr 4252
#define IUSER_TRUNK_HASH_SELECTr 4253
#define IVLAN_BUS_PARITY_DEBUGr 4254
#define IVLAN_CONTROLr 4255
#define IVLAN_DBGCTRLr 4256
#define IVLAN_ECC_ERRORr 4257
#define IVLAN_ECC_ERROR_MASKr 4258
#define IVLAN_INITr 4259
#define IVLAN_INIT_DATA0r 4260
#define IVLAN_INIT_DATA1r 4261
#define IVLAN_PARITY_ERRORr 4262
#define IVLAN_PARITY_ERROR_MASKr 4263
#define IVLAN_REGS_DEBUGr 4264
#define IVLAN_TM_REG_1r 4265
#define IVTX_ENTRY_SRCH_AVAILr 4266
#define IVXLT_BUS_PARITY_DEBUGr 4267
#define IVXLT_PARITY_ERRORr 4268
#define IVXLT_PARITY_ERROR_MASKr 4269
#define IVXLT_TM_REG_1r 4270
#define IVXLT_TM_REG_2r 4271
#define KNOWN_MCAST_BLOCK_MASKr 4272
#define KNOWN_MCAST_BLOCK_MASK_64r 4273
#define KNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr 4274
#define KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTRr 4275
#define KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACKr 4276
#define L2MC_DBGCTRLr 4277
#define L2MC_PARITY_CONTROLr 4278
#define L2MC_PARITY_STATUSr 4279
#define L2MC_PARITY_STATUS_INTRr 4280
#define L2MC_PARITY_STATUS_NACKr 4281
#define L2_AGE_DEBUGr 4282
#define L2_AGE_DEBUG_2r 4283
#define L2_AGE_TIMERr 4284
#define L2_AUX_HASH_CONTROLr 4285
#define L2_BULK_CONTROLr 4286
#define L2_ENTRY_ADDR_MASKr 4287
#define L2_ENTRY_CONTROLr 4288
#define L2_ENTRY_DA_DBGCTRL_0r 4289
#define L2_ENTRY_DA_DBGCTRL_1r 4290
#define L2_ENTRY_DA_DBGCTRL_2r 4291
#define L2_ENTRY_DA_DBGCTRL_3r 4292
#define L2_ENTRY_DA_DBGCTRL_4r 4293
#define L2_ENTRY_DA_DBGCTRL_5r 4294
#define L2_ENTRY_DA_DBGCTRL_6r 4295
#define L2_ENTRY_DA_DBGCTRL_7r 4296
#define L2_ENTRY_DA_DBGCTRL_8r 4297
#define L2_ENTRY_DBGCTRL0r 4298
#define L2_ENTRY_DBGCTRL1r 4299
#define L2_ENTRY_DBGCTRL_0r 4300
#define L2_ENTRY_DBGCTRL_1r 4301
#define L2_ENTRY_DBGCTRL_2r 4302
#define L2_ENTRY_DBGCTRL_3r 4303
#define L2_ENTRY_PARITY_CONTROLr 4304
#define L2_ENTRY_PARITY_STATUSr 4305
#define L2_ENTRY_PARITY_STATUS_0r 4306
#define L2_ENTRY_PARITY_STATUS_1r 4307
#define L2_ENTRY_PARITY_STATUS_INTR_0r 4308
#define L2_ENTRY_PARITY_STATUS_INTR_1r 4309
#define L2_ENTRY_PARITY_STATUS_NACK_0r 4310
#define L2_ENTRY_PARITY_STATUS_NACK_1r 4311
#define L2_ENTRY_SA_DBGCTRL_0r 4312
#define L2_ENTRY_SA_DBGCTRL_1r 4313
#define L2_ENTRY_SA_DBGCTRL_2r 4314
#define L2_ENTRY_SA_DBGCTRL_3r 4315
#define L2_ENTRY_SA_DBGCTRL_4r 4316
#define L2_ENTRY_SA_DBGCTRL_5r 4317
#define L2_ENTRY_SA_DBGCTRL_6r 4318
#define L2_ENTRY_SA_DBGCTRL_7r 4319
#define L2_ENTRY_SA_DBGCTRL_8r 4320
#define L2_HITDA_DBGCTRLr 4321
#define L2_HITSA_DBGCTRLr 4322
#define L2_HIT_CONTROLr 4323
#define L2_HIT_DBGCTRLr 4324
#define L2_HIT_DBGCTRL_0r 4325
#define L2_HIT_DBGCTRL_1r 4326
#define L2_HIT_DBGCTRL_2r 4327
#define L2_HIT_DBGCTRL_3r 4328
#define L2_HIT_DBGCTRL_4r 4329
#define L2_ISr 4330
#define L2_LEARN_CONTROLr 4331
#define L2_MOD_FIFO_CNTr 4332
#define L2_MOD_FIFO_DBGCTRLr 4333
#define L2_MOD_FIFO_PARITY_CONTROLr 4334
#define L2_MOD_FIFO_PARITY_STATUS_INTRr 4335
#define L2_MOD_FIFO_PARITY_STATUS_NACKr 4336
#define L2_MOD_FIFO_RD_PTRr 4337
#define L2_MOD_FIFO_STATUSr 4338
#define L2_MOD_FIFO_WR_PTRr 4339
#define L2_PP_CTr 4340
#define L2_PP_SAMr 4341
#define L2_USER_ENTRY_CAM_BIST_CONFIGr 4342
#define L2_USER_ENTRY_CAM_BIST_CONTROLr 4343
#define L2_USER_ENTRY_CAM_BIST_DBGCTRLr 4344
#define L2_USER_ENTRY_CAM_BIST_DBG_DATAr 4345
#define L2_USER_ENTRY_CAM_BIST_ENABLEr 4346
#define L2_USER_ENTRY_CAM_BIST_S10_STATUSr 4347
#define L2_USER_ENTRY_CAM_BIST_S2_STATUSr 4348
#define L2_USER_ENTRY_CAM_BIST_S3_STATUSr 4349
#define L2_USER_ENTRY_CAM_BIST_S5_STATUSr 4350
#define L2_USER_ENTRY_CAM_BIST_S6_STATUSr 4351
#define L2_USER_ENTRY_CAM_BIST_S8_STATUSr 4352
#define L2_USER_ENTRY_CAM_BIST_STATUSr 4353
#define L2_USER_ENTRY_CAM_CONTROLr 4354
#define L2_USER_ENTRY_CAM_DBGCTRLr 4355
#define L2_USER_ENTRY_DATA_DBGCTRLr 4356
#define L2_USER_ENTRY_DATA_PARITY_CONTROLr 4357
#define L2_USER_ENTRY_DATA_PARITY_STATUS_INTRr 4358
#define L2_USER_ENTRY_DATA_PARITY_STATUS_NACKr 4359
#define L2_USER_ENTRY_DBGCTRLr 4360
#define L2_USER_SAMr 4361
#define L3MC_DBGCTRLr 4362
#define L3MC_PARITY_CONTROLr 4363
#define L3MC_PARITY_STATUSr 4364
#define L3_AUX_HASH_CONTROLr 4365
#define L3_DEFIP_128_CAM_BIST_CONFIGr 4366
#define L3_DEFIP_128_CAM_BIST_CONTROLr 4367
#define L3_DEFIP_128_CAM_BIST_DBG_DATAr 4368
#define L3_DEFIP_128_CAM_BIST_STATUSr 4369
#define L3_DEFIP_128_CAM_DBGCTRLr 4370
#define L3_DEFIP_128_CAM_DBGCTRL0r 4371
#define L3_DEFIP_128_CAM_ENABLEr 4372
#define L3_DEFIP_128_DATA_DBGCTRLr 4373
#define L3_DEFIP_128_DATA_PARITY_CONTROLr 4374
#define L3_DEFIP_128_DATA_PARITY_STATUS_INTRr 4375
#define L3_DEFIP_128_DATA_PARITY_STATUS_NACKr 4376
#define L3_DEFIP_CAM_BIST_CONFIGr 4377
#define L3_DEFIP_CAM_BIST_CONTROLr 4378
#define L3_DEFIP_CAM_BIST_DBGCTRLr 4379
#define L3_DEFIP_CAM_BIST_DBG_DATAr 4380
#define L3_DEFIP_CAM_BIST_S10_STATUSr 4381
#define L3_DEFIP_CAM_BIST_S12_STATUSr 4382
#define L3_DEFIP_CAM_BIST_S2_STATUSr 4383
#define L3_DEFIP_CAM_BIST_S3_STATUSr 4384
#define L3_DEFIP_CAM_BIST_S5_STATUSr 4385
#define L3_DEFIP_CAM_BIST_S6_STATUSr 4386
#define L3_DEFIP_CAM_BIST_S8_STATUSr 4387
#define L3_DEFIP_CAM_BIST_STATUSr 4388
#define L3_DEFIP_CAM_CONTROL0r 4389
#define L3_DEFIP_CAM_CONTROL1r 4390
#define L3_DEFIP_CAM_DBGCTRL0r 4391
#define L3_DEFIP_CAM_DBGCTRL1r 4392
#define L3_DEFIP_CAM_DBGCTRL2r 4393
#define L3_DEFIP_CAM_DBGCTRL3r 4394
#define L3_DEFIP_CAM_DEBUG_DATA_0r 4395
#define L3_DEFIP_CAM_DEBUG_DATA_1r 4396
#define L3_DEFIP_CAM_DEBUG_DATA_2r 4397
#define L3_DEFIP_CAM_DEBUG_SENDr 4398
#define L3_DEFIP_CAM_ENABLEr 4399
#define L3_DEFIP_DATA_DBGCTRLr 4400
#define L3_DEFIP_DATA_DBGCTRL_0r 4401
#define L3_DEFIP_DATA_DBGCTRL_1r 4402
#define L3_DEFIP_DATA_PARITY_CONTROLr 4403
#define L3_DEFIP_DATA_PARITY_STATUS_INTRr 4404
#define L3_DEFIP_DATA_PARITY_STATUS_NACKr 4405
#define L3_DEFIP_PARITY_CONTROLr 4406
#define L3_DEFIP_PARITY_STATUSr 4407
#define L3_DEFIP_RPF_CONTROLr 4408
#define L3_ECMP_DBGCTRLr 4409
#define L3_ECMP_GROUP_PARITY_CONTROLr 4410
#define L3_ECMP_GROUP_PARITY_STATUS_INTRr 4411
#define L3_ECMP_GROUP_PARITY_STATUS_NACKr 4412
#define L3_ECMP_PARITY_CONTROLr 4413
#define L3_ECMP_PARITY_STATUS_INTRr 4414
#define L3_ECMP_PARITY_STATUS_NACKr 4415
#define L3_ENTRY_ADDR_MASKr 4416
#define L3_ENTRY_CONTROLr 4417
#define L3_ENTRY_DBGCTRL0r 4418
#define L3_ENTRY_DBGCTRL1r 4419
#define L3_ENTRY_DBGCTRL2r 4420
#define L3_ENTRY_DBGCTRL3r 4421
#define L3_ENTRY_DBGCTRL4r 4422
#define L3_ENTRY_DBGCTRL5r 4423
#define L3_ENTRY_DBGCTRL6r 4424
#define L3_ENTRY_PARITY_CONTROLr 4425
#define L3_ENTRY_PARITY_STATUSr 4426
#define L3_ENTRY_PARITY_STATUS_0r 4427
#define L3_ENTRY_PARITY_STATUS_1r 4428
#define L3_ENTRY_PARITY_STATUS_INTR_0r 4429
#define L3_ENTRY_PARITY_STATUS_INTR_1r 4430
#define L3_ENTRY_PARITY_STATUS_NACK_0r 4431
#define L3_ENTRY_PARITY_STATUS_NACK_1r 4432
#define L3_HIT_DEBUGr 4433
#define L3_IIF_PARITY_CONTROLr 4434
#define L3_IIF_PARITY_STATUSr 4435
#define L3_IIF_PARITY_STATUS_INTRr 4436
#define L3_IIF_PARITY_STATUS_NACKr 4437
#define L3_IPMC_1_PARITY_CONTROLr 4438
#define L3_IPMC_1_PARITY_STATUS_INTRr 4439
#define L3_IPMC_1_PARITY_STATUS_NACKr 4440
#define L3_IPMC_PARITY_CONTROLr 4441
#define L3_IPMC_PARITY_STATUSr 4442
#define L3_IPMC_PARITY_STATUS_INTRr 4443
#define L3_IPMC_PARITY_STATUS_NACKr 4444
#define L3_IPMC_REMAP_PARITY_CONTROLr 4445
#define L3_IPMC_REMAP_PARITY_STATUS_INTRr 4446
#define L3_IPMC_REMAP_PARITY_STATUS_NACKr 4447
#define L3_MTU_VALUES_PARITY_CONTROLr 4448
#define L3_MTU_VALUES_PARITY_STATUSr 4449
#define L3_MTU_VALUES_PARITY_STATUS_INTRr 4450
#define L3_MTU_VALUES_PARITY_STATUS_NACKr 4451
#define L3_TUNNEL_CAM_BIST_CONFIGr 4452
#define L3_TUNNEL_CAM_BIST_DBG_DATAr 4453
#define L3_TUNNEL_CAM_BIST_S10_STATUSr 4454
#define L3_TUNNEL_CAM_BIST_S2_STATUSr 4455
#define L3_TUNNEL_CAM_BIST_S3_STATUSr 4456
#define L3_TUNNEL_CAM_BIST_S5_STATUSr 4457
#define L3_TUNNEL_CAM_BIST_S6_STATUSr 4458
#define L3_TUNNEL_CAM_BIST_S8_STATUSr 4459
#define L3_TUNNEL_CAM_BIST_STATUSr 4460
#define L3_TUNNEL_CAM_CONTROLr 4461
#define L3_TUNNEL_CAM_DBGCTRLr 4462
#define L3_TUNNEL_DATA_ONLY_PARITY_CONTROLr 4463
#define L3_TUNNEL_DATA_ONLY_PARITY_STATUSr 4464
#define L3_TUNNEL_PARITY_CONTROLr 4465
#define L3_TUNNEL_PARITY_STATUS_INTRr 4466
#define L3_TUNNEL_PARITY_STATUS_NACKr 4467
#define LAG_FAILOVER_CONFIGr 4468
#define LAG_FAILOVER_STATUSr 4469
#define LINK_STATUSr 4470
#define LINK_STATUS_64r 4471
#define LINK_STATUS_DEBOUNCE_TIMEOUT_0r 4472
#define LINK_STATUS_DEBOUNCE_TIMEOUT_1r 4473
#define LINK_STATUS_DEBOUNCE_TIMEOUT_2r 4474
#define LINK_STATUS_DEBOUNCE_TIMEOUT_3r 4475
#define LINK_STATUS_DEBOUNCE_TIMEOUT_4r 4476
#define LINK_STATUS_DEBOUNCE_TIMEOUT_5r 4477
#define LINK_STATUS_DEBOUNCE_TIMEOUT_6r 4478
#define LINK_STATUS_DEBOUNCE_TIMEOUT_7r 4479
#define LINK_STATUS_DEBOUNCE_TIMEOUT_8r 4480
#define LINK_STATUS_DEBOUNCE_TIMEOUT_9r 4481
#define LINK_STATUS_DEBOUNCE_TIMEOUT_10r 4482
#define LINK_STATUS_DEBOUNCE_TIMEOUT_11r 4483
#define LINK_STATUS_DEBOUNCE_TIMEOUT_12r 4484
#define LINK_STATUS_DEBOUNCE_TIMEOUT_13r 4485
#define LINK_STATUS_DEBOUNCE_TIMEOUT_14r 4486
#define LINK_STATUS_DEBOUNCE_TIMEOUT_15r 4487
#define LINK_STATUS_DEBOUNCE_TIMEOUT_16r 4488
#define LINK_STATUS_DEBOUNCE_TIMEOUT_17r 4489
#define LINK_STATUS_DEBOUNCE_TIMEOUT_18r 4490
#define LINK_STATUS_DEBOUNCE_TIMEOUT_19r 4491
#define LINK_STATUS_DEBOUNCE_TIMEOUT_20r 4492
#define LINK_STATUS_DEBOUNCE_TIMEOUT_21r 4493
#define LINK_STATUS_DEBOUNCE_TIMEOUT_22r 4494
#define LINK_STATUS_DEBOUNCE_TIMEOUT_23r 4495
#define LINK_STATUS_GLITCH_DETECTr 4496
#define LINK_STATUS_TIMERr 4497
#define LLC_MATCHr 4498
#define LMEP_COMMON_1r 4499
#define LMEP_COMMON_2r 4500
#define LMEP_PARITY_CONTROLr 4501
#define LMEP_PARITY_STATUSr 4502
#define LMEP_PARITY_STATUS_INTRr 4503
#define LMEP_PARITY_STATUS_NACKr 4504
#define LOADING_BAND_THRESHOLDr 4505
#define LOCAL_SW_DISABLE_CTRLr 4506
#define LOCAL_SW_DISABLE_DEFAULT_PBMr 4507
#define LOCAL_SW_DISABLE_DEFAULT_PBM_64r 4508
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRr 4509
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r 4510
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_CONTROLr 4511
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_INTRr 4512
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_NACKr 4513
#define LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_CONTROLr 4514
#define LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_INTRr 4515
#define LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_NACKr 4516
#define LPM_DUP_MAPPING_0r 4517
#define LPM_DUP_MAPPING_1r 4518
#define LPM_END_OVRDr 4519
#define LPM_ENTRY_DUPr 4520
#define LPM_ENTRY_DUP_AVAILr 4521
#define LPM_ENTRY_DUP_BLKCNTr 4522
#define LPM_ENTRY_SRCH_AVAILr 4523
#define LPM_ENTRY_SRCH_BLKCNTr 4524
#define LPM_ENTRY_VLDr 4525
#define LPM_SRCH_MAPPING_0r 4526
#define LPM_SRCH_MAPPING_1r 4527
#define LPM_START_OVRDr 4528
#define LPM_TOTAL_OVRDr 4529
#define LPORT_ECC_CONTROLr 4530
#define LPORT_ECC_STATUS_INTRr 4531
#define LPORT_ECC_STATUS_NACKr 4532
#define LWMCOSCELLSETLIMITr 4533
#define MACSEC_CNTRLr 4534
#define MACSEC_PROG_TX_CRCr 4535
#define MAC_0r 4536
#define MAC_1r 4537
#define MAC_BLOCK_TABLEr 4538
#define MAC_BLOCK_TABLE_PARITY_CONTROLr 4539
#define MAC_BLOCK_TABLE_PARITY_STATUS_INTRr 4540
#define MAC_BLOCK_TABLE_PARITY_STATUS_NACKr 4541
#define MAC_CNTMAXSZr 4542
#define MAC_CORESPARE0r 4543
#define MAC_CTRLr 4544
#define MAC_HCFC_CTRLr 4545
#define MAC_HCFC_STATUSr 4546
#define MAC_LIMIT_CONFIGr 4547
#define MAC_LIMIT_ENABLEr 4548
#define MAC_LIMIT_RAM_DBGCTRLr 4549
#define MAC_MODEr 4550
#define MAC_PFC_COS0_XOFF_CNTr 4551
#define MAC_PFC_COS10_XOFF_CNTr 4552
#define MAC_PFC_COS11_XOFF_CNTr 4553
#define MAC_PFC_COS12_XOFF_CNTr 4554
#define MAC_PFC_COS13_XOFF_CNTr 4555
#define MAC_PFC_COS14_XOFF_CNTr 4556
#define MAC_PFC_COS15_XOFF_CNTr 4557
#define MAC_PFC_COS1_XOFF_CNTr 4558
#define MAC_PFC_COS2_XOFF_CNTr 4559
#define MAC_PFC_COS3_XOFF_CNTr 4560
#define MAC_PFC_COS4_XOFF_CNTr 4561
#define MAC_PFC_COS5_XOFF_CNTr 4562
#define MAC_PFC_COS6_XOFF_CNTr 4563
#define MAC_PFC_COS7_XOFF_CNTr 4564
#define MAC_PFC_COS8_XOFF_CNTr 4565
#define MAC_PFC_COS9_XOFF_CNTr 4566
#define MAC_PFC_CTRLr 4567
#define MAC_PFC_DAr 4568
#define MAC_PFC_DA_0r 4569
#define MAC_PFC_DA_1r 4570
#define MAC_PFC_FIELDr 4571
#define MAC_PFC_OPCODEr 4572
#define MAC_PFC_REFRESH_CTRLr 4573
#define MAC_PFC_TYPEr 4574
#define MAC_RSV_MASKr 4575
#define MAC_RXCTRLr 4576
#define MAC_RXLLFCMSGCNTr 4577
#define MAC_RXLLFCMSGFLDSr 4578
#define MAC_RXLSSCTRLr 4579
#define MAC_RXLSSSTATr 4580
#define MAC_RXMACSAr 4581
#define MAC_RXMAXSZr 4582
#define MAC_RXMUXCTRLr 4583
#define MAC_RXSPARE0r 4584
#define MAC_STAT_UPDATE_MASKr 4585
#define MAC_TXCTRLr 4586
#define MAC_TXLLFCCTRLr 4587
#define MAC_TXLLFCMSGFLDSr 4588
#define MAC_TXMACSAr 4589
#define MAC_TXMAXSZr 4590
#define MAC_TXMUXCTRLr 4591
#define MAC_TXPPPCTRLr 4592
#define MAC_TXPSETHRr 4593
#define MAC_TXSPARE0r 4594
#define MAC_TXTIMESTAMPFIFOREADr 4595
#define MAC_TXTIMESTAMPFIFOSTATUSr 4596
#define MAC_TX_STATUSr 4597
#define MAC_XGXS_CTRLr 4598
#define MAC_XGXS_STATr 4599
#define MAID_PARITY_CONTROLr 4600
#define MAID_PARITY_STATUS_INTRr 4601
#define MAID_PARITY_STATUS_NACKr 4602
#define MAID_REDUCTION_PARITY_CONTROLr 4603
#define MAID_REDUCTION_PARITY_STATUSr 4604
#define MAID_REDUCTION_PARITY_STATUS_INTRr 4605
#define MAID_REDUCTION_PARITY_STATUS_NACKr 4606
#define MAXBUCKETr 4607
#define MAXBUCKETCONFIGr 4608
#define MAXBUCKETCONFIG1r 4609
#define MAXBUCKETCONFIG_64r 4610
#define MAXBUCKETMEMDEBUGr 4611
#define MAXBWCOMMITMENTr 4612
#define MAXFRr 4613
#define MA_INDEX_PARITY_CONTROLr 4614
#define MA_INDEX_PARITY_STATUSr 4615
#define MA_INDEX_PARITY_STATUS_INTRr 4616
#define MA_INDEX_PARITY_STATUS_NACKr 4617
#define MA_STATE_PARITY_CONTROLr 4618
#define MA_STATE_PARITY_STATUSr 4619
#define MA_STATE_PARITY_STATUS_INTRr 4620
#define MA_STATE_PARITY_STATUS_NACKr 4621
#define MCAST_RATE_CONTROLr 4622
#define MCAST_RATE_CONTROL_M0r 4623
#define MCAST_RATE_CONTROL_M1r 4624
#define MCAST_STORM_CONTROLr 4625
#define MCFIFOMEMDEBUGr 4626
#define MCQ_CONFIGr 4627
#define MCQ_DIS_IPMC_REPLICATION0r 4628
#define MCQ_DIS_IPMC_REPLICATION1r 4629
#define MCQ_ERRINTRr 4630
#define MCQ_FIFO_BASE_REGr 4631
#define MCQ_FIFO_EMPTY_REGr 4632
#define MCQ_GRPTBLERRPTRr 4633
#define MCQ_IPMCREP_SRCHFAIL0r 4634
#define MCQ_IPMCREP_SRCHFAIL1r 4635
#define MCQ_IPMC_FAST_FLUSH0r 4636
#define MCQ_IPMC_FAST_FLUSH1r 4637
#define MCQ_IPMC_REPLICATION_STAT0r 4638
#define MCQ_IPMC_REPLICATION_STAT1r 4639
#define MCQ_MCFIFOERRPTRr 4640
#define MCQ_VLANTBLERRPTRr 4641
#define MCU_CHN0_ARB_STATE_1r 4642
#define MCU_CHN0_ARB_STATE_2r 4643
#define MCU_CHN0_AREFr 4644
#define MCU_CHN0_AREF_STATEr 4645
#define MCU_CHN0_ATE_CTRLr 4646
#define MCU_CHN0_ATE_STS1r 4647
#define MCU_CHN0_ATE_STS2r 4648
#define MCU_CHN0_BIST_CTRLr 4649
#define MCU_CHN0_CMDQ_STATEr 4650
#define MCU_CHN0_CONFIGr 4651
#define MCU_CHN0_CONFIG_32r 4652
#define MCU_CHN0_CPUREQ_STATEr 4653
#define MCU_CHN0_CTLr 4654
#define MCU_CHN0_CTL_STATEr 4655
#define MCU_CHN0_CTS_STATEr 4656
#define MCU_CHN0_DDR_REG1r 4657
#define MCU_CHN0_DDR_REG2r 4658
#define MCU_CHN0_DDR_REG3r 4659
#define MCU_CHN0_DDR_STS1r 4660
#define MCU_CHN0_DDR_STS2r 4661
#define MCU_CHN0_DEBUG_CMDQr 4662
#define MCU_CHN0_DEBUG_CTRLr 4663
#define MCU_CHN0_DEBUG_RTQr 4664
#define MCU_CHN0_DEBUG_WDQr 4665
#define MCU_CHN0_DELAY_CTLr 4666
#define MCU_CHN0_EXT_MODEREG_FCr 4667
#define MCU_CHN0_INIT_STATEr 4668
#define MCU_CHN0_MEM_CMDr 4669
#define MCU_CHN0_MODEr 4670
#define MCU_CHN0_MODEREG_FCr 4671
#define MCU_CHN0_MODEREG_RLr 4672
#define MCU_CHN0_MRS_CTRLr 4673
#define MCU_CHN0_PAD_CTLr 4674
#define MCU_CHN0_RDRTNQ_STATE_1r 4675
#define MCU_CHN0_RDRTNQ_STATE_2r 4676
#define MCU_CHN0_RDRTNQ_STATE_3r 4677
#define MCU_CHN0_RDRTNQ_STATE_4r 4678
#define MCU_CHN0_REQ_CMDr 4679
#define MCU_CHN0_REQ_DESCPr 4680
#define MCU_CHN0_TIMINGr 4681
#define MCU_CHN0_TIMING_32r 4682
#define MCU_CHN0_WRDATAQ_STATE_1r 4683
#define MCU_CHN0_WRDATAQ_STATE_2r 4684
#define MCU_CHN1_ARB_STATE_1r 4685
#define MCU_CHN1_ARB_STATE_2r 4686
#define MCU_CHN1_AREFr 4687
#define MCU_CHN1_AREF_STATEr 4688
#define MCU_CHN1_ATE_CTRLr 4689
#define MCU_CHN1_ATE_STS1r 4690
#define MCU_CHN1_ATE_STS2r 4691
#define MCU_CHN1_BIST_CTRLr 4692
#define MCU_CHN1_CMDQ_STATEr 4693
#define MCU_CHN1_CONFIGr 4694
#define MCU_CHN1_CONFIG_32r 4695
#define MCU_CHN1_CPUREQ_STATEr 4696
#define MCU_CHN1_CTLr 4697
#define MCU_CHN1_CTL_STATEr 4698
#define MCU_CHN1_CTS_STATEr 4699
#define MCU_CHN1_DDR_REG1r 4700
#define MCU_CHN1_DDR_REG2r 4701
#define MCU_CHN1_DDR_REG3r 4702
#define MCU_CHN1_DDR_STS1r 4703
#define MCU_CHN1_DDR_STS2r 4704
#define MCU_CHN1_DEBUG_CMDQr 4705
#define MCU_CHN1_DEBUG_CTRLr 4706
#define MCU_CHN1_DEBUG_RTQr 4707
#define MCU_CHN1_DEBUG_WDQr 4708
#define MCU_CHN1_DELAY_CTLr 4709
#define MCU_CHN1_EXT_MODEREG_FCr 4710
#define MCU_CHN1_INIT_STATEr 4711
#define MCU_CHN1_MEM_CMDr 4712
#define MCU_CHN1_MODEr 4713
#define MCU_CHN1_MODEREG_FCr 4714
#define MCU_CHN1_MODEREG_RLr 4715
#define MCU_CHN1_MRS_CTRLr 4716
#define MCU_CHN1_PAD_CTLr 4717
#define MCU_CHN1_RDRTNQ_STATE_1r 4718
#define MCU_CHN1_RDRTNQ_STATE_2r 4719
#define MCU_CHN1_RDRTNQ_STATE_3r 4720
#define MCU_CHN1_RDRTNQ_STATE_4r 4721
#define MCU_CHN1_REQ_CMDr 4722
#define MCU_CHN1_REQ_DESCPr 4723
#define MCU_CHN1_TIMINGr 4724
#define MCU_CHN1_TIMING_32r 4725
#define MCU_CHN1_WRDATAQ_STATE_1r 4726
#define MCU_CHN1_WRDATAQ_STATE_2r 4727
#define MCU_CHN2_ARB_STATE_1r 4728
#define MCU_CHN2_ARB_STATE_2r 4729
#define MCU_CHN2_AREF_STATEr 4730
#define MCU_CHN2_CMDQ_STATEr 4731
#define MCU_CHN2_CONFIGr 4732
#define MCU_CHN2_CPUREQ_STATEr 4733
#define MCU_CHN2_CTLr 4734
#define MCU_CHN2_CTL_STATEr 4735
#define MCU_CHN2_CTS_STATEr 4736
#define MCU_CHN2_DELAY_CTLr 4737
#define MCU_CHN2_INIT_STATEr 4738
#define MCU_CHN2_MEM_CMDr 4739
#define MCU_CHN2_MODEr 4740
#define MCU_CHN2_PAD_CTLr 4741
#define MCU_CHN2_RDRTNQ_STATE_1r 4742
#define MCU_CHN2_RDRTNQ_STATE_2r 4743
#define MCU_CHN2_RDRTNQ_STATE_3r 4744
#define MCU_CHN2_RDRTNQ_STATE_4r 4745
#define MCU_CHN2_TIMINGr 4746
#define MCU_CHN2_WRDATAQ_STATE_1r 4747
#define MCU_CHN2_WRDATAQ_STATE_2r 4748
#define MCU_CHN3_ARB_STATE_1r 4749
#define MCU_CHN3_ARB_STATE_2r 4750
#define MCU_CHN3_AREF_STATEr 4751
#define MCU_CHN3_CMDQ_STATEr 4752
#define MCU_CHN3_CONFIGr 4753
#define MCU_CHN3_CPUREQ_STATEr 4754
#define MCU_CHN3_CTLr 4755
#define MCU_CHN3_CTL_STATEr 4756
#define MCU_CHN3_CTS_STATEr 4757
#define MCU_CHN3_DELAY_CTLr 4758
#define MCU_CHN3_INIT_STATEr 4759
#define MCU_CHN3_MEM_CMDr 4760
#define MCU_CHN3_MODEr 4761
#define MCU_CHN3_PAD_CTLr 4762
#define MCU_CHN3_RDRTNQ_STATE_1r 4763
#define MCU_CHN3_RDRTNQ_STATE_2r 4764
#define MCU_CHN3_RDRTNQ_STATE_3r 4765
#define MCU_CHN3_RDRTNQ_STATE_4r 4766
#define MCU_CHN3_TIMINGr 4767
#define MCU_CHN3_WRDATAQ_STATE_1r 4768
#define MCU_CHN3_WRDATAQ_STATE_2r 4769
#define MCU_DLL_CONTROLr 4770
#define MCU_DLL_STATUSr 4771
#define MCU_ISr 4772
#define MCU_MAIN_CONFIGr 4773
#define MCU_MAIN_CONTROLr 4774
#define MCU_MAIN_STATUSr 4775
#define MCU_PLL_CONTROLr 4776
#define MCU_PLL_STATUSr 4777
#define MC_CONTROL_1r 4778
#define MC_CONTROL_2r 4779
#define MC_CONTROL_3r 4780
#define MC_CONTROL_4r 4781
#define MC_CONTROL_5r 4782
#define MC_TRUNK_BLOCK_MASKr 4783
#define MEM0DLYr 4784
#define MEM1DLYr 4785
#define MEM1_IPMCGRP_TBL_PARITYERRORPTRr 4786
#define MEM1_IPMCGRP_TBL_PARITYERROR_STATUSr 4787
#define MEM1_IPMCVLAN_TBL_PARITYERRORPTRr 4788
#define MEM1_IPMCVLAN_TBL_PARITYERROR_STATUSr 4789
#define MEMCONFIGr 4790
#define MEMFAILINTMASKr 4791
#define MEMFAILINTSTATUSr 4792
#define MEMFAILMSGBITMAPr 4793
#define MEMFAILMSGCOUNTr 4794
#define MEMORYERRORCNTr 4795
#define MEMORYERRORCNTCHr 4796
#define MEMORYPTRERRORCNTCHr 4797
#define MEMORY_TM_0r 4798
#define MEMORY_TM_1r 4799
#define MEM_FAIL_INT_CTRr 4800
#define MEM_FAIL_INT_ENr 4801
#define MEM_FAIL_INT_STATr 4802
#define METER_ATTRIBUTESr 4803
#define METER_CTLr 4804
#define METER_DEF0_0r 4805
#define METER_DEF0_1r 4806
#define METER_DEF1_0r 4807
#define METER_DEF1_1r 4808
#define METER_DEF2_0r 4809
#define METER_DEF2_1r 4810
#define METER_DEF3_0r 4811
#define METER_DEF3_1r 4812
#define METER_DEF4_0r 4813
#define METER_DEF4_1r 4814
#define METER_DEF5_0r 4815
#define METER_DEF5_1r 4816
#define METER_DEF6_0r 4817
#define METER_DEF6_1r 4818
#define METER_DEF7_0r 4819
#define METER_DEF7_1r 4820
#define MGMT_FRAME_ENABLEr 4821
#define MIBPSTATr 4822
#define MIM_DEFAULT_NETWORK_SVPr 4823
#define MIM_ENABLEr 4824
#define MIM_ETHERTYPEr 4825
#define MIM_LIP_2_LEP_FC_ENr 4826
#define MINBUCKETr 4827
#define MINBUCKETCONFIGr 4828
#define MINBUCKETCONFIG1r 4829
#define MINBUCKETCONFIG_64r 4830
#define MINBUCKETCOS0CONFIGr 4831
#define MINBUCKETCOS1CONFIGr 4832
#define MINBUCKETCOS2CONFIGr 4833
#define MINBUCKETCOS3CONFIGr 4834
#define MINBUCKETMEMDEBUGr 4835
#define MINBWGUARANTEEr 4836
#define MINSPCONFIGr 4837
#define MINSPCONFIG_CPUr 4838
#define MIRROR_CONTROLr 4839
#define MIRROR_DEST_BITMAPr 4840
#define MIRROR_SELECTr 4841
#define MISCCONFIGr 4842
#define MISCCONFIG_2r 4843
#define MISSING_START_ERR_STATr 4844
#define MMRP_CONTROL_1r 4845
#define MMRP_CONTROL_2r 4846
#define MMU0_FUSE_DEBUGr 4847
#define MMU1_FUSE_DEBUGr 4848
#define MMUBISRDBGRDDATAr 4849
#define MMUEAVENABLEr 4850
#define MMUECCOVERRIDEr 4851
#define MMUFLUSHCONTROLr 4852
#define MMUMBISTENr 4853
#define MMUMBISTSTATUSr 4854
#define MMUPORTENABLEr 4855
#define MMUPORTENABLEMOD0r 4856
#define MMUPORTENABLEMOD1r 4857
#define MMUPORTENABLE_HIr 4858
#define MMUPORTSTOREENABLEr 4859
#define MMUPORTSTOREENABLEMOD0r 4860
#define MMUPORTSTOREENABLEMOD1r 4861
#define MMUPORTTXENABLEr 4862
#define MMUPORTTXENABLE_HIr 4863
#define MMU_AGING_CTR_ECC_STATUSr 4864
#define MMU_AGING_EXP_ECC_STATUSr 4865
#define MMU_CELLCNTCOSr 4866
#define MMU_CELLCNTINGr 4867
#define MMU_CELLCNTTOTALr 4868
#define MMU_CELLDATA_ECC_STATUSr 4869
#define MMU_CELLLINK_ECC_STATUSr 4870
#define MMU_CELLLMTCOSr 4871
#define MMU_CELLLMTCOS_LOWERr 4872
#define MMU_CELLLMTCOS_UPPERr 4873
#define MMU_CELLLMTINGr 4874
#define MMU_CELLLMTTOTALr 4875
#define MMU_CELLLMTTOTAL_LOWERr 4876
#define MMU_CELLLMTTOTAL_UPPERr 4877
#define MMU_CFAP_ECC_STATUSr 4878
#define MMU_CFGr 4879
#define MMU_CTR_MEM_ECC_STATUSr 4880
#define MMU_CTR_PARITY_ERRr 4881
#define MMU_ECC_DEBUG0r 4882
#define MMU_ECC_DEBUG1r 4883
#define MMU_ECC_ERROR0r 4884
#define MMU_ECC_ERROR1r 4885
#define MMU_ECC_ERROR0_MASKr 4886
#define MMU_ECC_ERROR1_MASKr 4887
#define MMU_EGR_CTRLr 4888
#define MMU_EGR_PARADr 4889
#define MMU_EGS_PRIMODr 4890
#define MMU_EGS_WGTCOSr 4891
#define MMU_ERRSTATr 4892
#define MMU_ERR_VECTORr 4893
#define MMU_ES_ARB_TDM_TABLE_ECC_STATUSr 4894
#define MMU_ING_PARADr 4895
#define MMU_INTCLRr 4896
#define MMU_INTCNTLr 4897
#define MMU_INTCTRLr 4898
#define MMU_INTERRUPT_MASKr 4899
#define MMU_INTRr 4900
#define MMU_INTSTATr 4901
#define MMU_LLA_PARADr 4902
#define MMU_LLFC_RX_CONFIGr 4903
#define MMU_LLFC_TX_CONFIG_1r 4904
#define MMU_LLFC_TX_CONFIG_2r 4905
#define MMU_LLFC_TX_CONFIG_3r 4906
#define MMU_LLFC_TX_CONFIG_4r 4907
#define MMU_MEMFAILSTATUSr 4908
#define MMU_MTRO_CPU_PKT_ECC_STATUSr 4909
#define MMU_MTRO_SHAPE_G0_BUCKET_ECC_STATUSr 4910
#define MMU_MTRO_SHAPE_G0_CONFIG_ECC_STATUSr 4911
#define MMU_MTRO_SHAPE_G1_BUCKET_ECC_STATUSr 4912
#define MMU_MTRO_SHAPE_G1_CONFIG_ECC_STATUSr 4913
#define MMU_MTRO_SHAPE_G2_BUCKET_ECC_STATUSr 4914
#define MMU_MTRO_SHAPE_G2_CONFIG_ECC_STATUSr 4915
#define MMU_MTRO_SHAPE_G3_BUCKET_ECC_STATUSr 4916
#define MMU_MTRO_SHAPE_G3_CONFIG_ECC_STATUSr 4917
#define MMU_PARITYERRORr 4918
#define MMU_PARITYERROR_CCPr 4919
#define MMU_PARITYERROR_CFAPr 4920
#define MMU_PARITYERROR_XQ0r 4921
#define MMU_PARITYERROR_XQ1r 4922
#define MMU_PARITYERROR_XQ2r 4923
#define MMU_PKTCNTCOSr 4924
#define MMU_PKTCNTINGr 4925
#define MMU_PKTHDR0_ECC_STATUSr 4926
#define MMU_PKTLENGTH_ECC_STATUSr 4927
#define MMU_PKTLINK_ECC_STATUSr 4928
#define MMU_PKTLMTCOSr 4929
#define MMU_PKTLMTCOS_LOWERr 4930
#define MMU_PKTLMTCOS_UPPERr 4931
#define MMU_PKTLMTINGr 4932
#define MMU_PP_DBE_CNTr 4933
#define MMU_PP_DBE_LOGr 4934
#define MMU_PP_ECC_CNTLr 4935
#define MMU_PP_ECC_CTRLr 4936
#define MMU_PP_SBE_CNTr 4937
#define MMU_PP_SBE_LOGr 4938
#define MMU_QCN_CNM_CTRL_64r 4939
#define MMU_QCN_CPQ_SEQr 4940
#define MMU_QCN_MEM_DEBUGr 4941
#define MMU_QCN_PARITY_ERRr 4942
#define MMU_SPARE_REG0r 4943
#define MMU_SPARE_REG1r 4944
#define MMU_SPARE_REG2r 4945
#define MMU_SPARE_REG3r 4946
#define MMU_SPARE_REG4r 4947
#define MMU_STATUSr 4948
#define MMU_TO_LOGIC_PORT_MAPPINGr 4949
#define MMU_TO_PHY_PORT_MAPPINGr 4950
#define MMU_TO_XLP0_E2ECC_STATUSr 4951
#define MMU_TO_XLP1_E2ECC_STATUSr 4952
#define MMU_TO_XLP_BKP_STATUSr 4953
#define MMU_TO_XPORT_BKPr 4954
#define MMU_UPK_ERRLOGr 4955
#define MMU_WRED_CFG_ECC_STATUSr 4956
#define MMU_WRED_PORT_CFG_ECC_STATUSr 4957
#define MMU_WRED_PORT_THD_0_ECC_STATUSr 4958
#define MMU_WRED_PORT_THD_1_ECC_STATUSr 4959
#define MMU_WRED_THD_0_ECC_STATUSr 4960
#define MMU_WRED_THD_1_ECC_STATUSr 4961
#define MMU_XQ_EGRMAXTIMEr 4962
#define MMU_XQ_PARADr 4963
#define MODMAP_CTRLr 4964
#define MODPORT_15_8r 4965
#define MODPORT_23_16r 4966
#define MODPORT_31_24r 4967
#define MODPORT_7_0r 4968
#define MODPORT_MAPr 4969
#define MODPORT_MAP_EM_PARITY_CONTROLr 4970
#define MODPORT_MAP_EM_PARITY_STATUSr 4971
#define MODPORT_MAP_IM_PARITY_CONTROLr 4972
#define MODPORT_MAP_IM_PARITY_STATUSr 4973
#define MODPORT_MAP_M0_PARITY_STATUS_INTRr 4974
#define MODPORT_MAP_M0_PARITY_STATUS_NACKr 4975
#define MODPORT_MAP_M1_PARITY_STATUS_INTRr 4976
#define MODPORT_MAP_M1_PARITY_STATUS_NACKr 4977
#define MODPORT_MAP_M2_PARITY_STATUS_INTRr 4978
#define MODPORT_MAP_M2_PARITY_STATUS_NACKr 4979
#define MODPORT_MAP_M3_PARITY_STATUS_INTRr 4980
#define MODPORT_MAP_M3_PARITY_STATUS_NACKr 4981
#define MODPORT_MAP_MIRROR_1_PARITY_CONTROLr 4982
#define MODPORT_MAP_MIRROR_1_PARITY_STATUS_INTRr 4983
#define MODPORT_MAP_MIRROR_1_PARITY_STATUS_NACKr 4984
#define MODPORT_MAP_MIRROR_PARITY_CONTROLr 4985
#define MODPORT_MAP_MIRROR_PARITY_STATUS_INTRr 4986
#define MODPORT_MAP_MIRROR_PARITY_STATUS_NACKr 4987
#define MODPORT_MAP_SELr 4988
#define MODPORT_MAP_SW_PARITY_CONTROLr 4989
#define MODPORT_MAP_SW_PARITY_STATUSr 4990
#define MODPORT_MAP_SW_PARITY_STATUS_INTRr 4991
#define MODPORT_MAP_SW_PARITY_STATUS_NACKr 4992
#define MOD_FIFO_CNTr 4993
#define MOD_MAP_PARITY_CONTROLr 4994
#define MOD_MAP_PARITY_STATUS_INTRr 4995
#define MOD_MAP_PARITY_STATUS_NACKr 4996
#define MOTP_CHECKSUM_STATUSr 4997
#define MPLS_ENABLEr 4998
#define MPLS_ENTRY_DBGCTRLr 4999
#define MPLS_ENTRY_DBGCTRL_0r 5000
#define MPLS_ENTRY_DBGCTRL_1r 5001
#define MPLS_ENTRY_DBGCTRL_2r 5002
#define MPLS_ENTRY_DBGCTRL_3r 5003
#define MPLS_ENTRY_HASH_CONTROLr 5004
#define MPLS_ENTRY_PARITY_CONTROLr 5005
#define MPLS_ENTRY_PARITY_STATUSr 5006
#define MPLS_ENTRY_PARITY_STATUS_INTR_0r 5007
#define MPLS_ENTRY_PARITY_STATUS_INTR_1r 5008
#define MPLS_ENTRY_PARITY_STATUS_NACK_0r 5009
#define MPLS_ENTRY_PARITY_STATUS_NACK_1r 5010
#define MPLS_ETHERTYPEr 5011
#define MPLS_IP_NIBBLE_PEEKING_CTRLr 5012
#define MPLS_MEMORY_DBGCTRLr 5013
#define MPLS_MEMORY_DBGCTRL_0r 5014
#define MPLS_MEMORY_DBGCTRL_1r 5015
#define MPLS_STATION_CAM_BIST_CONFIGr 5016
#define MPLS_STATION_CAM_BIST_CONTROLr 5017
#define MPLS_STATION_CAM_BIST_DBG_DATAr 5018
#define MPLS_STATION_CAM_BIST_STATUSr 5019
#define MPLS_STATION_CAM_DBGCTRLr 5020
#define MRCUSE0r 5021
#define MRCUSE1r 5022
#define MRPCOSr 5023
#define MSYS_FUSE_BITSr 5024
#define MTC0COSr 5025
#define MTC1COSr 5026
#define MTCCOSr 5027
#define MTCREQr 5028
#define MTPCNGDr 5029
#define MTPCNGDRr 5030
#define MTPCNGDYr 5031
#define MTPCOSr 5032
#define MTPCOSDr 5033
#define MTPHOLDr 5034
#define MTP_COSr 5035
#define MTRI_BUCKET_OVERFLOW_INFOr 5036
#define MTRI_BUCKET_OVERFLOW_INTRr 5037
#define MTRI_BUCKET_OVERFLOW_MASKr 5038
#define MTRI_CONFIGr 5039
#define MTRI_IFGr 5040
#define MTRI_PORT_DISCr 5041
#define MTRI_PORT_WARNr 5042
#define MTRO_BUCKET_OVERFLOW_INFOr 5043
#define MTRO_BUCKET_OVERFLOW_INTRr 5044
#define MTRO_BUCKET_OVERFLOW_MASKr 5045
#define MTRO_CONFIGr 5046
#define MTRO_PG_METEREDr 5047
#define MTRO_PORT_METEREDr 5048
#define MTRO_SHAPE_MAXMASKr 5049
#define MTRO_SHAPE_MINMASKr 5050
#define MULTICAST_FREEPTR_STATUSr 5051
#define MULTIPASS_LOOPBACK_BITMAP_64r 5052
#define MVL_ISr 5053
#define MVR_PTR_MEM_DEBUGr 5054
#define MWRQSIZEr 5055
#define MY_STATION_CAM_BIST_CONFIGr 5056
#define MY_STATION_CAM_BIST_CONTROLr 5057
#define MY_STATION_CAM_BIST_DBG_DATAr 5058
#define MY_STATION_CAM_BIST_STATUSr 5059
#define MY_STATION_CAM_DBGCTRLr 5060
#define MY_STATION_DATA_PARITY_CONTROLr 5061
#define MY_STATION_DATA_PARITY_STATUS_INTRr 5062
#define MY_STATION_DATA_PARITY_STATUS_NACKr 5063
#define N2NT_00r 5064
#define N2NT_01r 5065
#define N2NT_02r 5066
#define N2NT_03r 5067
#define N2NT_04r 5068
#define N2NT_05r 5069
#define N2NT_06r 5070
#define N2NT_07r 5071
#define N2NT_08r 5072
#define N2NT_09r 5073
#define N2NT_10r 5074
#define N2NT_11r 5075
#define N2NT_12r 5076
#define N2NT_13r 5077
#define N2NT_14r 5078
#define N2NT_15r 5079
#define NIV_ERROR_DROP_PARITY_CONTROLr 5080
#define NIV_ERROR_DROP_PARITY_STATUS_INTRr 5081
#define NIV_ERROR_DROP_PARITY_STATUS_NACKr 5082
#define NIV_ETHERTYPEr 5083
#define NIV_FORWARDING_DROP_PARITY_CONTROLr 5084
#define NIV_FORWARDING_DROP_PARITY_STATUS_INTRr 5085
#define NIV_FORWARDING_DROP_PARITY_STATUS_NACKr 5086
#define NIV_VLAN_TAGGED_PARITY_CONTROLr 5087
#define NIV_VLAN_TAGGED_PARITY_STATUS_INTRr 5088
#define NIV_VLAN_TAGGED_PARITY_STATUS_NACKr 5089
#define NODETYPE8B10Br 5090
#define NODETYPEFORCERXPLANEr 5091
#define NODETYPETESTr 5092
#define NONUCAST_TRUNK_BLOCK_MASKr 5093
#define NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROLr 5094
#define NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_INTRr 5095
#define NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_NACKr 5096
#define OAM_CCM_COUNT_64r 5097
#define OAM_CURRENT_TIMEr 5098
#define OAM_DROP_CONTROLr 5099
#define OAM_LM_CPU_DATA_CONTROLr 5100
#define OAM_SEC_NS_COUNTER_64r 5101
#define OAM_SEC_NS_COUNTER_ENABLEr 5102
#define OAM_TIMER_CONTROLr 5103
#define OAM_TX_CONTROLr 5104
#define OOBFC_CHANNEL_BASE_64r 5105
#define OOBFC_CHIF_CFGr 5106
#define OOBFC_ENG_PORT_EN_0_64r 5107
#define OOBFC_ENG_PORT_EN_1_64r 5108
#define OOBFC_GCSr 5109
#define OOBFC_ING_PORT_EN_0_64r 5110
#define OOBFC_ING_PORT_EN_1_64r 5111
#define OOBFC_MSG_CRC_CNTr 5112
#define OOBFC_MSG_REG0r 5113
#define OOBFC_MSG_REG1r 5114
#define OOBFC_STSr 5115
#define OOBFC_TX_IDLEr 5116
#define OOBIF_DEBUGr 5117
#define OP_BUFFER_LIMIT_PRI0r 5118
#define OP_BUFFER_LIMIT_REDr 5119
#define OP_BUFFER_LIMIT_RED_CELLr 5120
#define OP_BUFFER_LIMIT_RED_PACKETr 5121
#define OP_BUFFER_LIMIT_RESUME_REDr 5122
#define OP_BUFFER_LIMIT_RESUME_RED_CELLr 5123
#define OP_BUFFER_LIMIT_RESUME_RED_PACKETr 5124
#define OP_BUFFER_LIMIT_RESUME_YELLOWr 5125
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLr 5126
#define OP_BUFFER_LIMIT_RESUME_YELLOW_PACKETr 5127
#define OP_BUFFER_LIMIT_YELLOWr 5128
#define OP_BUFFER_LIMIT_YELLOW_CELLr 5129
#define OP_BUFFER_LIMIT_YELLOW_PACKETr 5130
#define OP_BUFFER_MAX_TOTAL_COUNT_CELLr 5131
#define OP_BUFFER_SHARED_COUNTr 5132
#define OP_BUFFER_SHARED_COUNT_CELLr 5133
#define OP_BUFFER_SHARED_COUNT_PACKETr 5134
#define OP_BUFFER_SHARED_LIMITr 5135
#define OP_BUFFER_SHARED_LIMIT_CELLr 5136
#define OP_BUFFER_SHARED_LIMIT_PACKETr 5137
#define OP_BUFFER_SHARED_LIMIT_RESUMEr 5138
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLr 5139
#define OP_BUFFER_SHARED_LIMIT_RESUME_PACKETr 5140
#define OP_BUFFER_TOTAL_COUNTr 5141
#define OP_BUFFER_TOTAL_COUNT_CELLr 5142
#define OP_BUFFER_TOTAL_COUNT_PACKETr 5143
#define OP_EP_PORT_MAPPING_TABLE_0r 5144
#define OP_EP_PORT_MAPPING_TABLE_1r 5145
#define OP_EP_PORT_MAPPING_TABLE_2r 5146
#define OP_EX_PORT_CONFIG_COS_MIN_0r 5147
#define OP_EX_PORT_CONFIG_COS_MIN_1r 5148
#define OP_EX_PORT_CONFIG_COS_MIN_2r 5149
#define OP_EX_PORT_CONFIG_SPID_0r 5150
#define OP_EX_PORT_CONFIG_SPID_1r 5151
#define OP_EX_PORT_CONFIG_SPID_2r 5152
#define OP_EX_PORT_CONFIG_SPID_3r 5153
#define OP_EX_PORT_CONFIG_SPID_4r 5154
#define OP_EX_QUEUE_MIN_COUNT_CELLr 5155
#define OP_EX_QUEUE_RESET_VALUE_CELLr 5156
#define OP_EX_QUEUE_SHARED_COUNT_CELLr 5157
#define OP_EX_QUEUE_TOTAL_COUNT_CELLr 5158
#define OP_PORT_CONFIGr 5159
#define OP_PORT_CONFIG1_CELLr 5160
#define OP_PORT_CONFIGLr 5161
#define OP_PORT_CONFIGUr 5162
#define OP_PORT_CONFIG_CELLr 5163
#define OP_PORT_CONFIG_PACKETr 5164
#define OP_PORT_DROP_STATE_BMPr 5165
#define OP_PORT_DROP_STATE_CELL_BMP0r 5166
#define OP_PORT_DROP_STATE_CELL_BMP1r 5167
#define OP_PORT_DROP_STATE_CELL_BMP0_64r 5168
#define OP_PORT_DROP_STATE_CELL_BMP1_64r 5169
#define OP_PORT_DROP_STATE_PACKET_BMP0r 5170
#define OP_PORT_DROP_STATE_PACKET_BMP1r 5171
#define OP_PORT_FIRST_FRAGMENT_COUNT_CELLr 5172
#define OP_PORT_FIRST_FRAGMENT_COUNT_PACKETr 5173
#define OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_CELLr 5174
#define OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_PACKETr 5175
#define OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_CELLr 5176
#define OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_PACKETr 5177
#define OP_PORT_LIMIT_COLOR_CELLr 5178
#define OP_PORT_LIMIT_PRI0r 5179
#define OP_PORT_LIMIT_REDr 5180
#define OP_PORT_LIMIT_RED_CELLr 5181
#define OP_PORT_LIMIT_RED_PACKETr 5182
#define OP_PORT_LIMIT_RESUME_COLOR_CELLr 5183
#define OP_PORT_LIMIT_RESUME_RED_CELLr 5184
#define OP_PORT_LIMIT_RESUME_RED_PACKETr 5185
#define OP_PORT_LIMIT_RESUME_YELLOW_CELLr 5186
#define OP_PORT_LIMIT_RESUME_YELLOW_PACKETr 5187
#define OP_PORT_LIMIT_YELLOWr 5188
#define OP_PORT_LIMIT_YELLOW_CELLr 5189
#define OP_PORT_LIMIT_YELLOW_PACKETr 5190
#define OP_PORT_REDIRECT_COUNT_CELLr 5191
#define OP_PORT_REDIRECT_COUNT_PACKETr 5192
#define OP_PORT_REDIRECT_DISC_RESUME_THD_CELLr 5193
#define OP_PORT_REDIRECT_DISC_RESUME_THD_PACKETr 5194
#define OP_PORT_REDIRECT_DISC_SET_THD_CELLr 5195
#define OP_PORT_REDIRECT_DISC_SET_THD_PACKETr 5196
#define OP_PORT_REDIRECT_XQ_COUNT_PACKETr 5197
#define OP_PORT_REDIRECT_XQ_DISC_RESUME_THD_PACKETr 5198
#define OP_PORT_REDIRECT_XQ_DISC_SET_THD_PACKETr 5199
#define OP_PORT_SHARED_COUNTr 5200
#define OP_PORT_SHARED_COUNT_CELLr 5201
#define OP_PORT_SHARED_COUNT_PACKETr 5202
#define OP_PORT_TOTAL_COUNTr 5203
#define OP_PORT_TOTAL_COUNT_CELLr 5204
#define OP_PORT_TOTAL_COUNT_PACKETr 5205
#define OP_QUEUE_CONFIGr 5206
#define OP_QUEUE_CONFIG1_CELLr 5207
#define OP_QUEUE_CONFIG1_PACKETr 5208
#define OP_QUEUE_CONFIGLr 5209
#define OP_QUEUE_CONFIGUr 5210
#define OP_QUEUE_CONFIG_CELLr 5211
#define OP_QUEUE_CONFIG_PACKETr 5212
#define OP_QUEUE_FIRST_FRAGMENT_CONFIG_CELLr 5213
#define OP_QUEUE_FIRST_FRAGMENT_CONFIG_PACKETr 5214
#define OP_QUEUE_FIRST_FRAGMENT_COUNT_CELLr 5215
#define OP_QUEUE_FIRST_FRAGMENT_COUNT_PACKETr 5216
#define OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_CELLr 5217
#define OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_PACKETr 5218
#define OP_QUEUE_LIMIT_COLOR_CELLr 5219
#define OP_QUEUE_LIMIT_PRI0r 5220
#define OP_QUEUE_LIMIT_REDr 5221
#define OP_QUEUE_LIMIT_RED_CELLr 5222
#define OP_QUEUE_LIMIT_RED_PACKETr 5223
#define OP_QUEUE_LIMIT_RESUME_COLOR_CELLr 5224
#define OP_QUEUE_LIMIT_RESUME_COLOR_PACKETr 5225
#define OP_QUEUE_LIMIT_YELLOWr 5226
#define OP_QUEUE_LIMIT_YELLOW_CELLr 5227
#define OP_QUEUE_LIMIT_YELLOW_PACKETr 5228
#define OP_QUEUE_MIN_COUNTr 5229
#define OP_QUEUE_MIN_COUNT_CELLr 5230
#define OP_QUEUE_MIN_COUNT_PACKETr 5231
#define OP_QUEUE_REDIRECT_CONFIG_CELLr 5232
#define OP_QUEUE_REDIRECT_CONFIG_PACKETr 5233
#define OP_QUEUE_REDIRECT_COUNT_CELLr 5234
#define OP_QUEUE_REDIRECT_COUNT_PACKETr 5235
#define OP_QUEUE_REDIRECT_RESET_OFFSET_CELLr 5236
#define OP_QUEUE_REDIRECT_RESET_OFFSET_PACKETr 5237
#define OP_QUEUE_REDIRECT_XQ_CONFIG_PACKETr 5238
#define OP_QUEUE_REDIRECT_XQ_COUNT_PACKETr 5239
#define OP_QUEUE_REDIRECT_XQ_RESET_OFFSET_PACKETr 5240
#define OP_QUEUE_RESET_OFFSETr 5241
#define OP_QUEUE_RESET_OFFSET_CELLr 5242
#define OP_QUEUE_RESET_OFFSET_PACKETr 5243
#define OP_QUEUE_RESET_VALUEr 5244
#define OP_QUEUE_RESET_VALUE_CELLr 5245
#define OP_QUEUE_RESET_VALUE_PACKETr 5246
#define OP_QUEUE_SHARED_COUNTr 5247
#define OP_QUEUE_SHARED_COUNT_CELLr 5248
#define OP_QUEUE_SHARED_COUNT_PACKETr 5249
#define OP_QUEUE_TOTAL_COUNTr 5250
#define OP_QUEUE_TOTAL_COUNT_CELLr 5251
#define OP_QUEUE_TOTAL_COUNT_PACKETr 5252
#define OP_RESUME_OFFSET_COLOR_CELL_PROFILEr 5253
#define OP_RESUME_OFFSET_COLOR_PACKET_PROFILEr 5254
#define OP_THR_CONFIGr 5255
#define OP_THR_CONFIG_PLUSr 5256
#define OP_UC_PORT_CONFIG1_CELLr 5257
#define OP_UC_PORT_CONFIG_CELLr 5258
#define OP_UC_PORT_DROP_STATE_CELL_BMP0_64r 5259
#define OP_UC_PORT_DROP_STATE_CELL_BMP1_64r 5260
#define OP_UC_PORT_LIMIT_COLOR_CELLr 5261
#define OP_UC_PORT_LIMIT_RESUME_COLOR_CELLr 5262
#define OP_UC_PORT_SHARED_COUNT_CELLr 5263
#define OP_UC_QUEUE_MIN_COUNT_CELLr 5264
#define OP_UC_QUEUE_RESET_VALUE_CELLr 5265
#define OP_UC_QUEUE_SHARED_COUNT_CELLr 5266
#define OP_UC_QUEUE_TOTAL_COUNT_CELLr 5267
#define OP_VOQ_MOP1B_CONFIGr 5268
#define OP_VOQ_PORT_CONFIGr 5269
#define OTPC_CNTRLr 5270
#define OTPC_CPUADDR_REGr 5271
#define OTPC_CPU_DATAr 5272
#define OTPC_CPU_STATUSr 5273
#define OTPC_CPU_WRITE_REGr 5274
#define OTPC_MODE_REGr 5275
#define OTPC_SOFT_RESET_CNTRLr 5276
#define OUTPUT_PORT_RX_ENABLEr 5277
#define OUTPUT_PORT_RX_ENABLE0_64r 5278
#define OUTPUT_PORT_RX_ENABLE1_64r 5279
#define OUTPUT_PORT_RX_ENABLE_64r 5280
#define OVERLAY_MODEr 5281
#define OVQ_ADDRESS_RANGE_0r 5282
#define OVQ_ADDRESS_RANGE_1r 5283
#define OVQ_ADDRESS_RANGE_2r 5284
#define OVQ_ADDRESS_RANGE_3r 5285
#define OVQ_BLOCK_COUNTERr 5286
#define OVQ_BUBBLE_SIZE_REGr 5287
#define OVQ_BUBBLE_THRESHOLDr 5288
#define OVQ_DFTr 5289
#define OVQ_DISTRIBUTOR_DFTr 5290
#define OVQ_DROP_THRESHOLD0r 5291
#define OVQ_DROP_THRESHOLD_REGr 5292
#define OVQ_DROP_THRESHOLD_RESET_LIMITr 5293
#define OVQ_ECC_BITMAPr 5294
#define OVQ_FLOWCONTROL_COUNTERr 5295
#define OVQ_FLOWCONTROL_THRESHOLDr 5296
#define OVQ_LINKED_LIST_REGr 5297
#define OVQ_LINKED_LIST_SELECTr 5298
#define OVQ_LINKED_NEXTPTRr 5299
#define OVQ_LINKED_REGr 5300
#define OVQ_MCQ_CREDITSr 5301
#define OVQ_MCQ_STATEr 5302
#define OVQ_SCANNER_MAX_POINTERr 5303
#define OVQ_SCANNER_POINTERr 5304
#define PACKET_RESET_LIMIT_OFFSET_SPr 5305
#define PACKET_SPAP_RED_OFFSET_SPr 5306
#define PACKET_SPAP_YELLOW_OFFSET_SPr 5307
#define PARITY_ERROR_STATUS_0r 5308
#define PARITY_ERROR_STATUS_1r 5309
#define PARITY_ERR_ADDRr 5310
#define PARS_RAM_DBGCTRLr 5311
#define PAR_ADR_EGR_VLAN_XLATEr 5312
#define PAR_ADR_IGR_VLAN_XLATEr 5313
#define PAR_ADR_IPMC_GROUP_V4r 5314
#define PAR_ADR_IPMC_GROUP_V6r 5315
#define PAR_ADR_L2_ENTRYr 5316
#define PAR_ADR_L2_ENTRY_EXTr 5317
#define PAR_ADR_L3_DEFIP_ALGr 5318
#define PAR_ADR_L3_DEFIP_ALG_EXTr 5319
#define PAR_ADR_L3_ENTRY_V4r 5320
#define PAR_ADR_L3_ENTRY_V6r 5321
#define PAR_ADR_L3_INTF_TABLEr 5322
#define PAR_ADR_L3_LPM_HITBITr 5323
#define PAR_ADR_NEXT_HOP_EXTr 5324
#define PAR_ADR_NEXT_HOP_INTr 5325
#define PAR_ADR_VRF_VFI_INTFr 5326
#define PAR_ERR_MASK_BSEr 5327
#define PAR_ERR_MASK_CSEr 5328
#define PAR_ERR_MASK_HSEr 5329
#define PAR_ERR_STATUS_BSEr 5330
#define PAR_ERR_STATUS_CSEr 5331
#define PAR_ERR_STATUS_HSEr 5332
#define PASS_CONTROL_FRAMEr 5333
#define PAUSE_CONTROLr 5334
#define PAUSE_QUANTr 5335
#define PBI_SRC_INPUT_FC_MAPPING_TABLE_0r 5336
#define PBI_SRC_INPUT_FC_MAPPING_TABLE_1r 5337
#define PBI_SRC_INPUT_FC_MAPPING_TABLE_2r 5338
#define PBI_SRC_INPUT_MAPPING_TABLE_0r 5339
#define PBI_SRC_INPUT_MAPPING_TABLE_1r 5340
#define PBI_SRC_INPUT_MAPPING_TABLE_2r 5341
#define PBM_ZEROr 5342
#define PERR_PTR_CTRr 5343
#define PERR_PTR_EXPr 5344
#define PERR_STATr 5345
#define PER_PORT_AGE_CONTROLr 5346
#define PER_PORT_REPL_CONTROLr 5347
#define PE_PARITY_ERRORSr 5348
#define PE_SOP_EOP_ERRORSr 5349
#define PE_UNCORRECTABLE_ECC_ERRORSr 5350
#define PFAPCONFIGr 5351
#define PFAPDEBUGSCR0r 5352
#define PFAPDEBUGSCR1r 5353
#define PFAPDEBUGSCR2r 5354
#define PFAPFULLTHRESHOLDr 5355
#define PFAPMEMDEBUGr 5356
#define PFAPPARITYERRORPTRr 5357
#define PFAPREADPOINTERr 5358
#define PFC_COS0_XOFF_CNTr 5359
#define PFC_COS10_XOFF_CNTr 5360
#define PFC_COS11_XOFF_CNTr 5361
#define PFC_COS12_XOFF_CNTr 5362
#define PFC_COS13_XOFF_CNTr 5363
#define PFC_COS14_XOFF_CNTr 5364
#define PFC_COS15_XOFF_CNTr 5365
#define PFC_COS1_XOFF_CNTr 5366
#define PFC_COS2_XOFF_CNTr 5367
#define PFC_COS3_XOFF_CNTr 5368
#define PFC_COS4_XOFF_CNTr 5369
#define PFC_COS5_XOFF_CNTr 5370
#define PFC_COS6_XOFF_CNTr 5371
#define PFC_COS7_XOFF_CNTr 5372
#define PFC_COS8_XOFF_CNTr 5373
#define PFC_COS9_XOFF_CNTr 5374
#define PFC_XOFF_TIMERr 5375
#define PG0_HDRM_LIMIT_OFFSETr 5376
#define PG1_HDRM_LIMIT_OFFSETr 5377
#define PG2_HDRM_LIMIT_OFFSETr 5378
#define PG3_HDRM_LIMIT_OFFSETr 5379
#define PG4_HDRM_LIMIT_OFFSETr 5380
#define PG4_INTR_ENABLEr 5381
#define PG4_INTR_STATUSr 5382
#define PG5_HDRM_LIMIT_OFFSETr 5383
#define PG5_INTR_ENABLEr 5384
#define PG5_INTR_STATUSr 5385
#define PG6_HDRM_LIMIT_OFFSETr 5386
#define PG7_HDRM_LIMIT_OFFSETr 5387
#define PG_COUNTr 5388
#define PG_COUNT_CELLr 5389
#define PG_COUNT_PACKETr 5390
#define PG_GBL_HDRM_COUNTr 5391
#define PG_HDRM_COUNTr 5392
#define PG_HDRM_COUNT_CELLr 5393
#define PG_HDRM_COUNT_PACKETr 5394
#define PG_HDRM_LIMITr 5395
#define PG_HDRM_LIMIT_CELLr 5396
#define PG_HDRM_LIMIT_PACKETr 5397
#define PG_MINr 5398
#define PG_MIN_CELLr 5399
#define PG_MIN_COUNTr 5400
#define PG_MIN_COUNT_CELLr 5401
#define PG_MIN_COUNT_PACKETr 5402
#define PG_MIN_PACKETr 5403
#define PG_PORT_MIN_COUNTr 5404
#define PG_PORT_MIN_COUNT_CELLr 5405
#define PG_PORT_MIN_COUNT_PACKETr 5406
#define PG_RDE_COUNT_PACKETr 5407
#define PG_RDE_MIN_COUNT_PACKETr 5408
#define PG_RDE_MIN_PACKETr 5409
#define PG_RDE_RESET_OFFSET_PACKETr 5410
#define PG_RDE_RESET_VALUE_PACKETr 5411
#define PG_RDE_SHARED_COUNT_PACKETr 5412
#define PG_RDE_THRESH_SEL2r 5413
#define PG_RESET_FLOORr 5414
#define PG_RESET_FLOOR_CELLr 5415
#define PG_RESET_OFFSETr 5416
#define PG_RESET_OFFSET_CELLr 5417
#define PG_RESET_OFFSET_PACKETr 5418
#define PG_RESET_SELr 5419
#define PG_RESET_VALUEr 5420
#define PG_RESET_VALUE_CELLr 5421
#define PG_RESET_VALUE_PACKETr 5422
#define PG_SHARED_COUNTr 5423
#define PG_SHARED_COUNT_CELLr 5424
#define PG_SHARED_COUNT_PACKETr 5425
#define PG_SHARED_LIMIT_CELLr 5426
#define PG_THRESH_SELr 5427
#define PG_THRESH_SEL2r 5428
#define PG_WL_COUNT_CELLr 5429
#define PG_WL_COUNT_PACKETr 5430
#define PG_WL_MIN_CELLr 5431
#define PG_WL_MIN_COUNT_CELLr 5432
#define PG_WL_MIN_COUNT_PACKETr 5433
#define PG_WL_MIN_PACKETr 5434
#define PG_WL_RESET_FLOOR_CELLr 5435
#define PG_WL_RESET_OFFSET_CELLr 5436
#define PG_WL_RESET_OFFSET_PACKETr 5437
#define PG_WL_RESET_VALUE_CELLr 5438
#define PG_WL_RESET_VALUE_PACKETr 5439
#define PG_WL_SHARED_COUNT_CELLr 5440
#define PG_WL_SHARED_COUNT_PACKETr 5441
#define PG_WL_THRESH_SEL2r 5442
#define PKTAGETIMERr 5443
#define PKTAGINGLIMITr 5444
#define PKTAGINGLIMIT0r 5445
#define PKTAGINGLIMIT1r 5446
#define PKTAGINGTIMERr 5447
#define PKTBUF_ESM_DROPCNTr 5448
#define PKTBUF_ESM_OFFSETr 5449
#define PKTHDR0_0L_POWERDOWN_S0r 5450
#define PKTHDR0_0L_POWERDOWN_S1r 5451
#define PKTHDR0_0U_POWERDOWN_S2r 5452
#define PKTHDR0_1_POWERDOWN_S0r 5453
#define PKTHDR0_1_POWERDOWN_S1r 5454
#define PKTHDR0_1_POWERDOWN_S2r 5455
#define PKTHDRMEMDEBUGr 5456
#define PKTLENGTHMEMDEBUGr 5457
#define PKTLENGTH_POWERDOWN_S0r 5458
#define PKTLENGTH_POWERDOWN_S1r 5459
#define PKTLENGTH_POWERDOWN_S2r 5460
#define PKTLINKMEMDEBUGr 5461
#define PKTMAXBUCKETr 5462
#define PKTMAXBUCKETCONFIGr 5463
#define PKTPORTMAXBUCKETr 5464
#define PKTPORTMAXBUCKETCONFIGr 5465
#define PKTSIZEADJUSTr 5466
#define PKTSIZECORRECTIONr 5467
#define PKTS_RECEIVED_LSBr 5468
#define PKTS_RECEIVED_MSBr 5469
#define PKTS_TRANSMITTED_LSBr 5470
#define PKTS_TRANSMITTED_MSBr 5471
#define PKT_DROP_ENABLEr 5472
#define PLANE_CROSSOVERr 5473
#define POL_START_OVRDr 5474
#define POOL_DROP_STATEr 5475
#define PORTARBITER_THRESHOLDr 5476
#define PORTCONFIGr 5477
#define PORTGRPMETERINGBUCKETr 5478
#define PORTGRPMETERINGCONFIGr 5479
#define PORTGRPMETERINGCONFIG1r 5480
#define PORTGRP_WDRRCOUNTr 5481
#define PORTGRP_WDRR_CONFIGr 5482
#define PORTSPEEDMOD0_P0_23r 5483
#define PORTSPEEDMOD0_P24_28r 5484
#define PORTSPEEDMOD1_P0_23r 5485
#define PORT_BRIDGE_BMAPr 5486
#define PORT_BRIDGE_BMAP_64r 5487
#define PORT_BRIDGE_BMAP_HIr 5488
#define PORT_BRIDGE_MIRROR_BMAPr 5489
#define PORT_BRIDGE_MIRROR_BMAP_64r 5490
#define PORT_CBL_PARITY_CONTROLr 5491
#define PORT_CBL_PARITY_STATUS_INTRr 5492
#define PORT_CBL_PARITY_STATUS_NACKr 5493
#define PORT_CBL_TABLE_MODBASE_PARITY_CONTROLr 5494
#define PORT_CBL_TABLE_MODBASE_PARITY_STATUS_INTRr 5495
#define PORT_CBL_TABLE_MODBASE_PARITY_STATUS_NACKr 5496
#define PORT_CBL_TABLE_PARITY_CONTROLr 5497
#define PORT_CBL_TABLE_PARITY_STATUSr 5498
#define PORT_CBL_TABLE_PARITY_STATUS_INTRr 5499
#define PORT_CBL_TABLE_PARITY_STATUS_NACKr 5500
#define PORT_CONFIG0r 5501
#define PORT_CONFIG1r 5502
#define PORT_CONFIG2r 5503
#define PORT_CONFIG3r 5504
#define PORT_COUNTr 5505
#define PORT_COUNT_CELLr 5506
#define PORT_COUNT_PACKETr 5507
#define PORT_FC_STATUSr 5508
#define PORT_GROUP4_BOD_FIFO_ECC_ENABLEr 5509
#define PORT_GROUP4_BOD_FIFO_FULL_ERR_STATUSr 5510
#define PORT_GROUP4_CTRL_FIFO_FULL_ERR_STATUSr 5511
#define PORT_GROUP4_ISO_ENABLEr 5512
#define PORT_GROUP4_TDM_CONTROLr 5513
#define PORT_GROUP4_TDM_REG_0r 5514
#define PORT_GROUP4_TDM_REG_1r 5515
#define PORT_GROUP4_TDM_REG_2r 5516
#define PORT_GROUP4_TDM_REG_3r 5517
#define PORT_GROUP4_TDM_REG_4r 5518
#define PORT_GROUP4_TDM_REG_5r 5519
#define PORT_GROUP4_TDM_REG_6r 5520
#define PORT_GROUP4_TDM_REG_7r 5521
#define PORT_GROUP4_XLP0_BOD_FIFO_ECC_STATUS_INTRr 5522
#define PORT_GROUP4_XLP0_CTRL_FIFO_ECC_STATUS_INTRr 5523
#define PORT_GROUP4_XLP1_BOD_FIFO_ECC_STATUS_INTRr 5524
#define PORT_GROUP4_XLP1_CTRL_FIFO_ECC_STATUS_INTRr 5525
#define PORT_GROUP4_XLP2_BOD_FIFO_ECC_STATUS_INTRr 5526
#define PORT_GROUP4_XLP2_CTRL_FIFO_ECC_STATUS_INTRr 5527
#define PORT_GROUP4_XLP3_BOD_FIFO_ECC_STATUS_INTRr 5528
#define PORT_GROUP4_XLP3_CTRL_FIFO_ECC_STATUS_INTRr 5529
#define PORT_GROUP4_XLPORT_POWER_DOWN_ENABLEr 5530
#define PORT_GROUP5_BOD_FIFO_ECC_ENABLEr 5531
#define PORT_GROUP5_BOD_FIFO_FULL_ERR_STATUSr 5532
#define PORT_GROUP5_CTRL_FIFO_FULL_ERR_STATUSr 5533
#define PORT_GROUP5_ISO_ENABLEr 5534
#define PORT_GROUP5_QGPORT_ENABLEr 5535
#define PORT_GROUP5_TDM_CONTROLr 5536
#define PORT_GROUP5_TDM_REG_0r 5537
#define PORT_GROUP5_TDM_REG_1r 5538
#define PORT_GROUP5_TDM_REG_2r 5539
#define PORT_GROUP5_TDM_REG_3r 5540
#define PORT_GROUP5_TDM_REG_4r 5541
#define PORT_GROUP5_TDM_REG_5r 5542
#define PORT_GROUP5_TDM_REG_6r 5543
#define PORT_GROUP5_TDM_REG_7r 5544
#define PORT_GROUP5_XLP0_BOD_FIFO_ECC_STATUS_INTRr 5545
#define PORT_GROUP5_XLP0_CTRL_FIFO_ECC_STATUS_INTRr 5546
#define PORT_GROUP5_XLP1_BOD_FIFO_ECC_STATUS_INTRr 5547
#define PORT_GROUP5_XLP1_CTRL_FIFO_ECC_STATUS_INTRr 5548
#define PORT_GROUP5_XLP2_BOD_FIFO_ECC_STATUS_INTRr 5549
#define PORT_GROUP5_XLP2_CTRL_FIFO_ECC_STATUS_INTRr 5550
#define PORT_GROUP5_XLP3_BOD_FIFO_ECC_STATUS_INTRr 5551
#define PORT_GROUP5_XLP3_CTRL_FIFO_ECC_STATUS_INTRr 5552
#define PORT_GROUP5_XLP4_BOD_FIFO_ECC_STATUS_INTRr 5553
#define PORT_GROUP5_XLP4_CTRL_FIFO_ECC_STATUS_INTRr 5554
#define PORT_GROUP5_XLPORT_POWER_DOWN_ENABLEr 5555
#define PORT_HDRM_COUNTr 5556
#define PORT_HDRM_ENABLEr 5557
#define PORT_LAG_FAILOVER_SET_PARITY_CONTROLr 5558
#define PORT_LAG_FAILOVER_SET_PARITY_STATUS_INTRr 5559
#define PORT_LAG_FAILOVER_SET_PARITY_STATUS_NACKr 5560
#define PORT_LB_WREDAVGQSIZE_CELLr 5561
#define PORT_LIMIT_STATE_0r 5562
#define PORT_LIMIT_STATE_1r 5563
#define PORT_LLFC_CFGr 5564
#define PORT_MAX_PKT_SIZEr 5565
#define PORT_MAX_SHARED_CELLr 5566
#define PORT_MINr 5567
#define PORT_MIN_CELLr 5568
#define PORT_MIN_COUNTr 5569
#define PORT_MIN_COUNT_CELLr 5570
#define PORT_MIN_COUNT_PACKETr 5571
#define PORT_MIN_PACKETr 5572
#define PORT_MIN_PG_ENABLEr 5573
#define PORT_OR_TRUNK_MAC_COUNT_PARITY_CONTROLr 5574
#define PORT_OR_TRUNK_MAC_COUNT_PARITY_STATUS_INTRr 5575
#define PORT_OR_TRUNK_MAC_COUNT_PARITY_STATUS_NACKr 5576
#define PORT_OR_TRUNK_MAC_LIMIT_PARITY_CONTROLr 5577
#define PORT_OR_TRUNK_MAC_LIMIT_PARITY_STATUS_INTRr 5578
#define PORT_OR_TRUNK_MAC_LIMIT_PARITY_STATUS_NACKr 5579
#define PORT_OVQ_PAUSE_ENABLE0r 5580
#define PORT_OVQ_PAUSE_ENABLE1r 5581
#define PORT_PAUSE_ENABLEr 5582
#define PORT_PAUSE_ENABLE0_64r 5583
#define PORT_PAUSE_ENABLE1_64r 5584
#define PORT_PAUSE_ENABLE_64r 5585
#define PORT_PG_SPIDr 5586
#define PORT_PRI_GRPr 5587
#define PORT_PRI_GRP0r 5588
#define PORT_PRI_GRP1r 5589
#define PORT_PRI_GRP2r 5590
#define PORT_PRI_XON_ENABLEr 5591
#define PORT_QM_MINr 5592
#define PORT_QM_MIN_CELLr 5593
#define PORT_QM_MIN_COUNTr 5594
#define PORT_QM_MIN_COUNT_CELLr 5595
#define PORT_QM_MIN_COUNT_PACKETr 5596
#define PORT_QM_MIN_PACKETr 5597
#define PORT_QM_SHARED_COUNTr 5598
#define PORT_QM_SHARED_COUNT_CELLr 5599
#define PORT_QM_SHARED_COUNT_PACKETr 5600
#define PORT_RESET_FLOORr 5601
#define PORT_RESET_OFFSETr 5602
#define PORT_RESET_VALUEr 5603
#define PORT_RESUME_LIMIT_CELLr 5604
#define PORT_SCHEDULING_SPEEDr 5605
#define PORT_SC_MINr 5606
#define PORT_SC_MIN_CELLr 5607
#define PORT_SC_MIN_COUNTr 5608
#define PORT_SC_MIN_COUNT_CELLr 5609
#define PORT_SC_MIN_COUNT_PACKETr 5610
#define PORT_SC_MIN_PACKETr 5611
#define PORT_SC_SHARED_COUNTr 5612
#define PORT_SC_SHARED_COUNT_CELLr 5613
#define PORT_SC_SHARED_COUNT_PACKETr 5614
#define PORT_SHARED_COUNTr 5615
#define PORT_SHARED_COUNT_CELLr 5616
#define PORT_SHARED_COUNT_PACKETr 5617
#define PORT_SHARED_LIMITr 5618
#define PORT_SHARED_LIMIT_CELLr 5619
#define PORT_SHARED_LIMIT_PACKETr 5620
#define PORT_SHARED_MAX_PG_ENABLEr 5621
#define PORT_SP_WRED_AVG_QSIZEr 5622
#define PORT_SP_WRED_CONFIGr 5623
#define PORT_TABLE_ECC_CONTROLr 5624
#define PORT_TABLE_ECC_STATUS_INTRr 5625
#define PORT_TABLE_ECC_STATUS_NACKr 5626
#define PORT_WREDAVGQSIZE_CELLr 5627
#define PORT_WREDAVGQSIZE_PACKETr 5628
#define PORT_WREDCONFIG_CELLr 5629
#define PORT_WREDCONFIG_ECCPr 5630
#define PORT_WREDCONFIG_PACKETr 5631
#define PORT_WREDPARAM_CELLr 5632
#define PORT_WREDPARAM_END_CELLr 5633
#define PORT_WREDPARAM_NONTCP_CELLr 5634
#define PORT_WREDPARAM_NONTCP_PACKETr 5635
#define PORT_WREDPARAM_PACKETr 5636
#define PORT_WREDPARAM_PRI0_END_CELLr 5637
#define PORT_WREDPARAM_PRI0_START_CELLr 5638
#define PORT_WREDPARAM_RED_CELLr 5639
#define PORT_WREDPARAM_RED_END_CELLr 5640
#define PORT_WREDPARAM_RED_PACKETr 5641
#define PORT_WREDPARAM_RED_START_CELLr 5642
#define PORT_WREDPARAM_START_CELLr 5643
#define PORT_WREDPARAM_YELLOW_CELLr 5644
#define PORT_WREDPARAM_YELLOW_END_CELLr 5645
#define PORT_WREDPARAM_YELLOW_PACKETr 5646
#define PORT_WREDPARAM_YELLOW_START_CELLr 5647
#define PORT_WRED_THD_0_ECCPr 5648
#define PORT_WRED_THD_1_ECCPr 5649
#define PPFC_ENr 5650
#define PPFC_TX_PKT_XOFF_TIMER_0_1_VALr 5651
#define PPFC_TX_PKT_XOFF_TIMER_2_3_VALr 5652
#define PPFC_TX_PKT_XOFF_TIMER_4_5_VALr 5653
#define PPFC_TX_PKT_XOFF_TIMER_6_7_VALr 5654
#define PPPEMPTYr 5655
#define PPPEMPTYSTATUSr 5656
#define PPPEMPTYSTATUS_HIr 5657
#define PPP_CTRLr 5658
#define PPP_REFRESH_CTRLr 5659
#define PP_C0_PORT_A_ADDRr 5660
#define PP_C0_PORT_A_CMDr 5661
#define PP_C0_PORT_A_DATA_0r 5662
#define PP_C0_PORT_A_DATA_1r 5663
#define PP_C0_PORT_A_DATA_2r 5664
#define PP_C0_PORT_A_DATA_3r 5665
#define PP_C0_PORT_B_ADDRr 5666
#define PP_C0_PORT_B_CMDr 5667
#define PP_C0_PORT_B_DATA_0r 5668
#define PP_C0_PORT_B_DATA_1r 5669
#define PP_C0_PORT_B_DATA_2r 5670
#define PP_C0_PORT_B_DATA_3r 5671
#define PP_C1_PORT_A_ADDRr 5672
#define PP_C1_PORT_A_CMDr 5673
#define PP_C1_PORT_A_DATA_0r 5674
#define PP_C1_PORT_A_DATA_1r 5675
#define PP_C1_PORT_A_DATA_2r 5676
#define PP_C1_PORT_A_DATA_3r 5677
#define PP_C1_PORT_B_ADDRr 5678
#define PP_C1_PORT_B_CMDr 5679
#define PP_C1_PORT_B_DATA_0r 5680
#define PP_C1_PORT_B_DATA_1r 5681
#define PP_C1_PORT_B_DATA_2r 5682
#define PP_C1_PORT_B_DATA_3r 5683
#define PP_C2_PORT_A_ADDRr 5684
#define PP_C2_PORT_A_CMDr 5685
#define PP_C2_PORT_A_DATA_0r 5686
#define PP_C2_PORT_A_DATA_1r 5687
#define PP_C2_PORT_A_DATA_2r 5688
#define PP_C2_PORT_A_DATA_3r 5689
#define PP_C2_PORT_B_ADDRr 5690
#define PP_C2_PORT_B_CMDr 5691
#define PP_C2_PORT_B_DATA_0r 5692
#define PP_C2_PORT_B_DATA_1r 5693
#define PP_C2_PORT_B_DATA_2r 5694
#define PP_C2_PORT_B_DATA_3r 5695
#define PP_C3_PORT_A_ADDRr 5696
#define PP_C3_PORT_A_CMDr 5697
#define PP_C3_PORT_A_DATA_0r 5698
#define PP_C3_PORT_A_DATA_1r 5699
#define PP_C3_PORT_A_DATA_2r 5700
#define PP_C3_PORT_A_DATA_3r 5701
#define PP_C3_PORT_B_ADDRr 5702
#define PP_C3_PORT_B_CMDr 5703
#define PP_C3_PORT_B_DATA_0r 5704
#define PP_C3_PORT_B_DATA_1r 5705
#define PP_C3_PORT_B_DATA_2r 5706
#define PP_C3_PORT_B_DATA_3r 5707
#define PP_MODULE_CONTROLr 5708
#define PP_PROGRAM_GOr 5709
#define PQEFIFOEMPTY0_64r 5710
#define PQEFIFOEMPTY1_64r 5711
#define PQEFIFOEMPTY_64r 5712
#define PQEFIFOOVERFLOW0_64r 5713
#define PQEFIFOOVERFLOW1_64r 5714
#define PQEFIFOOVERFLOW_64r 5715
#define PQEFIFOPTREQUAL0_64r 5716
#define PQEFIFOPTREQUAL1_64r 5717
#define PQEFIFOPTREQUAL_64r 5718
#define PQEMEMCFGr 5719
#define PQEMEMDEBUGr 5720
#define PQEPARITYERRORADRr 5721
#define PQ_C0_PORT_A_CMDr 5722
#define PQ_C0_PORT_A_DATA_0r 5723
#define PQ_C0_PORT_A_DATA_1r 5724
#define PQ_C0_PORT_A_DATA_2r 5725
#define PQ_C0_PORT_A_DATA_3r 5726
#define PQ_C0_PORT_A_RADDRr 5727
#define PQ_C0_PORT_A_WADDRr 5728
#define PQ_C0_PORT_B_CMDr 5729
#define PQ_C0_PORT_B_DATA_0r 5730
#define PQ_C0_PORT_B_DATA_1r 5731
#define PQ_C0_PORT_B_DATA_2r 5732
#define PQ_C0_PORT_B_DATA_3r 5733
#define PQ_C0_PORT_B_RADDRr 5734
#define PQ_C0_PORT_B_WADDRr 5735
#define PQ_C1_PORT_A_CMDr 5736
#define PQ_C1_PORT_A_DATA_0r 5737
#define PQ_C1_PORT_A_DATA_1r 5738
#define PQ_C1_PORT_A_DATA_2r 5739
#define PQ_C1_PORT_A_DATA_3r 5740
#define PQ_C1_PORT_A_RADDRr 5741
#define PQ_C1_PORT_A_WADDRr 5742
#define PQ_C1_PORT_B_CMDr 5743
#define PQ_C1_PORT_B_DATA_0r 5744
#define PQ_C1_PORT_B_DATA_1r 5745
#define PQ_C1_PORT_B_DATA_2r 5746
#define PQ_C1_PORT_B_DATA_3r 5747
#define PQ_C1_PORT_B_RADDRr 5748
#define PQ_C1_PORT_B_WADDRr 5749
#define PQ_C2_PORT_A_CMDr 5750
#define PQ_C2_PORT_A_DATA_0r 5751
#define PQ_C2_PORT_A_DATA_1r 5752
#define PQ_C2_PORT_A_DATA_2r 5753
#define PQ_C2_PORT_A_DATA_3r 5754
#define PQ_C2_PORT_A_RADDRr 5755
#define PQ_C2_PORT_A_WADDRr 5756
#define PQ_C2_PORT_B_CMDr 5757
#define PQ_C2_PORT_B_DATA_0r 5758
#define PQ_C2_PORT_B_DATA_1r 5759
#define PQ_C2_PORT_B_DATA_2r 5760
#define PQ_C2_PORT_B_DATA_3r 5761
#define PQ_C2_PORT_B_RADDRr 5762
#define PQ_C2_PORT_B_WADDRr 5763
#define PQ_C3_PORT_A_CMDr 5764
#define PQ_C3_PORT_A_DATA_0r 5765
#define PQ_C3_PORT_A_DATA_1r 5766
#define PQ_C3_PORT_A_DATA_2r 5767
#define PQ_C3_PORT_A_DATA_3r 5768
#define PQ_C3_PORT_A_RADDRr 5769
#define PQ_C3_PORT_A_WADDRr 5770
#define PQ_C3_PORT_B_CMDr 5771
#define PQ_C3_PORT_B_DATA_0r 5772
#define PQ_C3_PORT_B_DATA_1r 5773
#define PQ_C3_PORT_B_DATA_2r 5774
#define PQ_C3_PORT_B_DATA_3r 5775
#define PQ_C3_PORT_B_RADDRr 5776
#define PQ_C3_PORT_B_WADDRr 5777
#define PQ_MODULE_CONTROLr 5778
#define PQ_PROGRAM_GOr 5779
#define PRI2COSr 5780
#define PRI2COS_2r 5781
#define PRILUT_ADDR_DEBUGr 5782
#define PRIO2COSr 5783
#define PRIO2COS_0_PRI0r 5784
#define PRIO2COS_0_PRI1r 5785
#define PRIO2COS_0_PRI2r 5786
#define PRIO2COS_0_PRI3r 5787
#define PRIO2COS_0_PRI4r 5788
#define PRIO2COS_0_PRI5r 5789
#define PRIO2COS_0_PRI6r 5790
#define PRIO2COS_0_PRI7r 5791
#define PRIO2COS_0_PRI8r 5792
#define PRIO2COS_0_PRI9r 5793
#define PRIO2COS_0_PRI10r 5794
#define PRIO2COS_0_PRI11r 5795
#define PRIO2COS_0_PRI12r 5796
#define PRIO2COS_0_PRI13r 5797
#define PRIO2COS_0_PRI14r 5798
#define PRIO2COS_0_PRI15r 5799
#define PRIO2COS_1_PRI0r 5800
#define PRIO2COS_1_PRI1r 5801
#define PRIO2COS_1_PRI2r 5802
#define PRIO2COS_1_PRI3r 5803
#define PRIO2COS_1_PRI4r 5804
#define PRIO2COS_1_PRI5r 5805
#define PRIO2COS_1_PRI6r 5806
#define PRIO2COS_1_PRI7r 5807
#define PRIO2COS_1_PRI8r 5808
#define PRIO2COS_1_PRI9r 5809
#define PRIO2COS_1_PRI10r 5810
#define PRIO2COS_1_PRI11r 5811
#define PRIO2COS_1_PRI12r 5812
#define PRIO2COS_1_PRI13r 5813
#define PRIO2COS_1_PRI14r 5814
#define PRIO2COS_1_PRI15r 5815
#define PRIO2COS_CBFCr 5816
#define PRIO2COS_LLFCr 5817
#define PRIO2COS_LLFC0r 5818
#define PRIO2COS_LLFC1r 5819
#define PRIO2COS_LLFC2r 5820
#define PRIO2COS_LLFC3r 5821
#define PRIO2EXTQ_LLFCr 5822
#define PRIO2EXTQ_LLFC0r 5823
#define PRIO2EXTQ_LLFC1r 5824
#define PRIORITY_CONTROLr 5825
#define PRIORITY_MAPPING_SELECTr 5826
#define PROTOCOLERRORSr 5827
#define PROTOCOL_PKT_CONTROLr 5828
#define PROT_DEBUGr 5829
#define PRTABLE_DEFAULTr 5830
#define PRTABLE_ENTRYr 5831
#define PTRCTRLCONFIGr 5832
#define PTR_FIFO_PARITY_CG0_CH0r 5833
#define PTR_FIFO_PARITY_CG0_CH1r 5834
#define PTR_FIFO_PARITY_CG1_CH0r 5835
#define PTR_FIFO_PARITY_CG1_CH1r 5836
#define PTR_FIFO_PARITY_CH0r 5837
#define PTR_FIFO_PARITY_CH1r 5838
#define PT_DEBUGr 5839
#define PUP_CTXT_HIT_ALLOWr 5840
#define PUP_DELAY_CALENDARr 5841
#define PUP_HI_PRI_EVENT_MSKr 5842
#define PUP_HI_PRI_QTYPE_MSKr 5843
#define PUP_MP_PRIORITYr 5844
#define PUP_NMP_PRIORITYr 5845
#define PUP_PRI_UPDATES_PER_TSr 5846
#define PURGE_PKT_CNTr 5847
#define PWR_WATCH_DOG_CONTROL_MBXr 5848
#define PWR_WATCH_DOG_CONTROL_MBYr 5849
#define PWR_WATCH_DOG_STATUS_MBXr 5850
#define PWR_WATCH_DOG_STATUS_MBYr 5851
#define QDR36_CONFIG_REG1_ISr 5852
#define QDR36_CONFIG_REG2_ISr 5853
#define QDR36_CONFIG_REG3_ISr 5854
#define QDR36_STATUS_REG1_ISr 5855
#define QDR36_STATUS_REG2_ISr 5856
#define QE_INTEROP_CONFIGr 5857
#define QE_TYPE_CHANNEL_MASK_A0_HIr 5858
#define QE_TYPE_CHANNEL_MASK_A0_LOr 5859
#define QE_TYPE_CHANNEL_MASK_A1_HIr 5860
#define QE_TYPE_CHANNEL_MASK_A1_LOr 5861
#define QE_TYPE_CHANNEL_MASK_A2_HIr 5862
#define QE_TYPE_CHANNEL_MASK_A2_LOr 5863
#define QE_TYPE_CHANNEL_MASK_A3_HIr 5864
#define QE_TYPE_CHANNEL_MASK_A3_LOr 5865
#define QE_TYPE_CHANNEL_MASK_B0_HIr 5866
#define QE_TYPE_CHANNEL_MASK_B0_LOr 5867
#define QE_TYPE_CHANNEL_MASK_B1_HIr 5868
#define QE_TYPE_CHANNEL_MASK_B1_LOr 5869
#define QE_TYPE_CHANNEL_MASK_B2_HIr 5870
#define QE_TYPE_CHANNEL_MASK_B2_LOr 5871
#define QE_TYPE_CHANNEL_MASK_B3_HIr 5872
#define QE_TYPE_CHANNEL_MASK_B3_LOr 5873
#define QGPORT_CONFIGr 5874
#define QGPORT_MAC_XGXS_CTRLr 5875
#define QGPORT_MAC_XGXS_STAT_GS0r 5876
#define QGPORT_MAC_XGXS_STAT_GS1r 5877
#define QGPORT_MAC_XGXS_STAT_GS2r 5878
#define QGPORT_MAC_XGXS_STAT_GS3r 5879
#define QMA_BP_SYNCr 5880
#define QMA_CONFIG0r 5881
#define QMA_CONFIG1r 5882
#define QMA_DEBUG1r 5883
#define QMA_DEBUG2r 5884
#define QMA_ECC_DEBUG0r 5885
#define QMA_ECC_ERROR0r 5886
#define QMA_ECC_ERROR0_MASKr 5887
#define QMA_ERROR0r 5888
#define QMA_ERROR1r 5889
#define QMA_ERROR2r 5890
#define QMA_ERROR0_MASKr 5891
#define QMA_ERROR1_MASKr 5892
#define QMA_ERROR2_MASKr 5893
#define QMA_HALT_CFGr 5894
#define QMA_IFENQR_DEBUGr 5895
#define QMA_LQ_WRED_PDROP0r 5896
#define QMA_LQ_WRED_PDROP1r 5897
#define QMA_QBUFFSPROFILE_ECC_STATUSr 5898
#define QMA_QS_SB_DEBUGr 5899
#define QMA_Q_MAX_BUFFS_ECC_STATUSr 5900
#define QMA_Q_MIN_BUFFS_ECC_STATUSr 5901
#define QMA_RAM_TM0r 5902
#define QMA_RAM_TM1r 5903
#define QMA_RANDGEN_ECC_STATUSr 5904
#define QMA_RAND_DEBUGr 5905
#define QMA_RBENQR_DEBUGr 5906
#define QMA_RBENQR_FIFO_ECC_STATUSr 5907
#define QMA_RB_SB_DEBUGr 5908
#define QMA_SW_RESETr 5909
#define QMA_TAG_DEBUGr 5910
#define QMA_VOQ_WRED_PDROP0r 5911
#define QMA_VOQ_WRED_PDROP1r 5912
#define QMA_VOQ_WRED_STATE_ECC_STATUSr 5913
#define QMA_WREDCURVE_ECC_STATUSr 5914
#define QMA_WRED_AVG_QUEUE_LENGTH_ECC_STATUSr 5915
#define QMA_WRED_CONFIGr 5916
#define QMB_ALLOCBUFFSCNT_ECC_STATUSr 5917
#define QMB_ARB_DEBUGr 5918
#define QMB_BUFFER_LIST_A_ECC_STATUSr 5919
#define QMB_BUFFER_LIST_B_ECC_STATUSr 5920
#define QMB_BUFFER_LIST_C_ECC_STATUSr 5921
#define QMB_BUFFER_LIST_D_ECC_STATUSr 5922
#define QMB_CONFIG0r 5923
#define QMB_CONFIG1r 5924
#define QMB_CONFIG2r 5925
#define QMB_CONFIG3r 5926
#define QMB_DEBUG0r 5927
#define QMB_DEBUG1r 5928
#define QMB_DEBUG2r 5929
#define QMB_DEBUG_CNT0r 5930
#define QMB_DEBUG_CNT1r 5931
#define QMB_DEBUG_CNT2r 5932
#define QMB_DEBUG_CNT3r 5933
#define QMB_DEBUG_CNT4r 5934
#define QMB_DEBUG_CNT5r 5935
#define QMB_DEBUG_CNT6r 5936
#define QMB_DEBUG_CNT7r 5937
#define QMB_DEQD_SB_DEBUGr 5938
#define QMB_ECC_DEBUG0r 5939
#define QMB_ECC_ERROR0r 5940
#define QMB_ECC_ERROR1r 5941
#define QMB_ECC_ERROR0_MASKr 5942
#define QMB_ECC_ERROR1_MASKr 5943
#define QMB_ECONTEXT_ALLOCBUFFSCNT_ECC_STATUSr 5944
#define QMB_ECONTEXT_INFLIGHTBUFFCNT_ECC_STATUSr 5945
#define QMB_ECONTEXT_TAIL_LLA_ECC_STATUSr 5946
#define QMB_EMPTY_QUEUE_GRANTr 5947
#define QMB_ENQD_DEBUGr 5948
#define QMB_ENQD_FIFO_ECC_STATUSr 5949
#define QMB_ENQD_SB_DEBUGr 5950
#define QMB_ENQR_DEBUGr 5951
#define QMB_ENQR_FIFO_ECC_STATUSr 5952
#define QMB_ENQ_REQ_DEBUG4r 5953
#define QMB_ERROR0r 5954
#define QMB_ERROR1r 5955
#define QMB_ERROR2r 5956
#define QMB_ERROR3r 5957
#define QMB_ERROR0_MASKr 5958
#define QMB_ERROR1_MASKr 5959
#define QMB_ERROR2_MASKr 5960
#define QMB_ERROR3_MASKr 5961
#define QMB_ETAGS_DEBUG0r 5962
#define QMB_ETAGS_DEBUG1r 5963
#define QMB_FLUSH_PENDING_ECC_STATUSr 5964
#define QMB_FL_DEBUG0r 5965
#define QMB_FL_DEBUG1r 5966
#define QMB_FL_DEBUG2r 5967
#define QMB_FL_DEBUG3r 5968
#define QMB_FL_DEBUG4r 5969
#define QMB_HALT_CFGr 5970
#define QMB_HEAD_LLA_ECC_STATUSr 5971
#define QMB_LLA_TRANS_ECC_STATUSr 5972
#define QMB_PFC_COS0_STATUS0r 5973
#define QMB_PFC_COS0_WATERMARKr 5974
#define QMB_PFC_COS1_STATUS0r 5975
#define QMB_PFC_COS1_WATERMARKr 5976
#define QMB_PFC_COS2_STATUS0r 5977
#define QMB_PFC_COS2_WATERMARKr 5978
#define QMB_PFC_COS3_STATUS0r 5979
#define QMB_PFC_COS3_WATERMARKr 5980
#define QMB_PFC_COS4_STATUS0r 5981
#define QMB_PFC_COS4_WATERMARKr 5982
#define QMB_PFC_COS5_STATUS0r 5983
#define QMB_PFC_COS5_WATERMARKr 5984
#define QMB_PFC_COS6_STATUS0r 5985
#define QMB_PFC_COS6_WATERMARKr 5986
#define QMB_PFC_COS7_STATUS0r 5987
#define QMB_PFC_COS7_WATERMARKr 5988
#define QMB_PFC_LOSSLESS_STATUSr 5989
#define QMB_PKT_HDR_ADJUST0r 5990
#define QMB_PKT_HDR_ADJUST1r 5991
#define QMB_PKT_HDR_ADJUST2r 5992
#define QMB_PKT_HDR_ADJUST3r 5993
#define QMB_PKT_HDR_ADJUST4r 5994
#define QMB_QUEUE_CONFIG_CTRLr 5995
#define QMB_QUEUE_CONFIG_DATAr 5996
#define QMB_RAM_TM0r 5997
#define QMB_RAM_TM1r 5998
#define QMB_SELECTED_Qr 5999
#define QMB_SLQ_BYTE_CNTr 6000
#define QMB_SLQ_COUNTER_ECC_STATUSr 6001
#define QMB_SLQ_PKT_CNTr 6002
#define QMB_SLQ_PTRr 6003
#define QMB_STATSCFG_ECC_STATUSr 6004
#define QMB_STATUS0r 6005
#define QMB_STATUS1r 6006
#define QMB_SW_RESETr 6007
#define QMB_TAIL_LLA_ECC_STATUSr 6008
#define QMB_TC_FP_ECC_STATUSr 6009
#define QMB_TRACE_IF_STATUSr 6010
#define QMB_TRACE_IF_STATUS_MASKr 6011
#define QMC_AGER_CONFIG0r 6012
#define QMC_AGER_CONFIG1r 6013
#define QMC_BUFFER_AGE_ECC_STATUSr 6014
#define QMC_CONFIG0r 6015
#define QMC_DC_CONFIG0r 6016
#define QMC_DC_CONFIG1r 6017
#define QMC_ECC_DEBUGr 6018
#define QMC_ECC_ERRORr 6019
#define QMC_ECC_ERROR_MASKr 6020
#define QMC_ERROR0r 6021
#define QMC_ERROR0_MASKr 6022
#define QMC_QAVG_CONFIG0r 6023
#define QMC_RAM_TM0r 6024
#define QMC_RATE_DELTA_MAX_ECC_STATUSr 6025
#define QMC_STATUS0r 6026
#define QMC_STATUS1r 6027
#define QMC_SW_RESETr 6028
#define QMC_VOQ_ARRIVALS_ECC_STATUSr 6029
#define QMC_VOQ_CONFIG_ECC_STATUSr 6030
#define QM_CS_CONFIG0r 6031
#define QM_CS_CONFIG1r 6032
#define QM_CS_QSTATSLKUP0r 6033
#define QM_CS_QSTATSLKUP1r 6034
#define QM_LLFC_CONFIGr 6035
#define QM_LLFC_COS_TO_PG_MAP0r 6036
#define QM_LLFC_COS_TO_PG_MAP1r 6037
#define QM_LLFC_COS_TO_PG_MAP2r 6038
#define QM_LLFC_COS_TO_PG_MAP3r 6039
#define QM_PFC_CONFIG0r 6040
#define QM_PFC_CONFIG1r 6041
#define QM_PFC_CONFIG2r 6042
#define QM_PFC_MAX_THRESHOLD_COS0r 6043
#define QM_PFC_MAX_THRESHOLD_COS1r 6044
#define QM_PFC_MAX_THRESHOLD_COS2r 6045
#define QM_PFC_MAX_THRESHOLD_COS3r 6046
#define QM_PFC_MAX_THRESHOLD_COS4r 6047
#define QM_PFC_MAX_THRESHOLD_COS5r 6048
#define QM_PFC_MAX_THRESHOLD_COS6r 6049
#define QM_PFC_MAX_THRESHOLD_COS7r 6050
#define QM_PFC_THRESHOLD_COS0r 6051
#define QM_PFC_THRESHOLD_COS1r 6052
#define QM_PFC_THRESHOLD_COS2r 6053
#define QM_PFC_THRESHOLD_COS3r 6054
#define QM_PFC_THRESHOLD_COS4r 6055
#define QM_PFC_THRESHOLD_COS5r 6056
#define QM_PFC_THRESHOLD_COS6r 6057
#define QM_PFC_THRESHOLD_COS7r 6058
#define QM_QSB_RAND_SB_DEBUGr 6059
#define QM_QSB_RATE_SB_DEBUGr 6060
#define QM_TAIL_DROP_CONFIGr 6061
#define QM_TX_DEQREQ_SB_DEBUGr 6062
#define QPORT_CNTMAXSIZEr 6063
#define QPORT_CONFIGr 6064
#define QPORT_RSV_MASKr 6065
#define QPORT_SGNDET_EARLYCRSr 6066
#define QPORT_STAT_UPDATE_MASKr 6067
#define QPORT_TPIDr 6068
#define QPP_BP_MONITOR_DEBUGr 6069
#define QSA_AGEEVENT_ECC_STATUSr 6070
#define QSA_AGEFLAGS_ECC_STATUSr 6071
#define QSA_AGEH_ECC_STATUSr 6072
#define QSA_AGEL_ECC_STATUSr 6073
#define QSA_AGETHRESH_ECC_STATUSr 6074
#define QSA_BSE_ECC_STATUSr 6075
#define QSA_BSN_ECC_STATUSr 6076
#define QSA_CALENDAR_AGER_ECC_DEBUGr 6077
#define QSA_CALENDAR_AGER_ECC_ERRORr 6078
#define QSA_CALENDAR_AGER_ECC_ERROR_MASKr 6079
#define QSA_CALENDAR_ECC_STATUSr 6080
#define QSA_E2NT_ECC_STATUSr 6081
#define QSA_ENQDEQD_SB_DEBUGr 6082
#define QSA_ERRORr 6083
#define QSA_ERROR_MASKr 6084
#define QSA_HALT_CFGr 6085
#define QSA_INITr 6086
#define QSA_MEM_DEBUG_AGEFLAGSr 6087
#define QSA_MEM_DEBUG_AGEHr 6088
#define QSA_MEM_DEBUG_AGELr 6089
#define QSA_MEM_DEBUG_ASSORTED0r 6090
#define QSA_MEM_DEBUG_ASSORTED1r 6091
#define QSA_MEM_DEBUG_ASSORTED2r 6092
#define QSA_Q2SC0_ECC_STATUSr 6093
#define QSA_Q2SC1_ECC_STATUSr 6094
#define QSA_QPARAMS_ECC_STATUSr 6095
#define QSA_QPP_ECC_DEBUGr 6096
#define QSA_QPP_ECC_ERRORr 6097
#define QSA_QPP_ECC_ERROR_MASKr 6098
#define QSA_QSTATE_ECC_STATUSr 6099
#define QSA_QTHRESH_ECC_STATUSr 6100
#define QSA_S2N_ECC_STATUSr 6101
#define QSA_SOFT_RESETr 6102
#define QSA_TRACE_IF_STATUSr 6103
#define QSA_TRACE_IF_STATUS_MASKr 6104
#define QSA_TREX2_DEBUG_ENABLEr 6105
#define QSA_TSTB_ECC_STATUSr 6106
#define QSB_BAA0_ECC_STATUSr 6107
#define QSB_BAA1_ECC_STATUSr 6108
#define QSB_BAA2_ECC_STATUSr 6109
#define QSB_BAA3_ECC_STATUSr 6110
#define QSB_BAA4_ECC_STATUSr 6111
#define QSB_BAA5_ECC_STATUSr 6112
#define QSB_BAA6_ECC_STATUSr 6113
#define QSB_BAA_ECC_DEBUGr 6114
#define QSB_BAA_ECC_ERRORr 6115
#define QSB_BAA_ECC_ERROR_MASKr 6116
#define QSB_ENABLEr 6117
#define QSB_GEN_ERROR_FLAGSr 6118
#define QSB_GEN_ERROR_FLAGS_MASKr 6119
#define QSB_GGP_ECC_STATUSr 6120
#define QSB_HALT_CFGr 6121
#define QSB_INITr 6122
#define QSB_MEM_DEBUG_ASSORTED0r 6123
#define QSB_MEM_DEBUG_ASSORTED1r 6124
#define QSB_MEM_DEBUG_BAA0r 6125
#define QSB_MEM_DEBUG_BAA1r 6126
#define QSB_MEM_DEBUG_BAA2r 6127
#define QSB_MEM_DEBUG_SHAPER0r 6128
#define QSB_MEM_DEBUG_SHAPER1r 6129
#define QSB_PLUT_ECC_STATUSr 6130
#define QSB_PUP0_ECC_STATUSr 6131
#define QSB_PUP1_ECC_STATUSr 6132
#define QSB_PUP_ERROR_FLAGSr 6133
#define QSB_PUP_ERROR_FLAGS_MASKr 6134
#define QSB_SHAPER0_ECC_STATUSr 6135
#define QSB_SHAPER1_ECC_STATUSr 6136
#define QSB_SHAPER2_ECC_STATUSr 6137
#define QSB_SHAPER3_ECC_STATUSr 6138
#define QSB_SHAPER4_ECC_STATUSr 6139
#define QSB_SHAPER_ECC_DEBUGr 6140
#define QSB_SHAPER_ECC_ERRORr 6141
#define QSB_SHAPER_ECC_ERROR_MASKr 6142
#define QSB_SOFT_RESETr 6143
#define QSB_SPP_ECC_STATUSr 6144
#define QSB_SPP_GGP_PUP_ECC_ERRORr 6145
#define QSB_SPP_GGP_PUP_ECC_ERROR_MASKr 6146
#define QSB_SPP_PUP_GGP_ECC_DEBUGr 6147
#define QSB_TRACE_IF_STATUSr 6148
#define QSB_TRACE_IF_STATUS_MASKr 6149
#define QSB_TREX2_DEBUG_ENABLEr 6150
#define QS_CALENDAR_TYPE_DECODEr 6151
#define QS_CONFIG0r 6152
#define QS_CONFIG1r 6153
#define QS_RATE_SB_DEBUGr 6154
#define QS_TS_HI_PRI_MSKr 6155
#define QS_TX_GRANT_SB_DEBUGr 6156
#define QUEUE_SRC_DEBUGr 6157
#define Q_DEPTH_THRESH0r 6158
#define Q_DEPTH_THRESH1r 6159
#define Q_DEPTH_THRESH2r 6160
#define Q_DEPTH_THRESH3r 6161
#define Q_DEPTH_THRESH4r 6162
#define Q_DEPTH_THRESH5r 6163
#define Q_DEPTH_THRESH6r 6164
#define Q_DEPTH_THRESH7r 6165
#define Q_DEPTH_THRESH8r 6166
#define Q_DEPTH_THRESH9r 6167
#define Q_DEPTH_THRESH10r 6168
#define Q_DEPTH_THRESH11r 6169
#define Q_DEPTH_THRESH12r 6170
#define Q_DEPTH_THRESH13r 6171
#define Q_DEPTH_THRESH14r 6172
#define Q_DEPTH_THRESH15r 6173
#define R64r 6174
#define R127r 6175
#define R255r 6176
#define R511r 6177
#define R1023r 6178
#define R1518r 6179
#define R2047r 6180
#define R4095r 6181
#define R9216r 6182
#define R16383r 6183
#define RALNr 6184
#define RAW_LINK_STATUSr 6185
#define RAW_LINK_STATUS_CHANGEr 6186
#define RAW_LINK_STATUS_CHANGE_MASKr 6187
#define RAW_LINK_STATUS_STICKYr 6188
#define RBCr 6189
#define RBCAr 6190
#define RBC_BYTEr 6191
#define RBYTr 6192
#define RB_CI_CONFIGr 6193
#define RB_CONFIGr 6194
#define RB_COS_MAP_TABLE_0r 6195
#define RB_COS_MAP_TABLE_1r 6196
#define RB_COS_MAP_TABLE_2r 6197
#define RB_COS_MAP_TABLE_3r 6198
#define RB_COS_MAP_TABLE_4r 6199
#define RB_COS_MAP_TABLE_5r 6200
#define RB_COS_MAP_TABLE_6r 6201
#define RB_COS_MAP_TABLE_7r 6202
#define RB_DEBUG_BAD_Q_IFH_0r 6203
#define RB_DEBUG_BAD_Q_IFH_1r 6204
#define RB_DEBUG_BAD_Q_IFH_2r 6205
#define RB_DEBUG_BAD_Q_IRH_0r 6206
#define RB_DEBUG_BAD_Q_IRH_1r 6207
#define RB_DEBUG_EDC_LINE_COUNTr 6208
#define RB_DEBUG_ERESP_BYTE_CNTr 6209
#define RB_DEBUG_ERESP_PCKT_CNTr 6210
#define RB_DEBUG_ERESP_TEST_BYTE_CNTr 6211
#define RB_DEBUG_ERESP_TEST_MESSAGE_0r 6212
#define RB_DEBUG_ERESP_TEST_MESSAGE_1r 6213
#define RB_DEBUG_ERESP_TEST_MESSAGE_2r 6214
#define RB_DEBUG_ERESP_TEST_MESSAGE_3r 6215
#define RB_DEBUG_ERESP_TEST_PCKT_CNTr 6216
#define RB_DEBUG_ERESP_TEST_PCKT_THRESHOLDr 6217
#define RB_DEBUG_ERROR_INJECT0r 6218
#define RB_DEBUG_ERROR_INJECT1r 6219
#define RB_DEBUG_ERROR_INJECT2r 6220
#define RB_DEBUG_ERROR_INJECT3r 6221
#define RB_DEBUG_ERROR_INJECT4r 6222
#define RB_DEBUG_ERROR_INJECT5r 6223
#define RB_DEBUG_ERROR_INJECT6r 6224
#define RB_DEBUG_ERROR_INJECT7r 6225
#define RB_DEBUG_ERROR_INJECT8r 6226
#define RB_DEBUG_IF0_BYTE_CNTr 6227
#define RB_DEBUG_IF0_DROP_COUNTr 6228
#define RB_DEBUG_IF0_PCKT_CNTr 6229
#define RB_DEBUG_IF0_TEST_BYTE_CNTr 6230
#define RB_DEBUG_IF0_TEST_IRH_0r 6231
#define RB_DEBUG_IF0_TEST_IRH_1r 6232
#define RB_DEBUG_IF0_TEST_PCKT_CNTr 6233
#define RB_DEBUG_IF0_TEST_PCKT_THRESHOLDr 6234
#define RB_DEBUG_IF1_BYTE_CNTr 6235
#define RB_DEBUG_IF1_DROP_COUNTr 6236
#define RB_DEBUG_IF1_PCKT_CNTr 6237
#define RB_DEBUG_IF1_TEST_BYTE_CNTr 6238
#define RB_DEBUG_IF1_TEST_IRH_0r 6239
#define RB_DEBUG_IF1_TEST_IRH_1r 6240
#define RB_DEBUG_IF1_TEST_PCKT_CNTr 6241
#define RB_DEBUG_IF1_TEST_PCKT_THRESHOLDr 6242
#define RB_DEBUG_IF2_BYTE_CNTr 6243
#define RB_DEBUG_IF2_DROP_COUNTr 6244
#define RB_DEBUG_IF2_PCKT_CNTr 6245
#define RB_DEBUG_IF2_TEST_BYTE_CNTr 6246
#define RB_DEBUG_IF2_TEST_IRH_0r 6247
#define RB_DEBUG_IF2_TEST_IRH_1r 6248
#define RB_DEBUG_IF2_TEST_PCKT_CNTr 6249
#define RB_DEBUG_IF2_TEST_PCKT_THRESHOLDr 6250
#define RB_DEBUG_IF3_BYTE_CNTr 6251
#define RB_DEBUG_IF3_DROP_COUNTr 6252
#define RB_DEBUG_IF3_PCKT_CNTr 6253
#define RB_DEBUG_IF3_TEST_BYTE_CNTr 6254
#define RB_DEBUG_IF3_TEST_IRH_0r 6255
#define RB_DEBUG_IF3_TEST_IRH_1r 6256
#define RB_DEBUG_IF3_TEST_PCKT_CNTr 6257
#define RB_DEBUG_IF3_TEST_PCKT_THRESHOLDr 6258
#define RB_DEBUG_IF4_BYTE_CNTr 6259
#define RB_DEBUG_IF4_DROP_COUNTr 6260
#define RB_DEBUG_IF4_PCKT_CNTr 6261
#define RB_DEBUG_IF4_TEST_BYTE_CNTr 6262
#define RB_DEBUG_IF4_TEST_IRH_0r 6263
#define RB_DEBUG_IF4_TEST_IRH_1r 6264
#define RB_DEBUG_IF4_TEST_PCKT_CNTr 6265
#define RB_DEBUG_IF4_TEST_PCKT_THRESHOLDr 6266
#define RB_DEBUG_IF5_BYTE_CNTr 6267
#define RB_DEBUG_IF5_DROP_COUNTr 6268
#define RB_DEBUG_IF5_PCKT_CNTr 6269
#define RB_DEBUG_IF5_TEST_BYTE_CNTr 6270
#define RB_DEBUG_IF5_TEST_IRH_0r 6271
#define RB_DEBUG_IF5_TEST_IRH_1r 6272
#define RB_DEBUG_IF5_TEST_PCKT_CNTr 6273
#define RB_DEBUG_IF5_TEST_PCKT_THRESHOLDr 6274
#define RB_DEBUG_IF6_BYTE_CNTr 6275
#define RB_DEBUG_IF6_DROP_COUNTr 6276
#define RB_DEBUG_IF6_PCKT_CNTr 6277
#define RB_DEBUG_IF6_TEST_BYTE_CNTr 6278
#define RB_DEBUG_IF6_TEST_IRH_0r 6279
#define RB_DEBUG_IF6_TEST_IRH_1r 6280
#define RB_DEBUG_IF6_TEST_PCKT_CNTr 6281
#define RB_DEBUG_IF6_TEST_PCKT_THRESHOLDr 6282
#define RB_DEBUG_TEST_CONFIGr 6283
#define RB_DEF_Q_IX_0r 6284
#define RB_DEF_Q_IX_1r 6285
#define RB_DEF_Q_IX_2r 6286
#define RB_DEF_Q_IX_3r 6287
#define RB_DRR_CONFIG0r 6288
#define RB_DRR_CONFIG1r 6289
#define RB_DRR_CONFIG2r 6290
#define RB_ECC_DEBUGr 6291
#define RB_ECC_ERROR_0r 6292
#define RB_ECC_ERROR_1r 6293
#define RB_ECC_ERROR_0_MASKr 6294
#define RB_ECC_ERROR_1_MASKr 6295
#define RB_ECC_STATUS0r 6296
#define RB_ECC_STATUS1r 6297
#define RB_ECC_STATUS2r 6298
#define RB_ECC_STATUS3r 6299
#define RB_ECC_STATUS4r 6300
#define RB_ECC_STATUS5r 6301
#define RB_ECC_STATUS6r 6302
#define RB_ECC_STATUS7r 6303
#define RB_ENQRESP_SB_DEBUGr 6304
#define RB_ERROR_0r 6305
#define RB_ERROR_1r 6306
#define RB_ERROR_2r 6307
#define RB_ERROR_0_MASKr 6308
#define RB_ERROR_1_MASKr 6309
#define RB_ERROR_2_MASKr 6310
#define RB_ERROR_HALT_MASK_0r 6311
#define RB_ERROR_HALT_MASK_1r 6312
#define RB_ERROR_HALT_MASK_2r 6313
#define RB_FC_E2ECC_CONFIGr 6314
#define RB_FC_E2ECC_HCFC_CONFIGr 6315
#define RB_FC_FORCE_MESSAGEr 6316
#define RB_FIRST_CI_LOOKUP0r 6317
#define RB_FIRST_CI_LOOKUP1r 6318
#define RB_FIRST_CI_LOOKUP2r 6319
#define RB_FIRST_CI_LOOKUP3r 6320
#define RB_FIRST_CI_LOOKUP4r 6321
#define RB_FIRST_CI_LOOKUP5r 6322
#define RB_IF0_BP_CONFIGr 6323
#define RB_IF0_BP_STATUSr 6324
#define RB_IF0_DATA_FIFO_RESOURCEr 6325
#define RB_IF0_DFIFO_CONFIGr 6326
#define RB_IF0_EREQFIFO_CONFIGr 6327
#define RB_IF0_EREQ_FIFO_RESOURCEr 6328
#define RB_IF0_ERESPFIFO_CONFIGr 6329
#define RB_IF0_ERESP_FIFO_RESOURCEr 6330
#define RB_IF0_NOHEAD_FIELDS_0r 6331
#define RB_IF0_NOHEAD_FIELDS_1r 6332
#define RB_IF1_BP_CONFIGr 6333
#define RB_IF1_BP_STATUSr 6334
#define RB_IF1_DATA_FIFO_RESOURCEr 6335
#define RB_IF1_DFIFO_CONFIGr 6336
#define RB_IF1_EREQFIFO_CONFIGr 6337
#define RB_IF1_EREQ_FIFO_RESOURCEr 6338
#define RB_IF1_ERESPFIFO_CONFIGr 6339
#define RB_IF1_ERESP_FIFO_RESOURCEr 6340
#define RB_IF1_NOHEAD_FIELDS_0r 6341
#define RB_IF1_NOHEAD_FIELDS_1r 6342
#define RB_IF2_BP_CONFIGr 6343
#define RB_IF2_BP_STATUSr 6344
#define RB_IF2_DATA_FIFO_RESOURCEr 6345
#define RB_IF2_DFIFO_CONFIGr 6346
#define RB_IF2_EREQFIFO_CONFIGr 6347
#define RB_IF2_EREQ_FIFO_RESOURCEr 6348
#define RB_IF2_ERESPFIFO_CONFIGr 6349
#define RB_IF2_ERESP_FIFO_RESOURCEr 6350
#define RB_IF2_NOHEAD_FIELDS_0r 6351
#define RB_IF2_NOHEAD_FIELDS_1r 6352
#define RB_IF3_BP_CONFIGr 6353
#define RB_IF3_BP_STATUSr 6354
#define RB_IF3_DATA_FIFO_RESOURCEr 6355
#define RB_IF3_DFIFO_CONFIGr 6356
#define RB_IF3_EREQFIFO_CONFIGr 6357
#define RB_IF3_EREQ_FIFO_RESOURCEr 6358
#define RB_IF3_ERESPFIFO_CONFIGr 6359
#define RB_IF3_ERESP_FIFO_RESOURCEr 6360
#define RB_IF3_NOHEAD_FIELDS_0r 6361
#define RB_IF3_NOHEAD_FIELDS_1r 6362
#define RB_IF4_BP_CONFIGr 6363
#define RB_IF4_BP_STATUSr 6364
#define RB_IF4_DATA_FIFO_RESOURCEr 6365
#define RB_IF4_DFIFO_CONFIGr 6366
#define RB_IF4_EREQFIFO_CONFIGr 6367
#define RB_IF4_EREQ_FIFO_RESOURCEr 6368
#define RB_IF4_ERESPFIFO_CONFIGr 6369
#define RB_IF4_ERESP_FIFO_RESOURCEr 6370
#define RB_IF4_NOHEAD_FIELDS_0r 6371
#define RB_IF4_NOHEAD_FIELDS_1r 6372
#define RB_IF5_BP_CONFIGr 6373
#define RB_IF5_BP_STATUSr 6374
#define RB_IF5_DATA_FIFO_RESOURCEr 6375
#define RB_IF5_DFIFO_CONFIGr 6376
#define RB_IF5_EREQFIFO_CONFIGr 6377
#define RB_IF5_EREQ_FIFO_RESOURCEr 6378
#define RB_IF5_ERESPFIFO_CONFIGr 6379
#define RB_IF5_ERESP_FIFO_RESOURCEr 6380
#define RB_IF5_NOHEAD_FIELDS_0r 6381
#define RB_IF5_NOHEAD_FIELDS_1r 6382
#define RB_IF6_BP_CONFIGr 6383
#define RB_IF6_BP_STATUSr 6384
#define RB_IF6_DATA_FIFO_RESOURCEr 6385
#define RB_IF6_DFIFO_CONFIGr 6386
#define RB_IF6_EREQFIFO_CONFIGr 6387
#define RB_IF6_EREQ_FIFO_RESOURCEr 6388
#define RB_IF6_ERESPFIFO_CONFIGr 6389
#define RB_IF6_ERESP_FIFO_RESOURCEr 6390
#define RB_IF6_NOHEAD_FIELDS_0r 6391
#define RB_IF6_NOHEAD_FIELDS_1r 6392
#define RB_PRED_CONFIG0r 6393
#define RB_PRED_CONFIG1r 6394
#define RB_PRED_CONFIG2r 6395
#define RB_PRED_CONFIG3r 6396
#define RB_PRED_CONFIG4r 6397
#define RB_PRED_CONFIG5r 6398
#define RB_PRED_CONFIG6r 6399
#define RB_PRED_CONFIG7r 6400
#define RB_PRED_CONFIG8r 6401
#define RB_PRED_CONFIG9r 6402
#define RB_PRED_CONFIG10r 6403
#define RB_PRED_CONFIG11r 6404
#define RB_PRED_CONFIG12r 6405
#define RB_RAM_TM0r 6406
#define RB_SEG_BASE_7r 6407
#define RB_SEG_BASE_1_2r 6408
#define RB_SEG_BASE_3_4r 6409
#define RB_SEG_BASE_5_6r 6410
#define RB_SW_RESETr 6411
#define RB_TWO_BYTE_DROP_CONFIG0r 6412
#define RB_TWO_BYTE_DROP_CONFIG1r 6413
#define RB_XP0_FC_HCFC_MESSAGE_0r 6414
#define RB_XP0_FC_HCFC_MESSAGE_1r 6415
#define RB_XP0_FC_HCFC_MESSAGE_2r 6416
#define RB_XP0_FC_HCFC_MESSAGE_3r 6417
#define RB_XP1_FC_HCFC_MESSAGE_0r 6418
#define RB_XP1_FC_HCFC_MESSAGE_1r 6419
#define RB_XP1_FC_HCFC_MESSAGE_2r 6420
#define RB_XP1_FC_HCFC_MESSAGE_3r 6421
#define RB_XP2_FC_HCFC_MESSAGE_0r 6422
#define RB_XP2_FC_HCFC_MESSAGE_1r 6423
#define RB_XP2_FC_HCFC_MESSAGE_2r 6424
#define RB_XP2_FC_HCFC_MESSAGE_3r 6425
#define RB_XP3_FC_HCFC_MESSAGE_0r 6426
#define RB_XP3_FC_HCFC_MESSAGE_1r 6427
#define RB_XP3_FC_HCFC_MESSAGE_2r 6428
#define RB_XP3_FC_HCFC_MESSAGE_3r 6429
#define RCDEr 6430
#define RCOS0r 6431
#define RCOS1r 6432
#define RCOS2r 6433
#define RCOS3r 6434
#define RCOS4r 6435
#define RCOS5r 6436
#define RCOS6r 6437
#define RCOS7r 6438
#define RCOS14r 6439
#define RCOS15r 6440
#define RCOS0_BYTEr 6441
#define RCOS14_BYTEr 6442
#define RCOS15_BYTEr 6443
#define RCOS1_BYTEr 6444
#define RCOS2_BYTEr 6445
#define RCOS3_BYTEr 6446
#define RCOS4_BYTEr 6447
#define RCOS5_BYTEr 6448
#define RCOS6_BYTEr 6449
#define RCOS7_BYTEr 6450
#define RCV_COS_BYTES_ECC_STATUSr 6451
#define RCV_COS_PKTS_ECC_STATUSr 6452
#define RCV_DROP_AGG_ECC_STATUSr 6453
#define RCV_DROP_BYTES_ECC_STATUSr 6454
#define RCV_DROP_PKTS_ECC_STATUSr 6455
#define RCV_HIGIG_CMD_STATS_ECC_STATUSr 6456
#define RCV_IP_STATS_ECC_STATUSr 6457
#define RCV_L2_BYTES_ECC_STATUSr 6458
#define RCV_L2_PKTS_ECC_STATUSr 6459
#define RCV_VLAN_STATS_ECC_STATUSr 6460
#define RDBGC0r 6461
#define RDBGC1r 6462
#define RDBGC2r 6463
#define RDBGC3r 6464
#define RDBGC4r 6465
#define RDBGC5r 6466
#define RDBGC6r 6467
#define RDBGC7r 6468
#define RDBGC8r 6469
#define RDBGC0_ECC_STATUSr 6470
#define RDBGC0_SELECTr 6471
#define RDBGC1_ECC_STATUSr 6472
#define RDBGC1_SELECTr 6473
#define RDBGC2_ECC_STATUSr 6474
#define RDBGC2_SELECTr 6475
#define RDBGC3_ECC_STATUSr 6476
#define RDBGC3_SELECTr 6477
#define RDBGC4_ECC_STATUSr 6478
#define RDBGC4_SELECTr 6479
#define RDBGC5_ECC_STATUSr 6480
#define RDBGC5_SELECTr 6481
#define RDBGC6_ECC_STATUSr 6482
#define RDBGC6_SELECTr 6483
#define RDBGC7_ECC_STATUSr 6484
#define RDBGC7_SELECTr 6485
#define RDBGC8_ECC_STATUSr 6486
#define RDBGC8_SELECTr 6487
#define RDBGC_MEM_INST0_PARITY_CONTROLr 6488
#define RDBGC_MEM_INST0_PARITY_STATUS_INTRr 6489
#define RDBGC_MEM_INST0_PARITY_STATUS_NACKr 6490
#define RDBGC_MEM_INST1_PARITY_CONTROLr 6491
#define RDBGC_MEM_INST1_PARITY_STATUS_INTRr 6492
#define RDBGC_MEM_INST1_PARITY_STATUS_NACKr 6493
#define RDBGC_MEM_INST2_PARITY_CONTROLr 6494
#define RDBGC_MEM_INST2_PARITY_STATUS_INTRr 6495
#define RDBGC_MEM_INST2_PARITY_STATUS_NACKr 6496
#define RDBGC_SELECT_2r 6497
#define RDEECCPDROPCNTr 6498
#define RDEERRORCODEr 6499
#define RDEHDRMEMDEBUGr 6500
#define RDEMEMDEBUGr 6501
#define RDEOVERLIMITDROPCNTr 6502
#define RDEPARITYERRORPTRr 6503
#define RDEPGMAPPINGr 6504
#define RDEQEMPTYr 6505
#define RDEQFULLDROPCNTr 6506
#define RDEQPKTCNTr 6507
#define RDEQRSTr 6508
#define RDERDLIMITr 6509
#define RDETHDIDROPCNTr 6510
#define RDETHDODROPCNTr 6511
#define RDE_PORT_COUNT_PACKETr 6512
#define RDE_PORT_SHARED_COUNT_PACKETr 6513
#define RDE_PORT_SHARED_LIMIT_PACKETr 6514
#define RDISCr 6515
#define RDOS_DROPr 6516
#define RDOT1Qr 6517
#define RDROPr 6518
#define RDVLNr 6519
#define REDIRECT_DROP_STATE_CELLr 6520
#define REDIRECT_DROP_STATE_PACKETr 6521
#define REDIRECT_XQ_DROP_STATE_PACKETr 6522
#define RED_CNG_DROP_CNTr 6523
#define REMOTE_CPU_DA_LSr 6524
#define REMOTE_CPU_DA_MSr 6525
#define REMOTE_CPU_LENGTH_TYPEr 6526
#define RERPKTr 6527
#define RESETLIMITSr 6528
#define RESET_ON_EMPTY_MAX_64r 6529
#define RESURRECTr 6530
#define RESURRECTMOD0r 6531
#define RESURRECTMOD1r 6532
#define REVCDr 6533
#define RFCRr 6534
#define RFCSr 6535
#define RFILDRr 6536
#define RFLRr 6537
#define RFRGr 6538
#define RHTLSDr 6539
#define RILNRr 6540
#define RILRTr 6541
#define RIMDRr 6542
#define RIPCr 6543
#define RIPC4r 6544
#define RIPC6r 6545
#define RIPC4_HDR_ERRr 6546
#define RIPC4_MACSEC_HDR_ERRr 6547
#define RIPC4_MACSEC_PLAINr 6548
#define RIPC4_PLAINr 6549
#define RIPDr 6550
#define RIPD4r 6551
#define RIPD6r 6552
#define RIPHCKSr 6553
#define RIPHCKS_ECC_STATUSr 6554
#define RIPHEr 6555
#define RIPHE4r 6556
#define RIPHE6r 6557
#define RJBRr 6558
#define RMCr 6559
#define RMCAr 6560
#define RMCRCr 6561
#define RMC_BYTEr 6562
#define RMEP_PARITY_CONTROLr 6563
#define RMEP_PARITY_STATUSr 6564
#define RMEP_PARITY_STATUS_INTRr 6565
#define RMEP_PARITY_STATUS_NACKr 6566
#define RMGVr 6567
#define RMTUEr 6568
#define RM_START_OVRDr 6569
#define ROVRr 6570
#define RPDISCr 6571
#define RPFC0r 6572
#define RPFC1r 6573
#define RPFC2r 6574
#define RPFC3r 6575
#define RPFC4r 6576
#define RPFC5r 6577
#define RPFC6r 6578
#define RPFC7r 6579
#define RPFCOFF0r 6580
#define RPFCOFF1r 6581
#define RPFCOFF2r 6582
#define RPFCOFF3r 6583
#define RPFCOFF4r 6584
#define RPFCOFF5r 6585
#define RPFCOFF6r 6586
#define RPFCOFF7r 6587
#define RPKTr 6588
#define RPOKr 6589
#define RPORTDr 6590
#define RPRMr 6591
#define RQINQr 6592
#define RRBYTr 6593
#define RRPKTr 6594
#define RSCHCRCr 6595
#define RSEL1_RAM_CONTROLr 6596
#define RSEL1_RAM_DBGCTRLr 6597
#define RSEL1_RAM_DBGCTRL_2r 6598
#define RSEL1_RAM_DBGCTRL_3r 6599
#define RSEL1_RAM_DBGCTRL_4r 6600
#define RSEL2_RAM_CONTROLr 6601
#define RSEL2_RAM_CONTROL_2r 6602
#define RSEL2_RAM_CONTROL_3r 6603
#define RSEL2_RAM_DBGCTRLr 6604
#define RSTOP_DROPr 6605
#define RSTORM_BCr 6606
#define RSTORM_BC_BYTEr 6607
#define RSTORM_MCr 6608
#define RSTORM_MC_BYTEr 6609
#define RSTORM_UCr 6610
#define RSTORM_UC_BYTEr 6611
#define RSV_MASKr 6612
#define RSV_READr 6613
#define RTAG7_FCOE_HASH_FIELD_BMAPr 6614
#define RTAG7_FLOW_BASED_HASH_PARITY_CONTROLr 6615
#define RTAG7_FLOW_BASED_HASH_PARITY_STATUS_INTRr 6616
#define RTAG7_FLOW_BASED_HASH_PARITY_STATUS_NACKr 6617
#define RTAG7_HASH_CONTROLr 6618
#define RTAG7_HASH_CONTROL_2r 6619
#define RTAG7_HASH_CONTROL_3r 6620
#define RTAG7_HASH_DLB_HGTr 6621
#define RTAG7_HASH_ECMPr 6622
#define RTAG7_HASH_FIELD_BMAP_1r 6623
#define RTAG7_HASH_FIELD_BMAP_2r 6624
#define RTAG7_HASH_FIELD_BMAP_3r 6625
#define RTAG7_HASH_FIELD_BMAP_4r 6626
#define RTAG7_HASH_FIELD_BMAP_5r 6627
#define RTAG7_HASH_HG_TRUNKr 6628
#define RTAG7_HASH_HG_TRUNK_FAILOVERr 6629
#define RTAG7_HASH_LBIDr 6630
#define RTAG7_HASH_PLFSr 6631
#define RTAG7_HASH_SEED_Ar 6632
#define RTAG7_HASH_SEED_Br 6633
#define RTAG7_HASH_TRILL_ECMPr 6634
#define RTAG7_HASH_TRUNKr 6635
#define RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r 6636
#define RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r 6637
#define RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r 6638
#define RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r 6639
#define RTAG7_MIM_OUTER_HASH_FIELD_BMAPr 6640
#define RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr 6641
#define RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr 6642
#define RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr 6643
#define RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr 6644
#define RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAPr 6645
#define RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAPr 6646
#define RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAPr 6647
#define RTRFUr 6648
#define RUCr 6649
#define RUCAr 6650
#define RUC_BYTEr 6651
#define RUNDr 6652
#define RU_CONFIG1r 6653
#define RU_CONFIG2r 6654
#define RVLNr 6655
#define RVTAG3r 6656
#define RXCFr 6657
#define RXE2EIBPBKPSTATUSr 6658
#define RXERRDSCRDSPKTS_ECC_STATUSr 6659
#define RXFIFO_STATr 6660
#define RXPACKETTYPE_ECC_STATUSr 6661
#define RXPFr 6662
#define RXPPr 6663
#define RXSASTATSINVALIDPKTS_ECC_STATUSr 6664
#define RXSASTATSNOTUSINGSAPKTS_ECC_STATUSr 6665
#define RXSASTATSNOTVALIDPKTS_ECC_STATUSr 6666
#define RXSASTATSOKPKTS_ECC_STATUSr 6667
#define RXSASTATSUNUSEDSAPKTS_ECC_STATUSr 6668
#define RXSCIUNKNOWNNONEPKTS_ECC_STATUSr 6669
#define RXSCSTATSDELAYEDPKTS_ECC_STATUSr 6670
#define RXSCSTATSINVALIDPKTS_ECC_STATUSr 6671
#define RXSCSTATSLATEPKTS_ECC_STATUSr 6672
#define RXSCSTATSNOTUSINGSAPKTS_ECC_STATUSr 6673
#define RXSCSTATSNOTVALIDPKTS_ECC_STATUSr 6674
#define RXSCSTATSOCTETSDECRYPTED_ECC_STATUSr 6675
#define RXSCSTATSOCTETSVALIDATED_ECC_STATUSr 6676
#define RXSCSTATSOKPKTS_ECC_STATUSr 6677
#define RXSCSTATSUNCHECKEDPKTS_ECC_STATUSr 6678
#define RXSCSTATSUNUSEDSAPKTS_ECC_STATUSr 6679
#define RXTAGUNTAGNONEBAD_ECC_STATUSr 6680
#define RXUDAr 6681
#define RXUOr 6682
#define RXWSAr 6683
#define RX_EEE_LPI_DURATION_COUNTERr 6684
#define RX_EEE_LPI_EVENT_COUNTERr 6685
#define RX_LLFC_CRC_COUNTERr 6686
#define RX_LLFC_LOG_COUNTERr 6687
#define RX_LLFC_PHY_COUNTERr 6688
#define RX_PAUSE_QUANTA_SCALEr 6689
#define S1V_CONFIGr 6690
#define S1V_COSMASKr 6691
#define S1V_COSWEIGHTSr 6692
#define S1V_MINSPCONFIGr 6693
#define S1V_WDRRCOUNTr 6694
#define S2_CONFIGr 6695
#define S2_COSMASKr 6696
#define S2_COSWEIGHTSr 6697
#define S2_MAXBUCKETr 6698
#define S2_MAXBUCKETCONFIG_64r 6699
#define S2_MINBUCKETr 6700
#define S2_MINBUCKETCONFIG_64r 6701
#define S2_MINSPCONFIGr 6702
#define S2_S3_ROUTINGr 6703
#define S2_WERRCOUNTr 6704
#define S3_CONFIGr 6705
#define S3_CONFIG_MCr 6706
#define S3_COSMASKr 6707
#define S3_COSMASK_MCr 6708
#define S3_COSWEIGHTSr 6709
#define S3_MAXBUCKETr 6710
#define S3_MAXBUCKETCONFIG_64r 6711
#define S3_MINBUCKETr 6712
#define S3_MINBUCKETCONFIG_64r 6713
#define S3_MINSPCONFIGr 6714
#define S3_MINSPCONFIG_MCr 6715
#define S3_WERRCOUNTr 6716
#define SA1_ECC_STATUSr 6717
#define SA2_ECC_STATUSr 6718
#define SAFC_PRI2COS_MAPPING_1r 6719
#define SAFC_PRI2COS_MAPPING_2r 6720
#define SAFC_RX_CONFIG_XPORT0r 6721
#define SAFC_RX_CONFIG_XPORT1r 6722
#define SAFC_RX_CONFIG_XPORT2r 6723
#define SAFC_RX_CONFIG_XPORT3r 6724
#define SBS_CONTROLr 6725
#define SB_DEBUG_QS_CIr 6726
#define SB_DEBUG_RB_CIr 6727
#define SB_DEBUG_TX_CIr 6728
#define SCHEDULERCONFIGMOD0_P24r 6729
#define SCHEDULERCONFIGMOD0_P25r 6730
#define SCHEDULERCONFIGMOD0_P26r 6731
#define SCHEDULERCONFIGMOD0_P27r 6732
#define SCHEDULERCONFIGMOD0_P28r 6733
#define SCHEDULERCONFIGMOD0_P0_7r 6734
#define SCHEDULERCONFIGMOD0_P16_23r 6735
#define SCHEDULERCONFIGMOD0_P8_15r 6736
#define SCHEDULERCONFIGMOD1_P24r 6737
#define SCHEDULERCONFIGMOD1_P0_7r 6738
#define SCHEDULERCONFIGMOD1_P16_23r 6739
#define SCHEDULERCONFIGMOD1_P8_15r 6740
#define SC_BYTE_METER_CONFIGr 6741
#define SC_CMD_INJECT_CTRL0r 6742
#define SC_CMD_INJECT_CTRL1r 6743
#define SC_CMD_INJECT_CTRL2r 6744
#define SC_CMD_INJECT_DATA0r 6745
#define SC_CMD_INJECT_DATA1r 6746
#define SC_CMD_INJECT_DATA2r 6747
#define SC_CMD_INJECT_DATA3r 6748
#define SC_CMD_INJECT_DATA4r 6749
#define SC_CMD_INJECT_DATA5r 6750
#define SC_CMD_INJECT_DATA6r 6751
#define SC_CMD_INJECT_DATA7r 6752
#define SC_CMD_INJECT_DATA8r 6753
#define SC_CMD_INJECT_DATA9r 6754
#define SC_CONFIG0r 6755
#define SC_CONFIG1r 6756
#define SC_CONFIG2r 6757
#define SC_CONFIG3r 6758
#define SC_CONFIG_TDMCALSWAPr 6759
#define SC_DEBUG_CMD_CODE0r 6760
#define SC_DEBUG_CMD_CODE1r 6761
#define SC_DEBUG_CMD_CODE2r 6762
#define SC_ECC_DEBUGr 6763
#define SC_ECC_ERROR0r 6764
#define SC_ECC_ERROR0_MASKr 6765
#define SC_ECC_STATUS0r 6766
#define SC_ERROR0r 6767
#define SC_ERROR1r 6768
#define SC_ERROR2r 6769
#define SC_ERROR0_MASKr 6770
#define SC_ERROR1_MASKr 6771
#define SC_ERROR2_MASKr 6772
#define SC_LINK_ENABLE_REMAP0r 6773
#define SC_LINK_ENABLE_REMAP1r 6774
#define SC_LINK_ENABLE_REMAP2r 6775
#define SC_LINK_ENABLE_REMAP3r 6776
#define SC_LINK_STATUS_REMAP0r 6777
#define SC_LINK_STATUS_REMAP1r 6778
#define SC_LINK_STATUS_REMAP2r 6779
#define SC_LINK_STATUS_REMAP3r 6780
#define SC_LINK_STATUS_REMAP4r 6781
#define SC_LINK_STATUS_REMAP5r 6782
#define SC_SFI_PAUSE_STATUS0r 6783
#define SC_SFI_PAUSE_STATUS1r 6784
#define SC_STATUS0r 6785
#define SC_STATUS1r 6786
#define SC_STATUS_TDMCALSWAP0r 6787
#define SC_STATUS_TDMCALSWAP1r 6788
#define SC_SW_RESETr 6789
#define SC_TOP_SFI_ERROR0r 6790
#define SC_TOP_SFI_ERROR0_MASKr 6791
#define SC_TOP_SFI_NUM_REMAP0r 6792
#define SC_TOP_SFI_PORT_CONFIG0r 6793
#define SC_TOP_SFI_RX_SOT_CNTr 6794
#define SC_TOP_SFI_RX_TEST_CNTr 6795
#define SC_TOP_SFI_TX_TEST_CNTr 6796
#define SC_TOP_SI_CONFIG0r 6797
#define SC_TOP_SI_CONFIG1r 6798
#define SC_TOP_SI_CONFIG2r 6799
#define SC_TOP_SI_CONFIG3r 6800
#define SC_TOP_SI_DEBUG0r 6801
#define SC_TOP_SI_DEBUG1r 6802
#define SC_TOP_SI_ECC_DEBUGr 6803
#define SC_TOP_SI_ECC_ERRORr 6804
#define SC_TOP_SI_ECC_ERROR_MASKr 6805
#define SC_TOP_SI_ECC_STATUSr 6806
#define SC_TOP_SI_ERROR0r 6807
#define SC_TOP_SI_ERROR1r 6808
#define SC_TOP_SI_ERROR0_MASKr 6809
#define SC_TOP_SI_ERROR1_MASKr 6810
#define SC_TOP_SI_MEM_DEBUGr 6811
#define SC_TOP_SI_PRBS_STATUSr 6812
#define SC_TOP_SI_SD_CONFIGr 6813
#define SC_TOP_SI_SD_PLL_CONFIGr 6814
#define SC_TOP_SI_SD_RESETr 6815
#define SC_TOP_SI_SD_STATUSr 6816
#define SC_TOP_SI_STATEr 6817
#define SC_TOP_SI_STATUS0r 6818
#define SC_TOP_SI_STICKY_STATEr 6819
#define SC_TRACE_IF_QS_SC_PU_CAPT_0r 6820
#define SC_TRACE_IF_QS_SC_PU_CONTROLr 6821
#define SC_TRACE_IF_QS_SC_PU_COUNTERr 6822
#define SC_TRACE_IF_QS_SC_PU_MASK0_FIELDr 6823
#define SC_TRACE_IF_QS_SC_PU_VALUE0_FIELDr 6824
#define SC_TRACE_IF_SI_SC_RX_PORT0_CAPT_0r 6825
#define SC_TRACE_IF_SI_SC_RX_PORT0_CONTROLr 6826
#define SC_TRACE_IF_SI_SC_RX_PORT0_COUNTERr 6827
#define SC_TRACE_IF_SI_SC_RX_PORT0_MASK0_FIELDr 6828
#define SC_TRACE_IF_SI_SC_RX_PORT0_VALUE0_FIELDr 6829
#define SC_TRACE_IF_SI_SC_RX_PORT1_CAPT_0r 6830
#define SC_TRACE_IF_SI_SC_RX_PORT1_CONTROLr 6831
#define SC_TRACE_IF_SI_SC_RX_PORT1_COUNTERr 6832
#define SC_TRACE_IF_SI_SC_RX_PORT1_MASK0_FIELDr 6833
#define SC_TRACE_IF_SI_SC_RX_PORT1_VALUE0_FIELDr 6834
#define SC_TRACE_IF_STATUSr 6835
#define SC_TRACE_IF_STATUS_MASKr 6836
#define SEER_CONFIGr 6837
#define SEER_HG_L2_LOOKUP_CONFIGr 6838
#define SFD_OFFSETr 6839
#define SFI_ERROR0r 6840
#define SFI_ERROR0_MASKr 6841
#define SFI_NUM_REMAP0r 6842
#define SFI_PAUSE_STATUS0r 6843
#define SFI_PAUSE_STATUS1r 6844
#define SFI_PORT_CONFIG0r 6845
#define SFI_RX_SOT_CNTr 6846
#define SFI_RX_TEST_CNTr 6847
#define SFI_TOP_CONFIG0r 6848
#define SFI_TX_TEST_CNTr 6849
#define SFLOW_EGR_RAND_SEEDr 6850
#define SFLOW_EGR_THRESHOLDr 6851
#define SFLOW_ING_RAND_SEEDr 6852
#define SFLOW_ING_THRESHOLDr 6853
#define SF_TRACE_IF_CAPT_0r 6854
#define SF_TRACE_IF_CAPT_1r 6855
#define SF_TRACE_IF_CAPT_2r 6856
#define SF_TRACE_IF_CONTROLr 6857
#define SF_TRACE_IF_COUNTERr 6858
#define SF_TRACE_IF_FIELD_MASK0r 6859
#define SF_TRACE_IF_FIELD_VALUE0r 6860
#define SF_TRACE_IF_STATUSr 6861
#define SF_TRACE_IF_STATUS_MASKr 6862
#define SHAPERMAXBWCOSr 6863
#define SHAPERMAXBWPORTr 6864
#define SHAPER_EVENT_BLOCKr 6865
#define SHAPER_LOOP_SIZEr 6866
#define SHAPER_QUEUE_FABRIC_RANGE_ENDr 6867
#define SHAPER_QUEUE_FABRIC_RANGE_STARTr 6868
#define SHAPER_QUEUE_LOCAL_RANGE_ENDr 6869
#define SHAPER_QUEUE_LOCAL_RANGE_STARTr 6870
#define SHAPING_CONTROLr 6871
#define SHAPING_MODEr 6872
#define SHAPING_MODE_24Qr 6873
#define SIMPLEREDCONFIGr 6874
#define SI_CONFIG0r 6875
#define SI_CONFIG1r 6876
#define SI_CONFIG2r 6877
#define SI_CONFIG3r 6878
#define SI_DEBUG0r 6879
#define SI_DEBUG1r 6880
#define SI_ECC_DEBUGr 6881
#define SI_ECC_ERRORr 6882
#define SI_ECC_ERROR_MASKr 6883
#define SI_ECC_STATUSr 6884
#define SI_ERROR0r 6885
#define SI_ERROR1r 6886
#define SI_ERROR0_MASKr 6887
#define SI_ERROR1_MASKr 6888
#define SI_MEM_DEBUGr 6889
#define SI_PRBS_STATUSr 6890
#define SI_SD_CONFIGr 6891
#define SI_SD_PLL_CONFIGr 6892
#define SI_SD_RESETr 6893
#define SI_SD_STATUSr 6894
#define SI_STATEr 6895
#define SI_STATUS0r 6896
#define SI_STICKY_STATEr 6897
#define SMALLINGBUFFERTHRESr 6898
#define SMII_DLL_CONTROLr 6899
#define SOFTRESETPBMr 6900
#define SOFTRESETPBM_HIr 6901
#define SOME_RDI_DEFECT_STATUSr 6902
#define SOME_RMEP_CCM_DEFECT_STATUSr 6903
#define SOURCE_TRUNK_MAP_MODVIEW_PARITY_CONTROLr 6904
#define SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_INTRr 6905
#define SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_NACKr 6906
#define SOURCE_TRUNK_MAP_PARITY_CONTROLr 6907
#define SOURCE_TRUNK_MAP_PARITY_STATUSr 6908
#define SOURCE_VP_PARITY_CONTROLr 6909
#define SOURCE_VP_PARITY_STATUSr 6910
#define SOURCE_VP_PARITY_STATUS_INTRr 6911
#define SOURCE_VP_PARITY_STATUS_NACKr 6912
#define SP0_POOL_MODEr 6913
#define SPORT_CTL_REGr 6914
#define SPORT_ECC_CONTROLr 6915
#define SPORT_FORCE_DOUBLE_BIT_ERRORr 6916
#define SPORT_FORCE_SINGLE_BIT_ERRORr 6917
#define SPORT_INTR_ENABLEr 6918
#define SPORT_INTR_STATUSr 6919
#define SPORT_RX_FIFO_MEM_ECC_STATUSr 6920
#define SPORT_TX_FIFO_MEM_ECC_STATUSr 6921
#define SPP_CFG_FIFO_THRESHr 6922
#define SPP_CFG_NO_OVERRIDEr 6923
#define SPP_PRIORITY0r 6924
#define SPP_PRIORITY1r 6925
#define SRCMOD2IBPr 6926
#define SRC_MODID_BLOCK_PARITY_CONTROLr 6927
#define SRC_MODID_BLOCK_PARITY_STATUSr 6928
#define SRC_MODID_EGRESS_PARITY_CONTROLr 6929
#define SRC_MODID_EGRESS_PARITY_STATUS_INTRr 6930
#define SRC_MODID_EGRESS_PARITY_STATUS_NACKr 6931
#define SRC_MODID_EGRESS_SELr 6932
#define SRC_MODID_INGRESS_BLOCK_PARITY_CONTROLr 6933
#define SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_INTRr 6934
#define SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_NACKr 6935
#define SRC_TRUNK_ECC_CONTROLr 6936
#define SRC_TRUNK_ECC_STATUS_INTRr 6937
#define SRC_TRUNK_ECC_STATUS_NACKr 6938
#define SRC_TRUNK_PARITY_CONTROLr 6939
#define SRC_TRUNK_PARITY_STATUSr 6940
#define SRP_CONTROL_1r 6941
#define SRP_CONTROL_2r 6942
#define STAGE_INTRr 6943
#define START_BY_START_ERRORr 6944
#define START_BY_START_ERROR0_64r 6945
#define START_BY_START_ERROR1_64r 6946
#define START_BY_START_ERROR_64r 6947
#define START_BY_START_ERR_STATr 6948
#define STATUS_BSEr 6949
#define STATUS_CSEr 6950
#define STATUS_HSEr 6951
#define STAT_CAUSEr 6952
#define STORM_CONTROL_METER_CONFIGr 6953
#define STORM_CONTROL_METER_MAPPINGr 6954
#define SUBNET_VLAN_CAM_BIST_ENABLEr 6955
#define SUBNET_VLAN_CAM_BIST_S10_STATUSr 6956
#define SUBNET_VLAN_CAM_BIST_S2_STATUSr 6957
#define SUBNET_VLAN_CAM_BIST_S3_STATUSr 6958
#define SUBNET_VLAN_CAM_BIST_S5_STATUSr 6959
#define SUBNET_VLAN_CAM_BIST_S6_STATUSr 6960
#define SUBNET_VLAN_CAM_BIST_S8_STATUSr 6961
#define SUBNET_VLAN_CAM_BIST_STATUSr 6962
#define SUBNET_VLAN_SAMr 6963
#define SW1_RAM_DBGCTRLr 6964
#define SW1_RAM_DBGCTRL_2r 6965
#define SW2_EOP_BUFFER_A_PARITY_CONTROLr 6966
#define SW2_EOP_BUFFER_A_PARITY_STATUS_INTRr 6967
#define SW2_EOP_BUFFER_B_PARITY_CONTROLr 6968
#define SW2_EOP_BUFFER_B_PARITY_STATUS_INTRr 6969
#define SW2_EOP_BUFFER_C_PARITY_CONTROLr 6970
#define SW2_EOP_BUFFER_C_PARITY_STATUS_INTRr 6971
#define SW2_FP_DST_ACTION_CONTROLr 6972
#define SW2_HW_CONTROLr 6973
#define SW2_RAM_CONTROL_0r 6974
#define SW2_RAM_CONTROL_1r 6975
#define SW2_RAM_CONTROL_2r 6976
#define SW2_RAM_CONTROL_3r 6977
#define SW2_RAM_CONTROL_4r 6978
#define SW2_RAM_CONTROL_5r 6979
#define SW2_RAM_CONTROL_6r 6980
#define SW2_RAM_CONTROL_7r 6981
#define SW2_RAM_CONTROL_8r 6982
#define SYSTEM_CONFIG_MODVIEW_PARITY_CONTROLr 6983
#define SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_INTRr 6984
#define SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_NACKr 6985
#define SYSTEM_CONFIG_PARITY_CONTROLr 6986
#define SYSTEM_CONFIG_PARITY_STATUS_INTRr 6987
#define SYSTEM_CONFIG_PARITY_STATUS_NACKr 6988
#define SYS_CONTROLr 6989
#define SYS_MAC_ACTIONr 6990
#define SYS_MAC_COUNTr 6991
#define SYS_MAC_LIMITr 6992
#define SYS_MAC_LIMIT_CONTROLr 6993
#define T64r 6994
#define T127r 6995
#define T255r 6996
#define T511r 6997
#define T1023r 6998
#define T1518r 6999
#define T2047r 7000
#define T4095r 7001
#define T9216r 7002
#define T16383r 7003
#define TABRTr 7004
#define TAGEr 7005
#define TAG_0r 7006
#define TAG_1r 7007
#define TBCAr 7008
#define TBYTr 7009
#define TCAM_TYPE1_IP_0r 7010
#define TCAM_TYPE1_IP_1r 7011
#define TCAM_TYPE1_IP_2r 7012
#define TCAM_TYPE2_T144_CONFIGr 7013
#define TCAM_TYPE2_T72_CONFIGr 7014
#define TCAM_TYPE2_UD_CONFIGr 7015
#define TCEr 7016
#define TCFIDRr 7017
#define TCPUDP_PROTOCOLr 7018
#define TCPUDP_PROTOCOL_ENABLEr 7019
#define TDBGC0r 7020
#define TDBGC1r 7021
#define TDBGC2r 7022
#define TDBGC3r 7023
#define TDBGC4r 7024
#define TDBGC5r 7025
#define TDBGC6r 7026
#define TDBGC7r 7027
#define TDBGC8r 7028
#define TDBGC9r 7029
#define TDBGC10r 7030
#define TDBGC11r 7031
#define TDBGC12r 7032
#define TDBGC13r 7033
#define TDBGC14r 7034
#define TDBGC0_SELECTr 7035
#define TDBGC10_SELECTr 7036
#define TDBGC11_SELECTr 7037
#define TDBGC1_SELECTr 7038
#define TDBGC2_SELECTr 7039
#define TDBGC3_SELECTr 7040
#define TDBGC4_SELECTr 7041
#define TDBGC5_SELECTr 7042
#define TDBGC6_SELECTr 7043
#define TDBGC7_SELECTr 7044
#define TDBGC8_SELECTr 7045
#define TDBGC9_SELECTr 7046
#define TDBGC_SELECTr 7047
#define TDFRr 7048
#define TDM_ENr 7049
#define TDM_SYNCr 7050
#define TDVLNr 7051
#define TEDFr 7052
#define TERRr 7053
#define TEST2r 7054
#define TFCSr 7055
#define TFRGr 7056
#define THDI_BYPASSr 7057
#define THDO_BYPASSr 7058
#define THDO_DEBUGr 7059
#define THDO_DEBUG_DCM_PMr 7060
#define THDO_DEBUG_TM_UC0r 7061
#define THDO_DEBUG_TM_UC1r 7062
#define THDO_DEBUG_TM_UCSP0r 7063
#define THDO_DEBUG_TM_UCSP1r 7064
#define THDO_INTEROP_CONFIGr 7065
#define THDO_INTEROP_CONFIG_PLUSr 7066
#define THDO_PARITY_ERROR_ADDRESSr 7067
#define THDO_PARITY_ERROR_STATUS_64r 7068
#define THDO_UNICAST_DROP_EMIRROR_CNTr 7069
#define THRESHOLD_CONTROLr 7070
#define TICK_MODEr 7071
#define TIMDRr 7072
#define TIME_DOMAINr 7073
#define TIME_DOMAIN_CONFIGr 7074
#define TIMTLDr 7075
#define TIPr 7076
#define TIPAGEr 7077
#define TIPDr 7078
#define TJBRr 7079
#define TLCLr 7080
#define TMCAr 7081
#define TMCLr 7082
#define TMGVr 7083
#define TNCLr 7084
#define TNL_PROT_CHKr 7085
#define TNL_PROT_VALr 7086
#define TOQEMPTYr 7087
#define TOQEMPTY_64r 7088
#define TOQEMPTY_CPU_PORT_0r 7089
#define TOQEMPTY_CPU_PORT_1r 7090
#define TOQ_ACTIVATEQr 7091
#define TOQ_ACTIVATEQ_64r 7092
#define TOQ_ACTIVATEQ_CPU_PORT_0r 7093
#define TOQ_ACTIVATEQ_CPU_PORT_1r 7094
#define TOQ_CELLHDRERRPTRr 7095
#define TOQ_CELLLINKERRPTRr 7096
#define TOQ_CONFIGr 7097
#define TOQ_CONFIG_64r 7098
#define TOQ_COS_SWITCH_STATUSr 7099
#define TOQ_CPQLINKERRPTRr 7100
#define TOQ_DIS_IPMC_REPLICATIONr 7101
#define TOQ_DIS_IPMC_REPLICATION_64r 7102
#define TOQ_EMPTY_DEQ_STATUSr 7103
#define TOQ_ENQIPMCGRPERRPTR0r 7104
#define TOQ_ENQIPMCGRPERRPTR1r 7105
#define TOQ_ENQ_DROP_CNTr 7106
#define TOQ_EP_BP_STATUSr 7107
#define TOQ_EP_CREDITr 7108
#define TOQ_ERRINTRr 7109
#define TOQ_ERRINTR0r 7110
#define TOQ_ERRINTR1r 7111
#define TOQ_ERRINTR0_64r 7112
#define TOQ_ERRORr 7113
#define TOQ_ERROR_MASKr 7114
#define TOQ_FAST_FLUSHr 7115
#define TOQ_IPMCERRINTRr 7116
#define TOQ_IPMCGRPERRPTR0r 7117
#define TOQ_IPMCGRPERRPTR1r 7118
#define TOQ_IPMCVLANERRPTRr 7119
#define TOQ_IPMC_FAST_FLUSHr 7120
#define TOQ_IPMC_FAST_FLUSH_64r 7121
#define TOQ_IPMC_REPLICATION_STATr 7122
#define TOQ_IPMC_REPLICATION_STAT_64r 7123
#define TOQ_PKTHDR1ERRPTRr 7124
#define TOQ_PKTLINKERRINTRr 7125
#define TOQ_PKTLINKERRPTRr 7126
#define TOQ_PORT_ACTIVATE_PIPE0r 7127
#define TOQ_PORT_ACTIVATE_PIPE1r 7128
#define TOQ_PORT_NOTEMPTY_PIPE0r 7129
#define TOQ_PORT_NOTEMPTY_PIPE1r 7130
#define TOQ_PORT_STATUSr 7131
#define TOQ_PORT_STATUS_MASKr 7132
#define TOQ_PORT_STATUS_PIPE0r 7133
#define TOQ_PORT_STATUS_PIPE1r 7134
#define TOQ_PTR_SEL_CFGr 7135
#define TOQ_PTR_SEL_STATUS0r 7136
#define TOQ_PTR_SEL_STATUS1r 7137
#define TOQ_QUEUESTATr 7138
#define TOQ_QUEUESTAT_64r 7139
#define TOQ_QUEUESTAT_CPU_PORT_0r 7140
#define TOQ_QUEUESTAT_CPU_PORT_1r 7141
#define TOQ_RDEFIFOERRPTRr 7142
#define TOQ_RDE_THRESHOLDr 7143
#define TOQ_SPAREr 7144
#define TOQ_UCQRPERRPTRr 7145
#define TOQ_UCQWPERRPTRr 7146
#define TOQ_WLP_THROTTLEr 7147
#define TOS_FN_PARITY_CONTROLr 7148
#define TOS_FN_PARITY_STATUS_INTRr 7149
#define TOS_FN_PARITY_STATUS_NACKr 7150
#define TOTALDYNCELLLIMITr 7151
#define TOTALDYNCELLRESETLIMITr 7152
#define TOTALDYNCELLSETLIMITr 7153
#define TOTALDYNCELLUSEDr 7154
#define TOTAL_BUFFER_COUNTr 7155
#define TOTAL_BUFFER_COUNT_CELLr 7156
#define TOTAL_BUFFER_COUNT_CELL_SPr 7157
#define TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr 7158
#define TOTAL_BUFFER_COUNT_PACKETr 7159
#define TOTAL_BUFFER_COUNT_PACKET_SPr 7160
#define TOTAL_BUFFER_COUNT_PACKET_SP_SHAREDr 7161
#define TOTAL_LIMIT_STATEr 7162
#define TOTAL_SHARED_AVAIL_THRESHr 7163
#define TOTAL_SHARED_COUNTr 7164
#define TOTAL_SHARED_COUNT_CELLr 7165
#define TOTAL_SHARED_COUNT_PACKETr 7166
#define TOTAL_SHARED_LIMITr 7167
#define TOTAL_SHARED_LIMIT_CELLr 7168
#define TOTAL_SHARED_LIMIT_PACKETr 7169
#define TOT_PKT_CNTr 7170
#define TOVRr 7171
#define TPCEr 7172
#define TPFC0r 7173
#define TPFC1r 7174
#define TPFC2r 7175
#define TPFC3r 7176
#define TPFC4r 7177
#define TPFC5r 7178
#define TPFC6r 7179
#define TPFC7r 7180
#define TPKTr 7181
#define TPOKr 7182
#define TR64r 7183
#define TR127r 7184
#define TR255r 7185
#define TR511r 7186
#define TR1023r 7187
#define TR1518r 7188
#define TR2047r 7189
#define TR4095r 7190
#define TR9216r 7191
#define TRACE_IF_DEQDONE_CAPT_0r 7192
#define TRACE_IF_DEQDONE_CAPT_1r 7193
#define TRACE_IF_DEQDONE_CAPT_2r 7194
#define TRACE_IF_DEQDONE_CONTROLr 7195
#define TRACE_IF_DEQDONE_COUNTERr 7196
#define TRACE_IF_DEQDONE_MASK0_FIELDr 7197
#define TRACE_IF_DEQDONE_MASK1_FIELDr 7198
#define TRACE_IF_DEQDONE_MASK2_FIELDr 7199
#define TRACE_IF_DEQDONE_VALUE0_FIELDr 7200
#define TRACE_IF_DEQDONE_VALUE1_FIELDr 7201
#define TRACE_IF_DEQDONE_VALUE2_FIELDr 7202
#define TRACE_IF_DEQD_CAPT_0r 7203
#define TRACE_IF_DEQD_CAPT_1r 7204
#define TRACE_IF_DEQD_CONTROLr 7205
#define TRACE_IF_DEQD_COUNTERr 7206
#define TRACE_IF_DEQD_MASK_FIELDr 7207
#define TRACE_IF_DEQD_VALUE_FIELDr 7208
#define TRACE_IF_DEQR_CONTROLr 7209
#define TRACE_IF_DEQR_COUNTERr 7210
#define TRACE_IF_DEQR_MASK_FIELDr 7211
#define TRACE_IF_DEQR_VALUE_FIELDr 7212
#define TRACE_IF_DEQ_CAPT_0r 7213
#define TRACE_IF_DEQ_CAPT_1r 7214
#define TRACE_IF_DEQ_CONTROLr 7215
#define TRACE_IF_DEQ_COUNTERr 7216
#define TRACE_IF_DEQ_MASK_FIELDr 7217
#define TRACE_IF_DEQ_VALUE_FIELDr 7218
#define TRACE_IF_ENQDONE_CAPT_0r 7219
#define TRACE_IF_ENQDONE_CAPT_1r 7220
#define TRACE_IF_ENQDONE_CONTROLr 7221
#define TRACE_IF_ENQDONE_COUNTERr 7222
#define TRACE_IF_ENQDONE_MASK0_FIELDr 7223
#define TRACE_IF_ENQDONE_MASK1_FIELDr 7224
#define TRACE_IF_ENQDONE_VALUE0_FIELDr 7225
#define TRACE_IF_ENQDONE_VALUE1_FIELDr 7226
#define TRACE_IF_ENQD_CONTROLr 7227
#define TRACE_IF_ENQD_COUNTERr 7228
#define TRACE_IF_ENQD_MASK_FIELDr 7229
#define TRACE_IF_ENQD_VALUE_FIELDr 7230
#define TRACE_IF_ENQR_CONTROLr 7231
#define TRACE_IF_ENQR_COUNTERr 7232
#define TRACE_IF_ENQR_MASK_FIELDr 7233
#define TRACE_IF_ENQR_VALUE_FIELDr 7234
#define TRACE_IF_ENQ_CAPT_0r 7235
#define TRACE_IF_ENQ_CAPT_1r 7236
#define TRACE_IF_ENQ_CONTROLr 7237
#define TRACE_IF_ENQ_COUNTERr 7238
#define TRACE_IF_ENQ_MASK_FIELDr 7239
#define TRACE_IF_ENQ_VALUE_FIELDr 7240
#define TRACE_IF_FABRIC_GRANT_REQ_CAPT_0r 7241
#define TRACE_IF_FABRIC_GRANT_REQ_CAPT_1r 7242
#define TRACE_IF_FABRIC_GRANT_REQ_CAPT_2r 7243
#define TRACE_IF_FABRIC_GRANT_REQ_CAPT_3r 7244
#define TRACE_IF_FABRIC_GRANT_REQ_CONTROLr 7245
#define TRACE_IF_FABRIC_GRANT_REQ_COUNTERr 7246
#define TRACE_IF_FABRIC_GRANT_REQ_MASK0_FIELDr 7247
#define TRACE_IF_FABRIC_GRANT_REQ_MASK1_FIELDr 7248
#define TRACE_IF_FABRIC_GRANT_REQ_MASK2_FIELDr 7249
#define TRACE_IF_FABRIC_GRANT_REQ_MASK3_FIELDr 7250
#define TRACE_IF_FABRIC_GRANT_REQ_VALUE0_FIELDr 7251
#define TRACE_IF_FABRIC_GRANT_REQ_VALUE1_FIELDr 7252
#define TRACE_IF_FABRIC_GRANT_REQ_VALUE2_FIELDr 7253
#define TRACE_IF_FABRIC_GRANT_REQ_VALUE3_FIELDr 7254
#define TRACE_IF_LOCAL_GRANT_REQ_CAPT_0r 7255
#define TRACE_IF_LOCAL_GRANT_REQ_CONTROLr 7256
#define TRACE_IF_LOCAL_GRANT_REQ_COUNTERr 7257
#define TRACE_IF_LOCAL_GRANT_REQ_MASK0_FIELDr 7258
#define TRACE_IF_LOCAL_GRANT_REQ_VALUE0_FIELDr 7259
#define TRACE_IF_QM_QS_RATE_READ_CAPT_0r 7260
#define TRACE_IF_QM_QS_RATE_READ_CONTROLr 7261
#define TRACE_IF_QM_QS_RATE_READ_COUNTERr 7262
#define TRACE_IF_QM_QS_RATE_READ_MASK0_FIELDr 7263
#define TRACE_IF_QM_QS_RATE_READ_VALUE0_FIELDr 7264
#define TRACE_IF_QS_DEQR_CAPTr 7265
#define TRACE_IF_RB_ENQD_CAPT_0r 7266
#define TRACE_IF_RB_ENQD_CAPT_1r 7267
#define TRACE_IF_RB_ENQR_CAPT_0r 7268
#define TRACE_IF_RB_ENQR_CAPT_1r 7269
#define TRACE_IF_SCI_QS_RATE_UPD_CAPT_0r 7270
#define TRACE_IF_SCI_QS_RATE_UPD_CAPT_1r 7271
#define TRACE_IF_SCI_QS_RATE_UPD_CONTROLr 7272
#define TRACE_IF_SCI_QS_RATE_UPD_COUNTERr 7273
#define TRACE_IF_SCI_QS_RATE_UPD_MASK0_FIELDr 7274
#define TRACE_IF_SCI_QS_RATE_UPD_MASK1_FIELDr 7275
#define TRACE_IF_SCI_QS_RATE_UPD_VALUE0_FIELDr 7276
#define TRACE_IF_SCI_QS_RATE_UPD_VALUE1_FIELDr 7277
#define TRACE_IF_SCPB_CAPT_0r 7278
#define TRACE_IF_SCPB_CAPT_1r 7279
#define TRACE_IF_SCPB_CONTROLr 7280
#define TRACE_IF_SCPB_COUNTERr 7281
#define TRACE_IF_SCPB_MASK_FIELDr 7282
#define TRACE_IF_SCPB_VALUE_FIELDr 7283
#define TRACE_IF_STATUSr 7284
#define TRACE_IF_STATUS_MASKr 7285
#define TRILL_DROP_CONTROLr 7286
#define TRILL_RBRIDGE_NICKNAME_SELECTr 7287
#define TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_CONTROLr 7288
#define TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTRr 7289
#define TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACKr 7290
#define TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_CONTROLr 7291
#define TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTRr 7292
#define TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACKr 7293
#define TRILL_RX_PKTS_PARITY_CONTROLr 7294
#define TRILL_RX_PKTS_PARITY_STATUS_INTRr 7295
#define TRILL_RX_PKTS_PARITY_STATUS_NACKr 7296
#define TRMGVr 7297
#define TRPKTr 7298
#define TRUNK_BITMAP_ECC_STATUSr 7299
#define TRUNK_BITMAP_TABLE_PARITY_CONTROLr 7300
#define TRUNK_BITMAP_TABLE_PARITY_STATUS_INTRr 7301
#define TRUNK_BITMAP_TABLE_PARITY_STATUS_NACKr 7302
#define TRUNK_EGR_MASK_PARITY_CONTROLr 7303
#define TRUNK_EGR_MASK_PARITY_STATUS_INTRr 7304
#define TRUNK_EGR_MASK_PARITY_STATUS_NACKr 7305
#define TRUNK_GROUP_PARITY_CONTROLr 7306
#define TRUNK_GROUP_PARITY_STATUS_INTRr 7307
#define TRUNK_GROUP_PARITY_STATUS_NACKr 7308
#define TRUNK_MEMBER_PARITY_CONTROLr 7309
#define TRUNK_MEMBER_PARITY_STATUS_INTRr 7310
#define TRUNK_MEMBER_PARITY_STATUS_NACKr 7311
#define TSCLr 7312
#define TSPDRr 7313
#define TS_CONFIG0r 7314
#define TS_CONFIG1r 7315
#define TS_CONFIG2r 7316
#define TS_CONFIG3r 7317
#define TS_CONFIG4r 7318
#define TS_CONFIG5r 7319
#define TS_CONFIG6r 7320
#define TS_CONTROLr 7321
#define TS_CONTROL_1r 7322
#define TS_CONTROL_2r 7323
#define TS_DEBUG_INFOr 7324
#define TS_DEBUG_L1_STATUSr 7325
#define TS_DEBUG_L1_STATUS_MASKr 7326
#define TS_DEBUG_L2_STATUSr 7327
#define TS_DEBUG_L2_STATUS_MASKr 7328
#define TS_DEBUG_L3_STATUSr 7329
#define TS_DEBUG_L3_STATUS_MASKr 7330
#define TS_DEBUG_L4_STATUSr 7331
#define TS_DEBUG_L4_STATUS_MASKr 7332
#define TS_DEBUG_L5_STATUSr 7333
#define TS_DEBUG_L5_STATUS_MASKr 7334
#define TS_DEBUG_L6_STATUSr 7335
#define TS_DEBUG_L6_STATUS_MASKr 7336
#define TS_DEBUG_L7_STATUSr 7337
#define TS_DEBUG_L7_STATUS_MASKr 7338
#define TS_DEBUG_LEAF_STATUSr 7339
#define TS_DEBUG_LEAF_STATUS_MASKr 7340
#define TS_DEBUG_TRACE_GRANT_CAPT0r 7341
#define TS_DEBUG_TRACE_GRANT_CONTROLr 7342
#define TS_DEBUG_TRACE_GRANT_COUNTERr 7343
#define TS_DEBUG_TRACE_GRANT_FIELD_MASK0r 7344
#define TS_DEBUG_TRACE_GRANT_FIELD_VALUE0r 7345
#define TS_DEBUG_TRACE_PRI_CAPT0r 7346
#define TS_DEBUG_TRACE_PRI_CAPT1r 7347
#define TS_DEBUG_TRACE_PRI_CONTROLr 7348
#define TS_DEBUG_TRACE_PRI_COUNTERr 7349
#define TS_DEBUG_TRACE_PRI_FIELD_MASK0r 7350
#define TS_DEBUG_TRACE_PRI_FIELD_MASK1r 7351
#define TS_DEBUG_TRACE_PRI_FIELD_VALUE0r 7352
#define TS_DEBUG_TRACE_PRI_FIELD_VALUE1r 7353
#define TS_DEBUG_TRACE_STATUSr 7354
#define TS_DEBUG_TRACE_STATUS_MASKr 7355
#define TS_ECC_DEBUG0r 7356
#define TS_ECC_DEBUG1r 7357
#define TS_ECC_DEBUG2r 7358
#define TS_ECC_ERROR0r 7359
#define TS_ECC_ERROR1r 7360
#define TS_ECC_ERROR2r 7361
#define TS_ECC_ERROR0_MASKr 7362
#define TS_ECC_ERROR1_MASKr 7363
#define TS_ECC_ERROR2_MASKr 7364
#define TS_ECC_STATUS0r 7365
#define TS_ECC_STATUS1r 7366
#define TS_ECC_STATUS2r 7367
#define TS_ECC_STATUS3r 7368
#define TS_ECC_STATUS4r 7369
#define TS_ECC_STATUS5r 7370
#define TS_ECC_STATUS6r 7371
#define TS_ECC_STATUS7r 7372
#define TS_ECC_STATUS8r 7373
#define TS_ECC_STATUS9r 7374
#define TS_ECC_STATUS10r 7375
#define TS_ECC_STATUS11r 7376
#define TS_ECC_STATUS12r 7377
#define TS_ECC_STATUS13r 7378
#define TS_LEVEL1_CONFIG0r 7379
#define TS_LEVEL2_CONFIG0r 7380
#define TS_LEVEL3_CONFIG0r 7381
#define TS_LEVEL4_CONFIG0r 7382
#define TS_LEVEL5_CONFIG0r 7383
#define TS_LEVEL6_CONFIG0r 7384
#define TS_LEVEL7_CONFIG0r 7385
#define TS_MEM_DEBUG0r 7386
#define TS_MEM_DEBUG1r 7387
#define TS_MEM_DEBUG2r 7388
#define TS_MEM_DEBUG3r 7389
#define TS_MEM_DEBUG4r 7390
#define TS_PRI_SB_DEBUGr 7391
#define TS_QSB_RATE_SB_DEBUGr 7392
#define TS_STATUS_CNTRLr 7393
#define TTL_FN_PARITY_CONTROLr 7394
#define TTL_FN_PARITY_STATUS_INTRr 7395
#define TTL_FN_PARITY_STATUS_NACKr 7396
#define TUCAr 7397
#define TUFLr 7398
#define TUNNEL_CAM_BIST_ENABLEr 7399
#define TUNNEL_CAM_BIST_S2_STATUSr 7400
#define TUNNEL_CAM_BIST_S3_STATUSr 7401
#define TUNNEL_CAM_BIST_S5_STATUSr 7402
#define TUNNEL_CAM_BIST_S6_STATUSr 7403
#define TUNNEL_CAM_BIST_S8_STATUSr 7404
#define TUNNEL_CAM_BIST_STATUSr 7405
#define TUNNEL_SAMr 7406
#define TVLANr 7407
#define TVLNr 7408
#define TXCFr 7409
#define TXCLr 7410
#define TXFIFO_STATr 7411
#define TXLLFCMSGCNTr 7412
#define TXPFr 7413
#define TXPPr 7414
#define TX_CI_CONFIGr 7415
#define TX_CNT_CONFIGr 7416
#define TX_CONFIG0r 7417
#define TX_CONFIG1r 7418
#define TX_CONFIG2r 7419
#define TX_CONFIG3r 7420
#define TX_CONFIG4r 7421
#define TX_CONFIG5r 7422
#define TX_CONFIG6r 7423
#define TX_DEBUG_CAPTURE_CONFIGr 7424
#define TX_DEBUG_CRC_ERROR_CNTr 7425
#define TX_DEBUG_DEQUEUE_REQUEST_0r 7426
#define TX_DEBUG_DEQUEUE_REQUEST_1r 7427
#define TX_DEBUG_DEQUEUE_REQUEST_2r 7428
#define TX_DEBUG_DEQUEUE_REQUEST_3r 7429
#define TX_DEBUG_DEQUEUE_REQUEST_4r 7430
#define TX_DEBUG_DEQUEUE_REQUEST_5r 7431
#define TX_DEBUG_GRANT_TO_DEQr 7432
#define TX_DEBUG_HEC_CORR_ERROR_CNTr 7433
#define TX_DEBUG_HEC_UNCORR_ERROR_CNTr 7434
#define TX_DEBUG_INFO_0r 7435
#define TX_DEBUG_INFO_1r 7436
#define TX_DEBUG_TEST_BYTE_CNTr 7437
#define TX_DEBUG_TEST_PCKT_CNTr 7438
#define TX_DEBUG_TEST_PCKT_THRESHOLDr 7439
#define TX_ECC_DEBUGr 7440
#define TX_ECC_ERROR_0r 7441
#define TX_ECC_ERROR_0_MASKr 7442
#define TX_ECC_STATUS0r 7443
#define TX_EEE_LPI_DURATION_COUNTERr 7444
#define TX_EEE_LPI_EVENT_COUNTERr 7445
#define TX_ERROR_0r 7446
#define TX_ERROR_0_MASKr 7447
#define TX_ERROR_HALT_MASK_0r 7448
#define TX_FIRST_CI_LOOKUP0r 7449
#define TX_FIRST_CI_LOOKUP1r 7450
#define TX_FIRST_CI_LOOKUP2r 7451
#define TX_FIRST_CI_LOOKUP3r 7452
#define TX_FIRST_CI_LOOKUP4r 7453
#define TX_FIRST_CI_LOOKUP5r 7454
#define TX_IPG_LENGTHr 7455
#define TX_LLFC_LOG_COUNTERr 7456
#define TX_PKT_CNTr 7457
#define TX_PKT_CNT_31_0r 7458
#define TX_PKT_CNT_39_32r 7459
#define TX_PKT_CNT_39_32_SNAPr 7460
#define TX_PKT_HDR_ADJUST0r 7461
#define TX_PKT_HDR_ADJUST1r 7462
#define TX_PKT_HDR_ADJUST2r 7463
#define TX_PKT_HDR_ADJUST3r 7464
#define TX_PKT_HDR_ADJUST4r 7465
#define TX_PREAMBLEr 7466
#define TX_RAM_TM0r 7467
#define TX_SW_RESETr 7468
#define TX_TEST_IFH_0r 7469
#define TX_TEST_IFH_1r 7470
#define TX_TEST_IFH_2r 7471
#define TX_TS_DATAr 7472
#define UCQRPMEMDEBUGr 7473
#define UCQWPMEMDEBUGr 7474
#define UCQ_COS_EMPTY_REGr 7475
#define UCQ_EXTCOS1_EMPTY_REGr 7476
#define UDF_CAM_BIST_CONFIGr 7477
#define UDF_CAM_BIST_DBG_DATAr 7478
#define UDF_CAM_BIST_STATUSr 7479
#define UDF_CAM_DBGCTRLr 7480
#define UDF_CONFIGr 7481
#define UDF_ETHERTYPE_MATCHr 7482
#define UDF_IPPROTO_MATCHr 7483
#define UFLOW_AGED_COUNTr 7484
#define UFLOW_DEBUG_RANGEr 7485
#define UFLOW_HASH_CONTROL_RTAG7r 7486
#define UFLOW_INACTIVE_COUNTr 7487
#define UFLOW_LFSR_CONTROLr 7488
#define UFLOW_PORT_CONTROLr 7489
#define UFLOW_REBALANCE_COUNTr 7490
#define UFLOW_TABLE_CONTROLr 7491
#define UFLOW_TABLE_SIZEr 7492
#define UFLOW_TIMER_CONTROLr 7493
#define UFLOW_TIMER_STATUSr 7494
#define UMAC_EEE_CTRLr 7495
#define UMAC_EEE_REF_COUNTr 7496
#define UMAC_SYMMETRIC_IDLE_THRESHOLDr 7497
#define UMAN_EP_FLSH_WAIT_CNTRr 7498
#define UMAN_IP_FLSH_WAIT_CNTRr 7499
#define UMAN_LINKUP_DLY_CNTRr 7500
#define UNIMAC_PFC_CTRLr 7501
#define UNKNOWN_HGI_BITMAPr 7502
#define UNKNOWN_HGI_BITMAP_64r 7503
#define UNKNOWN_HGI_BITMAP_PARITY_CONTROLr 7504
#define UNKNOWN_HGI_BITMAP_PARITY_STATUS_INTRr 7505
#define UNKNOWN_HGI_BITMAP_PARITY_STATUS_NACKr 7506
#define UNKNOWN_MCAST_BLOCK_MASKr 7507
#define UNKNOWN_MCAST_BLOCK_MASK_64r 7508
#define UNKNOWN_MCAST_BLOCK_MASK_HIr 7509
#define UNKNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr 7510
#define UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTRr 7511
#define UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACKr 7512
#define UNKNOWN_UCAST_BLOCK_MASKr 7513
#define UNKNOWN_UCAST_BLOCK_MASK_64r 7514
#define UNKNOWN_UCAST_BLOCK_MASK_HIr 7515
#define UNKNOWN_UCAST_BLOCK_MASK_PARITY_CONTROLr 7516
#define UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_INTRr 7517
#define UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_NACKr 7518
#define USER_TRUNK_HASH_SELECTr 7519
#define USE_EGRESS_PKT_SIZEr 7520
#define USE_SP_SHAREDr 7521
#define VFI_1_PARITY_CONTROLr 7522
#define VFI_1_PARITY_STATUS_INTRr 7523
#define VFI_1_PARITY_STATUS_NACKr 7524
#define VFI_PARITY_CONTROLr 7525
#define VFI_PARITY_STATUS_INTRr 7526
#define VFI_PARITY_STATUS_NACKr 7527
#define VFP_CAM_BIST_CONFIGr 7528
#define VFP_CAM_BIST_CONTROLr 7529
#define VFP_CAM_BIST_DBG_DATAr 7530
#define VFP_CAM_BIST_S10_STATUSr 7531
#define VFP_CAM_BIST_S12_STATUSr 7532
#define VFP_CAM_BIST_S14_STATUSr 7533
#define VFP_CAM_BIST_S15_STATUSr 7534
#define VFP_CAM_BIST_S2_STATUSr 7535
#define VFP_CAM_BIST_S3_STATUSr 7536
#define VFP_CAM_BIST_S5_STATUSr 7537
#define VFP_CAM_BIST_S6_STATUSr 7538
#define VFP_CAM_BIST_S8_STATUSr 7539
#define VFP_CAM_BIST_STATUSr 7540
#define VFP_CAM_CONTROL_3_THRU_0r 7541
#define VFP_CAM_CONTROL_SLICE_3_0r 7542
#define VFP_CAM_CONTROL_TM_7_THRU_0r 7543
#define VFP_CAM_DEBUG_DATA_0r 7544
#define VFP_CAM_DEBUG_DATA_1r 7545
#define VFP_CAM_DEBUG_DATA_2r 7546
#define VFP_CAM_DEBUG_DATA_3r 7547
#define VFP_CAM_DEBUG_DATA_4r 7548
#define VFP_CAM_DEBUG_DATA_5r 7549
#define VFP_CAM_DEBUG_GLOBAL_MASKr 7550
#define VFP_CAM_DEBUG_SENDr 7551
#define VFP_KEY_CONTROLr 7552
#define VFP_KEY_CONTROL_2r 7553
#define VFP_POLICY_PARITY_CONTROLr 7554
#define VFP_POLICY_PARITY_STATUS_INTRr 7555
#define VFP_POLICY_PARITY_STATUS_NACKr 7556
#define VFP_POLICY_TABLE_PARITY_CONTROLr 7557
#define VFP_POLICY_TABLE_PARITY_STATUSr 7558
#define VFP_POLICY_TABLE_RAM_CONTROLr 7559
#define VFP_SLICE_CONTROLr 7560
#define VFP_SLICE_MAPr 7561
#define VIRT_PORT_EGRPKTUSECOSr 7562
#define VIRT_XQ_PARITYr 7563
#define VLAN_CONTROLr 7564
#define VLAN_COS_MAP_PARITY_CONTROLr 7565
#define VLAN_COS_MAP_PARITY_STATUS_INTRr 7566
#define VLAN_COS_MAP_PARITY_STATUS_NACKr 7567
#define VLAN_CTRLr 7568
#define VLAN_DBGCTRLr 7569
#define VLAN_DEFAULTr 7570
#define VLAN_ECC_STATUSr 7571
#define VLAN_ING_PRI_CNG_MAP_DBGCTRLr 7572
#define VLAN_MAC_AUX_HASH_CONTROLr 7573
#define VLAN_MAC_DBGCTRLr 7574
#define VLAN_MAC_OR_XLATE_PARITY_CONTROLr 7575
#define VLAN_MAC_OR_XLATE_PARITY_STATUSr 7576
#define VLAN_MEMORY_DBGCTRLr 7577
#define VLAN_MPLS_PARITY_CONTROLr 7578
#define VLAN_MPLS_PARITY_STATUS_INTRr 7579
#define VLAN_MPLS_PARITY_STATUS_NACKr 7580
#define VLAN_OR_VFI_MAC_COUNT_PARITY_CONTROLr 7581
#define VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_INTRr 7582
#define VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_NACKr 7583
#define VLAN_OR_VFI_MAC_LIMIT_PARITY_CONTROLr 7584
#define VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_INTRr 7585
#define VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_NACKr 7586
#define VLAN_PARITY_CONTROLr 7587
#define VLAN_PARITY_STATUSr 7588
#define VLAN_PARITY_STATUS_INTRr 7589
#define VLAN_PARITY_STATUS_NACKr 7590
#define VLAN_PROFILE_2_ECC_STATUSr 7591
#define VLAN_PROFILE_2_PARITY_CONTROLr 7592
#define VLAN_PROFILE_2_PARITY_STATUS_INTRr 7593
#define VLAN_PROFILE_2_PARITY_STATUS_NACKr 7594
#define VLAN_PROTOCOLr 7595
#define VLAN_PROTOCOL_DATAr 7596
#define VLAN_PROTOCOL_DATA_DBGCTRLr 7597
#define VLAN_PROTOCOL_DATA_PARITY_CONTROLr 7598
#define VLAN_PROTOCOL_DATA_PARITY_STATUSr 7599
#define VLAN_PROT_PARITY_CONTROLr 7600
#define VLAN_PROT_PARITY_STATUS_INTRr 7601
#define VLAN_PROT_PARITY_STATUS_NACKr 7602
#define VLAN_RANGE_PARITY_CONTROLr 7603
#define VLAN_RANGE_PARITY_STATUS_INTRr 7604
#define VLAN_RANGE_PARITY_STATUS_NACKr 7605
#define VLAN_STACKING_MODEr 7606
#define VLAN_STG_ADDR_MASKr 7607
#define VLAN_STG_DBGCTRLr 7608
#define VLAN_STG_ECC_STATUSr 7609
#define VLAN_STG_PARITY_CONTROLr 7610
#define VLAN_STG_PARITY_STATUSr 7611
#define VLAN_STG_PARITY_STATUS_INTRr 7612
#define VLAN_STG_PARITY_STATUS_NACKr 7613
#define VLAN_SUBNET_CAM_BIST_CONFIGr 7614
#define VLAN_SUBNET_CAM_BIST_CONTROLr 7615
#define VLAN_SUBNET_CAM_BIST_DBG_DATAr 7616
#define VLAN_SUBNET_CAM_BIST_DEBUG_DATA_VALIDr 7617
#define VLAN_SUBNET_CAM_BIST_DEBUG_SENDr 7618
#define VLAN_SUBNET_CAM_BIST_S10_STATUSr 7619
#define VLAN_SUBNET_CAM_BIST_S2_STATUSr 7620
#define VLAN_SUBNET_CAM_BIST_S3_STATUSr 7621
#define VLAN_SUBNET_CAM_BIST_S5_STATUSr 7622
#define VLAN_SUBNET_CAM_BIST_S6_STATUSr 7623
#define VLAN_SUBNET_CAM_BIST_S8_STATUSr 7624
#define VLAN_SUBNET_CAM_BIST_STATUSr 7625
#define VLAN_SUBNET_CAM_CONTROLr 7626
#define VLAN_SUBNET_CAM_DBGCTRLr 7627
#define VLAN_SUBNET_DATA_DBGCTRLr 7628
#define VLAN_SUBNET_DATA_PARITY_CONTROLr 7629
#define VLAN_SUBNET_DATA_PARITY_STATUSr 7630
#define VLAN_SUBNET_PARITY_CONTROLr 7631
#define VLAN_SUBNET_PARITY_STATUS_INTRr 7632
#define VLAN_SUBNET_PARITY_STATUS_NACKr 7633
#define VLAN_XLATE_CAM_BIST_CONFIGr 7634
#define VLAN_XLATE_CAM_BIST_CONTROLr 7635
#define VLAN_XLATE_CAM_BIST_DBG_DATAr 7636
#define VLAN_XLATE_CAM_BIST_DEBUG_DATA_VALIDr 7637
#define VLAN_XLATE_CAM_BIST_DEBUG_SENDr 7638
#define VLAN_XLATE_CAM_BIST_S10_STATUSr 7639
#define VLAN_XLATE_CAM_BIST_S2_STATUSr 7640
#define VLAN_XLATE_CAM_BIST_S3_STATUSr 7641
#define VLAN_XLATE_CAM_BIST_S5_STATUSr 7642
#define VLAN_XLATE_CAM_BIST_S6_STATUSr 7643
#define VLAN_XLATE_CAM_BIST_S8_STATUSr 7644
#define VLAN_XLATE_CAM_BIST_STATUSr 7645
#define VLAN_XLATE_CAM_CONTROLr 7646
#define VLAN_XLATE_CAM_DBGCTRLr 7647
#define VLAN_XLATE_DATA_DBGCTRLr 7648
#define VLAN_XLATE_DATA_DBGCTRL_0r 7649
#define VLAN_XLATE_DATA_DBGCTRL_1r 7650
#define VLAN_XLATE_DATA_DBGCTRL_2r 7651
#define VLAN_XLATE_DATA_DBGCTRL_3r 7652
#define VLAN_XLATE_DBGCTRLr 7653
#define VLAN_XLATE_DEBUG_DATA_0r 7654
#define VLAN_XLATE_DEBUG_DATA_1r 7655
#define VLAN_XLATE_HASH_CONTROLr 7656
#define VLAN_XLATE_PARITY_CONTROLr 7657
#define VLAN_XLATE_PARITY_STATUSr 7658
#define VLAN_XLATE_PARITY_STATUS_0r 7659
#define VLAN_XLATE_PARITY_STATUS_1r 7660
#define VLAN_XLATE_PARITY_STATUS_INTR_0r 7661
#define VLAN_XLATE_PARITY_STATUS_INTR_1r 7662
#define VLAN_XLATE_PARITY_STATUS_NACK_0r 7663
#define VLAN_XLATE_PARITY_STATUS_NACK_1r 7664
#define VOQFC_CNTr 7665
#define VOQFC_MSG_PORT_SEL0r 7666
#define VOQFC_MSG_PORT_SEL1r 7667
#define VOQFC_MSG_PORT_SEL2r 7668
#define VOQFC_MSG_PORT_SEL3r 7669
#define VOQFC_MSG_PORT_SEL4r 7670
#define VOQFC_MSG_PORT_SEL5r 7671
#define VOQFC_MSG_PORT_SEL6r 7672
#define VOQFC_MSG_PORT_SEL7r 7673
#define VOQFC_STATE_MERGE_GRP0r 7674
#define VOQFC_STATE_MERGE_GRP1r 7675
#define VOQFC_STATE_MERGE_GRP2r 7676
#define VOQFC_STATE_MERGE_GRP3r 7677
#define VOQFC_STATE_MERGE_GRP4r 7678
#define VOQFC_STATE_MERGE_GRP5r 7679
#define VOQFC_STATE_MERGE_GRP6r 7680
#define VOQFC_STATE_MERGE_GRP7r 7681
#define VOQFC_STATE_PORT0_64r 7682
#define VOQFC_STATE_PORT1_64r 7683
#define VOQFC_STATE_PORT2_64r 7684
#define VOQFC_STATE_PORT3_64r 7685
#define VOQFC_STATE_PORT4_64r 7686
#define VOQFC_STATE_PORT5_64r 7687
#define VOQFC_STATE_PORT6_64r 7688
#define VOQFC_STATE_PORT7_64r 7689
#define VOQ_COS_MAP_PARITY_CONTROLr 7690
#define VOQ_COS_MAP_PARITY_STATUS_INTRr 7691
#define VOQ_COS_MAP_PARITY_STATUS_NACKr 7692
#define VOQ_WRED_AVG_QSIZEr 7693
#define VRF_MASKr 7694
#define VRF_PARITY_CONTROLr 7695
#define VRF_PARITY_STATUS_INTRr 7696
#define VRF_PARITY_STATUS_NACKr 7697
#define VXLT_DEBUG_CONTROL_0r 7698
#define VXLT_DEBUG_CONTROL_1r 7699
#define VXLT_DEBUG_EVENTr 7700
#define VXLT_DEBUG_EVENT_MASKr 7701
#define VXLT_DEBUG_STATUSr 7702
#define VXLT_DEBUG_STATUS_XLATE_0_Ar 7703
#define VXLT_DEBUG_STATUS_XLATE_0_Br 7704
#define VXLT_DEBUG_STATUS_XLATE_1_Ar 7705
#define VXLT_DEBUG_STATUS_XLATE_1_Br 7706
#define VXLT_PROTOCOL_INIT_DATA_DBGCTRLr 7707
#define VXLT_RAM_CONTROL_DBGCTRLr 7708
#define VXLT_SUBNET_DATA_RAM_DBGCTRLr 7709
#define VXLT_SUBNET_ECC_RAM_DBGCTRLr 7710
#define VXLT_XLATE_INIT_DATA_0_DBGCTRLr 7711
#define VXLT_XLATE_INIT_DATA_1_DBGCTRLr 7712
#define WAMUDROPCNT2BERRr 7713
#define WAMUDROPCNTAGINGr 7714
#define WAMUDROPCNTLENr 7715
#define WAMUDROPCNTLENBYTEr 7716
#define WAMUDROPCNTLRUr 7717
#define WAMUDROPCNTNOLRUr 7718
#define WAMUDROPCNTNOLRUBYTEr 7719
#define WAMUDROPCNTTHDr 7720
#define WAMUDROPCNTTHDBYTEr 7721
#define WAMUDROPCNTTYPEr 7722
#define WAMUMEMDEBUGr 7723
#define WAMUNONFRAGMCNTr 7724
#define WAMUPARITYERRADRr 7725
#define WAMUREASMBCNTr 7726
#define WAMUSTATUSr 7727
#define WAMUTBFRAGMCNTr 7728
#define WDRRCOUNTr 7729
#define WERRCOUNTr 7730
#define WFQCONFIGMOD0_P24r 7731
#define WFQCONFIGMOD0_P25r 7732
#define WFQCONFIGMOD0_P26r 7733
#define WFQCONFIGMOD0_P27r 7734
#define WFQCONFIGMOD0_P28r 7735
#define WFQCONFIGMOD0_P0_7r 7736
#define WFQCONFIGMOD0_P16_23r 7737
#define WFQCONFIGMOD0_P8_15r 7738
#define WFQCONFIGMOD1_P24r 7739
#define WFQCONFIGMOD1_P0_7r 7740
#define WFQCONFIGMOD1_P16_23r 7741
#define WFQCONFIGMOD1_P8_15r 7742
#define WFQCONFIG_GENERALr 7743
#define WFQCONFIG_MASKSr 7744
#define WFQMINBWCOSr 7745
#define WFQWEIGHTSr 7746
#define WLAN_SVP_ECC_CONTROLr 7747
#define WLAN_SVP_ECC_STATUS_INTRr 7748
#define WLAN_SVP_ECC_STATUS_NACKr 7749
#define WL_DROP_POLICYr 7750
#define WL_PORT_COUNT_CELLr 7751
#define WL_PORT_COUNT_PACKETr 7752
#define WL_PORT_SHARED_COUNT_CELLr 7753
#define WL_PORT_SHARED_COUNT_PACKETr 7754
#define WL_PORT_SHARED_LIMIT_CELLr 7755
#define WL_PORT_SHARED_LIMIT_PACKETr 7756
#define WREDAVERAGINGTIMEr 7757
#define WREDAVGQSIZE_CELLr 7758
#define WREDAVGQSIZE_PACKETr 7759
#define WREDCNGPARAMETERCOSr 7760
#define WREDCONFIG_CELLr 7761
#define WREDCONFIG_ECCPr 7762
#define WREDCONFIG_PACKETr 7763
#define WREDFUNCTIONr 7764
#define WREDMEMDEBUG_AVG_QSIZEr 7765
#define WREDMEMDEBUG_CFG_CELLr 7766
#define WREDMEMDEBUG_CFG_PACKETr 7767
#define WREDMEMDEBUG_CONFIGr 7768
#define WREDMEMDEBUG_DROP_THD_UC_DEQ0r 7769
#define WREDMEMDEBUG_DROP_THD_UC_DEQ1r 7770
#define WREDMEMDEBUG_DROP_THD_UC_ENQ0r 7771
#define WREDMEMDEBUG_DROP_THD_UC_ENQ1r 7772
#define WREDMEMDEBUG_PROFILEr 7773
#define WREDMEMDEBUG_THD_0_CELLr 7774
#define WREDMEMDEBUG_THD_0_PACKETr 7775
#define WREDMEMDEBUG_THD_1_CELLr 7776
#define WREDMEMDEBUG_THD_1_PACKETr 7777
#define WREDPARAMCOSr 7778
#define WREDPARAMETERCOSr 7779
#define WREDPARAMREDCOSr 7780
#define WREDPARAMYELCOSr 7781
#define WREDPARAM_CELLr 7782
#define WREDPARAM_END_CELLr 7783
#define WREDPARAM_NONTCP_CELLr 7784
#define WREDPARAM_NONTCP_PACKETr 7785
#define WREDPARAM_PACKETr 7786
#define WREDPARAM_PRI0_END_CELLr 7787
#define WREDPARAM_PRI0_START_CELLr 7788
#define WREDPARAM_RED_CELLr 7789
#define WREDPARAM_RED_END_CELLr 7790
#define WREDPARAM_RED_PACKETr 7791
#define WREDPARAM_RED_START_CELLr 7792
#define WREDPARAM_START_CELLr 7793
#define WREDPARAM_YELLOW_CELLr 7794
#define WREDPARAM_YELLOW_END_CELLr 7795
#define WREDPARAM_YELLOW_PACKETr 7796
#define WREDPARAM_YELLOW_START_CELLr 7797
#define WRED_AVG_QSIZEr 7798
#define WRED_CONFIGr 7799
#define WRED_DEBUG_ENQ_DROP_GLOBALr 7800
#define WRED_DEBUG_ENQ_DROP_PORTr 7801
#define WRED_PARITY_ERROR_BITMAPr 7802
#define WRED_PARITY_ERROR_INFOr 7803
#define WRED_THD_0_ECCPr 7804
#define WRED_THD_1_ECCPr 7805
#define WRRWEIGHTSr 7806
#define WRRWEIGHT_COSr 7807
#define XBOD_OVRFLWr 7808
#define XCON_CCM_DEFECT_STATUSr 7809
#define XEGR_ENABLEr 7810
#define XGPORT_EXTRA_XGXS_NEWCTL_REGr 7811
#define XGPORT_EXTRA_XGXS_NEWSTATUS0_REGr 7812
#define XGPORT_EXTRA_XGXS_NEWSTATUS1_REGr 7813
#define XGPORT_EXTRA_XGXS_NEWSTATUS2_REGr 7814
#define XGPORT_EXTRA_XGXS_NEWSTATUS3_REGr 7815
#define XGPORT_MODE_REGr 7816
#define XGPORT_SERDES_CTLr 7817
#define XGPORT_XGXS_CTRLr 7818
#define XGPORT_XGXS_NEWCTL_REGr 7819
#define XGPORT_XGXS_NEWSTATUS0_REGr 7820
#define XGPORT_XGXS_NEWSTATUS1_REGr 7821
#define XGPORT_XGXS_NEWSTATUS2_REGr 7822
#define XGPORT_XGXS_NEWSTATUS3_REGr 7823
#define XGPORT_XGXS_STATr 7824
#define XHBADE2Er 7825
#define XHOLD0r 7826
#define XHOLD1r 7827
#define XHOLD2r 7828
#define XHOL_D0r 7829
#define XHOL_D1r 7830
#define XHOL_D2r 7831
#define XHOL_D3r 7832
#define XHOL_MH0r 7833
#define XHOL_MH1r 7834
#define XHOL_MH2r 7835
#define XHOL_MH3r 7836
#define XHOL_RX_MH_DATA0r 7837
#define XHOL_RX_MH_DATA1r 7838
#define XHOL_RX_MH_DATA2r 7839
#define XHOL_RX_MH_DATA3r 7840
#define XHOL_RX_MH_MASK0r 7841
#define XHOL_RX_MH_MASK1r 7842
#define XHOL_RX_MH_MASK2r 7843
#define XHOL_RX_MH_MASK3r 7844
#define XHOL_RX_MODID_DATAr 7845
#define XHOL_RX_MODID_MODEr 7846
#define XHOL_RX_PKT_DATA0r 7847
#define XHOL_RX_PKT_DATA1r 7848
#define XHOL_RX_PKT_DATA2r 7849
#define XHOL_RX_PKT_DATA3r 7850
#define XHOL_RX_PKT_MASK0r 7851
#define XHOL_RX_PKT_MASK1r 7852
#define XHOL_RX_PKT_MASK2r 7853
#define XHOL_RX_PKT_MASK3r 7854
#define XH_E2E_CONTROLr 7855
#define XIBP_D0r 7856
#define XIBP_D1r 7857
#define XIBP_D2r 7858
#define XIBP_D3r 7859
#define XIBP_MH0r 7860
#define XIBP_MH1r 7861
#define XIBP_MH2r 7862
#define XIBP_MH3r 7863
#define XIMBPr 7864
#define XIMRPr 7865
#define XLBADE2Er 7866
#define XLPORT_CONFIGr 7867
#define XLPORT_ECC_CONTROLr 7868
#define XLPORT_EEE_DURATION_TIMER_PULSEr 7869
#define XLPORT_FORCE_DOUBLE_BIT_ERRORr 7870
#define XLPORT_FORCE_SINGLE_BIT_ERRORr 7871
#define XLPORT_INTR_ENABLEr 7872
#define XLPORT_INTR_STATUSr 7873
#define XLPORT_LINKSTATUS_DOWNr 7874
#define XLPORT_LINKSTATUS_DOWN_CLEARr 7875
#define XLPORT_MEMORY_CONTROL0r 7876
#define XLPORT_MEMORY_CONTROL1r 7877
#define XLPORT_MEMORY_CONTROL2r 7878
#define XLPORT_MIB_RESETr 7879
#define XLPORT_MIB_RSC_MEM0_ECC_STATUSr 7880
#define XLPORT_MIB_RSC_MEM1_ECC_STATUSr 7881
#define XLPORT_MIB_RSC_MEM2_ECC_STATUSr 7882
#define XLPORT_MIB_RSC_MEM3_ECC_STATUSr 7883
#define XLPORT_MIB_RSC_MEM4_ECC_STATUSr 7884
#define XLPORT_MIB_TSC_MEM0_ECC_STATUSr 7885
#define XLPORT_MIB_TSC_MEM1_ECC_STATUSr 7886
#define XLPORT_MIB_TSC_MEM2_ECC_STATUSr 7887
#define XLPORT_MIB_TSC_MEM3_ECC_STATUSr 7888
#define XLPORT_MODE_REGr 7889
#define XLPORT_PORT_ENABLEr 7890
#define XLPORT_TXFIFO_MEM_ECC_STATUSr 7891
#define XLPORT_WC_UCMEM_CTRLr 7892
#define XLPORT_XGXS0_STATUS0_REGr 7893
#define XLPORT_XGXS0_STATUS1_REGr 7894
#define XLPORT_XGXS1_STATUS0_REGr 7895
#define XLPORT_XGXS1_STATUS1_REGr 7896
#define XLPORT_XGXS2_STATUS0_REGr 7897
#define XLPORT_XGXS2_STATUS1_REGr 7898
#define XLPORT_XGXS3_STATUS0_REGr 7899
#define XLPORT_XGXS3_STATUS1_REGr 7900
#define XLPORT_XGXS_COUNTER_MODEr 7901
#define XLPORT_XGXS_CTRL_REGr 7902
#define XLPORT_XGXS_STATUS_GEN_REGr 7903
#define XLPORT_XMAC_CONTROLr 7904
#define XLP_EEE_COUNTER_MODEr 7905
#define XLP_TO_MMU_BKP_STATUSr 7906
#define XLP_TXFIFO_CELL_CNTr 7907
#define XLP_TXFIFO_CELL_REQ_CNTr 7908
#define XLP_TXFIFO_OVRFLWr 7909
#define XLP_TXFIFO_PKT_DROP_CTLr 7910
#define XL_E2E_CONTROLr 7911
#define XMAC_CLEAR_FIFO_STATUSr 7912
#define XMAC_CLEAR_RX_LSS_STATUSr 7913
#define XMAC_CTRLr 7914
#define XMAC_EEE_CTRLr 7915
#define XMAC_EEE_TIMERSr 7916
#define XMAC_FIFO_STATUSr 7917
#define XMAC_HCFC_CTRLr 7918
#define XMAC_LLFC_CTRLr 7919
#define XMAC_MODEr 7920
#define XMAC_PAUSE_CTRLr 7921
#define XMAC_PFC_CTRLr 7922
#define XMAC_PFC_DAr 7923
#define XMAC_PFC_OPCODEr 7924
#define XMAC_PFC_TYPEr 7925
#define XMAC_RX_CTRLr 7926
#define XMAC_RX_LLFC_MSG_FIELDSr 7927
#define XMAC_RX_LSS_CTRLr 7928
#define XMAC_RX_LSS_STATUSr 7929
#define XMAC_RX_MAC_SAr 7930
#define XMAC_RX_MAX_SIZEr 7931
#define XMAC_RX_VLAN_TAGr 7932
#define XMAC_SPARE0r 7933
#define XMAC_SPARE1r 7934
#define XMAC_TX_CTRLr 7935
#define XMAC_TX_FIFO_CREDITSr 7936
#define XMAC_TX_LLFC_MSG_FIELDSr 7937
#define XMAC_TX_MAC_SAr 7938
#define XMAC_TX_TIMESTAMP_FIFO_DATAr 7939
#define XMAC_TX_TIMESTAMP_FIFO_STATUSr 7940
#define XMODIDr 7941
#define XMODID_DUAL_ENr 7942
#define XMODID_ENr 7943
#define XPAUSE_CTRL_RX_DA_LSr 7944
#define XPAUSE_CTRL_RX_DA_MSr 7945
#define XPAUSE_CTRL_RX_LENGTH_TYPEr 7946
#define XPAUSE_CTRL_RX_OPCODEr 7947
#define XPAUSE_D0r 7948
#define XPAUSE_D1r 7949
#define XPAUSE_D2r 7950
#define XPAUSE_D3r 7951
#define XPAUSE_MH0r 7952
#define XPAUSE_MH1r 7953
#define XPAUSE_MH2r 7954
#define XPAUSE_MH3r 7955
#define XPAUSE_RX_DA_LSr 7956
#define XPAUSE_RX_DA_MSr 7957
#define XPAUSE_RX_LENGTH_TYPEr 7958
#define XPAUSE_RX_OPCODEr 7959
#define XPAUSE_TX_PKT_XOFF_VALr 7960
#define XPAUSE_WATCHDOG_INIT_VALr 7961
#define XPAUSE_WATCHDOG_THRESHr 7962
#define XPC_PARERRr 7963
#define XPC_PARERR_ADDR0r 7964
#define XPC_PARERR_ADDR1r 7965
#define XPC_PARERR_ADDR2r 7966
#define XPC_PARERR_ADDR3r 7967
#define XPC_PARERR_ADDR4r 7968
#define XPC_PARERR_ADDR5r 7969
#define XPC_PARERR_ADDR6r 7970
#define XPC_PARERR_ADDR7r 7971
#define XPC_PARERR_ADDR8r 7972
#define XPC_PARERR_ADDR9r 7973
#define XPC_PARERR_ADDR10r 7974
#define XPC_PARITY_DIAGr 7975
#define XPC_SPARE_REG0r 7976
#define XPC_SPARE_REG1r 7977
#define XPC_SPARE_REG2r 7978
#define XPC_SPARE_REG3r 7979
#define XPDISCr 7980
#define XPORT_CONFIGr 7981
#define XPORT_ECC_CONTROLr 7982
#define XPORT_FORCE_DOUBLE_BIT_ERRORr 7983
#define XPORT_FORCE_SINGLE_BIT_ERRORr 7984
#define XPORT_INTR_ENABLEr 7985
#define XPORT_INTR_STATUSr 7986
#define XPORT_MEMORY_CONTROLr 7987
#define XPORT_MODE_REGr 7988
#define XPORT_RX_FIFO_MEM_ECC_STATUSr 7989
#define XPORT_TO_MMU_BKPr 7990
#define XPORT_TO_MMU_BKP_HGr 7991
#define XPORT_TX_FIFO_MEM_ECC_STATUSr 7992
#define XPORT_XGXS_NEWCTL_REGr 7993
#define XPORT_XGXS_NEWSTATUS0_REGr 7994
#define XPORT_XGXS_NEWSTATUS1_REGr 7995
#define XPORT_XGXS_NEWSTATUS2_REGr 7996
#define XPORT_XGXS_NEWSTATUS3_REGr 7997
#define XP_EGR_PKT_DROP_CTLr 7998
#define XP_XBODE_CELL_CNTr 7999
#define XP_XBODE_CELL_REQ_CNTr 8000
#define XQCOSARBSELr 8001
#define XQCOSENTRIES0_3r 8002
#define XQCOSENTRIES4_7r 8003
#define XQCOSPTRr 8004
#define XQCOSRANGE1_0r 8005
#define XQCOSRANGE3_0r 8006
#define XQCOSRANGE3_2r 8007
#define XQCOSRANGE5_4r 8008
#define XQCOSRANGE7_4r 8009
#define XQCOSRANGE7_6r 8010
#define XQEMPTYr 8011
#define XQFLLPARITYERRORPTRr 8012
#define XQMEMDEBUGr 8013
#define XQPARITYr 8014
#define XQPARITYERRORPBMr 8015
#define XQPARITYERRORPBM_HIr 8016
#define XQPARITYERRORPTRr 8017
#define XQPORT_EHG_RX_DATA_PARITY_STATUS_INTRr 8018
#define XQPORT_EHG_RX_DATA_PARITY_STATUS_NACKr 8019
#define XQPORT_EHG_RX_MASK_PARITY_STATUS_INTRr 8020
#define XQPORT_EHG_RX_MASK_PARITY_STATUS_NACKr 8021
#define XQPORT_EHG_TX_DATA_PARITY_STATUS_INTRr 8022
#define XQPORT_EHG_TX_DATA_PARITY_STATUS_NACKr 8023
#define XQPORT_FORCE_DOUBLE_BIT_ERRORr 8024
#define XQPORT_FORCE_SINGLE_BIT_ERRORr 8025
#define XQPORT_INTR_ENABLEr 8026
#define XQPORT_INTR_STATUSr 8027
#define XQPORT_MODE_REGr 8028
#define XQPORT_PARITY_CONTROLr 8029
#define XQPORT_XGXS_NEWCTL_REGr 8030
#define XQPORT_XGXS_NEWSTATUS0_REGr 8031
#define XQPORT_XGXS_NEWSTATUS1_REGr 8032
#define XQPORT_XGXS_NEWSTATUS2_REGr 8033
#define XQPORT_XGXS_NEWSTATUS3_REGr 8034
#define XQPORT_XQBODE_TXFIFO_PARITY_STATUS_INTRr 8035
#define XQPORT_XQBOD_RXFIFO_PARITY_STATUS_INTRr 8036
#define XQREADPOINTERr 8037
#define XQ_CTRLr 8038
#define XQ_MEM_FUSEr 8039
#define XQ_MISCr 8040
#define XQ_PARITYr 8041
#define XRDISCr 8042
#define XRDROPr 8043
#define XRFILDRr 8044
#define XRIMDRr 8045
#define XRIPCr 8046
#define XRIPDr 8047
#define XRIPHEr 8048
#define XRITPIDr 8049
#define XRPORTDr 8050
#define XRSTPIDr 8051
#define XRTPIDr 8052
#define XRUCr 8053
#define XRV0r 8054
#define XRV1r 8055
#define XTABRTr 8056
#define XTAGEr 8057
#define XTCEr 8058
#define XTCFIDRr 8059
#define XTHOLr 8060
#define XTIBPr 8061
#define XTIMDRr 8062
#define XTIMTLDr 8063
#define XTIPr 8064
#define XTIPAGEr 8065
#define XTIPDr 8066
#define XTIPREPr 8067
#define XTMSTDRr 8068
#define XTPSEr 8069
#define XTSTPIDr 8070
#define XTV0r 8071
#define XTV1r 8072
#define XTVLANr 8073
#define X_CPU_SLOT_COUNTr 8074
#define X_TDM_ENr 8075
#define YELLOW_CNG_DROP_CNTr 8076
#define Y_CPU_SLOT_COUNTr 8077
#define Y_TDM_ENr 8078
#define NUM_SOC_REG 8079

typedef int soc_mem_t;

#define INVALIDm -1
#define AGER_EVENTm 0
#define AGER_FLAGSm 1
#define AGER_THRESHOLDm 2
#define AGER_TS_0_HIm 3
#define AGER_TS_0_LOm 4
#define AGER_TS_1_HIm 5
#define AGER_TS_1_LOm 6
#define AGING_CTR_MEMm 7
#define AGING_EXP_MEMm 8
#define ALLOCBUFFSCNTm 9
#define ALTERNATE_EMIRROR_BITMAPm 10
#define ARB_TDM_TABLEm 11
#define ARB_TDM_TABLE_0m 12
#define ARB_TDM_TABLE_1m 13
#define BAA_BUCKET_0m 14
#define BAA_BUCKET_1m 15
#define BAA_BUCKET_2m 16
#define BAA_BUCKET_3m 17
#define BAA_EVENTm 18
#define BAA_LEAK_A0m 19
#define BAA_LEAK_A1m 20
#define BAA_LEAK_A2m 21
#define BAA_LEAK_A3m 22
#define BAA_LEAK_B0m 23
#define BAA_LEAK_B1m 24
#define BAA_LEAK_B2m 25
#define BAA_LEAK_B3m 26
#define BAA_STATE_HUNGRYm 27
#define BAA_STATE_STARVINGm 28
#define BCAST_BLOCK_MASKm 29
#define BSAFE_CMD_DATA_INm 30
#define BSAFE_CMD_DATA_OUTm 31
#define BUFFER_AGEm 32
#define BUFFER_LISTm 33
#define BURST_SIZE_PER_ESETm 34
#define BURST_SIZE_PER_NODEm 35
#define C0_CELLm 36
#define C0_CPU_RQm 37
#define C0_CPU_WQm 38
#define C0_RQm 39
#define C0_WQm 40
#define C1_CELLm 41
#define C1_CPU_RQm 42
#define C1_CPU_WQm 43
#define C1_RQm 44
#define C1_WQm 45
#define C2_CELLm 46
#define C2_RQm 47
#define C2_WQm 48
#define C3_RQm 49
#define C3_WQm 50
#define CALENDARm 51
#define CALENDAR0m 52
#define CALENDAR1m 53
#define CBLOCK_MOD_LOOKUPm 54
#define CCP_MEMm 55
#define CELL_BUFm 56
#define CELL_BUFFER0m 57
#define CELL_BUFFER1m 58
#define CELL_BUFFER2m 59
#define CELL_BUFFER3m 60
#define CELL_CHK_MEMm 61
#define CELL_DATA0_MEMm 62
#define CELL_DATA10_MEMm 63
#define CELL_DATA11_MEMm 64
#define CELL_DATA12_MEMm 65
#define CELL_DATA13_MEMm 66
#define CELL_DATA14_MEMm 67
#define CELL_DATA15_MEMm 68
#define CELL_DATA1_MEMm 69
#define CELL_DATA2_MEMm 70
#define CELL_DATA3_MEMm 71
#define CELL_DATA4_MEMm 72
#define CELL_DATA5_MEMm 73
#define CELL_DATA6_MEMm 74
#define CELL_DATA7_MEMm 75
#define CELL_DATA8_MEMm 76
#define CELL_DATA9_MEMm 77
#define CELL_HDR_MEMm 78
#define CFAP_MEMm 79
#define CHANNEL_MAP_TABLEm 80
#define CHANNEL_SHAPER_TABLEm 81
#define CHANNEL_WERR_TABLEm 82
#define COMMAND_MEMORY_BSEm 83
#define COMMAND_MEMORY_CSEm 84
#define COMMAND_MEMORY_HSEm 85
#define COS_MAP_SELm 86
#define CPU_COS_MAPm 87
#define CPU_COS_MAP_DATA_ONLYm 88
#define CPU_COS_MAP_ONLYm 89
#define CPU_PBMm 90
#define CPU_PBM_2m 91
#define CPU_TS_MAPm 92
#define CS_BRICK_CONFIG_TABLEm 93
#define CS_EJECTION_MESSAGE_TABLEm 94
#define CTR_MEMm 95
#define DC_MEMm 96
#define DEBUG_CAPTUREm 97
#define DEFIPm 98
#define DEFIP_ALLm 99
#define DEFIP_ENTRYm 100
#define DEFIP_HIm 101
#define DEFIP_HITm 102
#define DEFIP_HIT_HIm 103
#define DEFIP_HIT_LOm 104
#define DEFIP_HI_ALLm 105
#define DEFIP_LOm 106
#define DEFIP_LO_ALLm 107
#define DISCARD_COUNTER_TABm 108
#define DLB_HGT_FLOWSET_PORTm 109
#define DLB_HGT_FLOWSET_PORT_Xm 110
#define DLB_HGT_FLOWSET_PORT_Ym 111
#define DLB_HGT_FLOWSET_TIMESTAMPm 112
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGEm 113
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_Xm 114
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_Ym 115
#define DLB_HGT_FLOWSET_TIMESTAMP_Xm 116
#define DLB_HGT_FLOWSET_TIMESTAMP_Ym 117
#define DLB_HGT_GLB_QUANTIZE_THRESHOLDSm 118
#define DLB_HGT_GROUP_CONTROLm 119
#define DLB_HGT_GROUP_CONTROL_Xm 120
#define DLB_HGT_GROUP_CONTROL_Ym 121
#define DLB_HGT_GROUP_MEMBERSHIPm 122
#define DLB_HGT_GROUP_STATSm 123
#define DLB_HGT_GROUP_STATS_Xm 124
#define DLB_HGT_GROUP_STATS_Ym 125
#define DLB_HGT_LINK_CONTROLm 126
#define DLB_HGT_OPTIMAL_CANDIDATEm 127
#define DLB_HGT_OPTIMAL_CANDIDATE_Xm 128
#define DLB_HGT_OPTIMAL_CANDIDATE_Ym 129
#define DLB_HGT_PORT_QUALITY_MAPPINGm 130
#define DLB_HGT_PORT_STATEm 131
#define DMT_MEMm 132
#define DSCPm 133
#define DSCP_PRIORITY_TABLEm 134
#define DSCP_TABLEm 135
#define DT_MEMm 136
#define E2E_HOL_STATUSm 137
#define E2E_HOL_STATUS_1m 138
#define ECONTEXT_ALLOCBUFFSCNTm 139
#define ECONTEXT_INFLIGHTBUFFCNTm 140
#define ECONTEXT_TAIL_LLAm 141
#define EDC_LOOKUPm 142
#define EFP_COUNTER_TABLEm 143
#define EFP_COUNTER_TABLE_Xm 144
#define EFP_COUNTER_TABLE_Ym 145
#define EFP_METER_TABLEm 146
#define EFP_METER_TABLE_Xm 147
#define EFP_METER_TABLE_Ym 148
#define EFP_POLICY_TABLEm 149
#define EFP_TCAMm 150
#define EGRESS_ADJACENT_MACm 151
#define EGRESS_DSCP_EXPm 152
#define EGRESS_IPMC_LSm 153
#define EGRESS_IPMC_MSm 154
#define EGRESS_IP_TUNNELm 155
#define EGRESS_SPVLAN_IDm 156
#define EGRESS_VLAN_STGm 157
#define EGR_COS_MAPm 158
#define EGR_CPU_COS_MAPm 159
#define EGR_DSCP_ECN_MAPm 160
#define EGR_DSCP_TABLEm 161
#define EGR_DVP_ATTRIBUTEm 162
#define EGR_EHG_QOS_MAPPING_TABLEm 163
#define EGR_EINITBUF_DATA_RAM_0m 164
#define EGR_EINITBUF_DATA_RAM_1m 165
#define EGR_EINITBUF_DATA_RAM_2m 166
#define EGR_EINITBUF_DATA_RAM_3m 167
#define EGR_EINITBUF_ECC_RAMm 168
#define EGR_EM_MTP_INDEXm 169
#define EGR_ENABLEm 170
#define EGR_EP_REDIRECT_EM_MTP_INDEXm 171
#define EGR_ERSPANm 172
#define EGR_FRAGMENT_ID_TABLEm 173
#define EGR_FRAGMENT_ID_TABLE_Xm 174
#define EGR_FRAGMENT_ID_TABLE_Ym 175
#define EGR_GPP_ATTRIBUTESm 176
#define EGR_GPP_ATTRIBUTES_MODBASEm 177
#define EGR_IL_CHANNEL_MAPm 178
#define EGR_IM_MTP_INDEXm 179
#define EGR_ING_PORTm 180
#define EGR_IPFIX_DSCP_XLATE_TABLEm 181
#define EGR_IPFIX_EOP_BUFFERm 182
#define EGR_IPFIX_EXPORT_FIFOm 183
#define EGR_IPFIX_IPV4_MASK_SET_Am 184
#define EGR_IPFIX_IPV6_MASK_SET_Am 185
#define EGR_IPFIX_PROFILEm 186
#define EGR_IPFIX_SESSION_TABLEm 187
#define EGR_IPMCm 188
#define EGR_IP_TUNNELm 189
#define EGR_IP_TUNNEL_IPV6m 190
#define EGR_IP_TUNNEL_MPLSm 191
#define EGR_L3_INTFm 192
#define EGR_L3_NEXT_HOPm 193
#define EGR_MAC_DA_PROFILEm 194
#define EGR_MAP_MHm 195
#define EGR_MASKm 196
#define EGR_MASK_MODBASEm 197
#define EGR_MAX_USED_ENTRIESm 198
#define EGR_MAX_USED_ENTRIES_Xm 199
#define EGR_MAX_USED_ENTRIES_Ym 200
#define EGR_MIRROR_ENCAP_CONTROLm 201
#define EGR_MIRROR_ENCAP_DATA_1m 202
#define EGR_MIRROR_ENCAP_DATA_2m 203
#define EGR_MMU_REQUESTSm 204
#define EGR_MMU_REQUESTS_Xm 205
#define EGR_MMU_REQUESTS_Ym 206
#define EGR_MOD_MAP_TABLEm 207
#define EGR_MPLS_EXP_MAPPING_1m 208
#define EGR_MPLS_EXP_MAPPING_2m 209
#define EGR_MPLS_EXP_PRI_MAPPINGm 210
#define EGR_MPLS_PRI_MAPPINGm 211
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLEm 212
#define EGR_PERQ_XMT_COUNTERSm 213
#define EGR_PERQ_XMT_COUNTERS_BASE_ADDRm 214
#define EGR_PERQ_XMT_COUNTERS_Xm 215
#define EGR_PERQ_XMT_COUNTERS_Ym 216
#define EGR_PFC_CONTROLm 217
#define EGR_PORTm 218
#define EGR_PORT_REQUESTSm 219
#define EGR_PORT_REQUESTS_Xm 220
#define EGR_PORT_REQUESTS_Ym 221
#define EGR_PRI_CNG_MAPm 222
#define EGR_PW_INIT_COUNTERSm 223
#define EGR_PW_INIT_COUNTERS_Xm 224
#define EGR_PW_INIT_COUNTERS_Ym 225
#define EGR_QCN_CNM_CONTROL_TABLEm 226
#define EGR_SCI_TABLEm 227
#define EGR_SERVICE_COUNTER_TABLEm 228
#define EGR_SERVICE_COUNTER_TABLE_Xm 229
#define EGR_SERVICE_COUNTER_TABLE_Ym 230
#define EGR_TRILL_PARSE_CONTROLm 231
#define EGR_TRILL_PARSE_CONTROL_2m 232
#define EGR_TRILL_RBRIDGE_NICKNAMESm 233
#define EGR_TRILL_TREE_PROFILEm 234
#define EGR_VFIm 235
#define EGR_VINTF_COUNTER_TABLEm 236
#define EGR_VINTF_COUNTER_TABLE_Xm 237
#define EGR_VINTF_COUNTER_TABLE_Ym 238
#define EGR_VLANm 239
#define EGR_VLAN_STGm 240
#define EGR_VLAN_TAG_ACTION_PROFILEm 241
#define EGR_VLAN_Xm 242
#define EGR_VLAN_XLATEm 243
#define EGR_VLAN_XLATE_DATA_ONLYm 244
#define EGR_VLAN_XLATE_MASKm 245
#define EGR_VLAN_XLATE_ONLYm 246
#define EGR_VLAN_XLATE_SCRATCHm 247
#define EGR_VLAN_Ym 248
#define EGR_WLAN_DVPm 249
#define EG_FDM_PORT_REGSm 250
#define EG_FD_FCTm 251
#define EG_FD_FIFO_COUNTm 252
#define EG_FD_FIFO_THRESHm 253
#define EG_FD_FIFO_THRESH_OFFSET_REDm 254
#define EG_FD_FIFO_THRESH_OFFSET_YELLOWm 255
#define EG_FD_FIFO_THRESH_RESET_OFFSETm 256
#define EG_FD_GMTm 257
#define EG_FD_MDBm 258
#define EG_FD_PER_PORT_DROP_COUNT1m 259
#define EG_FD_PER_PORT_DROP_COUNT2m 260
#define EG_FD_SVTm 261
#define EMIRROR_CONTROLm 262
#define EMIRROR_CONTROL1m 263
#define EMIRROR_CONTROL2m 264
#define EMIRROR_CONTROL3m 265
#define EM_MTP_INDEXm 266
#define EPC_LINK_BMAPm 267
#define EP_CLASS_RESOLUTIONm 268
#define EP_DEST_PORT_MAPm 269
#define EP_HDR_PARSING_CTRLm 270
#define EP_LENGTH_ADJ_MAPm 271
#define EP_OI2QB_MAPm 272
#define EP_PREDICTIVE_RANGINGm 273
#define EP_REDIRECT_EM_MTP_INDEXm 274
#define EP_STATS_CTRLm 275
#define ESBS_PORT_TO_PIPE_MAPPINGm 276
#define ESEC_PKT_HEADER_CAPTURE_BUFFERm 277
#define ESEC_SA_KEY_TABLEm 278
#define ESEC_SA_TABLEm 279
#define ESEC_SC_TABLEm 280
#define ESET_TO_NODE_TYPEm 281
#define ESET_TYPE_TABm 282
#define ESM_RANGE_CHECKm 283
#define ES_ARB_TDM_TABLEm 284
#define ET_INST_OPC_TABLEm 285
#define ET_PA_XLATm 286
#define ET_UINST_MEMm 287
#define EXP_TABLEm 288
#define EXT_ACL144_TCAMm 289
#define EXT_ACL144_TCAM_IPV4m 290
#define EXT_ACL144_TCAM_IPV6m 291
#define EXT_ACL144_TCAM_L2m 292
#define EXT_ACL288_TCAMm 293
#define EXT_ACL288_TCAM_IPV4m 294
#define EXT_ACL288_TCAM_L2m 295
#define EXT_ACL360_TCAM_DATAm 296
#define EXT_ACL360_TCAM_DATA_IPV6_SHORTm 297
#define EXT_ACL360_TCAM_MASKm 298
#define EXT_ACL432_TCAM_DATAm 299
#define EXT_ACL432_TCAM_DATA_IPV6_LONGm 300
#define EXT_ACL432_TCAM_DATA_L2_IPV4m 301
#define EXT_ACL432_TCAM_DATA_L2_IPV6m 302
#define EXT_ACL432_TCAM_MASKm 303
#define EXT_DEFIP_DATAm 304
#define EXT_DEFIP_DATA_IPV4m 305
#define EXT_DEFIP_DATA_IPV6_64m 306
#define EXT_DEFIP_DATA_IPV6_128m 307
#define EXT_DST_HIT_BITSm 308
#define EXT_DST_HIT_BITS_IPV4m 309
#define EXT_DST_HIT_BITS_IPV6_64m 310
#define EXT_DST_HIT_BITS_IPV6_128m 311
#define EXT_DST_HIT_BITS_L2m 312
#define EXT_FP_CNTRm 313
#define EXT_FP_CNTR8m 314
#define EXT_FP_CNTR8_ACL144_IPV4m 315
#define EXT_FP_CNTR8_ACL144_IPV6m 316
#define EXT_FP_CNTR8_ACL144_L2m 317
#define EXT_FP_CNTR8_ACL288_IPV4m 318
#define EXT_FP_CNTR8_ACL288_L2m 319
#define EXT_FP_CNTR8_ACL360_IPV6_SHORTm 320
#define EXT_FP_CNTR8_ACL432_IPV6_LONGm 321
#define EXT_FP_CNTR8_ACL432_L2_IPV4m 322
#define EXT_FP_CNTR8_ACL432_L2_IPV6m 323
#define EXT_FP_CNTR_ACL144_IPV4m 324
#define EXT_FP_CNTR_ACL144_IPV6m 325
#define EXT_FP_CNTR_ACL144_L2m 326
#define EXT_FP_CNTR_ACL288_IPV4m 327
#define EXT_FP_CNTR_ACL288_L2m 328
#define EXT_FP_CNTR_ACL360_IPV6_SHORTm 329
#define EXT_FP_CNTR_ACL432_IPV6_LONGm 330
#define EXT_FP_CNTR_ACL432_L2_IPV4m 331
#define EXT_FP_CNTR_ACL432_L2_IPV6m 332
#define EXT_FP_POLICYm 333
#define EXT_FP_POLICY_ACL144_IPV4m 334
#define EXT_FP_POLICY_ACL144_IPV6m 335
#define EXT_FP_POLICY_ACL144_L2m 336
#define EXT_FP_POLICY_ACL288_IPV4m 337
#define EXT_FP_POLICY_ACL288_L2m 338
#define EXT_FP_POLICY_ACL360_IPV6_SHORTm 339
#define EXT_FP_POLICY_ACL432_IPV6_LONGm 340
#define EXT_FP_POLICY_ACL432_L2_IPV4m 341
#define EXT_FP_POLICY_ACL432_L2_IPV6m 342
#define EXT_IFP_ACTION_PROFILEm 343
#define EXT_IPV4_DEFIPm 344
#define EXT_IPV4_DEFIP_TCAMm 345
#define EXT_IPV6_128_DEFIPm 346
#define EXT_IPV6_128_DEFIP_TCAMm 347
#define EXT_IPV6_64_DEFIPm 348
#define EXT_IPV6_64_DEFIP_TCAMm 349
#define EXT_L2_ENTRYm 350
#define EXT_L2_ENTRY_DATAm 351
#define EXT_L2_ENTRY_TCAMm 352
#define EXT_L2_MOD_FIFOm 353
#define EXT_SRC_HIT_BITSm 354
#define EXT_SRC_HIT_BITS_IPV4m 355
#define EXT_SRC_HIT_BITS_IPV6_64m 356
#define EXT_SRC_HIT_BITS_IPV6_128m 357
#define EXT_SRC_HIT_BITS_L2m 358
#define FC_CREDITSm 359
#define FC_HEADER_TYPEm 360
#define FE_IPMC_VECm 361
#define FE_IPMC_VLANm 362
#define FF_FC_CONFIGm 363
#define FF_FC_MEM_CONFIGm 364
#define FIFO_GROUP_MAP_TABLEm 365
#define FIFO_MAP_TABLEm 366
#define FIFO_SHAPER_TABLE_0m 367
#define FIFO_SHAPER_TABLE_1m 368
#define FIFO_SHAPER_TABLE_2m 369
#define FIFO_SHAPER_TABLE_3m 370
#define FIFO_WERR_TABLEm 371
#define FILTERMATCHCOUNTm 372
#define FILTER_IMASKm 373
#define FILTER_IRULEm 374
#define FLOW_CONTROL_BASE_TABLEm 375
#define FLOW_CONTROL_MAP_TABLEm 376
#define FLOW_CONTROL_STATE_TABLEm 377
#define FLOW_CONTROL_TRANSLATE_TABLEm 378
#define FLUSH_PENDINGm 379
#define FP_COUNTER_EXTm 380
#define FP_COUNTER_INTm 381
#define FP_COUNTER_TABLEm 382
#define FP_COUNTER_TABLE_Xm 383
#define FP_COUNTER_TABLE_Ym 384
#define FP_EXTERNALm 385
#define FP_GLOBAL_MASK_TCAMm 386
#define FP_GLOBAL_MASK_TCAM_Xm 387
#define FP_GLOBAL_MASK_TCAM_Ym 388
#define FP_GM_FIELDSm 389
#define FP_GM_FIELDS_Xm 390
#define FP_GM_FIELDS_Ym 391
#define FP_INTERNALm 392
#define FP_METER_TABLEm 393
#define FP_METER_TABLE_EXTm 394
#define FP_METER_TABLE_INTm 395
#define FP_METER_TABLE_Xm 396
#define FP_METER_TABLE_Ym 397
#define FP_POLICY_EXTERNALm 398
#define FP_POLICY_INTERNALm 399
#define FP_POLICY_TABLEm 400
#define FP_PORT_FIELD_SELm 401
#define FP_PORT_METER_MAPm 402
#define FP_RANGE_CHECKm 403
#define FP_SC_BCAST_METER_TABLEm 404
#define FP_SC_DLF_METER_TABLEm 405
#define FP_SC_MCAST_METER_TABLEm 406
#define FP_SC_METER_TABLEm 407
#define FP_SLICE_ENTRY_PORT_SELm 408
#define FP_SLICE_KEY_CONTROLm 409
#define FP_SLICE_MAPm 410
#define FP_STORM_CONTROL_METERSm 411
#define FP_STORM_CONTROL_METERS_Xm 412
#define FP_STORM_CONTROL_METERS_Ym 413
#define FP_TCAMm 414
#define FP_TCAM_EXTERNALm 415
#define FP_TCAM_INTERNALm 416
#define FP_TCAM_PLUS_POLICYm 417
#define FP_TCAM_Xm 418
#define FP_TCAM_Ym 419
#define FP_TCP_UDP_PORT_RANGEm 420
#define FP_UDF_OFFSETm 421
#define FP_UDF_TCAMm 422
#define FRAME_PARSINGm 423
#define GE_IPMC_VECm 424
#define GE_IPMC_VLANm 425
#define GFILTER_FFPCOUNTERSm 426
#define GFILTER_FFPPACKETCOUNTERSm 427
#define GFILTER_FFP_IN_PROFILE_COUNTERSm 428
#define GFILTER_FFP_OUT_PROFILE_COUNTERSm 429
#define GFILTER_IMASKm 430
#define GFILTER_IRULEm 431
#define GFILTER_IRULELOOKUPm 432
#define GFILTER_IRULE_TEST0m 433
#define GFILTER_IRULE_TEST1m 434
#define GFILTER_IRULE_TEST2m 435
#define GFILTER_IRULE_TEST3m 436
#define GFILTER_METERINGm 437
#define GLOBAL_STATSm 438
#define GPORT_EHG_RX_TUNNEL_DATAm 439
#define GPORT_EHG_RX_TUNNEL_MASKm 440
#define GPORT_EHG_TX_TUNNEL_DATAm 441
#define GROUP_MAX_SHAPER_TABLEm 442
#define GROUP_MEMBER_TABLEm 443
#define HASHINPUTm 444
#define HASH_TRAP_INFOm 445
#define HEAD_LLAm 446
#define HGT_DLB_CONTROLm 447
#define HG_PORT_TABLEm 448
#define HG_TRUNK_BITMAPm 449
#define HG_TRUNK_FAILOVER_ENABLEm 450
#define HG_TRUNK_FAILOVER_SETm 451
#define HG_TRUNK_GROUPm 452
#define HG_TRUNK_MEMBERm 453
#define HIGIG_TRUNK_CONTROLm 454
#define IARB_MAIN_TDMm 455
#define IARB_TDM_TABLEm 456
#define ICONTROL_OPCODE_BITMAPm 457
#define IDP0_DFIFO_0m 458
#define IDP0_DFIFO_1m 459
#define IDP0_EREQFIFOm 460
#define IDP0_ERESPFIFOm 461
#define IDP1_DFIFO_0m 462
#define IDP1_DFIFO_1m 463
#define IDP1_EREQFIFOm 464
#define IDP1_ERESPFIFOm 465
#define IFP_PORT_FIELD_SELm 466
#define IFP_REDIRECTION_PROFILEm 467
#define IGR_VLAN_RANGE_TBLm 468
#define IGR_VLAN_XLATEm 469
#define IL_CHANNEL_REMAP0m 470
#define IL_CHANNEL_REMAP1m 471
#define IL_STAT_MEM_0m 472
#define IL_STAT_MEM_1m 473
#define IL_STAT_MEM_2m 474
#define IL_STAT_MEM_3m 475
#define IL_STAT_MEM_4m 476
#define IMIRROR_BITMAPm 477
#define IM_MTP_INDEXm 478
#define INCTRLBCASTPKTSm 479
#define INCTRLBYTm 480
#define INCTRLDISCPKTSm 481
#define INCTRLERRPKTSm 482
#define INCTRLMCASTPKTSm 483
#define INCTRLUCASTPKTSm 484
#define ING_DVP_2_TABLEm 485
#define ING_DVP_TABLEm 486
#define ING_EGRMSKBMAPm 487
#define ING_EN_EFILTER_BITMAPm 488
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILEm 489
#define ING_IPFIX_DSCP_XLATE_TABLEm 490
#define ING_IPFIX_EOP_BUFFERm 491
#define ING_IPFIX_EXPORT_FIFOm 492
#define ING_IPFIX_FLOW_RATE_METER_TABLEm 493
#define ING_IPFIX_IPV4_MASK_SET_Am 494
#define ING_IPFIX_IPV4_MASK_SET_Bm 495
#define ING_IPFIX_IPV6_MASK_SET_Am 496
#define ING_IPFIX_IPV6_MASK_SET_Bm 497
#define ING_IPFIX_PROFILEm 498
#define ING_IPFIX_SESSION_TABLEm 499
#define ING_L3_NEXT_HOPm 500
#define ING_L3_NEXT_HOP_Am 501
#define ING_L3_NEXT_HOP_Bm 502
#define ING_MOD_MAP_TABLEm 503
#define ING_MPLS_EXP_MAPPINGm 504
#define ING_OUTER_DOT1P_MAPPING_TABLEm 505
#define ING_PHYSICAL_TO_LOGICAL_PORT_NUMBER_MAPPING_TABLEm 506
#define ING_PRI_CNG_MAPm 507
#define ING_PW_TERM_COUNTERSm 508
#define ING_PW_TERM_SEQ_NUMm 509
#define ING_PW_TERM_SEQ_NUM_Xm 510
#define ING_PW_TERM_SEQ_NUM_Ym 511
#define ING_ROUTED_INT_PRI_MAPPINGm 512
#define ING_SERVICE_COUNTER_TABLEm 513
#define ING_SERVICE_COUNTER_TABLE_Xm 514
#define ING_SERVICE_COUNTER_TABLE_Ym 515
#define ING_SERVICE_PRI_MAPm 516
#define ING_TRILL_PARSE_CONTROLm 517
#define ING_TRILL_PAYLOAD_PARSE_CONTROLm 518
#define ING_UNTAGGED_PHBm 519
#define ING_VINTF_COUNTER_TABLEm 520
#define ING_VINTF_COUNTER_TABLE_Xm 521
#define ING_VINTF_COUNTER_TABLE_Ym 522
#define ING_VLAN_RANGEm 523
#define ING_VLAN_TAG_ACTION_PROFILEm 524
#define INITIAL_ING_L3_NEXT_HOPm 525
#define INITIAL_L3_ECMPm 526
#define INITIAL_L3_ECMP_COUNTm 527
#define INITIAL_L3_ECMP_GROUPm 528
#define INITIAL_L3_ECMP_Xm 529
#define INITIAL_L3_ECMP_Ym 530
#define INITIAL_PROT_GROUP_TABLEm 531
#define INITIAL_PROT_NHI_TABLEm 532
#define INTERFACE_MAX_SHAPER_TABLEm 533
#define IPMC_GROUP_V4m 534
#define IPMC_GROUP_V6m 535
#define IPMC_VLAN_TBL0m 536
#define IPMC_VLAN_TBL1m 537
#define IPORT_TABLEm 538
#define IPV4_IN_IPV6_PREFIX_MATCH_TABLEm 539
#define IPV6_PROXY_ENABLE_TABLEm 540
#define ISBS_PORT_TO_PIPE_MAPPINGm 541
#define ISEC_BYPASS_FILTER_TABLEm 542
#define ISEC_DEBUG_RAMm 543
#define ISEC_SA_KEY_TABLEm 544
#define ISEC_SA_TABLEm 545
#define ISEC_SC_TABLEm 546
#define KNOWN_MCAST_BLOCK_MASKm 547
#define L1_BKm 548
#define L1_BPm 549
#define L1_LAm 550
#define L1_N0m 551
#define L1_N1m 552
#define L1_N2m 553
#define L1_NGm 554
#define L1_NMm 555
#define L1_NPm 556
#define L2MCm 557
#define L2MC_TABLEm 558
#define L2Xm 559
#define L2X_BASEm 560
#define L2X_HITm 561
#define L2X_MCm 562
#define L2X_PARITYm 563
#define L2X_STATICm 564
#define L2X_VALIDm 565
#define L2_BKm 566
#define L2_BPm 567
#define L2_BULK_MATCH_DATAm 568
#define L2_BULK_MATCH_MASKm 569
#define L2_BULK_REPLACE_DATAm 570
#define L2_BULK_REPLACE_MASKm 571
#define L2_ENTRY_EXTERNALm 572
#define L2_ENTRY_INTERNALm 573
#define L2_ENTRY_ONLYm 574
#define L2_ENTRY_OVERFLOWm 575
#define L2_ENTRY_SCRATCHm 576
#define L2_HITDA_ONLYm 577
#define L2_HITSA_ONLYm 578
#define L2_LAm 579
#define L2_MBm 580
#define L2_MOD_FIFOm 581
#define L2_N0m 582
#define L2_N1m 583
#define L2_N2m 584
#define L2_NGm 585
#define L2_NMm 586
#define L2_NPm 587
#define L2_USER_ENTRYm 588
#define L2_USER_ENTRY_DATAm 589
#define L2_USER_ENTRY_DATA_ONLYm 590
#define L2_USER_ENTRY_ONLYm 591
#define L2_USER_ENTRY_TCAMm 592
#define L3INTFm 593
#define L3INTF_EGR_FILTER_LISTm 594
#define L3INTF_IGR_FILTER_LISTm 595
#define L3INTF_QOSm 596
#define L3Xm 597
#define L3X_BASEm 598
#define L3X_HITm 599
#define L3X_PARITYm 600
#define L3X_VALIDm 601
#define L3_BKm 602
#define L3_BPm 603
#define L3_DEFIPm 604
#define L3_DEFIP_128m 605
#define L3_DEFIP_128_DATA_ONLYm 606
#define L3_DEFIP_128_HIT_ONLYm 607
#define L3_DEFIP_128_HIT_ONLY_Xm 608
#define L3_DEFIP_128_HIT_ONLY_Ym 609
#define L3_DEFIP_128_ONLYm 610
#define L3_DEFIP_128_Xm 611
#define L3_DEFIP_128_Ym 612
#define L3_DEFIP_ALGm 613
#define L3_DEFIP_CAMm 614
#define L3_DEFIP_DATAm 615
#define L3_DEFIP_DATA_ONLYm 616
#define L3_DEFIP_HIT_ONLYm 617
#define L3_DEFIP_HIT_ONLY_Xm 618
#define L3_DEFIP_HIT_ONLY_Ym 619
#define L3_DEFIP_ONLYm 620
#define L3_DEFIP_TCAMm 621
#define L3_DEFIP_Xm 622
#define L3_DEFIP_Ym 623
#define L3_ECMPm 624
#define L3_ECMP_COUNTm 625
#define L3_ENTRY_HIT_ONLYm 626
#define L3_ENTRY_HIT_ONLY_Xm 627
#define L3_ENTRY_HIT_ONLY_Ym 628
#define L3_ENTRY_IPV4_MULTICASTm 629
#define L3_ENTRY_IPV4_MULTICAST_SCRATCHm 630
#define L3_ENTRY_IPV4_MULTICAST_Xm 631
#define L3_ENTRY_IPV4_MULTICAST_Ym 632
#define L3_ENTRY_IPV4_UNICASTm 633
#define L3_ENTRY_IPV4_UNICAST_SCRATCHm 634
#define L3_ENTRY_IPV4_UNICAST_Xm 635
#define L3_ENTRY_IPV4_UNICAST_Ym 636
#define L3_ENTRY_IPV6_MULTICASTm 637
#define L3_ENTRY_IPV6_MULTICAST_SCRATCHm 638
#define L3_ENTRY_IPV6_MULTICAST_Xm 639
#define L3_ENTRY_IPV6_MULTICAST_Ym 640
#define L3_ENTRY_IPV6_UNICASTm 641
#define L3_ENTRY_IPV6_UNICAST_SCRATCHm 642
#define L3_ENTRY_IPV6_UNICAST_Xm 643
#define L3_ENTRY_IPV6_UNICAST_Ym 644
#define L3_ENTRY_ONLYm 645
#define L3_ENTRY_V4m 646
#define L3_ENTRY_V6m 647
#define L3_ENTRY_VALID_ONLYm 648
#define L3_IIFm 649
#define L3_INTFm 650
#define L3_IPMCm 651
#define L3_IPMC_1m 652
#define L3_IPMC_REMAPm 653
#define L3_LAm 654
#define L3_LPM_HITBITm 655
#define L3_MBm 656
#define L3_MTU_VALUESm 657
#define L3_N0m 658
#define L3_N1m 659
#define L3_N2m 660
#define L3_NGm 661
#define L3_NMm 662
#define L3_NPm 663
#define L3_TUNNELm 664
#define L3_TUNNEL_DATAm 665
#define L3_TUNNEL_TCAMm 666
#define L4_BKm 667
#define L4_BPm 668
#define L4_FLm 669
#define L4_FSm 670
#define L4_LAm 671
#define L4_MBm 672
#define L4_N0m 673
#define L4_N1m 674
#define L4_N2m 675
#define L4_NGm 676
#define L4_NMm 677
#define L4_NPm 678
#define L5_BKm 679
#define L5_BPm 680
#define L5_FLm 681
#define L5_FSm 682
#define L5_MBm 683
#define L5_N0m 684
#define L5_N1m 685
#define L5_N2m 686
#define L5_NGm 687
#define L5_NMm 688
#define L5_NPm 689
#define L6_BKm 690
#define L6_BPm 691
#define L6_FLm 692
#define L6_FSm 693
#define L6_MBm 694
#define L6_N0m 695
#define L6_N1m 696
#define L6_N2m 697
#define L6_NGm 698
#define L6_NMm 699
#define L6_NPm 700
#define L7_BKm 701
#define L7_BPm 702
#define L7_N0m 703
#define L7_N1m 704
#define L7_N2m 705
#define L7_NGm 706
#define L7_NMm 707
#define L7_NPm 708
#define LAST_SENTm 709
#define LEAFNODE_TO_QUEUEm 710
#define LF_QDm 711
#define LF_QPm 712
#define LINK_STATUSm 713
#define LLA_TRANSm 714
#define LMEPm 715
#define LMEP_1m 716
#define LOCAL_SW_DISABLE_DEFAULT_PBMm 717
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRm 718
#define LPORT_TABm 719
#define MAC_BLOCKm 720
#define MAC_LIMIT_PORT_MAP_TABLEm 721
#define MAC_LIMIT_TRUNK_MAP_TABLEm 722
#define MAID_REDUCTIONm 723
#define MA_INDEXm 724
#define MA_STATEm 725
#define MCU_CHANNEL3_DATAm 726
#define MEM_EGR_MODMAPm 727
#define MEM_INGBUFm 728
#define MEM_ING_MODMAPm 729
#define MEM_ING_SRCMODBLKm 730
#define MEM_IPMCm 731
#define MEM_LLAm 732
#define MEM_MCm 733
#define MEM_PPm 734
#define MEM_TRUNK_PORT_POOLm 735
#define MEM_UCm 736
#define MEM_VIDm 737
#define MEM_XQm 738
#define MEM_XQ_PTRSm 739
#define MIRROR_CONTROLm 740
#define MMU_AGING_CTRm 741
#define MMU_AGING_EXPm 742
#define MMU_ARB_TDM_TABLEm 743
#define MMU_CBPCELLHEADERm 744
#define MMU_CBPDATA0m 745
#define MMU_CBPDATA1m 746
#define MMU_CBPDATA2m 747
#define MMU_CBPDATA3m 748
#define MMU_CBPDATA4m 749
#define MMU_CBPDATA5m 750
#define MMU_CBPDATA6m 751
#define MMU_CBPDATA7m 752
#define MMU_CBPDATA8m 753
#define MMU_CBPDATA9m 754
#define MMU_CBPDATA10m 755
#define MMU_CBPDATA11m 756
#define MMU_CBPDATA12m 757
#define MMU_CBPDATA13m 758
#define MMU_CBPDATA14m 759
#define MMU_CBPDATA15m 760
#define MMU_CBPDATA16m 761
#define MMU_CBPDATA17m 762
#define MMU_CBPDATA18m 763
#define MMU_CBPDATA19m 764
#define MMU_CBPDATA20m 765
#define MMU_CBPDATA21m 766
#define MMU_CBPDATA22m 767
#define MMU_CBPDATA23m 768
#define MMU_CBPDATA24m 769
#define MMU_CBPDATA25m 770
#define MMU_CBPDATA26m 771
#define MMU_CBPDATA27m 772
#define MMU_CBPDATA28m 773
#define MMU_CBPDATA29m 774
#define MMU_CBPDATA30m 775
#define MMU_CBPDATA31m 776
#define MMU_CBPDATA32m 777
#define MMU_CBPDATA33m 778
#define MMU_CBPDATA34m 779
#define MMU_CBPDATA35m 780
#define MMU_CBPDATA36m 781
#define MMU_CBPDATA37m 782
#define MMU_CBPDATA38m 783
#define MMU_CBPDATA39m 784
#define MMU_CBPDATA40m 785
#define MMU_CBPDATA41m 786
#define MMU_CBPDATA42m 787
#define MMU_CBPDATA43m 788
#define MMU_CBPDATA44m 789
#define MMU_CBPDATA45m 790
#define MMU_CBPDATA46m 791
#define MMU_CBPDATA47m 792
#define MMU_CBPDATA48m 793
#define MMU_CBPDATA49m 794
#define MMU_CBPDATA50m 795
#define MMU_CBPDATA51m 796
#define MMU_CBPDATA52m 797
#define MMU_CBPDATA53m 798
#define MMU_CBPDATA54m 799
#define MMU_CBPDATA55m 800
#define MMU_CBPDATA56m 801
#define MMU_CBPDATA57m 802
#define MMU_CBPDATA58m 803
#define MMU_CBPDATA59m 804
#define MMU_CBPDATA60m 805
#define MMU_CBPDATA61m 806
#define MMU_CBPDATA62m 807
#define MMU_CBPDATA63m 808
#define MMU_CBPDATA64m 809
#define MMU_CBPDATA65m 810
#define MMU_CBPDATA66m 811
#define MMU_CBPDATA67m 812
#define MMU_CBPDATA68m 813
#define MMU_CBPDATA69m 814
#define MMU_CBPDATA70m 815
#define MMU_CBPDATA71m 816
#define MMU_CBPDATA72m 817
#define MMU_CBPDATA73m 818
#define MMU_CBPDATA74m 819
#define MMU_CBPDATA75m 820
#define MMU_CBPDATA76m 821
#define MMU_CBPDATA77m 822
#define MMU_CBPDATA78m 823
#define MMU_CBPDATA79m 824
#define MMU_CBPDATA80m 825
#define MMU_CBPDATA81m 826
#define MMU_CBPDATA82m 827
#define MMU_CBPDATA83m 828
#define MMU_CBPDATA84m 829
#define MMU_CBPDATA85m 830
#define MMU_CBPDATA86m 831
#define MMU_CBPDATA87m 832
#define MMU_CBPDATA88m 833
#define MMU_CBPDATA89m 834
#define MMU_CBPDATA90m 835
#define MMU_CBPDATA91m 836
#define MMU_CBPDATA92m 837
#define MMU_CBPDATA93m 838
#define MMU_CBPDATA94m 839
#define MMU_CBPDATA95m 840
#define MMU_CBPDATA96m 841
#define MMU_CBPDATA97m 842
#define MMU_CBPDATA98m 843
#define MMU_CBPDATA99m 844
#define MMU_CBPDATA100m 845
#define MMU_CBPDATA101m 846
#define MMU_CBPDATA102m 847
#define MMU_CBPDATA103m 848
#define MMU_CBPPKTHEADER0m 849
#define MMU_CBPPKTHEADER1m 850
#define MMU_CBPPKTHEADER2m 851
#define MMU_CBPPKTHEADER0_MEM0m 852
#define MMU_CBPPKTHEADER0_MEM1m 853
#define MMU_CBPPKTHEADER0_MEM2m 854
#define MMU_CBPPKTHEADER0_MEM3m 855
#define MMU_CBPPKTHEADER1_MEM0m 856
#define MMU_CBPPKTHEADER1_MEM1m 857
#define MMU_CBPPKTHEADER1_MEM2m 858
#define MMU_CBPPKTHEADERCPUm 859
#define MMU_CBPPKTHEADER_EXTm 860
#define MMU_CBPPKTLENGTHm 861
#define MMU_CCPm 862
#define MMU_CCPTRm 863
#define MMU_CCP_MEMm 864
#define MMU_CCP_RELEASE_FIFOm 865
#define MMU_CELLCHKm 866
#define MMU_CELLCHK0m 867
#define MMU_CELLCHK1m 868
#define MMU_CELLCHK2m 869
#define MMU_CELLCHK3m 870
#define MMU_CELLLINKm 871
#define MMU_CELLPTRSWAP_CG0_CH0_HIm 872
#define MMU_CELLPTRSWAP_CG0_CH0_LOm 873
#define MMU_CELLPTRSWAP_CG0_CH1_HIm 874
#define MMU_CELLPTRSWAP_CG0_CH1_LOm 875
#define MMU_CELLPTRSWAP_CG1_CH0_HIm 876
#define MMU_CELLPTRSWAP_CG1_CH0_LOm 877
#define MMU_CELLPTRSWAP_CG1_CH1_LOm 878
#define MMU_CELLPTRSWAP_CH0_HIm 879
#define MMU_CELLPTRSWAP_CH0_LOm 880
#define MMU_CELLPTRSWAP_CH1_HIm 881
#define MMU_CELLPTRSWAP_CH1_LOm 882
#define MMU_CFAPm 883
#define MMU_CFAP_BANK0m 884
#define MMU_CFAP_BANK1m 885
#define MMU_CFAP_BANK2m 886
#define MMU_CFAP_BANK3m 887
#define MMU_CFAP_BANK4m 888
#define MMU_CFAP_BANK5m 889
#define MMU_CFAP_BANK6m 890
#define MMU_CFAP_BANK7m 891
#define MMU_CFAP_BANK8m 892
#define MMU_CFAP_BANK9m 893
#define MMU_CFAP_BANK10m 894
#define MMU_CFAP_BANK11m 895
#define MMU_CFAP_BANK12m 896
#define MMU_CFAP_BANK13m 897
#define MMU_CFAP_BANK14m 898
#define MMU_CFAP_BANK15m 899
#define MMU_CFAP_MEMm 900
#define MMU_CHFC_SYSPORT_MAPPINGm 901
#define MMU_CPQLINKm 902
#define MMU_CTR_COLOR_DROP_MEMm 903
#define MMU_CTR_MC_DROP_MEMm 904
#define MMU_CTR_UC_DROP_MEMm 905
#define MMU_FIRSTCELLPTR_CG0m 906
#define MMU_FIRSTCELLPTR_CG1m 907
#define MMU_IBPSTATUSm 908
#define MMU_IBSm 909
#define MMU_IBS_CG0_CH0m 910
#define MMU_IBS_CG0_CH1m 911
#define MMU_IBS_CG1_CH0m 912
#define MMU_IBS_CG1_CH1m 913
#define MMU_INGPKTCELLLIMITIBPm 914
#define MMU_INGPKTCELLUSEm 915
#define MMU_INTFO_TC2PRI_MAPPINGm 916
#define MMU_IPMCBITMAP_CG0m 917
#define MMU_IPMCBITMAP_CG1m 918
#define MMU_IPMC_GROUP_TBL0m 919
#define MMU_IPMC_GROUP_TBL1m 920
#define MMU_IPMC_GROUP_TBL2m 921
#define MMU_IPMC_GROUP_TBL3m 922
#define MMU_IPMC_GROUP_TBL4m 923
#define MMU_IPMC_GROUP_TBL5m 924
#define MMU_IPMC_GROUP_TBL6m 925
#define MMU_IPMC_GROUP_TBL7m 926
#define MMU_IPMC_GROUP_TBL8m 927
#define MMU_IPMC_GROUP_TBL9m 928
#define MMU_IPMC_GROUP_TBL10m 929
#define MMU_IPMC_GROUP_TBL11m 930
#define MMU_IPMC_GROUP_TBL12m 931
#define MMU_IPMC_GROUP_TBL13m 932
#define MMU_IPMC_GROUP_TBL14m 933
#define MMU_IPMC_GROUP_TBL15m 934
#define MMU_IPMC_GROUP_TBL16m 935
#define MMU_IPMC_GROUP_TBL17m 936
#define MMU_IPMC_GROUP_TBL18m 937
#define MMU_IPMC_GROUP_TBL19m 938
#define MMU_IPMC_GROUP_TBL20m 939
#define MMU_IPMC_GROUP_TBL21m 940
#define MMU_IPMC_GROUP_TBL22m 941
#define MMU_IPMC_GROUP_TBL23m 942
#define MMU_IPMC_GROUP_TBL24m 943
#define MMU_IPMC_GROUP_TBL25m 944
#define MMU_IPMC_GROUP_TBL26m 945
#define MMU_IPMC_GROUP_TBL27m 946
#define MMU_IPMC_GROUP_TBL28m 947
#define MMU_IPMC_GROUP_TBL29m 948
#define MMU_IPMC_GROUP_TBL30m 949
#define MMU_IPMC_GROUP_TBL31m 950
#define MMU_IPMC_GROUP_TBL32m 951
#define MMU_IPMC_GROUP_TBL33m 952
#define MMU_IPMC_GROUP_TBL34m 953
#define MMU_IPMC_GROUP_TBL35m 954
#define MMU_IPMC_GROUP_TBL36m 955
#define MMU_IPMC_GROUP_TBL37m 956
#define MMU_IPMC_GROUP_TBL38m 957
#define MMU_IPMC_GROUP_TBL39m 958
#define MMU_IPMC_GROUP_TBL40m 959
#define MMU_IPMC_GROUP_TBL41m 960
#define MMU_IPMC_GROUP_TBL42m 961
#define MMU_IPMC_GROUP_TBL43m 962
#define MMU_IPMC_GROUP_TBL44m 963
#define MMU_IPMC_GROUP_TBL45m 964
#define MMU_IPMC_GROUP_TBL46m 965
#define MMU_IPMC_GROUP_TBL47m 966
#define MMU_IPMC_GROUP_TBL48m 967
#define MMU_IPMC_GROUP_TBL49m 968
#define MMU_IPMC_GROUP_TBL50m 969
#define MMU_IPMC_GROUP_TBL51m 970
#define MMU_IPMC_GROUP_TBL52m 971
#define MMU_IPMC_GROUP_TBL53m 972
#define MMU_IPMC_GROUP_TBL54m 973
#define MMU_IPMC_GROUP_TBL55m 974
#define MMU_IPMC_GROUP_TBL56m 975
#define MMU_IPMC_GROUP_TBL57m 976
#define MMU_IPMC_GROUP_TBL58m 977
#define MMU_IPMC_GROUP_TBL59m 978
#define MMU_IPMC_GROUP_TBL60m 979
#define MMU_IPMC_GROUP_TBL61m 980
#define MMU_IPMC_GROUP_TBL62m 981
#define MMU_IPMC_GROUP_TBL63m 982
#define MMU_IPMC_GROUP_TBL64m 983
#define MMU_IPMC_GROUP_TBL65m 984
#define MMU_IPMC_INDEXm 985
#define MMU_IPMC_PTRm 986
#define MMU_IPMC_REP_10G_MEMORYm 987
#define MMU_IPMC_VLAN_TBLm 988
#define MMU_IPMC_VLAN_TBL_MEM0m 989
#define MMU_IPMC_VLAN_TBL_MEM1m 990
#define MMU_MAX_BUCKET_GPORTm 991
#define MMU_MC_FIFO1m 992
#define MMU_MC_FIFO2m 993
#define MMU_MC_FIFO3m 994
#define MMU_MC_FIFO4m 995
#define MMU_MC_FIFO5m 996
#define MMU_MC_FIFO6m 997
#define MMU_MC_FIFO7m 998
#define MMU_MC_FIFO8m 999
#define MMU_MC_FIFO9m 1000
#define MMU_MC_FIFO10m 1001
#define MMU_MC_FIFO11m 1002
#define MMU_MC_FIFO12m 1003
#define MMU_MC_FIFO13m 1004
#define MMU_MC_FIFO14m 1005
#define MMU_MC_FIFO15m 1006
#define MMU_MC_FIFO16m 1007
#define MMU_MC_FIFO17m 1008
#define MMU_MC_FIFO18m 1009
#define MMU_MC_FIFO19m 1010
#define MMU_MC_FIFO20m 1011
#define MMU_MC_FIFO21m 1012
#define MMU_MC_FIFO22m 1013
#define MMU_MC_FIFO23m 1014
#define MMU_MC_FIFO24m 1015
#define MMU_MC_FIFO25m 1016
#define MMU_MC_FIFO26m 1017
#define MMU_MC_FIFO27m 1018
#define MMU_MC_FIFO28m 1019
#define MMU_MC_FIFO29m 1020
#define MMU_MC_FIFO30m 1021
#define MMU_MC_FIFO31m 1022
#define MMU_MC_FIFO32m 1023
#define MMU_MC_FIFO33m 1024
#define MMU_MC_FIFO34m 1025
#define MMU_MC_FIFO35m 1026
#define MMU_MC_FIFO36m 1027
#define MMU_MC_FIFO37m 1028
#define MMU_MC_FIFO38m 1029
#define MMU_MC_FIFO39m 1030
#define MMU_MC_FIFO40m 1031
#define MMU_MC_FIFO41m 1032
#define MMU_MC_FIFO42m 1033
#define MMU_MC_FIFO43m 1034
#define MMU_MC_FIFO44m 1035
#define MMU_MC_FIFO45m 1036
#define MMU_MC_FIFO46m 1037
#define MMU_MC_FIFO47m 1038
#define MMU_MC_FIFO48m 1039
#define MMU_MC_FIFO49m 1040
#define MMU_MC_FIFO50m 1041
#define MMU_MC_FIFO51m 1042
#define MMU_MC_FIFO52m 1043
#define MMU_MC_FIFO53m 1044
#define MMU_MC_FIFO54m 1045
#define MMU_MC_FIFO55m 1046
#define MMU_MC_FIFO56m 1047
#define MMU_MC_FIFO57m 1048
#define MMU_MC_FIFO58m 1049
#define MMU_MC_FIFO59m 1050
#define MMU_MC_FIFO60m 1051
#define MMU_MC_FIFO61m 1052
#define MMU_MC_FIFO62m 1053
#define MMU_MC_FIFO63m 1054
#define MMU_MC_FIFO64m 1055
#define MMU_MC_FIFO65m 1056
#define MMU_MEMORIES1_AGING_CTRm 1057
#define MMU_MEMORIES1_AGING_EXPm 1058
#define MMU_MEMORIES1_CBPDATA0m 1059
#define MMU_MEMORIES1_CBPDATA1m 1060
#define MMU_MEMORIES1_CBPDATA2m 1061
#define MMU_MEMORIES1_CBPDATA3m 1062
#define MMU_MEMORIES1_CBPHEADERm 1063
#define MMU_MEMORIES1_CCPm 1064
#define MMU_MEMORIES1_CFAPm 1065
#define MMU_MEMORIES1_E2EHOL_BM_0m 1066
#define MMU_MEMORIES1_E2EHOL_BM_1m 1067
#define MMU_MEMORIES1_E2EHOL_BM_2m 1068
#define MMU_MEMORIES1_IPMCREPm 1069
#define MMU_MEMORIES1_IPMC_GROUP_TBLm 1070
#define MMU_MEMORIES1_IPMC_VLAN_TBLm 1071
#define MMU_MEMORIES1_MSTP_TBLm 1072
#define MMU_MEMORIES1_ST_PORT_TBLm 1073
#define MMU_MEMORIES2_EGR_TRUNK_MAPm 1074
#define MMU_MEMORIES2_SRC_TRUNK_MAPm 1075
#define MMU_MEMORIES2_XQ0m 1076
#define MMU_MEMORIES2_XQ1m 1077
#define MMU_MEMORIES2_XQ2m 1078
#define MMU_MEMORIES2_XQ3m 1079
#define MMU_MEMORIES2_XQ4m 1080
#define MMU_MEMORIES2_XQ5m 1081
#define MMU_MEMORIES2_XQ6m 1082
#define MMU_MEMORIES2_XQ7m 1083
#define MMU_MEMORIES2_XQ8m 1084
#define MMU_MEMORIES2_XQ9m 1085
#define MMU_MEMORIES2_XQ10m 1086
#define MMU_MEMORIES2_XQ11m 1087
#define MMU_MEMORIES2_XQ12m 1088
#define MMU_MEMORIES2_XQ13m 1089
#define MMU_MIN_BUCKET_GPORTm 1090
#define MMU_OVQ_BANK0_MEM0m 1091
#define MMU_OVQ_BANK0_MEM1m 1092
#define MMU_OVQ_BANK0_MEM2m 1093
#define MMU_OVQ_BANK0_MEM3m 1094
#define MMU_OVQ_BANK1_MEM0m 1095
#define MMU_OVQ_BANK1_MEM1m 1096
#define MMU_OVQ_BANK1_MEM2m 1097
#define MMU_OVQ_BANK1_MEM3m 1098
#define MMU_OVQ_BANK2_MEM0m 1099
#define MMU_OVQ_BANK2_MEM1m 1100
#define MMU_OVQ_BANK2_MEM2m 1101
#define MMU_OVQ_BANK2_MEM3m 1102
#define MMU_OVQ_BANK3_MEM0m 1103
#define MMU_OVQ_BANK3_MEM1m 1104
#define MMU_OVQ_BANK3_MEM2m 1105
#define MMU_OVQ_BANK3_MEM3m 1106
#define MMU_OVQ_DISTRIBUTOR_MEM0m 1107
#define MMU_OVQ_DISTRIBUTOR_MEM1m 1108
#define MMU_OVQ_DISTRIBUTOR_MEM2m 1109
#define MMU_OVQ_DISTRIBUTOR_MEM3m 1110
#define MMU_PBM_COS_CCPTR_STATUS_CG0m 1111
#define MMU_PBM_COS_CCPTR_STATUS_CG1m 1112
#define MMU_PFAP_MEMm 1113
#define MMU_PKTHDRm 1114
#define MMU_PKTLINKm 1115
#define MMU_PKTLINK0m 1116
#define MMU_PKTLINK1m 1117
#define MMU_PKTLINK2m 1118
#define MMU_PKTLINK3m 1119
#define MMU_PKTLINK4m 1120
#define MMU_PKTLINK5m 1121
#define MMU_PKTLINK6m 1122
#define MMU_PKTLINK7m 1123
#define MMU_PKTLINK8m 1124
#define MMU_PKTLINK9m 1125
#define MMU_PKTLINK10m 1126
#define MMU_PKTLINK11m 1127
#define MMU_PKTLINK12m 1128
#define MMU_PKTLINK13m 1129
#define MMU_PKTLINK14m 1130
#define MMU_PKTLINK15m 1131
#define MMU_PKTLINK16m 1132
#define MMU_PKTLINK17m 1133
#define MMU_PKTLINK18m 1134
#define MMU_PKTLINK19m 1135
#define MMU_PKTLINK20m 1136
#define MMU_PKTLINK21m 1137
#define MMU_PKTLINK22m 1138
#define MMU_PKTLINK23m 1139
#define MMU_PKTLINK24m 1140
#define MMU_PKTLINK25m 1141
#define MMU_PKTLINK26m 1142
#define MMU_PKTLINK27m 1143
#define MMU_PKTLINK28m 1144
#define MMU_PKTLINK29m 1145
#define MMU_PKTLINK30m 1146
#define MMU_PKTLINK31m 1147
#define MMU_PKTLINK32m 1148
#define MMU_PKTLINK33m 1149
#define MMU_PKTLINK34m 1150
#define MMU_PKTLINK35m 1151
#define MMU_PKTLINK36m 1152
#define MMU_PKTLINK37m 1153
#define MMU_PKTLINK38m 1154
#define MMU_PKTLINK39m 1155
#define MMU_PKTLINK40m 1156
#define MMU_PKTLINK41m 1157
#define MMU_PKTLINK42m 1158
#define MMU_PKTLINK43m 1159
#define MMU_PKTLINK44m 1160
#define MMU_PKTLINK45m 1161
#define MMU_PKTLINK46m 1162
#define MMU_PKTLINK47m 1163
#define MMU_PKTLINK48m 1164
#define MMU_PKTLINK49m 1165
#define MMU_PKTLINK50m 1166
#define MMU_PKTLINK51m 1167
#define MMU_PKTLINK52m 1168
#define MMU_PKTLINK53m 1169
#define MMU_PKTLINK54m 1170
#define MMU_PQE_MEMm 1171
#define MMU_PQE_MEM0m 1172
#define MMU_PQE_MEM1m 1173
#define MMU_PTRCACHE_CG0_CH0m 1174
#define MMU_PTRCACHE_CG0_CH1m 1175
#define MMU_PTRCACHE_CG1_CH0m 1176
#define MMU_PTRCACHE_CG1_CH1m 1177
#define MMU_PTRCACHE_CH0m 1178
#define MMU_PTRCACHE_CH1m 1179
#define MMU_QCN_CNM_COUNTERm 1180
#define MMU_QCN_CNM_QUEUE0m 1181
#define MMU_QCN_CNM_QUEUE1m 1182
#define MMU_QCN_CPQCFGm 1183
#define MMU_QCN_CPQST_QLENm 1184
#define MMU_QCN_CPQST_TSSLSm 1185
#define MMU_QCN_ENABLEm 1186
#define MMU_QCN_QFBTBm 1187
#define MMU_QCN_SITBm 1188
#define MMU_RDEHEADER_MEM0m 1189
#define MMU_RDEHEADER_MEM1m 1190
#define MMU_RDE_COSPCP_MEMm 1191
#define MMU_RDE_DESCP_MEMm 1192
#define MMU_RDE_FREELIST_MEMm 1193
#define MMU_RDE_PKTLINK_MEMm 1194
#define MMU_RDE_PRCP_MEMm 1195
#define MMU_THDO_CONFIG_0m 1196
#define MMU_THDO_CONFIG_1m 1197
#define MMU_THDO_CONFIG_EX_0m 1198
#define MMU_THDO_CONFIG_EX_1m 1199
#define MMU_THDO_CONFIG_SP_0m 1200
#define MMU_THDO_CONFIG_SP_1m 1201
#define MMU_THDO_OFFSET_0m 1202
#define MMU_THDO_OFFSET_1m 1203
#define MMU_THDO_OFFSET_EX_0m 1204
#define MMU_THDO_OFFSET_EX_1m 1205
#define MMU_THDO_OFFSET_SP_0m 1206
#define MMU_THDO_OFFSET_SP_1m 1207
#define MMU_THDO_QDRPRST_0m 1208
#define MMU_THDO_QDRPRST_1m 1209
#define MMU_THDO_QDRPRST_EX_0m 1210
#define MMU_THDO_QDRPRST_EX_1m 1211
#define MMU_THDO_QDRPRST_SP_0m 1212
#define MMU_THDO_QDRPRST_SP_1m 1213
#define MMU_THDO_QREDRST_0m 1214
#define MMU_THDO_QREDRST_1m 1215
#define MMU_THDO_QREDRST_EX_0m 1216
#define MMU_THDO_QREDRST_EX_1m 1217
#define MMU_THDO_QREDRST_SP_0m 1218
#define MMU_THDO_QREDRST_SP_1m 1219
#define MMU_THDO_QYELRST_0m 1220
#define MMU_THDO_QYELRST_1m 1221
#define MMU_THDO_QYELRST_EX_0m 1222
#define MMU_THDO_QYELRST_EX_1m 1223
#define MMU_THDO_QYELRST_SP_0m 1224
#define MMU_THDO_QYELRST_SP_1m 1225
#define MMU_TOQRDEm 1226
#define MMU_UCQ_RPm 1227
#define MMU_UCQ_WPm 1228
#define MMU_WAIT_QUEUE_BITMAP_CG0_CH0m 1229
#define MMU_WAIT_QUEUE_BITMAP_CG0_CH1m 1230
#define MMU_WAIT_QUEUE_BITMAP_CG1_CH0m 1231
#define MMU_WAIT_QUEUE_BITMAP_CG1_CH1m 1232
#define MMU_WAIT_QUEUE_CG0_CH0_HIm 1233
#define MMU_WAIT_QUEUE_CG0_CH0_LOm 1234
#define MMU_WAIT_QUEUE_CG0_CH1_HIm 1235
#define MMU_WAIT_QUEUE_CG0_CH1_LOm 1236
#define MMU_WAIT_QUEUE_CG1_CH0_HIm 1237
#define MMU_WAIT_QUEUE_CG1_CH0_LOm 1238
#define MMU_WAIT_QUEUE_CG1_CH1_HIm 1239
#define MMU_WAIT_QUEUE_CG1_CH1_LOm 1240
#define MMU_WAIT_QUEUE_CH0_HIm 1241
#define MMU_WAIT_QUEUE_CH0_LOm 1242
#define MMU_WAIT_QUEUE_CH1_HIm 1243
#define MMU_WAIT_QUEUE_CH1_LOm 1244
#define MMU_WAMU_MEM0m 1245
#define MMU_WAMU_MEM1m 1246
#define MMU_WAMU_MEM2m 1247
#define MMU_WAMU_MEM3m 1248
#define MMU_WRED_CFG_CELLm 1249
#define MMU_WRED_CFG_PACKETm 1250
#define MMU_WRED_DROP_CURVE_PROFILE_0m 1251
#define MMU_WRED_DROP_CURVE_PROFILE_1m 1252
#define MMU_WRED_DROP_CURVE_PROFILE_2m 1253
#define MMU_WRED_DROP_CURVE_PROFILE_3m 1254
#define MMU_WRED_DROP_CURVE_PROFILE_4m 1255
#define MMU_WRED_DROP_CURVE_PROFILE_5m 1256
#define MMU_WRED_DROP_THD_UC_DEQ0m 1257
#define MMU_WRED_DROP_THD_UC_DEQ1m 1258
#define MMU_WRED_DROP_THD_UC_ENQ0m 1259
#define MMU_WRED_DROP_THD_UC_ENQ1m 1260
#define MMU_WRED_PORT_CFG_CELLm 1261
#define MMU_WRED_PORT_CFG_PACKETm 1262
#define MMU_WRED_PORT_THD_0_CELLm 1263
#define MMU_WRED_PORT_THD_0_PACKETm 1264
#define MMU_WRED_PORT_THD_1_CELLm 1265
#define MMU_WRED_PORT_THD_1_PACKETm 1266
#define MMU_WRED_THD_0_CELLm 1267
#define MMU_WRED_THD_0_PACKETm 1268
#define MMU_WRED_THD_1_CELLm 1269
#define MMU_WRED_THD_1_PACKETm 1270
#define MMU_XQ0m 1271
#define MMU_XQ1m 1272
#define MMU_XQ2m 1273
#define MMU_XQ3m 1274
#define MMU_XQ4m 1275
#define MMU_XQ5m 1276
#define MMU_XQ6m 1277
#define MMU_XQ7m 1278
#define MMU_XQ8m 1279
#define MMU_XQ9m 1280
#define MMU_XQ10m 1281
#define MMU_XQ11m 1282
#define MMU_XQ12m 1283
#define MMU_XQ13m 1284
#define MMU_XQ14m 1285
#define MMU_XQ15m 1286
#define MMU_XQ16m 1287
#define MMU_XQ17m 1288
#define MMU_XQ18m 1289
#define MMU_XQ19m 1290
#define MMU_XQ20m 1291
#define MMU_XQ21m 1292
#define MMU_XQ22m 1293
#define MMU_XQ23m 1294
#define MMU_XQ24m 1295
#define MMU_XQ25m 1296
#define MMU_XQ26m 1297
#define MMU_XQ27m 1298
#define MMU_XQ28m 1299
#define MMU_XQ29m 1300
#define MMU_XQ30m 1301
#define MMU_XQ31m 1302
#define MMU_XQ32m 1303
#define MMU_XQ33m 1304
#define MMU_XQ34m 1305
#define MMU_XQ35m 1306
#define MMU_XQ36m 1307
#define MMU_XQ37m 1308
#define MMU_XQ38m 1309
#define MMU_XQ39m 1310
#define MMU_XQ40m 1311
#define MMU_XQ41m 1312
#define MMU_XQ42m 1313
#define MMU_XQ43m 1314
#define MMU_XQ44m 1315
#define MMU_XQ45m 1316
#define MMU_XQ46m 1317
#define MMU_XQ47m 1318
#define MMU_XQ48m 1319
#define MMU_XQ49m 1320
#define MMU_XQ50m 1321
#define MMU_XQ51m 1322
#define MMU_XQ52m 1323
#define MMU_XQ53m 1324
#define MMU_XQ54m 1325
#define MMU_XQ55m 1326
#define MODPORT_MAPm 1327
#define MODPORT_MAP_EMm 1328
#define MODPORT_MAP_IMm 1329
#define MODPORT_MAP_M0m 1330
#define MODPORT_MAP_M1m 1331
#define MODPORT_MAP_M2m 1332
#define MODPORT_MAP_M3m 1333
#define MODPORT_MAP_MIRRORm 1334
#define MODPORT_MAP_MIRROR_1m 1335
#define MODPORT_MAP_SWm 1336
#define MPLS_ENTRYm 1337
#define MPLS_ENTRY_SCRATCHm 1338
#define MPLS_EXPm 1339
#define MPLS_STATION_TCAMm 1340
#define MULTIPASS_LOOPBACK_BITMAPm 1341
#define MY_STATIONm 1342
#define MY_STATION_TCAMm 1343
#define MY_STATION_TCAM_DATA_ONLYm 1344
#define MY_STATION_TCAM_ENTRY_ONLYm 1345
#define NEXT_HOP_EXTm 1346
#define NEXT_HOP_INTm 1347
#define NONUCAST_TRUNK_BLOCK_MASKm 1348
#define OAM_LM_COUNTERSm 1349
#define OUTCTRLBCASTPKTSm 1350
#define OUTCTRLBYTm 1351
#define OUTCTRLERRPKTSm 1352
#define OUTCTRLMCASTPKTSm 1353
#define OUTCTRLUCASTPKTSm 1354
#define OUTUNCTRLBCASTPKTSm 1355
#define OUTUNCTRLBYTm 1356
#define OUTUNCTRLERRPKTSm 1357
#define OUTUNCTRLMCASTPKTSm 1358
#define OUTUNCTRLUCASTPKTSm 1359
#define PBI_DEBUG_TABLEm 1360
#define PHB2_COS_MAPm 1361
#define PORT_BRIDGE_BMAPm 1362
#define PORT_BRIDGE_MIRROR_BMAPm 1363
#define PORT_CBL_TABLEm 1364
#define PORT_CBL_TABLE_MODBASEm 1365
#define PORT_COS_MAPm 1366
#define PORT_LAG_FAILOVER_SETm 1367
#define PORT_OR_TRUNK_MAC_ACTIONm 1368
#define PORT_OR_TRUNK_MAC_COUNTm 1369
#define PORT_OR_TRUNK_MAC_LIMITm 1370
#define PORT_TABm 1371
#define PORT_TAB1m 1372
#define PRI_LUTm 1373
#define PR_TABm 1374
#define PUPFIFO_HIm 1375
#define PUPFIFO_LOm 1376
#define QBUFFSPROFILEm 1377
#define QDEPTH_THRESH0m 1378
#define QDEPTH_THRESH1m 1379
#define QL_TABLE0m 1380
#define QL_TABLE1m 1381
#define QUEUE_MAPm 1382
#define QUEUE_PARAMETER_HIm 1383
#define QUEUE_PARAMETER_LOm 1384
#define QUEUE_STATE_HIm 1385
#define QUEUE_STATE_LOm 1386
#define QUEUE_TO_SC_0m 1387
#define QUEUE_TO_SC_1m 1388
#define QUEUE_TO_SC_2m 1389
#define QUEUE_TO_SC_3m 1390
#define Q_MAX_BUFFSm 1391
#define Q_MIN_BUFFSm 1392
#define RANDGENm 1393
#define RATE_DELTA_MAXm 1394
#define RMEPm 1395
#define RTAG7_FLOW_BASED_HASHm 1396
#define RT_BKm 1397
#define RT_FMm 1398
#define RT_FSm 1399
#define RT_IFm 1400
#define RT_STm 1401
#define RXBADTAGPKTSm 1402
#define RXNOSCIPKTSm 1403
#define RXNOTAGPKTSm 1404
#define RXSAINVLDPKTSm 1405
#define RXSANOTUSINGSAPKTSm 1406
#define RXSANOTVLDPKTSm 1407
#define RXSAOKPKTSm 1408
#define RXSAUNUSEDSAPKTSm 1409
#define RXSCDCRPTBYTm 1410
#define RXSCDLYPKTSm 1411
#define RXSCINVLDPKTSm 1412
#define RXSCLATEPKTSm 1413
#define RXSCNOTUSINGSAPKTSm 1414
#define RXSCNOTVLDPKTSm 1415
#define RXSCOKPKTSm 1416
#define RXSCUNCHKPKTSm 1417
#define RXSCUNUSEDSAPKTSm 1418
#define RXSCVLDTBYTm 1419
#define RXUNKNOWNSCIPKTSm 1420
#define RXUNTAGPKTSm 1421
#define SHAPER_BUCKET_0m 1422
#define SHAPER_BUCKET_1m 1423
#define SHAPER_BUCKET_2m 1424
#define SHAPER_BUCKET_3m 1425
#define SHAPER_EVENTm 1426
#define SHAPER_LEAK_0m 1427
#define SHAPER_LEAK_1m 1428
#define SHAPER_LEAK_2m 1429
#define SHAPER_LEAK_3m 1430
#define SHAPER_STATEm 1431
#define SLQ_COUNTERm 1432
#define SOURCE_MOD_PROXY_TABLEm 1433
#define SOURCE_NODE_TYPE_TABm 1434
#define SOURCE_TRUNK_MAP_MODBASEm 1435
#define SOURCE_TRUNK_MAP_TABLEm 1436
#define SOURCE_VPm 1437
#define SPORT_EHG_RX_TUNNEL_DATAm 1438
#define SPORT_EHG_RX_TUNNEL_MASKm 1439
#define SPORT_EHG_TX_TUNNEL_DATAm 1440
#define SRC_MODID_BLOCKm 1441
#define SRC_MODID_EGRESSm 1442
#define SRC_MODID_INGRESS_BLOCKm 1443
#define STATSCFGm 1444
#define STG_TABm 1445
#define SUBPORT_MAP_TABLEm 1446
#define SUBPORT_SHAPER_TABLEm 1447
#define SUBPORT_WERR_TABLEm 1448
#define SVP_DISABLE_VLAN_CHECKS_TABm 1449
#define SYSPORT_PRI_HIm 1450
#define SYSPORT_PRI_LOm 1451
#define SYSPORT_TO_NODEm 1452
#define SYSPORT_TO_QUEUEm 1453
#define SYSTEM_CONFIG_TABLEm 1454
#define SYSTEM_CONFIG_TABLE_MODBASEm 1455
#define SYS_PORTMAPm 1456
#define TAIL_LLAm 1457
#define TCP_FNm 1458
#define TC_FREE_POOLm 1459
#define TDM_TABLEm 1460
#define THDO_CONFIG_0Am 1461
#define THDO_CONFIG_0Bm 1462
#define THDO_CONFIG_1Am 1463
#define THDO_CONFIG_1Bm 1464
#define THDO_CONFIG_EX_0Am 1465
#define THDO_CONFIG_EX_0Bm 1466
#define THDO_CONFIG_EX_1Am 1467
#define THDO_CONFIG_EX_1Bm 1468
#define THDO_OFFSET_0Am 1469
#define THDO_OFFSET_0Bm 1470
#define THDO_OFFSET_1Am 1471
#define THDO_OFFSET_1Bm 1472
#define THDO_OFFSET_EX_0Am 1473
#define THDO_OFFSET_EX_0Bm 1474
#define THDO_OFFSET_EX_1Am 1475
#define THDO_OFFSET_EX_1Bm 1476
#define TIMESLOT_BURST_SIZE_BYTESm 1477
#define TOS_FNm 1478
#define TRILL_DROP_STATSm 1479
#define TRILL_DROP_STATS_Xm 1480
#define TRILL_DROP_STATS_Ym 1481
#define TRNK_DSTm 1482
#define TRUNK32_CONFIG_TABLEm 1483
#define TRUNK32_PORT_TABLEm 1484
#define TRUNK_BITMAPm 1485
#define TRUNK_CBL_TABLEm 1486
#define TRUNK_EGR_MASKm 1487
#define TRUNK_GROUPm 1488
#define TRUNK_MEMBERm 1489
#define TRUNK_VLAN_RANGE_IDXm 1490
#define TTL_FNm 1491
#define TXSACRPTPKTSm 1492
#define TXSAPRTCPKTSm 1493
#define TXSCCRPTBYTm 1494
#define TXSCCRPTPKTSm 1495
#define TXSCPRTCBYTm 1496
#define TXSCPRTCPKTSm 1497
#define TXUNTAGPKTSm 1498
#define TX_SFI_CFIFOm 1499
#define TX_SFI_DFIFOm 1500
#define TYPE_RESOLUTION_TABLEm 1501
#define UDF_OFFSETm 1502
#define UFLOW_Am 1503
#define UFLOW_Bm 1504
#define UNKNOWN_HGI_BITMAPm 1505
#define UNKNOWN_MCAST_BLOCK_MASKm 1506
#define UNKNOWN_UCAST_BLOCK_MASKm 1507
#define VFIm 1508
#define VFI_1m 1509
#define VFI_BITMAPm 1510
#define VFP_POLICY_TABLEm 1511
#define VFP_TCAMm 1512
#define VLAN_COS_MAPm 1513
#define VLAN_DATAm 1514
#define VLAN_MACm 1515
#define VLAN_MAC_ENTRYm 1516
#define VLAN_MAC_SCRATCHm 1517
#define VLAN_MAC_VALIDm 1518
#define VLAN_MPLSm 1519
#define VLAN_OR_VFI_MAC_COUNTm 1520
#define VLAN_OR_VFI_MAC_LIMITm 1521
#define VLAN_PROFILE_2m 1522
#define VLAN_PROFILE_TABm 1523
#define VLAN_PROTOCOLm 1524
#define VLAN_PROTOCOL_DATAm 1525
#define VLAN_RANGE_IDXm 1526
#define VLAN_SUBNETm 1527
#define VLAN_SUBNET_DATAm 1528
#define VLAN_SUBNET_DATA_ONLYm 1529
#define VLAN_SUBNET_ONLYm 1530
#define VLAN_SUBNET_TCAMm 1531
#define VLAN_TABm 1532
#define VLAN_XLATEm 1533
#define VLAN_XLATE_DATA_ONLYm 1534
#define VLAN_XLATE_MASKm 1535
#define VLAN_XLATE_ONLYm 1536
#define VLAN_XLATE_SCRATCHm 1537
#define VOQ_ARRIVALSm 1538
#define VOQ_CONFIGm 1539
#define VOQ_COS_MAPm 1540
#define VPLSTABLEm 1541
#define VPLS_BITMAP_TABLEm 1542
#define VPLS_LABELm 1543
#define VRFm 1544
#define VRF_VFI_INTFm 1545
#define WLAN_SVP_TABLEm 1546
#define WRED_AVG_QUEUE_LENGTHm 1547
#define WRED_CURVEm 1548
#define WRED_STATEm 1549
#define XFILTER_FFPCOUNTERSm 1550
#define XFILTER_FFPCOUNTERS_TEST0m 1551
#define XFILTER_FFPCOUNTERS_TEST1m 1552
#define XFILTER_FFPIPBYTECOUNTERSm 1553
#define XFILTER_FFPIPBYTECOUNTERS_TEST0m 1554
#define XFILTER_FFPIPBYTECOUNTERS_TEST1m 1555
#define XFILTER_FFPIPPACKETCOUNTERSm 1556
#define XFILTER_FFPIPPACKETCOUNTERS_TEST0m 1557
#define XFILTER_FFPIPPACKETCOUNTERS_TEST1m 1558
#define XFILTER_FFPOPBYTECOUNTERSm 1559
#define XFILTER_FFPOPBYTECOUNTERS_TEST0m 1560
#define XFILTER_FFPOPBYTECOUNTERS_TEST1m 1561
#define XFILTER_FFPOPPACKETCOUNTERSm 1562
#define XFILTER_FFPOPPACKETCOUNTERS_TEST0m 1563
#define XFILTER_FFPOPPACKETCOUNTERS_TEST1m 1564
#define XFILTER_METERINGm 1565
#define XFILTER_METERING_TEST0m 1566
#define XFILTER_METERING_TEST1m 1567
#define XFILTER_METERING_TEST2m 1568
#define XFILTER_METERING_TEST3m 1569
#define XLPORT_WC_UCMEM_DATAm 1570
#define XPORT_EHG_RX_TUNNEL_DATAm 1571
#define XPORT_EHG_RX_TUNNEL_MASKm 1572
#define XPORT_EHG_TX_TUNNEL_DATAm 1573
#define XQPORT_EHG_RX_TUNNEL_DATAm 1574
#define XQPORT_EHG_RX_TUNNEL_MASKm 1575
#define XQPORT_EHG_TX_TUNNEL_DATAm 1576
#define X_ARB_TDM_TABLEm 1577
#define Y_ARB_TDM_TABLEm 1578
#define NUM_SOC_MEM 1579

typedef int soc_field_t;

/* NOTE: 'FIELDf' is the zero value */
#define INVALIDf -1
#define Af 0
#define A0_DLLBYP_TXDESKf 1
#define A0_TX_DLLDSK_LOCKEDf 2
#define AAAKf 3
#define AARB_ECO_OFFf 4
#define ABORTf 5
#define ABORT_DMA_CH0f 6
#define ABORT_DMA_CH1f 7
#define ABORT_DMA_CH2f 8
#define ABORT_DMA_CH3f 9
#define ABORT_STAT_DMAf 10
#define ABORT_TBL_DMAf 11
#define ACCESS_MODEf 12
#define ACCURACYf 13
#define ACL_END_ADDRf 14
#define ACL_START_ADDRf 15
#define ACR_BLOCK_AFTER_DEQ_DONEf 16
#define ACR_BLOCK_AGER_1_IN_2f 17
#define ACTIONf 18
#define ACTION0f 19
#define ACTION1f 20
#define ACTIVATEQf 21
#define ACTIVATE_PD_CREDITSf 22
#define ACTIVEf 23
#define ACTIVE_COSf 24
#define ACTIVE_PORT_BITMAPf 25
#define ACTIVE_PORT_BITMAP_HIf 26
#define ACTIVE_PORT_BITMAP_LOf 27
#define ACTIVE_PORT_BITMAP_W0f 28
#define ACTIVE_PORT_BITMAP_W1f 29
#define ACTIVE_PORT_BITMAP_W2f 30
#define ACTUAL_ADDROUTf 31
#define ACTUAL_AINDEXf 32
#define ACTUAL_BITPOSf 33
#define ACT_LOW_INTf 34
#define AD28_TBXf 35
#define ADD144_IPf 36
#define ADD72_IPf 37
#define ADDMUXf 38
#define ADDRf 39
#define ADDRESSf 40
#define ADDRESS_0f 41
#define ADDRESS_1f 42
#define ADDRFAILf 43
#define ADDR_ADJ_DIRf 44
#define ADDR_ADJ_VALf 45
#define ADDR_CLASS_2f 46
#define ADDR_PAD_DRIVEf 47
#define ADDR_PAD_SLEWf 48
#define ADDR_SAMP_ERRf 49
#define ADDR_SM_STATEf 50
#define ADD_DELETE_Nf 51
#define ADD_INNER_TAGf 52
#define ADD_VIDf 53
#define ADFPCNTR_DEDf 54
#define ADFPCNTR_SECf 55
#define ADJf 56
#define ADJ_MAC_INDEXf 57
#define ADL2DST_DEDf 58
#define ADL2DST_SECf 59
#define ADL2SRC_DEDf 60
#define ADL2SRC_SECf 61
#define ADL2_DEDf 62
#define ADL2_SECf 63
#define ADL3DST_DEDf 64
#define ADL3DST_SECf 65
#define ADL3SRC_DEDf 66
#define ADL3SRC_SECf 67
#define ADL3_DEDf 68
#define ADL3_SECf 69
#define ADMIf 70
#define ADOPT_PRI_MAPf 71
#define ADPADf 72
#define ADREQ0FIFOCOUNT_GTE_HITHRf 73
#define ADREQ0FIFO_FULLf 74
#define ADREQ0FIFO_OVERFLOWf 75
#define ADREQ0FIFO_TMf 76
#define ADREQ1FIFOCOUNT_GTE_HITHRf 77
#define ADREQ1FIFO_FULLf 78
#define ADREQ1FIFO_OVERFLOWf 79
#define ADREQ1FIFO_TMf 80
#define ADRSf 81
#define ADR_MODEf 82
#define ADVf 83
#define AD_EXT_CNTRf 84
#define AD_EXT_L2f 85
#define AD_EXT_L3f 86
#define AD_EXT_L4f 87
#define AD_MODEf 88
#define AD_RSVDf 89
#define AD_TBXf 90
#define AFIFO_RSTf 91
#define AGED_INDICATORf 92
#define AGED_PKT_COSf 93
#define AGED_PKT_DST_PORT_NUMf 94
#define AGED_PKT_SRC_PORT_NUMf 95
#define AGEENf 96
#define AGER_ACKf 97
#define AGER_DEBUG_DISABLE_AGEFLAGS_SLOTSf 98
#define AGER_DEBUG_DISABLE_AGEFLAGS_WRDELAYf 99
#define AGER_ENABLEf 100
#define AGER_EVENTf 101
#define AGER_FILL_THRESH_HITf 102
#define AGER_FILL_THRESH_HIT_DISINTf 103
#define AGER_FILL_THRESH_HIT_HALT_ENf 104
#define AGER_PENDING_FIFO_OVERFLOWf 105
#define AGER_PENDING_FIFO_OVERFLOW_DISINTf 106
#define AGER_PROFILE0_THRESH0f 107
#define AGER_PROFILE0_THRESH1f 108
#define AGER_PROFILE10_THRESH0f 109
#define AGER_PROFILE10_THRESH1f 110
#define AGER_PROFILE11_THRESH0f 111
#define AGER_PROFILE11_THRESH1f 112
#define AGER_PROFILE12_THRESH0f 113
#define AGER_PROFILE12_THRESH1f 114
#define AGER_PROFILE13_THRESH0f 115
#define AGER_PROFILE13_THRESH1f 116
#define AGER_PROFILE14_THRESH0f 117
#define AGER_PROFILE14_THRESH1f 118
#define AGER_PROFILE15_THRESH0f 119
#define AGER_PROFILE15_THRESH1f 120
#define AGER_PROFILE1_THRESH0f 121
#define AGER_PROFILE1_THRESH1f 122
#define AGER_PROFILE2_THRESH0f 123
#define AGER_PROFILE2_THRESH1f 124
#define AGER_PROFILE3_THRESH0f 125
#define AGER_PROFILE3_THRESH1f 126
#define AGER_PROFILE4_THRESH0f 127
#define AGER_PROFILE4_THRESH1f 128
#define AGER_PROFILE5_THRESH0f 129
#define AGER_PROFILE5_THRESH1f 130
#define AGER_PROFILE6_THRESH0f 131
#define AGER_PROFILE6_THRESH1f 132
#define AGER_PROFILE7_THRESH0f 133
#define AGER_PROFILE7_THRESH1f 134
#define AGER_PROFILE8_THRESH0f 135
#define AGER_PROFILE8_THRESH1f 136
#define AGER_PROFILE9_THRESH0f 137
#define AGER_PROFILE9_THRESH1f 138
#define AGER_QMB_FIFO_OVERFLOWf 139
#define AGER_QMB_FIFO_OVERFLOW_DISINTf 140
#define AGER_RD_FIFO_OVERFLOWf 141
#define AGER_RD_FIFO_OVERFLOW_DISINTf 142
#define AGER_REQf 143
#define AGER_SCALING_FACTORf 144
#define AGER_TAIL_BUFFERf 145
#define AGER_TAIL_QUEUEf 146
#define AGER_TICK_TOO_SMALLf 147
#define AGER_TICK_TOO_SMALL_DISINTf 148
#define AGER_TICK_TOO_SMALL_HALT_ENf 149
#define AGER_WR_FIFO_OVERFLOWf 150
#define AGER_WR_FIFO_OVERFLOW_DISINTf 151
#define AGE_CMD_COMPLETEf 152
#define AGE_COUNTf 153
#define AGE_ENf 154
#define AGE_ENAf 155
#define AGE_ENABLEf 156
#define AGE_FLAGS_QUEUE0f 157
#define AGE_FLAGS_QUEUE1f 158
#define AGE_FLAGS_QUEUE10f 159
#define AGE_FLAGS_QUEUE11f 160
#define AGE_FLAGS_QUEUE12f 161
#define AGE_FLAGS_QUEUE13f 162
#define AGE_FLAGS_QUEUE14f 163
#define AGE_FLAGS_QUEUE15f 164
#define AGE_FLAGS_QUEUE16f 165
#define AGE_FLAGS_QUEUE17f 166
#define AGE_FLAGS_QUEUE18f 167
#define AGE_FLAGS_QUEUE19f 168
#define AGE_FLAGS_QUEUE2f 169
#define AGE_FLAGS_QUEUE20f 170
#define AGE_FLAGS_QUEUE21f 171
#define AGE_FLAGS_QUEUE22f 172
#define AGE_FLAGS_QUEUE23f 173
#define AGE_FLAGS_QUEUE24f 174
#define AGE_FLAGS_QUEUE25f 175
#define AGE_FLAGS_QUEUE26f 176
#define AGE_FLAGS_QUEUE27f 177
#define AGE_FLAGS_QUEUE28f 178
#define AGE_FLAGS_QUEUE29f 179
#define AGE_FLAGS_QUEUE3f 180
#define AGE_FLAGS_QUEUE30f 181
#define AGE_FLAGS_QUEUE31f 182
#define AGE_FLAGS_QUEUE4f 183
#define AGE_FLAGS_QUEUE5f 184
#define AGE_FLAGS_QUEUE6f 185
#define AGE_FLAGS_QUEUE7f 186
#define AGE_FLAGS_QUEUE8f 187
#define AGE_FLAGS_QUEUE9f 188
#define AGE_IPFIX_ERRf 189
#define AGE_MAXCNTf 190
#define AGE_PERIODf 191
#define AGE_PROCf 192
#define AGE_PROC_BUSYf 193
#define AGE_QUEUE0f 194
#define AGE_QUEUE1f 195
#define AGE_QUEUE10f 196
#define AGE_QUEUE11f 197
#define AGE_QUEUE12f 198
#define AGE_QUEUE13f 199
#define AGE_QUEUE14f 200
#define AGE_QUEUE15f 201
#define AGE_QUEUE16f 202
#define AGE_QUEUE17f 203
#define AGE_QUEUE18f 204
#define AGE_QUEUE19f 205
#define AGE_QUEUE2f 206
#define AGE_QUEUE20f 207
#define AGE_QUEUE21f 208
#define AGE_QUEUE22f 209
#define AGE_QUEUE23f 210
#define AGE_QUEUE24f 211
#define AGE_QUEUE25f 212
#define AGE_QUEUE26f 213
#define AGE_QUEUE27f 214
#define AGE_QUEUE28f 215
#define AGE_QUEUE29f 216
#define AGE_QUEUE3f 217
#define AGE_QUEUE30f 218
#define AGE_QUEUE31f 219
#define AGE_QUEUE4f 220
#define AGE_QUEUE5f 221
#define AGE_QUEUE6f 222
#define AGE_QUEUE7f 223
#define AGE_QUEUE8f 224
#define AGE_QUEUE9f 225
#define AGE_START_ADDRf 226
#define AGE_TESTf 227
#define AGE_THRESH_QUEUE0f 228
#define AGE_THRESH_QUEUE1f 229
#define AGE_THRESH_QUEUE10f 230
#define AGE_THRESH_QUEUE11f 231
#define AGE_THRESH_QUEUE12f 232
#define AGE_THRESH_QUEUE13f 233
#define AGE_THRESH_QUEUE14f 234
#define AGE_THRESH_QUEUE15f 235
#define AGE_THRESH_QUEUE16f 236
#define AGE_THRESH_QUEUE17f 237
#define AGE_THRESH_QUEUE18f 238
#define AGE_THRESH_QUEUE19f 239
#define AGE_THRESH_QUEUE2f 240
#define AGE_THRESH_QUEUE20f 241
#define AGE_THRESH_QUEUE21f 242
#define AGE_THRESH_QUEUE22f 243
#define AGE_THRESH_QUEUE23f 244
#define AGE_THRESH_QUEUE24f 245
#define AGE_THRESH_QUEUE25f 246
#define AGE_THRESH_QUEUE26f 247
#define AGE_THRESH_QUEUE27f 248
#define AGE_THRESH_QUEUE28f 249
#define AGE_THRESH_QUEUE29f 250
#define AGE_THRESH_QUEUE3f 251
#define AGE_THRESH_QUEUE30f 252
#define AGE_THRESH_QUEUE31f 253
#define AGE_THRESH_QUEUE4f 254
#define AGE_THRESH_QUEUE5f 255
#define AGE_THRESH_QUEUE6f 256
#define AGE_THRESH_QUEUE7f 257
#define AGE_THRESH_QUEUE8f 258
#define AGE_THRESH_QUEUE9f 259
#define AGE_TICK_COUNTf 260
#define AGE_TICK_OVERFLOWf 261
#define AGE_VALf 262
#define AGGREGATION_GROUP_SELECTf 263
#define AGGRESSIVEf 264
#define AGINGLIMITCOS0f 265
#define AGINGLIMITCOS1f 266
#define AGINGLIMITCOS2f 267
#define AGINGLIMITCOS3f 268
#define AGINGLIMITCOS4f 269
#define AGINGLIMITCOS5f 270
#define AGINGLIMITCOS6f 271
#define AGINGLIMITCOS7f 272
#define AGINGLIMITPRI0f 273
#define AGINGLIMITPRI1f 274
#define AGINGLIMITPRI10f 275
#define AGINGLIMITPRI11f 276
#define AGINGLIMITPRI12f 277
#define AGINGLIMITPRI13f 278
#define AGINGLIMITPRI14f 279
#define AGINGLIMITPRI15f 280
#define AGINGLIMITPRI2f 281
#define AGINGLIMITPRI3f 282
#define AGINGLIMITPRI4f 283
#define AGINGLIMITPRI5f 284
#define AGINGLIMITPRI6f 285
#define AGINGLIMITPRI7f 286
#define AGINGLIMITPRI8f 287
#define AGINGLIMITPRI9f 288
#define AGINGMASKf 289
#define AGINGMBISTDONEf 290
#define AGINGMBISTENf 291
#define AGINGMBISTGOf 292
#define AGINGTICKSELf 293
#define AGING_CTRf 294
#define AGING_CTR_CORRECTED_ERRORf 295
#define AGING_CTR_CORRECTED_ERROR_DISINTf 296
#define AGING_CTR_ENABLE_ECCf 297
#define AGING_CTR_FORCE_UNCORRECTABLE_ERRORf 298
#define AGING_CTR_PAR_ERRf 299
#define AGING_CTR_PAR_ERR_ENf 300
#define AGING_CTR_UNCORRECTED_ERRORf 301
#define AGING_CTR_UNCORRECTED_ERROR_DISINTf 302
#define AGING_EXPf 303
#define AGING_EXP_CORRECTED_ERRORf 304
#define AGING_EXP_CORRECTED_ERROR_DISINTf 305
#define AGING_EXP_ENABLE_ECCf 306
#define AGING_EXP_FORCE_UNCORRECTABLE_ERRORf 307
#define AGING_EXP_PAR_ERRf 308
#define AGING_EXP_PAR_ERR_ENf 309
#define AGING_EXP_UNCORRECTED_ERRORf 310
#define AGING_EXP_UNCORRECTED_ERROR_DISINTf 311
#define AGING_LIMITf 312
#define AGING_PARITY_CHK_ENf 313
#define AINDEXf 314
#define AINDEX_STATUSf 315
#define ALGORITHMf 316
#define ALLOCBUFFCNTf 317
#define ALLOCBUFFSCNTf 318
#define ALLOCBUFFSCNT_A_CORRECTED_ERRORf 319
#define ALLOCBUFFSCNT_A_CORRECTED_ERROR_DISINTf 320
#define ALLOCBUFFSCNT_A_UNCORRECTED_ERRORf 321
#define ALLOCBUFFSCNT_A_UNCORRECTED_ERROR_DISINTf 322
#define ALLOCBUFFSCNT_B_CORRECTED_ERRORf 323
#define ALLOCBUFFSCNT_B_CORRECTED_ERROR_DISINTf 324
#define ALLOCBUFFSCNT_B_UNCORRECTED_ERRORf 325
#define ALLOCBUFFSCNT_B_UNCORRECTED_ERROR_DISINTf 326
#define ALLOCBUFFSCNT_ENABLE_ECCf 327
#define ALLOCBUFFSCNT_FORCE_UNCORRECTABLE_ERRORf 328
#define ALLOCBUFFSCNT_MEM_TMf 329
#define ALLOWED_PORT_BITMAPf 330
#define ALLOWED_PORT_BITMAP_HIf 331
#define ALLOWED_PORT_BITMAP_LOf 332
#define ALLOWED_PORT_BITMAP_W0f 333
#define ALLOWED_PORT_BITMAP_W1f 334
#define ALLOWED_PORT_BITMAP_W2f 335
#define ALLOW_GLOBAL_ROUTEf 336
#define ALLOW_IPMC_INDEX_WRAP_AROUNDf 337
#define ALLOW_L2MC_INDEX_WRAP_AROUNDf 338
#define ALLOW_MOVE_IN_CLASSf 339
#define ALLOW_NON_TRILL_FRAMESf 340
#define ALLOW_SRC_MODf 341
#define ALLOW_TRILL_FRAMESf 342
#define ALL_CORE_PLL_TO_CMIC_LOCKf 343
#define ALL_DROP_ACCEPTf 344
#define ALL_GLOBAL_MASK_TCAMS_TM_7_0f 345
#define ALL_TCAMS_TM_7_0f 346
#define ALTERNATE_EMIRROR_BITMAP_PAR_ERRf 347
#define ALTERNATE_EMIRROR_BITMAP_PMf 348
#define ALTERNATE_EMIRROR_BITMAP_TMf 349
#define ALTERNATE_EMIRROR_BITMAP_WWf 350
#define ALWAYS_APPLY_CPU_PRI_SELf 351
#define ALWAYS_CRC_REGENf 352
#define ALWAYS_DRIVE_DBUSf 353
#define ALWAYS_SET_HG_HDR_DONOT_LEARNf 354
#define AMOUNT_HIGHf 355
#define AMOUNT_LOWf 356
#define ANf 357
#define ANACK2f 358
#define ANA_LDO_CTRLf 359
#define ANCPLTf 360
#define AND_ORNf 361
#define ANEMICf 362
#define ANENf 363
#define ANERRf 364
#define ANMSGf 365
#define ANNPf 366
#define ANTOGf 367
#define ANYSTARTf 368
#define ANY_RMEP_TLV_INTERFACE_DOWN_INTRf 369
#define ANY_RMEP_TLV_INTERFACE_DOWN_INT_ENABLEf 370
#define ANY_RMEP_TLV_INTERFACE_UP_INTRf 371
#define ANY_RMEP_TLV_INTERFACE_UP_INT_ENABLEf 372
#define ANY_RMEP_TLV_PORT_DOWN_INTRf 373
#define ANY_RMEP_TLV_PORT_DOWN_INT_ENABLEf 374
#define ANY_RMEP_TLV_PORT_UP_INTRf 375
#define ANY_RMEP_TLV_PORT_UP_INT_ENABLEf 376
#define AN_CONTROLf 377
#define APERIODIC_INTERVALf 378
#define APPLY_EGR_MASK_ON_L2f 379
#define APPLY_EGR_MASK_ON_L3f 380
#define APPLY_EGR_MASK_ON_UC_ONLYf 381
#define APPLY_MTU_CHECK_ON_HIGIG_IPMCf 382
#define APPLY_SRCMOD_BLOCK_ON_UC_ONLYf 383
#define APRE_BITf 384
#define ARBIT_CNT_CONFIGf 385
#define ARB_FIFO_OVERFLOW_ERR_0f 386
#define ARB_FIFO_OVERFLOW_ERR_0_DINSTf 387
#define ARB_FIFO_OVERFLOW_ERR_1f 388
#define ARB_FIFO_OVERFLOW_ERR_1_DINSTf 389
#define ARB_FIFO_OVERFLOW_ERR_2f 390
#define ARB_FIFO_OVERFLOW_ERR_2_DINSTf 391
#define ARB_FIFO_OVERFLOW_ERR_3f 392
#define ARB_FIFO_OVERFLOW_ERR_3_DINSTf 393
#define ARB_REFRESH_DELAYf 394
#define ARB_STATE_0f 395
#define ARB_STATE_1f 396
#define ARB_STATE_2f 397
#define ARB_STATE_3f 398
#define AREF_COUNTf 399
#define AREF_IDLEf 400
#define AREF_STATE_0f 401
#define AREF_STATE_1f 402
#define AREF_STATE_2f 403
#define AREF_STATE_3f 404
#define AREF_WAIT_TIMEf 405
#define ARESETf 406
#define ARL_BUCKET_OVRf 407
#define ARL_CONFIGf 408
#define ARL_DEFIP_ERRf 409
#define ARL_DMA_CNT0f 410
#define ARL_DMA_DONEf 411
#define ARL_DMA_ENf 412
#define ARL_DMA_XFERf 413
#define ARL_DMA_XFER_DONEf 414
#define ARL_DONE_FAILUREf 415
#define ARL_ERRORf 416
#define ARL_INITf 417
#define ARL_INTERFACE_DONE_FAILUREf 418
#define ARL_IPMC_ERRf 419
#define ARL_L2MC_ERRf 420
#define ARL_L2RAM_1_ERRf 421
#define ARL_L2RAM_2_ERRf 422
#define ARL_L2RAM_3_ERRf 423
#define ARL_L2RAM_4_ERRf 424
#define ARL_L2RAM_5_ERRf 425
#define ARL_L2RAM_6_ERRf 426
#define ARL_L2RAM_7_ERRf 427
#define ARL_L2RAM_8_ERRf 428
#define ARL_L2_PARITY_ERRORf 429
#define ARL_L2_STATIC_ERRf 430
#define ARL_L2_VALID_ERRf 431
#define ARL_L3IF_ERRf 432
#define ARL_L3RAM_1_ERRf 433
#define ARL_L3RAM_2_ERRf 434
#define ARL_L3RAM_3_ERRf 435
#define ARL_L3RAM_4_ERRf 436
#define ARL_L3RAM_5_ERRf 437
#define ARL_L3RAM_6_ERRf 438
#define ARL_L3RAM_7_ERRf 439
#define ARL_L3RAM_8_ERRf 440
#define ARL_L3_PARITY_ERRORf 441
#define ARL_L3_VALID_ERRf 442
#define ARL_LATENCYf 443
#define ARL_LPM_HI_PARITY_ERRORf 444
#define ARL_LPM_LO_PARITY_ERRORf 445
#define ARL_MBUFf 446
#define ARL_MBUF_DROPf 447
#define ARL_MSG_DROPPEDf 448
#define ARL_MSG_RCV_OFFf 449
#define ARL_PHASEf 450
#define ARL_QVLAN_ERRf 451
#define ARL_QVLAN_PARITY_ERRORf 452
#define ARL_RDY_MSG0f 453
#define ARL_RDY_MSG1f 454
#define ARL_RDY_MSG2f 455
#define ARL_RDY_MSG3f 456
#define ARL_REQUESTf 457
#define ARL_SPF_ERRf 458
#define ARL_STG_ERRf 459
#define ARL_TO_FFP_DONE_FAILUREf 460
#define ARMf 461
#define ARP_ETHERTYPEf 462
#define ARP_RARP_TERMINATION_ALLOWEDf 463
#define ARP_RARP_TO_FPf 464
#define ARP_REPLY_DROPf 465
#define ARP_REPLY_TO_CPUf 466
#define ARP_REQUEST_DROPf 467
#define ARP_REQUEST_TO_CPUf 468
#define ARP_VALIDATION_ENf 469
#define ARRIVAL_BYTE_CNTf 470
#define ARRIVAL_BYTE_CNT_INVALIDf 471
#define ARRIVAL_UPDATE_ON_DROPf 472
#define ARRIVAL_USAGE_CTRLf 473
#define ASF_CELL_NUMf 474
#define ASF_ENf 475
#define ASF_ENABLEf 476
#define ASF_PKT_SIZEf 477
#define ASF_PORT_SPEEDf 478
#define ASF_QUEUE_SIZEf 479
#define ASMDRf 480
#define ASM_FIFO_ERRf 481
#define ASM_IGMU_ERRf 482
#define ASM_PARITY_ERRf 483
#define ASM_PKTID_ERRf 484
#define ASSIGNED_QUALITYf 485
#define ASSOCIATED_DATAf 486
#define ASSUME_MRU_FOR_TAIL_DROPf 487
#define ATE_ERR_THRESHf 488
#define ATE_TEST_ENABLEf 489
#define ATTEN_FREFf 490
#define AUTONEG_COMPLETEf 491
#define AUTOSf 492
#define AUTOZf 493
#define AUTO_CLEAR_ENf 494
#define AUTO_INCRf 495
#define AUTO_PADf 496
#define AUTO_SWITCH_EVENT_CTRLf 497
#define AUTO_SWITCH_EVENT_CTRL_DISINTf 498
#define AUTO_SWITCH_EVENT_DATAf 499
#define AUTO_SWITCH_EVENT_DATA_DISINTf 500
#define AUX_CTRLf 501
#define AUX_ING_L3_NEXT_HOP_TMf 502
#define AVAIL_RESETf 503
#define AVERAGE_IPGf 504
#define AVGIPGf 505
#define AVGQSIZEf 506
#define AVGQSIZE_CELLf 507
#define AVGQSIZE_PACKETf 508
#define AVG_PORT_LOADING_FRACTIONf 509
#define AVG_PORT_LOADING_REALNUMf 510
#define AVG_PORT_QSIZE_FRACTIONf 511
#define AVG_PORT_QSIZE_REALNUMf 512
#define AVG_QSIZEf 513
#define AVG_QSIZE_FRACTIONf 514
#define AVS_STATUSf 515
#define BAf 516
#define BAA_ACKf 517
#define BAA_BACKPRESSUREf 518
#define BAA_CHANGE_SOONf 519
#define BAA_CHANGE_SOON_UPDATE_FROM_QPPf 520
#define BAA_EVENT_FIFO_DEPTHf 521
#define BAA_EVENT_FIFO_FULL_HALT_ENf 522
#define BAA_FILL_THRESH_HIT_HALT_ENf 523
#define BAA_FORCE_BACKPRESSURE_FROM_QPPf 524
#define BAA_HUNGRY_FLAGSf 525
#define BAA_LOOP_SIZE_EXP1f 526
#define BAA_LOOP_SIZE_EXP2f 527
#define BAA_NEXT_HUNGRY_MODEf 528
#define BAA_RATE_EXPf 529
#define BAA_RATE_MANTf 530
#define BAA_REQf 531
#define BAA_SATISFIED_FLAGSf 532
#define BAA_WORKINGf 533
#define BACKGROUND_EJECT_ENABLEf 534
#define BACKGROUND_EJECT_RATEf 535
#define BACKGROUND_ESET_REFRESH_RANGEf 536
#define BACKGROUND_SYSPORT_REFRESH_RANGEf 537
#define BACKPRESSUREf 538
#define BACKPRESSURE_ENf 539
#define BADQ_DROP_DEQR_CNTf 540
#define BADQ_DROP_ENQR_CNTf 541
#define BAD_MVR_DROP_COUNTf 542
#define BANKf 543
#define BANKCNTf 544
#define BANKCNT_THRSHf 545
#define BANK_WR_UNAVAILABLEf 546
#define BASEf 547
#define BASE_ADDRESSf 548
#define BASE_CNTRIDf 549
#define BASE_OFFSET0f 550
#define BASE_OFFSET1f 551
#define BASE_OFFSET2f 552
#define BASE_OFFSET3f 553
#define BASE_OFFSET4f 554
#define BASE_OFFSET5f 555
#define BASE_OFFSET6f 556
#define BASE_OFFSET7f 557
#define BASE_PTRf 558
#define BASE_PTR_0f 559
#define BASE_PTR_1f 560
#define BASE_PTR_2f 561
#define BASE_PTR_3f 562
#define BCAST_BLOCK_MASK_PAR_ERRf 563
#define BCAST_BLOCK_MASK_TMf 564
#define BCAST_ENABLEf 565
#define BCAST_MASK_SELf 566
#define BCAST_METER_INDEXf 567
#define BCM5632_ENf 568
#define BCOUNTf 569
#define BC_IDXf 570
#define BC_INDEXf 571
#define BC_METER_INDEXf 572
#define BC_NS_FIFO_OVERFLOWf 573
#define BC_NS_FIFO_OVERFLOW_DISINTf 574
#define BC_TRILL_NETWORK_RECEIVERS_PRESENTf 575
#define BEATSf 576
#define BEAT_COUNTf 577
#define BE_CHECK_ENf 578
#define BG_ADJf 579
#define BIASGEN_DAC_CTRLf 580
#define BIASGEN_DAC_ENf 581
#define BIASGEN_RESETf 582
#define BIASIN_ENf 583
#define BIAS_CTRLf 584
#define BIGMACRSTLf 585
#define BIGMAC_RESETf 586
#define BIG_ICMPV6_PKTf 587
#define BIG_ICMPV6_PKT_SIZEf 588
#define BIG_ICMP_PKTf 589
#define BIG_ICMP_PKT_SIZEf 590
#define BIG_ING_BUF_CELL_OBSf 591
#define BIG_ING_BUF_OVERFLOWf 592
#define BIP_EVEN_ERR_CNTf 593
#define BIP_ODD_ERR_CNTf 594
#define BIP_ON_TS_HDRf 595
#define BISRRDDATAf 596
#define BISR_LOAD_DONEf 597
#define BISR_LOAD_GOf 598
#define BISR_RD_DATAf 599
#define BISR_RD_DATA_HIf 600
#define BISR_RSTNf 601
#define BISTEND_ADDRf 602
#define BISTFAIL_COUNTf 603
#define BIST_DBG_COMPARE_ENf 604
#define BIST_DBG_DATA_SLICE_OR_STATUS_SELf 605
#define BIST_DBG_DATA_VALIDf 606
#define BIST_DEBUG_COMPARE_ENf 607
#define BIST_DONEf 608
#define BIST_DONE_ALLf 609
#define BIST_ENf 610
#define BIST_EN0f 611
#define BIST_EN1f 612
#define BIST_EN2f 613
#define BIST_EN3f 614
#define BIST_EN4f 615
#define BIST_EN5f 616
#define BIST_EN6f 617
#define BIST_EN7f 618
#define BIST_ENABLEf 619
#define BIST_ERRORf 620
#define BIST_ERR_ANYf 621
#define BIST_ERR_CNTf 622
#define BIST_FAILf 623
#define BIST_GOf 624
#define BIST_MODEf 625
#define BIST_PASSf 626
#define BIST_PASSFAILf 627
#define BIST_SKIP_ERROR_CNTf 628
#define BIST_STATUSf 629
#define BITMAPf 630
#define BITMAP_HIf 631
#define BITMAP_LOf 632
#define BITMAP_W0f 633
#define BITMAP_W1f 634
#define BITMAP_W2f 635
#define BITPOSf 636
#define BITS_TO_CLEARf 637
#define BIT_MASKf 638
#define BIT_MODEf 639
#define BIT_POSf 640
#define BIT_VALf 641
#define BK2BK_ESM_ELIGIBLEf 642
#define BKGND_PROC_ERRf 643
#define BKGND_PROC_SECf 644
#define BKPDISCARD_ACCT_ENf 645
#define BKPDISCARD_ENf 646
#define BKP_DISC_PRIORITY_UPDATE_ENABLEf 647
#define BKSCAN_DISABLEf 648
#define BKT_FULL_MIRRORf 649
#define BKT_SIZEf 650
#define BKT_UPDATE_SEL_BMPf 651
#define BKUP_PORT_SELf 652
#define BLf 653
#define BLKSELf 654
#define BLK_BITMAPf 655
#define BLK_BITMAP_0f 656
#define BLK_BITMAP_1f 657
#define BLK_BITMAP_HIf 658
#define BLK_BITMAP_LOf 659
#define BLK_BITMAP_W0f 660
#define BLK_BITMAP_W1f 661
#define BLK_BITMAP_W2f 662
#define BLK_SIZEf 663
#define BLOCK01f 664
#define BLOCK23f 665
#define BLOCKCOUNTf 666
#define BLOCKED_PORTS_FP_DISABLEf 667
#define BLOCK_COUNTf 668
#define BLOCK_MASKf 669
#define BLOCK_MASK_0f 670
#define BLOCK_MASK_1f 671
#define BLOCK_MASK_Af 672
#define BLOCK_MASK_A_HIf 673
#define BLOCK_MASK_A_LOf 674
#define BLOCK_MASK_A_W0f 675
#define BLOCK_MASK_A_W1f 676
#define BLOCK_MASK_A_W2f 677
#define BLOCK_MASK_Bf 678
#define BLOCK_MASK_B_HIf 679
#define BLOCK_MASK_B_LOf 680
#define BLOCK_MASK_B_W0f 681
#define BLOCK_MASK_B_W1f 682
#define BLOCK_MASK_B_W2f 683
#define BLOCK_MASK_HIf 684
#define BLOCK_MASK_LOf 685
#define BLOCK_MASK_W0f 686
#define BLOCK_MASK_W1f 687
#define BLOCK_MASK_W2f 688
#define BLOCK_MOP_ALSOf 689
#define BMAPf 690
#define BOD_FIFO_ECC_ENABLEf 691
#define BOND_CBP_BUFFER_SIZEf 692
#define BOND_EFP_SLICE_ENf 693
#define BOND_FEATURE_ENf 694
#define BOND_FORCE_HIGIG_MODE_BIGMACf 695
#define BOND_HYPERCORE_ENABLEf 696
#define BOND_IP_MPLS_ENTRY_SIZEf 697
#define BOND_L2_ENTRY_SIZEf 698
#define BOND_L3_DEFIP_CAM_ENf 699
#define BOND_L3_ENf 700
#define BOND_L3_ENABLEf 701
#define BOND_MAX_QUEUESf 702
#define BOND_METRO_ENf 703
#define BOND_PORT_16_23_ENf 704
#define BOND_PORT_16_23_ENABLEf 705
#define BOND_PORT_8_15_ENf 706
#define BOND_PORT_8_15_ENABLEf 707
#define BOND_QSGMII_MODE_ENABLEf 708
#define BOND_TEMP_MON_DATA_25Cf 709
#define BOND_THROUGHPUTf 710
#define BOND_TS_HIERARCHYf 711
#define BOND_UNICORE_ENf 712
#define BOND_VFP_SLICE_ENf 713
#define BOND_VT_ENABLEf 714
#define BOND_XQPORT0_XMODE_ENf 715
#define BOND_XQPORT1_XMODE_ENf 716
#define BOND_XQPORT2_XMODE_ENf 717
#define BOND_XQPORT3_XMODE_ENf 718
#define BOUNDARY_MPLS_BITSf 719
#define BPDUf 720
#define BPDU_HIf 721
#define BPDU_INVALID_VLAN_DROPf 722
#define BPDU_LOf 723
#define BPROFILE_MEM_TMf 724
#define BP_NO_BOFFf 725
#define BP_TREX2_DEBUG_ENABLEf 726
#define BRICK0_COLLISION_ERRORf 727
#define BRICK0_COLLISION_ERROR_DISINTf 728
#define BRICK0_EJECT_OVERFLOW_ERRORf 729
#define BRICK0_EJECT_OVERFLOW_ERROR_DISINTf 730
#define BRICK0_EJECT_THRESH_ERRORf 731
#define BRICK0_EJECT_THRESH_ERROR_DISINTf 732
#define BRICK0_PARITY_ERRORf 733
#define BRICK0_PARITY_ERROR_ADDRESSf 734
#define BRICK0_PARITY_ERROR_DISINTf 735
#define BRICK10_COLLISION_ERRORf 736
#define BRICK10_COLLISION_ERROR_DISINTf 737
#define BRICK10_EJECT_OVERFLOW_ERRORf 738
#define BRICK10_EJECT_OVERFLOW_ERROR_DISINTf 739
#define BRICK10_EJECT_THRESH_ERRORf 740
#define BRICK10_EJECT_THRESH_ERROR_DISINTf 741
#define BRICK10_PARITY_ERRORf 742
#define BRICK10_PARITY_ERROR_ADDRESSf 743
#define BRICK10_PARITY_ERROR_DISINTf 744
#define BRICK11_COLLISION_ERRORf 745
#define BRICK11_COLLISION_ERROR_DISINTf 746
#define BRICK11_EJECT_OVERFLOW_ERRORf 747
#define BRICK11_EJECT_OVERFLOW_ERROR_DISINTf 748
#define BRICK11_EJECT_THRESH_ERRORf 749
#define BRICK11_EJECT_THRESH_ERROR_DISINTf 750
#define BRICK11_PARITY_ERRORf 751
#define BRICK11_PARITY_ERROR_ADDRESSf 752
#define BRICK11_PARITY_ERROR_DISINTf 753
#define BRICK12_COLLISION_ERRORf 754
#define BRICK12_COLLISION_ERROR_DISINTf 755
#define BRICK12_EJECT_OVERFLOW_ERRORf 756
#define BRICK12_EJECT_OVERFLOW_ERROR_DISINTf 757
#define BRICK12_EJECT_THRESH_ERRORf 758
#define BRICK12_EJECT_THRESH_ERROR_DISINTf 759
#define BRICK12_PARITY_ERRORf 760
#define BRICK12_PARITY_ERROR_ADDRESSf 761
#define BRICK12_PARITY_ERROR_DISINTf 762
#define BRICK13_COLLISION_ERRORf 763
#define BRICK13_COLLISION_ERROR_DISINTf 764
#define BRICK13_EJECT_OVERFLOW_ERRORf 765
#define BRICK13_EJECT_OVERFLOW_ERROR_DISINTf 766
#define BRICK13_EJECT_THRESH_ERRORf 767
#define BRICK13_EJECT_THRESH_ERROR_DISINTf 768
#define BRICK13_PARITY_ERRORf 769
#define BRICK13_PARITY_ERROR_ADDRESSf 770
#define BRICK13_PARITY_ERROR_DISINTf 771
#define BRICK14_COLLISION_ERRORf 772
#define BRICK14_COLLISION_ERROR_DISINTf 773
#define BRICK14_EJECT_OVERFLOW_ERRORf 774
#define BRICK14_EJECT_OVERFLOW_ERROR_DISINTf 775
#define BRICK14_EJECT_THRESH_ERRORf 776
#define BRICK14_EJECT_THRESH_ERROR_DISINTf 777
#define BRICK14_PARITY_ERRORf 778
#define BRICK14_PARITY_ERROR_ADDRESSf 779
#define BRICK14_PARITY_ERROR_DISINTf 780
#define BRICK15_COLLISION_ERRORf 781
#define BRICK15_COLLISION_ERROR_DISINTf 782
#define BRICK15_EJECT_OVERFLOW_ERRORf 783
#define BRICK15_EJECT_OVERFLOW_ERROR_DISINTf 784
#define BRICK15_EJECT_THRESH_ERRORf 785
#define BRICK15_EJECT_THRESH_ERROR_DISINTf 786
#define BRICK15_PARITY_ERRORf 787
#define BRICK15_PARITY_ERROR_ADDRESSf 788
#define BRICK15_PARITY_ERROR_DISINTf 789
#define BRICK16_COLLISION_ERRORf 790
#define BRICK16_COLLISION_ERROR_DISINTf 791
#define BRICK16_EJECT_OVERFLOW_ERRORf 792
#define BRICK16_EJECT_OVERFLOW_ERROR_DISINTf 793
#define BRICK16_EJECT_THRESH_ERRORf 794
#define BRICK16_EJECT_THRESH_ERROR_DISINTf 795
#define BRICK16_PARITY_ERRORf 796
#define BRICK16_PARITY_ERROR_ADDRESSf 797
#define BRICK16_PARITY_ERROR_DISINTf 798
#define BRICK17_COLLISION_ERRORf 799
#define BRICK17_COLLISION_ERROR_DISINTf 800
#define BRICK17_EJECT_OVERFLOW_ERRORf 801
#define BRICK17_EJECT_OVERFLOW_ERROR_DISINTf 802
#define BRICK17_EJECT_THRESH_ERRORf 803
#define BRICK17_EJECT_THRESH_ERROR_DISINTf 804
#define BRICK17_PARITY_ERRORf 805
#define BRICK17_PARITY_ERROR_ADDRESSf 806
#define BRICK17_PARITY_ERROR_DISINTf 807
#define BRICK18_COLLISION_ERRORf 808
#define BRICK18_COLLISION_ERROR_DISINTf 809
#define BRICK18_EJECT_OVERFLOW_ERRORf 810
#define BRICK18_EJECT_OVERFLOW_ERROR_DISINTf 811
#define BRICK18_EJECT_THRESH_ERRORf 812
#define BRICK18_EJECT_THRESH_ERROR_DISINTf 813
#define BRICK18_PARITY_ERRORf 814
#define BRICK18_PARITY_ERROR_ADDRESSf 815
#define BRICK18_PARITY_ERROR_DISINTf 816
#define BRICK19_COLLISION_ERRORf 817
#define BRICK19_COLLISION_ERROR_DISINTf 818
#define BRICK19_EJECT_OVERFLOW_ERRORf 819
#define BRICK19_EJECT_OVERFLOW_ERROR_DISINTf 820
#define BRICK19_EJECT_THRESH_ERRORf 821
#define BRICK19_EJECT_THRESH_ERROR_DISINTf 822
#define BRICK19_PARITY_ERRORf 823
#define BRICK19_PARITY_ERROR_ADDRESSf 824
#define BRICK19_PARITY_ERROR_DISINTf 825
#define BRICK1_COLLISION_ERRORf 826
#define BRICK1_COLLISION_ERROR_DISINTf 827
#define BRICK1_EJECT_OVERFLOW_ERRORf 828
#define BRICK1_EJECT_OVERFLOW_ERROR_DISINTf 829
#define BRICK1_EJECT_THRESH_ERRORf 830
#define BRICK1_EJECT_THRESH_ERROR_DISINTf 831
#define BRICK1_PARITY_ERRORf 832
#define BRICK1_PARITY_ERROR_ADDRESSf 833
#define BRICK1_PARITY_ERROR_DISINTf 834
#define BRICK20_COLLISION_ERRORf 835
#define BRICK20_COLLISION_ERROR_DISINTf 836
#define BRICK20_EJECT_OVERFLOW_ERRORf 837
#define BRICK20_EJECT_OVERFLOW_ERROR_DISINTf 838
#define BRICK20_EJECT_THRESH_ERRORf 839
#define BRICK20_EJECT_THRESH_ERROR_DISINTf 840
#define BRICK20_PARITY_ERRORf 841
#define BRICK20_PARITY_ERROR_ADDRESSf 842
#define BRICK20_PARITY_ERROR_DISINTf 843
#define BRICK21_COLLISION_ERRORf 844
#define BRICK21_COLLISION_ERROR_DISINTf 845
#define BRICK21_EJECT_OVERFLOW_ERRORf 846
#define BRICK21_EJECT_OVERFLOW_ERROR_DISINTf 847
#define BRICK21_EJECT_THRESH_ERRORf 848
#define BRICK21_EJECT_THRESH_ERROR_DISINTf 849
#define BRICK21_PARITY_ERRORf 850
#define BRICK21_PARITY_ERROR_ADDRESSf 851
#define BRICK21_PARITY_ERROR_DISINTf 852
#define BRICK22_COLLISION_ERRORf 853
#define BRICK22_COLLISION_ERROR_DISINTf 854
#define BRICK22_EJECT_OVERFLOW_ERRORf 855
#define BRICK22_EJECT_OVERFLOW_ERROR_DISINTf 856
#define BRICK22_EJECT_THRESH_ERRORf 857
#define BRICK22_EJECT_THRESH_ERROR_DISINTf 858
#define BRICK22_PARITY_ERRORf 859
#define BRICK22_PARITY_ERROR_ADDRESSf 860
#define BRICK22_PARITY_ERROR_DISINTf 861
#define BRICK23_COLLISION_ERRORf 862
#define BRICK23_COLLISION_ERROR_DISINTf 863
#define BRICK23_EJECT_OVERFLOW_ERRORf 864
#define BRICK23_EJECT_OVERFLOW_ERROR_DISINTf 865
#define BRICK23_EJECT_THRESH_ERRORf 866
#define BRICK23_EJECT_THRESH_ERROR_DISINTf 867
#define BRICK23_PARITY_ERRORf 868
#define BRICK23_PARITY_ERROR_ADDRESSf 869
#define BRICK23_PARITY_ERROR_DISINTf 870
#define BRICK24_COLLISION_ERRORf 871
#define BRICK24_COLLISION_ERROR_DISINTf 872
#define BRICK24_EJECT_OVERFLOW_ERRORf 873
#define BRICK24_EJECT_OVERFLOW_ERROR_DISINTf 874
#define BRICK24_EJECT_THRESH_ERRORf 875
#define BRICK24_EJECT_THRESH_ERROR_DISINTf 876
#define BRICK24_PARITY_ERRORf 877
#define BRICK24_PARITY_ERROR_ADDRESSf 878
#define BRICK24_PARITY_ERROR_DISINTf 879
#define BRICK25_COLLISION_ERRORf 880
#define BRICK25_COLLISION_ERROR_DISINTf 881
#define BRICK25_EJECT_OVERFLOW_ERRORf 882
#define BRICK25_EJECT_OVERFLOW_ERROR_DISINTf 883
#define BRICK25_EJECT_THRESH_ERRORf 884
#define BRICK25_EJECT_THRESH_ERROR_DISINTf 885
#define BRICK25_PARITY_ERRORf 886
#define BRICK25_PARITY_ERROR_ADDRESSf 887
#define BRICK25_PARITY_ERROR_DISINTf 888
#define BRICK26_COLLISION_ERRORf 889
#define BRICK26_COLLISION_ERROR_DISINTf 890
#define BRICK26_EJECT_OVERFLOW_ERRORf 891
#define BRICK26_EJECT_OVERFLOW_ERROR_DISINTf 892
#define BRICK26_EJECT_THRESH_ERRORf 893
#define BRICK26_EJECT_THRESH_ERROR_DISINTf 894
#define BRICK26_PARITY_ERRORf 895
#define BRICK26_PARITY_ERROR_ADDRESSf 896
#define BRICK26_PARITY_ERROR_DISINTf 897
#define BRICK27_COLLISION_ERRORf 898
#define BRICK27_COLLISION_ERROR_DISINTf 899
#define BRICK27_EJECT_OVERFLOW_ERRORf 900
#define BRICK27_EJECT_OVERFLOW_ERROR_DISINTf 901
#define BRICK27_EJECT_THRESH_ERRORf 902
#define BRICK27_EJECT_THRESH_ERROR_DISINTf 903
#define BRICK27_PARITY_ERRORf 904
#define BRICK27_PARITY_ERROR_ADDRESSf 905
#define BRICK27_PARITY_ERROR_DISINTf 906
#define BRICK28_COLLISION_ERRORf 907
#define BRICK28_COLLISION_ERROR_DISINTf 908
#define BRICK28_EJECT_OVERFLOW_ERRORf 909
#define BRICK28_EJECT_OVERFLOW_ERROR_DISINTf 910
#define BRICK28_EJECT_THRESH_ERRORf 911
#define BRICK28_EJECT_THRESH_ERROR_DISINTf 912
#define BRICK28_PARITY_ERRORf 913
#define BRICK28_PARITY_ERROR_ADDRESSf 914
#define BRICK28_PARITY_ERROR_DISINTf 915
#define BRICK29_COLLISION_ERRORf 916
#define BRICK29_COLLISION_ERROR_DISINTf 917
#define BRICK29_EJECT_OVERFLOW_ERRORf 918
#define BRICK29_EJECT_OVERFLOW_ERROR_DISINTf 919
#define BRICK29_EJECT_THRESH_ERRORf 920
#define BRICK29_EJECT_THRESH_ERROR_DISINTf 921
#define BRICK29_PARITY_ERRORf 922
#define BRICK29_PARITY_ERROR_ADDRESSf 923
#define BRICK29_PARITY_ERROR_DISINTf 924
#define BRICK2_COLLISION_ERRORf 925
#define BRICK2_COLLISION_ERROR_DISINTf 926
#define BRICK2_EJECT_OVERFLOW_ERRORf 927
#define BRICK2_EJECT_OVERFLOW_ERROR_DISINTf 928
#define BRICK2_EJECT_THRESH_ERRORf 929
#define BRICK2_EJECT_THRESH_ERROR_DISINTf 930
#define BRICK2_PARITY_ERRORf 931
#define BRICK2_PARITY_ERROR_ADDRESSf 932
#define BRICK2_PARITY_ERROR_DISINTf 933
#define BRICK30_COLLISION_ERRORf 934
#define BRICK30_COLLISION_ERROR_DISINTf 935
#define BRICK30_EJECT_OVERFLOW_ERRORf 936
#define BRICK30_EJECT_OVERFLOW_ERROR_DISINTf 937
#define BRICK30_EJECT_THRESH_ERRORf 938
#define BRICK30_EJECT_THRESH_ERROR_DISINTf 939
#define BRICK30_PARITY_ERRORf 940
#define BRICK30_PARITY_ERROR_ADDRESSf 941
#define BRICK30_PARITY_ERROR_DISINTf 942
#define BRICK31_COLLISION_ERRORf 943
#define BRICK31_COLLISION_ERROR_DISINTf 944
#define BRICK31_EJECT_OVERFLOW_ERRORf 945
#define BRICK31_EJECT_OVERFLOW_ERROR_DISINTf 946
#define BRICK31_EJECT_THRESH_ERRORf 947
#define BRICK31_EJECT_THRESH_ERROR_DISINTf 948
#define BRICK31_PARITY_ERRORf 949
#define BRICK31_PARITY_ERROR_ADDRESSf 950
#define BRICK31_PARITY_ERROR_DISINTf 951
#define BRICK3_COLLISION_ERRORf 952
#define BRICK3_COLLISION_ERROR_DISINTf 953
#define BRICK3_EJECT_OVERFLOW_ERRORf 954
#define BRICK3_EJECT_OVERFLOW_ERROR_DISINTf 955
#define BRICK3_EJECT_THRESH_ERRORf 956
#define BRICK3_EJECT_THRESH_ERROR_DISINTf 957
#define BRICK3_PARITY_ERRORf 958
#define BRICK3_PARITY_ERROR_ADDRESSf 959
#define BRICK3_PARITY_ERROR_DISINTf 960
#define BRICK4_COLLISION_ERRORf 961
#define BRICK4_COLLISION_ERROR_DISINTf 962
#define BRICK4_EJECT_OVERFLOW_ERRORf 963
#define BRICK4_EJECT_OVERFLOW_ERROR_DISINTf 964
#define BRICK4_EJECT_THRESH_ERRORf 965
#define BRICK4_EJECT_THRESH_ERROR_DISINTf 966
#define BRICK4_PARITY_ERRORf 967
#define BRICK4_PARITY_ERROR_ADDRESSf 968
#define BRICK4_PARITY_ERROR_DISINTf 969
#define BRICK5_COLLISION_ERRORf 970
#define BRICK5_COLLISION_ERROR_DISINTf 971
#define BRICK5_EJECT_OVERFLOW_ERRORf 972
#define BRICK5_EJECT_OVERFLOW_ERROR_DISINTf 973
#define BRICK5_EJECT_THRESH_ERRORf 974
#define BRICK5_EJECT_THRESH_ERROR_DISINTf 975
#define BRICK5_PARITY_ERRORf 976
#define BRICK5_PARITY_ERROR_ADDRESSf 977
#define BRICK5_PARITY_ERROR_DISINTf 978
#define BRICK6_COLLISION_ERRORf 979
#define BRICK6_COLLISION_ERROR_DISINTf 980
#define BRICK6_EJECT_OVERFLOW_ERRORf 981
#define BRICK6_EJECT_OVERFLOW_ERROR_DISINTf 982
#define BRICK6_EJECT_THRESH_ERRORf 983
#define BRICK6_EJECT_THRESH_ERROR_DISINTf 984
#define BRICK6_PARITY_ERRORf 985
#define BRICK6_PARITY_ERROR_ADDRESSf 986
#define BRICK6_PARITY_ERROR_DISINTf 987
#define BRICK7_COLLISION_ERRORf 988
#define BRICK7_COLLISION_ERROR_DISINTf 989
#define BRICK7_EJECT_OVERFLOW_ERRORf 990
#define BRICK7_EJECT_OVERFLOW_ERROR_DISINTf 991
#define BRICK7_EJECT_THRESH_ERRORf 992
#define BRICK7_EJECT_THRESH_ERROR_DISINTf 993
#define BRICK7_PARITY_ERRORf 994
#define BRICK7_PARITY_ERROR_ADDRESSf 995
#define BRICK7_PARITY_ERROR_DISINTf 996
#define BRICK8_COLLISION_ERRORf 997
#define BRICK8_COLLISION_ERROR_DISINTf 998
#define BRICK8_EJECT_OVERFLOW_ERRORf 999
#define BRICK8_EJECT_OVERFLOW_ERROR_DISINTf 1000
#define BRICK8_EJECT_THRESH_ERRORf 1001
#define BRICK8_EJECT_THRESH_ERROR_DISINTf 1002
#define BRICK8_PARITY_ERRORf 1003
#define BRICK8_PARITY_ERROR_ADDRESSf 1004
#define BRICK8_PARITY_ERROR_DISINTf 1005
#define BRICK9_COLLISION_ERRORf 1006
#define BRICK9_COLLISION_ERROR_DISINTf 1007
#define BRICK9_EJECT_OVERFLOW_ERRORf 1008
#define BRICK9_EJECT_OVERFLOW_ERROR_DISINTf 1009
#define BRICK9_EJECT_THRESH_ERRORf 1010
#define BRICK9_EJECT_THRESH_ERROR_DISINTf 1011
#define BRICK9_PARITY_ERRORf 1012
#define BRICK9_PARITY_ERROR_ADDRESSf 1013
#define BRICK9_PARITY_ERROR_DISINTf 1014
#define BRICK_0_ENABLE_PARITYf 1015
#define BRICK_0_FORCE_PARITY_ERRORf 1016
#define BRICK_10_ENABLE_PARITYf 1017
#define BRICK_10_FORCE_PARITY_ERRORf 1018
#define BRICK_11_ENABLE_PARITYf 1019
#define BRICK_11_FORCE_PARITY_ERRORf 1020
#define BRICK_12_ENABLE_PARITYf 1021
#define BRICK_12_FORCE_PARITY_ERRORf 1022
#define BRICK_13_ENABLE_PARITYf 1023
#define BRICK_13_FORCE_PARITY_ERRORf 1024
#define BRICK_14_ENABLE_PARITYf 1025
#define BRICK_14_FORCE_PARITY_ERRORf 1026
#define BRICK_15_ENABLE_PARITYf 1027
#define BRICK_15_FORCE_PARITY_ERRORf 1028
#define BRICK_16_ENABLE_PARITYf 1029
#define BRICK_16_FORCE_PARITY_ERRORf 1030
#define BRICK_17_ENABLE_PARITYf 1031
#define BRICK_17_FORCE_PARITY_ERRORf 1032
#define BRICK_18_ENABLE_PARITYf 1033
#define BRICK_18_FORCE_PARITY_ERRORf 1034
#define BRICK_19_ENABLE_PARITYf 1035
#define BRICK_19_FORCE_PARITY_ERRORf 1036
#define BRICK_1_ENABLE_PARITYf 1037
#define BRICK_1_FORCE_PARITY_ERRORf 1038
#define BRICK_20_ENABLE_PARITYf 1039
#define BRICK_20_FORCE_PARITY_ERRORf 1040
#define BRICK_21_ENABLE_PARITYf 1041
#define BRICK_21_FORCE_PARITY_ERRORf 1042
#define BRICK_22_ENABLE_PARITYf 1043
#define BRICK_22_FORCE_PARITY_ERRORf 1044
#define BRICK_23_ENABLE_PARITYf 1045
#define BRICK_23_FORCE_PARITY_ERRORf 1046
#define BRICK_24_ENABLE_PARITYf 1047
#define BRICK_24_FORCE_PARITY_ERRORf 1048
#define BRICK_25_ENABLE_PARITYf 1049
#define BRICK_25_FORCE_PARITY_ERRORf 1050
#define BRICK_26_ENABLE_PARITYf 1051
#define BRICK_26_FORCE_PARITY_ERRORf 1052
#define BRICK_27_ENABLE_PARITYf 1053
#define BRICK_27_FORCE_PARITY_ERRORf 1054
#define BRICK_28_ENABLE_PARITYf 1055
#define BRICK_28_FORCE_PARITY_ERRORf 1056
#define BRICK_29_ENABLE_PARITYf 1057
#define BRICK_29_FORCE_PARITY_ERRORf 1058
#define BRICK_2_ENABLE_PARITYf 1059
#define BRICK_2_FORCE_PARITY_ERRORf 1060
#define BRICK_30_ENABLE_PARITYf 1061
#define BRICK_30_FORCE_PARITY_ERRORf 1062
#define BRICK_31_ENABLE_PARITYf 1063
#define BRICK_31_FORCE_PARITY_ERRORf 1064
#define BRICK_3_ENABLE_PARITYf 1065
#define BRICK_3_FORCE_PARITY_ERRORf 1066
#define BRICK_4_ENABLE_PARITYf 1067
#define BRICK_4_FORCE_PARITY_ERRORf 1068
#define BRICK_5_ENABLE_PARITYf 1069
#define BRICK_5_FORCE_PARITY_ERRORf 1070
#define BRICK_6_ENABLE_PARITYf 1071
#define BRICK_6_FORCE_PARITY_ERRORf 1072
#define BRICK_7_ENABLE_PARITYf 1073
#define BRICK_7_FORCE_PARITY_ERRORf 1074
#define BRICK_8_ENABLE_PARITYf 1075
#define BRICK_8_FORCE_PARITY_ERRORf 1076
#define BRICK_9_ENABLE_PARITYf 1077
#define BRICK_9_FORCE_PARITY_ERRORf 1078
#define BRKLINKf 1079
#define BROADSYNC_INTERRUPTf 1080
#define BSAFE_OP_DONEf 1081
#define BSE_CMDMEM_DONEf 1082
#define BSIZEf 1083
#define BSNVALf 1084
#define BSSIDf 1085
#define BTf 1086
#define BUBBLE_CNTLf 1087
#define BUCKETf 1088
#define BUCKETAGEf 1089
#define BUCKETCOUNTf 1090
#define BUCKETSIZEf 1091
#define BUCKET_BITMAPf 1092
#define BUCKET_COUNTf 1093
#define BUCKET_IDXf 1094
#define BUCKET_IDX_0f 1095
#define BUCKET_IDX_1f 1096
#define BUCKET_INDEXf 1097
#define BUCKET_MAXf 1098
#define BUCKET_MIN_HIGHf 1099
#define BUCKET_MIN_LOWf 1100
#define BUCKET_TABLE_PTRf 1101
#define BUCKET_TYPEf 1102
#define BUFFAGE_CORRECTED_ERRORf 1103
#define BUFFAGE_CORRECTED_ERROR_DISINTf 1104
#define BUFFAGE_ENABLE_ECCf 1105
#define BUFFAGE_FORCE_UNCORRECTABLE_ERRORf 1106
#define BUFFAGE_MEM_TMf 1107
#define BUFFAGE_UNCORRECTED_ERRORf 1108
#define BUFFAGE_UNCORRECTED_ERROR_DISINTf 1109
#define BUFFERf 1110
#define BUFFERLIST_000_CORRECTED_ERRORf 1111
#define BUFFERLIST_000_CORRECTED_ERROR_DISINTf 1112
#define BUFFERLIST_000_UNCORRECTED_ERRORf 1113
#define BUFFERLIST_000_UNCORRECTED_ERROR_DISINTf 1114
#define BUFFERLIST_001_CORRECTED_ERRORf 1115
#define BUFFERLIST_001_CORRECTED_ERROR_DISINTf 1116
#define BUFFERLIST_001_UNCORRECTED_ERRORf 1117
#define BUFFERLIST_001_UNCORRECTED_ERROR_DISINTf 1118
#define BUFFERLIST_010_CORRECTED_ERRORf 1119
#define BUFFERLIST_010_CORRECTED_ERROR_DISINTf 1120
#define BUFFERLIST_010_UNCORRECTED_ERRORf 1121
#define BUFFERLIST_010_UNCORRECTED_ERROR_DISINTf 1122
#define BUFFERLIST_011_CORRECTED_ERRORf 1123
#define BUFFERLIST_011_CORRECTED_ERROR_DISINTf 1124
#define BUFFERLIST_011_UNCORRECTED_ERRORf 1125
#define BUFFERLIST_011_UNCORRECTED_ERROR_DISINTf 1126
#define BUFFERLIST_100_CORRECTED_ERRORf 1127
#define BUFFERLIST_100_CORRECTED_ERROR_DISINTf 1128
#define BUFFERLIST_100_UNCORRECTED_ERRORf 1129
#define BUFFERLIST_100_UNCORRECTED_ERROR_DISINTf 1130
#define BUFFERLIST_101_CORRECTED_ERRORf 1131
#define BUFFERLIST_101_CORRECTED_ERROR_DISINTf 1132
#define BUFFERLIST_101_UNCORRECTED_ERRORf 1133
#define BUFFERLIST_101_UNCORRECTED_ERROR_DISINTf 1134
#define BUFFERLIST_110_CORRECTED_ERRORf 1135
#define BUFFERLIST_110_CORRECTED_ERROR_DISINTf 1136
#define BUFFERLIST_110_UNCORRECTED_ERRORf 1137
#define BUFFERLIST_110_UNCORRECTED_ERROR_DISINTf 1138
#define BUFFERLIST_111_CORRECTED_ERRORf 1139
#define BUFFERLIST_111_CORRECTED_ERROR_DISINTf 1140
#define BUFFERLIST_111_UNCORRECTED_ERRORf 1141
#define BUFFERLIST_111_UNCORRECTED_ERROR_DISINTf 1142
#define BUFFERLIST_ENABLE_ECCf 1143
#define BUFFERLIST_FORCE_UNCORRECTABLE_ERRORf 1144
#define BUFFER_AGEf 1145
#define BUFFER_COLOR_RESUME_INDEXf 1146
#define BUFFER_LIST_MEM_TMf 1147
#define BUFFER_MEM_CORRECTED_ERRORf 1148
#define BUFFER_MEM_ECC_ERROR_ADDRESSf 1149
#define BUFFER_MEM_ENABLE_ECCf 1150
#define BUFFER_MEM_FORCE_UNCORRECTABLE_ERRORf 1151
#define BUFFER_MEM_UNCORRECTED_ERRORf 1152
#define BUFFER_OFFSETf 1153
#define BUFFER_SIZEf 1154
#define BUFFS_TEMPLATEf 1155
#define BUFF_LINESf 1156
#define BUFF_RLS_CNTf 1157
#define BUFF_SIZEf 1158
#define BUFF_TEMPLATEf 1159
#define BURST_SIZE_BYTESf 1160
#define BURST_SIZE_ESETf 1161
#define BURST_SIZE_NODEf 1162
#define BURST_STAT_SELf 1163
#define BUSf 1164
#define BUS0_1_SELf 1165
#define BUS2_SELf 1166
#define BUSYf 1167
#define BUS_ENf 1168
#define BUS_IDf 1169
#define BUS_PARITY_ERRORf 1170
#define BUS_PARITY_ERROR_DISINTf 1171
#define BUS_PARITY_TO_CPUf 1172
#define BVIDf 1173
#define BWf 1174
#define BW_TIMER_VALUEf 1175
#define BW_TIMER_VALUE_1_8f 1176
#define BW_TIMER_VALUE_9_16f 1177
#define BYPASSf 1178
#define BYPASSMMUf 1179
#define BYPASS_AUTOLOADf 1180
#define BYPASS_ENf 1181
#define BYPASS_LEVELf 1182
#define BYPASS_RESET_FILTERf 1183
#define BYPASS_SDMODf 1184
#define BYPASS_VALf 1185
#define BYP_BIASGENf 1186
#define BYTELANE0f 1187
#define BYTELANE1f 1188
#define BYTELANE2f 1189
#define BYTELANE3f 1190
#define BYTESf 1191
#define BYTE_AMOUNTf 1192
#define BYTE_COUNTf 1193
#define BYTE_COUNT0f 1194
#define BYTE_COUNT1f 1195
#define BYTE_COUNT2f 1196
#define BYTE_COUNT3f 1197
#define BYTE_COUNT4f 1198
#define BYTE_COUNT5f 1199
#define BYTE_COUNT6f 1200
#define BYTE_COUNT7f 1201
#define BYTE_COUNTERf 1202
#define BYTE_COUNTER_HIf 1203
#define BYTE_COUNTER_LOf 1204
#define BYTE_DROP_COUNTf 1205
#define BYTE_MODEf 1206
#define BYTE_THRESHOLDf 1207
#define BYTE_VALUEf 1208
#define BYT_CNT_WRAPf 1209
#define C45_SELf 1210
#define CABEB_ENf 1211
#define CALENDAR_ACTIVE_IDf 1212
#define CALENDAR_ENABLEf 1213
#define CALENDAR_GT2_PER_TS_ERRORf 1214
#define CALENDAR_GT2_PER_TS_ERROR_DISINTf 1215
#define CALENDAR_GT2_PER_TS_HALT_ENf 1216
#define CALENDAR_PROFILEf 1217
#define CALENDAR_QUEUE0f 1218
#define CALENDAR_QUEUE1f 1219
#define CALENDAR_SOT_BEFORE_TX_ERRORf 1220
#define CALENDAR_SOT_BEFORE_TX_ERROR_DISINTf 1221
#define CALENDAR_SOT_BEFORE_TX_HALT_ENf 1222
#define CALENDAR_TYPE_DECODEf 1223
#define CAL_ACKf 1224
#define CAL_AGER0_OVERRIDEf 1225
#define CAL_AGER1_OVERRIDEf 1226
#define CAL_EPOCH_MID_CYCLEf 1227
#define CAL_EPOCH_MID_CYCLE_DISINTf 1228
#define CAL_EPOCH_MID_CYCLE_HALT_ENf 1229
#define CAL_QPP_BW_ERRORf 1230
#define CAL_QPP_BW_ERROR_DISINTf 1231
#define CAL_QPP_BW_ERROR_HALT_ENf 1232
#define CAL_REQf 1233
#define CAL_SIZEf 1234
#define CAM0_SAMf 1235
#define CAM0_TMf 1236
#define CAM1_SAMf 1237
#define CAM1_TMf 1238
#define CAM2_SAMf 1239
#define CAM2_TMf 1240
#define CAM3_SAMf 1241
#define CAM3_TMf 1242
#define CAM4_SAMf 1243
#define CAM4_TMf 1244
#define CAM5_SAMf 1245
#define CAM5_TMf 1246
#define CAM6_TMf 1247
#define CAM7_TMf 1248
#define CAMBIST_GOf 1249
#define CAMMBIST_DONEf 1250
#define CAM_0_ENABLEf 1251
#define CAM_1_ENABLEf 1252
#define CAM_2_ENABLEf 1253
#define CAM_3_ENABLEf 1254
#define CAM_4_ENABLEf 1255
#define CAM_5_ENABLEf 1256
#define CAM_6_ENABLEf 1257
#define CAM_7_ENABLEf 1258
#define CAM_BIST_DONEf 1259
#define CAM_BIST_ENf 1260
#define CAM_BIST_ENABLE_SLICE_0f 1261
#define CAM_BIST_ENABLE_SLICE_0_LOWERf 1262
#define CAM_BIST_ENABLE_SLICE_0_UPPERf 1263
#define CAM_BIST_ENABLE_SLICE_1f 1264
#define CAM_BIST_ENABLE_SLICE_1_LOWERf 1265
#define CAM_BIST_ENABLE_SLICE_1_UPPERf 1266
#define CAM_BIST_ENABLE_SLICE_2f 1267
#define CAM_BIST_ENABLE_SLICE_2_LOWERf 1268
#define CAM_BIST_ENABLE_SLICE_2_UPPERf 1269
#define CAM_BIST_ENABLE_SLICE_3f 1270
#define CAM_BIST_ENABLE_SLICE_3_LOWERf 1271
#define CAM_BIST_ENABLE_SLICE_3_UPPERf 1272
#define CAM_BIST_GOf 1273
#define CAM_BIST_SKIP_COUNTf 1274
#define CAM_BIST_STATUSf 1275
#define CAM_BIST_STATUS_DATA_SEL_f 1276
#define CAM_CONTROL_SLICE_0f 1277
#define CAM_CONTROL_SLICE_1f 1278
#define CAM_CONTROL_SLICE_2f 1279
#define CAM_CONTROL_SLICE_3f 1280
#define CAM_CTRLf 1281
#define CAM_DEBUG_ENABLE_SLICE_0f 1282
#define CAM_DEBUG_ENABLE_SLICE_0_LOWERf 1283
#define CAM_DEBUG_ENABLE_SLICE_0_UPPERf 1284
#define CAM_DEBUG_ENABLE_SLICE_1f 1285
#define CAM_DEBUG_ENABLE_SLICE_1_LOWERf 1286
#define CAM_DEBUG_ENABLE_SLICE_1_UPPERf 1287
#define CAM_DEBUG_ENABLE_SLICE_2f 1288
#define CAM_DEBUG_ENABLE_SLICE_2_LOWERf 1289
#define CAM_DEBUG_ENABLE_SLICE_2_UPPERf 1290
#define CAM_DEBUG_ENABLE_SLICE_3f 1291
#define CAM_DEBUG_ENABLE_SLICE_3_LOWERf 1292
#define CAM_DEBUG_ENABLE_SLICE_3_UPPERf 1293
#define CAM_S10_STATUSf 1294
#define CAM_S12_STATUSf 1295
#define CAM_S14_STATUSf 1296
#define CAM_S15_STATUSf 1297
#define CAM_S2_STATUSf 1298
#define CAM_S3_STATUSf 1299
#define CAM_S5_STATUSf 1300
#define CAM_S6_STATUSf 1301
#define CAM_S8_STATUSf 1302
#define CAM_SIZEf 1303
#define CAPFORCESLOWDOWNf 1304
#define CAPFORCESLOWDOWN_ENf 1305
#define CAPRESTARTf 1306
#define CAPSELECTM_ENf 1307
#define CAPSELECT_3_0f 1308
#define CAPSELECT_4f 1309
#define CAPTURED_DATAf 1310
#define CAPTURE_DEQUEUE_REQUESTf 1311
#define CAPTURE_DONEf 1312
#define CAPTURE_ENf 1313
#define CAPTURE_ENABLEf 1314
#define CAPTURE_MODEf 1315
#define CAPTURE_SELf 1316
#define CAPTURE_STATEf 1317
#define CAPTURE_TEST_FRAME_HEADERf 1318
#define CAPT_DATAf 1319
#define CAPWAP_BSSID_ENf 1320
#define CAPWAP_DROPf 1321
#define CAPWAP_IP_PAD_STRIP_ENf 1322
#define CAPWAP_MTU_SELf 1323
#define CAP_AVERAGEf 1324
#define CAP_LOADING_AVERAGEf 1325
#define CAP_QSIZE_AVERAGEf 1326
#define CAP_RETRY_ENf 1327
#define CAT4K_OOBFC_TRANS_DETECTf 1328
#define CAT4K_OOBFC_TRANS_DETECT_POSEDGEf 1329
#define CAT4K_OOBFC_VALUEf 1330
#define CBI_REQUESTf 1331
#define CBLDROPf 1332
#define CBLOCKSf 1333
#define CBLOCKS_MOD_CORRECTED_ERRORf 1334
#define CBLOCKS_MOD_CORRECTED_ERROR_DISINTf 1335
#define CBLOCKS_MOD_ECC_ERROR_ADDRESSf 1336
#define CBLOCKS_MOD_ENABLE_ECCf 1337
#define CBLOCKS_MOD_FORCE_UNCORRECTABLE_ERRORf 1338
#define CBLOCKS_MOD_UNCORRECTED_ERRORf 1339
#define CBLOCKS_MOD_UNCORRECTED_ERROR_DISINTf 1340
#define CBLOCK_MOD_TMf 1341
#define CBL_DCMf 1342
#define CBL_MODBASE_DCMf 1343
#define CBL_MODBASE_PMf 1344
#define CBL_MODBASE_TMf 1345
#define CBL_PMf 1346
#define CBL_TMf 1347
#define CBPCELLHDRPARITYERRORf 1348
#define CBPCELLHDRPARITYERRORINTMASKf 1349
#define CBPD0MBISTDONEf 1350
#define CBPD0MBISTENf 1351
#define CBPD0MBISTGOf 1352
#define CBPD1MBISTDONEf 1353
#define CBPD1MBISTENf 1354
#define CBPD1MBISTGOf 1355
#define CBPD2MBISTDONEf 1356
#define CBPD2MBISTENf 1357
#define CBPD2MBISTGOf 1358
#define CBPD3MBISTDONEf 1359
#define CBPD3MBISTENf 1360
#define CBPD3MBISTGOf 1361
#define CBPDATAf 1362
#define CBPDATA0f 1363
#define CBPDATA1f 1364
#define CBPDATA2f 1365
#define CBPDATA3f 1366
#define CBPERRORPOINTERf 1367
#define CBPFULLSTATUSf 1368
#define CBPHEADERf 1369
#define CBPHMBISTDONEf 1370
#define CBPHMBISTENf 1371
#define CBPHMBISTGOf 1372
#define CBPPKTHDRPARITYERRORf 1373
#define CBPPKTHDRPARITYERRORINTMASKf 1374
#define CBP_FULLf 1375
#define CCMf 1376
#define CCM_2f 1377
#define CCM_3f 1378
#define CCM_4f 1379
#define CCM_5f 1380
#define CCM_6f 1381
#define CCM_7f 1382
#define CCPf 1383
#define CCP0_1B_ERRf 1384
#define CCP1_1B_ERRf 1385
#define CCPPARITYERRORf 1386
#define CCPPARITYERRORINTMASKf 1387
#define CCPPARITYERRORPTRf 1388
#define CCPRANGEf 1389
#define CCP_CORRECTED_ERRORf 1390
#define CCP_CORRECTED_ERROR_DISINTf 1391
#define CCP_DATAf 1392
#define CCP_DONEf 1393
#define CCP_EMPTYf 1394
#define CCP_ENABLE_ECCf 1395
#define CCP_FORCE_UNCORRECTABLE_ERRORf 1396
#define CCP_FULLf 1397
#define CCP_NOT_READYf 1398
#define CCP_OVERFLOWf 1399
#define CCP_PARITYf 1400
#define CCP_PARITY_CHK_ENf 1401
#define CCP_PAR_ERRf 1402
#define CCP_PAR_ERR_ENf 1403
#define CCP_UNCORRECTED_ERRORf 1404
#define CCP_UNCORRECTED_ERROR_DISINTf 1405
#define CCR_Mf 1406
#define CCR_Nf 1407
#define CDR_LOCK_MASKf 1408
#define CELLCOUNTf 1409
#define CELLCRCf 1410
#define CELLCRCCHECKENf 1411
#define CELLCRCERRCOUNTf 1412
#define CELLCRCERRORf 1413
#define CELLCRCERRORSf 1414
#define CELLCRCERRPOINTERf 1415
#define CELLDATA_CORRECTED_ERRORf 1416
#define CELLDATA_CORRECTED_ERROR_DISINTf 1417
#define CELLDATA_ENABLE_ECCf 1418
#define CELLDATA_FORCE_UNCORRECTABLE_ERRORf 1419
#define CELLDATA_UNCORRECTED_ERRORf 1420
#define CELLDATA_UNCORRECTED_ERROR_DISINTf 1421
#define CELLDISCARDSTATUSf 1422
#define CELLDISCARDSTATUS_HG0f 1423
#define CELLDISCARDSTATUS_HG12f 1424
#define CELLECCERRORf 1425
#define CELLECCERRORINTMASKf 1426
#define CELLECCERRORPOINTERf 1427
#define CELLECCERRORTYPEf 1428
#define CELLERRf 1429
#define CELLERRORPOINTERf 1430
#define CELLHOLSTATUSf 1431
#define CELLIBPSTATUSf 1432
#define CELLIBPSTATUS_HG0f 1433
#define CELLIBPSTATUS_HG12f 1434
#define CELLLINK_CORRECTED_ERRORf 1435
#define CELLLINK_CORRECTED_ERROR_DISINTf 1436
#define CELLLINK_ENABLE_ECCf 1437
#define CELLLINK_FORCE_UNCORRECTABLE_ERRORf 1438
#define CELLLINK_UNCORRECTED_ERRORf 1439
#define CELLLINK_UNCORRECTED_ERROR_DISINTf 1440
#define CELLMAXLIMITf 1441
#define CELLMAXRESUMELIMITf 1442
#define CELLNOTIPERRORf 1443
#define CELLNOTIPERRORPOINTERf 1444
#define CELLNOTIPINTMASKf 1445
#define CELLNOTIPSHUTDOWNENf 1446
#define CELLPOINTERf 1447
#define CELLPTRf 1448
#define CELLPTR_MISMATCHf 1449
#define CELLREQUESTCOUNTf 1450
#define CELLRESETLIMITf 1451
#define CELLSf 1452
#define CELLSETLIMITf 1453
#define CELLSIZEf 1454
#define CELL_BUFFER0_CORRECTED_ERRORf 1455
#define CELL_BUFFER0_CORRECTED_ERROR_DISINTf 1456
#define CELL_BUFFER0_ENABLE_ECCf 1457
#define CELL_BUFFER0_FORCE_UNCORRECTABLE_ERRORf 1458
#define CELL_BUFFER0_UNCORRECTED_ERRORf 1459
#define CELL_BUFFER0_UNCORRECTED_ERROR_DISINTf 1460
#define CELL_BUFFER1_CORRECTED_ERRORf 1461
#define CELL_BUFFER1_CORRECTED_ERROR_DISINTf 1462
#define CELL_BUFFER1_ENABLE_ECCf 1463
#define CELL_BUFFER1_FORCE_UNCORRECTABLE_ERRORf 1464
#define CELL_BUFFER1_UNCORRECTED_ERRORf 1465
#define CELL_BUFFER1_UNCORRECTED_ERROR_DISINTf 1466
#define CELL_BUFFER2_CORRECTED_ERRORf 1467
#define CELL_BUFFER2_CORRECTED_ERROR_DISINTf 1468
#define CELL_BUFFER2_ENABLE_ECCf 1469
#define CELL_BUFFER2_FORCE_UNCORRECTABLE_ERRORf 1470
#define CELL_BUFFER2_UNCORRECTED_ERRORf 1471
#define CELL_BUFFER2_UNCORRECTED_ERROR_DISINTf 1472
#define CELL_BUFFER3_CORRECTED_ERRORf 1473
#define CELL_BUFFER3_CORRECTED_ERROR_DISINTf 1474
#define CELL_BUFFER3_ENABLE_ECCf 1475
#define CELL_BUFFER3_FORCE_UNCORRECTABLE_ERRORf 1476
#define CELL_BUFFER3_UNCORRECTED_ERRORf 1477
#define CELL_BUFFER3_UNCORRECTED_ERROR_DISINTf 1478
#define CELL_CHKf 1479
#define CELL_CHK_ECCf 1480
#define CELL_CHK_PARITYf 1481
#define CELL_CNTf 1482
#define CELL_COUNTf 1483
#define CELL_CRC_SUMf 1484
#define CELL_DATAf 1485
#define CELL_DATA_CORRECTED_ERRORf 1486
#define CELL_DATA_CORRECTED_ERROR_DISINTf 1487
#define CELL_DATA_ENABLE_ECCf 1488
#define CELL_DATA_ERROR_INTRf 1489
#define CELL_DATA_FORCE_UNCORRECTABLE_ERRORf 1490
#define CELL_DATA_UNCORRECTED_ERRORf 1491
#define CELL_DATA_UNCORRECTED_ERROR_DISINTf 1492
#define CELL_DISC_LIMITf 1493
#define CELL_EOPf 1494
#define CELL_ERRORf 1495
#define CELL_ERROR_MASKf 1496
#define CELL_ERROR_VALUEf 1497
#define CELL_HDRf 1498
#define CELL_HDR_CORRECTED_ERRORf 1499
#define CELL_HDR_CORRECTED_ERROR_DISINTf 1500
#define CELL_HDR_ENABLE_ECCf 1501
#define CELL_HDR_FORCE_UNCORRECTABLE_ERRORf 1502
#define CELL_HDR_UNCORRECTED_ERRORf 1503
#define CELL_HDR_UNCORRECTED_ERROR_DISINTf 1504
#define CELL_LENGTHf 1505
#define CELL_PKT_LENGTHf 1506
#define CELL_PORT_BITMAPf 1507
#define CELL_PTRf 1508
#define CELL_REQf 1509
#define CELL_RESET_LIMITf 1510
#define CELL_SET_LIMITf 1511
#define CELL_SOPf 1512
#define CFAPf 1513
#define CFAPCCPMBISTDONEf 1514
#define CFAPCCPMBISTENf 1515
#define CFAPCCPMBISTGOf 1516
#define CFAPFAILERRORf 1517
#define CFAPFAILINTMASKf 1518
#define CFAPFAILSHUTDOWNENf 1519
#define CFAPFULLCLEARPOINTf 1520
#define CFAPFULLRESETPOINTf 1521
#define CFAPFULLSETPOINTf 1522
#define CFAPINITf 1523
#define CFAPPARITYERRORf 1524
#define CFAPPARITYERRORINTMASKf 1525
#define CFAPPARITYERRORPTRf 1526
#define CFAPPOOLSIZEf 1527
#define CFAPREADPOINTERf 1528
#define CFAP_1B_ERRf 1529
#define CFAP_CORRECTED_ERRORf 1530
#define CFAP_CORRECTED_ERROR_DISINTf 1531
#define CFAP_DATAf 1532
#define CFAP_ENABLE_ECCf 1533
#define CFAP_ERRORf 1534
#define CFAP_ERROR_DISINTf 1535
#define CFAP_FORCE_UNCORRECTABLE_ERRORf 1536
#define CFAP_FULLf 1537
#define CFAP_MEM_FAILf 1538
#define CFAP_MEM_FAIL_DISINTf 1539
#define CFAP_MEM_FAIL_ENf 1540
#define CFAP_PARITYf 1541
#define CFAP_PARITY_CHK_ENf 1542
#define CFAP_PAR_ERRf 1543
#define CFAP_PAR_ERR_ENf 1544
#define CFAP_PTRf 1545
#define CFAP_PTR_VLDf 1546
#define CFAP_UNCORRECTED_ERRORf 1547
#define CFAP_UNCORRECTED_ERROR_DISINTf 1548
#define CFG_FLOWCONTROL_TYPEf 1549
#define CFG_LINK_XOFFf 1550
#define CFG_PTABLE_TMf 1551
#define CFG_RX_CHANNEL_MODEf 1552
#define CFG_RX_IEEE_CRC32_CHECK_ENf 1553
#define CFG_RX_IEEE_CRC32_CHECK_OFFSET16f 1554
#define CFG_RX_IEEE_CRC32_STRIP_ENf 1555
#define CFG_RX_WC_BITFLIPf 1556
#define CFG_SPP_IDLE_CTXTCLOSEf 1557
#define CFG_SPP_IDLE_CUPDf 1558
#define CFG_SPP_IDLE_DEQf 1559
#define CFG_TX_CHANNEL_MODEf 1560
#define CFG_TX_IEEE_CRC32_GEN_APPEND_ENf 1561
#define CFG_TX_IEEE_CRC32_GEN_OFFSET16f 1562
#define CFG_TX_IEEE_CRC32_GEN_STRIP_ENf 1563
#define CFG_TX_WC_BITFLIPf 1564
#define CFIf 1565
#define CFI0_CNGf 1566
#define CFI1_CNGf 1567
#define CFI_0_MAPPINGf 1568
#define CFI_1_MAPPINGf 1569
#define CFI_AS_CNGf 1570
#define CFI_OR_L3DISABLEf 1571
#define CGFCf 1572
#define CH0_ABORT_DMAf 1573
#define CH0_CHAIN_DONEf 1574
#define CH0_COS_BMPf 1575
#define CH0_COS_BMP_HIf 1576
#define CH0_DESC_DONEf 1577
#define CH0_DIRECTIONf 1578
#define CH0_DMA_ACTIVEf 1579
#define CH0_DMA_ENf 1580
#define CH0_DROP_RX_PKT_ON_CHAIN_ENDf 1581
#define CH0_DROP_TX_PRTS_ZEROf 1582
#define CH0_MDELf 1583
#define CH0_MDIVf 1584
#define CH0_NO_MOD_PBMPf 1585
#define CH0_SEL_INTR_ON_DESC_OR_PKTf 1586
#define CH1_ABORT_DMAf 1587
#define CH1_CHAIN_DONEf 1588
#define CH1_COS_BMPf 1589
#define CH1_COS_BMP_HIf 1590
#define CH1_DESC_DONEf 1591
#define CH1_DIRECTIONf 1592
#define CH1_DMA_ACTIVEf 1593
#define CH1_DMA_ENf 1594
#define CH1_DROP_RX_PKT_ON_CHAIN_ENDf 1595
#define CH1_DROP_TX_PRTS_ZEROf 1596
#define CH1_NO_MOD_PBMPf 1597
#define CH1_SEL_INTR_ON_DESC_OR_PKTf 1598
#define CH2_ABORT_DMAf 1599
#define CH2_CHAIN_DONEf 1600
#define CH2_COS_BMPf 1601
#define CH2_COS_BMP_HIf 1602
#define CH2_DESC_DONEf 1603
#define CH2_DIRECTIONf 1604
#define CH2_DMA_ACTIVEf 1605
#define CH2_DMA_ENf 1606
#define CH2_DROP_RX_PKT_ON_CHAIN_ENDf 1607
#define CH2_DROP_TX_PRTS_ZEROf 1608
#define CH2_NO_MOD_PBMPf 1609
#define CH2_SEL_INTR_ON_DESC_OR_PKTf 1610
#define CH3_ABORT_DMAf 1611
#define CH3_CHAIN_DONEf 1612
#define CH3_COS_BMPf 1613
#define CH3_COS_BMP_HIf 1614
#define CH3_DESC_DONEf 1615
#define CH3_DIRECTIONf 1616
#define CH3_DMA_ACTIVEf 1617
#define CH3_DMA_ENf 1618
#define CH3_DROP_RX_PKT_ON_CHAIN_ENDf 1619
#define CH3_DROP_TX_PRTS_ZEROf 1620
#define CH3_MDELf 1621
#define CH3_MDIVf 1622
#define CH3_NO_MOD_PBMPf 1623
#define CH3_SEL_INTR_ON_DESC_OR_PKTf 1624
#define CH4_MDELf 1625
#define CH4_MDIVf 1626
#define CH5_MDELf 1627
#define CH5_MDIVf 1628
#define CHAINf 1629
#define CHAINTYPEf 1630
#define CHAIN_INDEXf 1631
#define CHAIN_VALIDf 1632
#define CHANGE_CNGf 1633
#define CHANGE_CPU_COSf 1634
#define CHANGE_DSCPf 1635
#define CHANGE_DSCP_TOSf 1636
#define CHANGE_ECNf 1637
#define CHANGE_ECN_MASKf 1638
#define CHANGE_ECN_VALUEf 1639
#define CHANGE_INNER_CFIf 1640
#define CHANGE_INNER_DOT1Pf 1641
#define CHANGE_INT_PRIf 1642
#define CHANGE_INT_PRIORITYf 1643
#define CHANGE_OUTER_CFIf 1644
#define CHANGE_OUTER_DOT1Pf 1645
#define CHANGE_PKT_PRIf 1646
#define CHANGE_PKT_PRIORITYf 1647
#define CHANGE_PRIORITYf 1648
#define CHANGE_VLANf 1649
#define CHANNELf 1650
#define CHANNEL_BASEf 1651
#define CHANNEL_DELAY_DDR333f 1652
#define CHANNEL_DELAY_OTHERSf 1653
#define CHANNEL_ENABLE_TYPE0f 1654
#define CHANNEL_ENABLE_TYPE1f 1655
#define CHANNEL_ENABLE_TYPE2f 1656
#define CHANNEL_ENABLE_TYPE3f 1657
#define CHANNEL_MASK_Af 1658
#define CHANNEL_MASK_A0f 1659
#define CHANNEL_MASK_A1f 1660
#define CHANNEL_MASK_Bf 1661
#define CHANNEL_MASK_B0f 1662
#define CHANNEL_MASK_B1f 1663
#define CHANNEL_NUM_SELf 1664
#define CHANNEL_NUM_VALUEf 1665
#define CHANNEL_OFFSET_0_31f 1666
#define CHANNEL_OFFSET_32_63f 1667
#define CHANNEL_OFFSET_64_95f 1668
#define CHECKSUM_ERRORf 1669
#define CHECK_DAf 1670
#define CHERRORPOINTERf 1671
#define CHILD_ALLOWANCEf 1672
#define CHILD_ALLOWANCE0f 1673
#define CHILD_ALLOWANCE1f 1674
#define CHILD_ALLOWANCE2f 1675
#define CHILD_ALLOWANCE3f 1676
#define CHILD_ALLOWANCE4f 1677
#define CHILD_ALLOWANCE5f 1678
#define CHILD_ALLOWANCE6f 1679
#define CHILD_ALLOWANCE7f 1680
#define CHILD_CREDITOR_STATEf 1681
#define CHILD_PRIf 1682
#define CHILD_PRI0f 1683
#define CHILD_PRI1f 1684
#define CHILD_PRI2f 1685
#define CHILD_PRI3f 1686
#define CHILD_PRI4f 1687
#define CHILD_PRI5f 1688
#define CHILD_PRI6f 1689
#define CHILD_PRI7f 1690
#define CHILD_WEIGHT0f 1691
#define CHILD_WEIGHT1f 1692
#define CHILD_WEIGHT2f 1693
#define CHILD_WEIGHT3f 1694
#define CHILD_WEIGHT4f 1695
#define CHILD_WEIGHT5f 1696
#define CHILD_WEIGHT6f 1697
#define CHILD_WEIGHT7f 1698
#define CHIPIDf 1699
#define CHIP_CONFIG_BITSf 1700
#define CHIP_FUNC_INTR_0f 1701
#define CHIP_FUNC_INTR_1f 1702
#define CHIP_FUNC_INTR_2f 1703
#define CHIP_FUNC_INTR_3f 1704
#define CHIP_FUNC_INTR_4f 1705
#define CHIP_FUNC_INTR_5f 1706
#define CHIP_FUNC_INTR_6f 1707
#define CHIP_FUNC_INTR_7f 1708
#define CHIP_IDf 1709
#define CHNf 1710
#define CHN0_INIT_DONEf 1711
#define CHN1_INIT_DONEf 1712
#define CHN2_INIT_DONEf 1713
#define CHN3_INIT_DONEf 1714
#define CHNRESETf 1715
#define CHN_INITf 1716
#define CHN_INIT_DONEf 1717
#define CHN_RESERVEDf 1718
#define CHN_RESETf 1719
#define CHN_SHAPER_CORRECTED_ERRORf 1720
#define CHN_SHAPER_CORRECTED_ERROR_DISINTf 1721
#define CHN_SHAPER_ENABLE_ECCf 1722
#define CHN_SHAPER_FORCE_UNCORRECTABLE_ERRORf 1723
#define CHN_SHAPER_TM_ENABLEf 1724
#define CHN_SHAPER_UNCORRECTED_ERRORf 1725
#define CHN_SHAPER_UNCORRECTED_ERROR_DISINTf 1726
#define CHN_WERR_CORRECTED_ERRORf 1727
#define CHN_WERR_CORRECTED_ERROR_DISINTf 1728
#define CHN_WERR_ENABLE_ECCf 1729
#define CHN_WERR_FORCE_UNCORRECTABLE_ERRORf 1730
#define CHN_WERR_TM_ENABLEf 1731
#define CHN_WERR_UNCORRECTED_ERRORf 1732
#define CHN_WERR_UNCORRECTED_ERROR_DISINTf 1733
#define CH_EN_CNT_Af 1734
#define CH_EN_CNT_Bf 1735
#define CH_MODEf 1736
#define CH_PORT_NUM0f 1737
#define CH_PORT_NUM1f 1738
#define CH_PORT_NUM2f 1739
#define CIFf 1740
#define CIF_LOST2_HITHRf 1741
#define CIF_LOST2_HITHR0f 1742
#define CIF_LOST2_HITHR1f 1743
#define CIN_PIN_G_COLORf 1744
#define CIN_PIN_G_DEC_Cf 1745
#define CIN_PIN_G_DEC_Pf 1746
#define CIN_PIN_R_COLORf 1747
#define CIN_PIN_R_DEC_Cf 1748
#define CIN_PIN_R_DEC_Pf 1749
#define CIN_PIN_Y_COLORf 1750
#define CIN_PIN_Y_DEC_Cf 1751
#define CIN_PIN_Y_DEC_Pf 1752
#define CIN_POUT_G_COLORf 1753
#define CIN_POUT_G_DEC_Cf 1754
#define CIN_POUT_G_DEC_Pf 1755
#define CIN_POUT_R_COLORf 1756
#define CIN_POUT_R_DEC_Cf 1757
#define CIN_POUT_R_DEC_Pf 1758
#define CIN_POUT_Y_COLORf 1759
#define CIN_POUT_Y_DEC_Cf 1760
#define CIN_POUT_Y_DEC_Pf 1761
#define CIPHER_SUITE_PROTECTIONf 1762
#define CISKEW_SEG_RAM_TMf 1763
#define CI_BP_BURST_SIZEf 1764
#define CI_BUFFER_OVERFLOWf 1765
#define CI_BUFFER_OVERFLOW_DISINTf 1766
#define CI_BUFFER_OVERFLOW_MASKf 1767
#define CI_FIFO_OVERFLOW_STATUSf 1768
#define CI_LOOKUP_0f 1769
#define CI_LOOKUP_1f 1770
#define CI_LOOKUP_10f 1771
#define CI_LOOKUP_11f 1772
#define CI_LOOKUP_12f 1773
#define CI_LOOKUP_13f 1774
#define CI_LOOKUP_14f 1775
#define CI_LOOKUP_15f 1776
#define CI_LOOKUP_16f 1777
#define CI_LOOKUP_17f 1778
#define CI_LOOKUP_18f 1779
#define CI_LOOKUP_19f 1780
#define CI_LOOKUP_2f 1781
#define CI_LOOKUP_20f 1782
#define CI_LOOKUP_21f 1783
#define CI_LOOKUP_22f 1784
#define CI_LOOKUP_23f 1785
#define CI_LOOKUP_24f 1786
#define CI_LOOKUP_25f 1787
#define CI_LOOKUP_26f 1788
#define CI_LOOKUP_27f 1789
#define CI_LOOKUP_28f 1790
#define CI_LOOKUP_29f 1791
#define CI_LOOKUP_3f 1792
#define CI_LOOKUP_30f 1793
#define CI_LOOKUP_31f 1794
#define CI_LOOKUP_32f 1795
#define CI_LOOKUP_33f 1796
#define CI_LOOKUP_34f 1797
#define CI_LOOKUP_35f 1798
#define CI_LOOKUP_36f 1799
#define CI_LOOKUP_37f 1800
#define CI_LOOKUP_38f 1801
#define CI_LOOKUP_39f 1802
#define CI_LOOKUP_4f 1803
#define CI_LOOKUP_40f 1804
#define CI_LOOKUP_5f 1805
#define CI_LOOKUP_6f 1806
#define CI_LOOKUP_7f 1807
#define CI_LOOKUP_8f 1808
#define CI_LOOKUP_9f 1809
#define CI_PHY_CKEf 1810
#define CI_PI_FIFO_OVERFLOWf 1811
#define CI_PI_FIFO_OVERFLOW_DISINTf 1812
#define CI_QS_CONGESTION_HALT_ENf 1813
#define CI_WB_FILL_WATERMARKHf 1814
#define CI_WB_FILL_WATERMARKH_CLRf 1815
#define CKE_INIT_COUNTf 1816
#define CLf 1817
#define CLASS0_LIMITf 1818
#define CLASS1_LIMITf 1819
#define CLASS2_LIMITf 1820
#define CLASS3_LIMITf 1821
#define CLASSA_THD_SEL_6LSBf 1822
#define CLASSB_THD_SEL_6LSBf 1823
#define CLASSIFICATION_TAGf 1824
#define CLASSIFICATION_TAG_HIf 1825
#define CLASSIFICATION_TAG_UPPERf 1826
#define CLASS_Af 1827
#define CLASS_Bf 1828
#define CLASS_BASED_SMf 1829
#define CLASS_BASED_SM_ENABLEf 1830
#define CLASS_BASED_SM_PREVENTED_DROPf 1831
#define CLASS_BASED_SM_PREVENTED_TOCPUf 1832
#define CLASS_IDf 1833
#define CLASS_ID0f 1834
#define CLASS_ID1f 1835
#define CLASS_ID_0f 1836
#define CLASS_ID_1f 1837
#define CLASS_ID_2f 1838
#define CLASS_ID_3f 1839
#define CLASS_TAGf 1840
#define CLAUSE_22_REGADRf 1841
#define CLAUSE_45_DTYPEf 1842
#define CLAUSE_45_REGADRf 1843
#define CLEARCFGf 1844
#define CLEAR_ADDRf 1845
#define CLEAR_CSf 1846
#define CLEAR_DATAf 1847
#define CLEAR_ECC_STATUSf 1848
#define CLEAR_INCOMING_ECNf 1849
#define CLEAR_LEARN_TRAPf 1850
#define CLEAR_LOCAL_FAULT_STATUSf 1851
#define CLEAR_POOL_DROP_STATE_ON_COLOR_CONFIGf 1852
#define CLEAR_REf 1853
#define CLEAR_REMOTE_FAULT_STATUSf 1854
#define CLEAR_RX_MSG_OVERFLOWf 1855
#define CLEAR_RX_PKT_OVERFLOWf 1856
#define CLEAR_STATUSf 1857
#define CLEAR_TX_HCFC_MSG_OVERFLOWf 1858
#define CLEAR_TX_LLFC_MSG_OVERFLOWf 1859
#define CLEAR_TX_PKT_OVERFLOWf 1860
#define CLEAR_TX_PKT_UNDERFLOWf 1861
#define CLEAR_TX_TS_FIFO_OVERFLOWf 1862
#define CLEAR_WEf 1863
#define CLERRORPOINTERf 1864
#define CLH_ENf 1865
#define CLKB_PAD_NDRIVEf 1866
#define CLKB_PAD_NSLEWf 1867
#define CLKB_PAD_PDRIVEf 1868
#define CLKB_PAD_PSLEWf 1869
#define CLKSRCSELf 1870
#define CLKS_BETWEEN_PKTSf 1871
#define CLK_CLASS_2f 1872
#define CLK_DIV_RATIOf 1873
#define CLK_DRVf 1874
#define CLK_ENABLEf 1875
#define CLK_GRANf 1876
#define CLK_OUT_ENf 1877
#define CLK_PAD_NDRIVEf 1878
#define CLK_PAD_NSLEWf 1879
#define CLK_PAD_PDRIVEf 1880
#define CLK_PAD_PSLEWf 1881
#define CLK_RECOVERY_BKUP_RESETf 1882
#define CLK_RECOVERY_BKUP_SELECTf 1883
#define CLK_RECOVERY_PRI_RESETf 1884
#define CLK_RECOVERY_PRI_SELECTf 1885
#define CLOCKSf 1886
#define CLOCKS_PER_EPOCHf 1887
#define CLOCK_SCALINGf 1888
#define CLRCNTf 1889
#define CLRDROPCTRf 1890
#define CLR_CMIC_FIFOf 1891
#define CLR_CNTf 1892
#define CLR_STATUSf 1893
#define CLR_STICKYf 1894
#define CLR_XMIT_CREDITf 1895
#define CMDf 1896
#define CMDERRf 1897
#define CMDQ_EMPTYf 1898
#define CMDQ_ENTRY0_CELLPTRf 1899
#define CMDQ_ENTRY0_CMDf 1900
#define CMDQ_ENTRY0_DSIBSf 1901
#define CMDQ_ENTRY0_PIDf 1902
#define CMDQ_ENTRY1_CELLPTRf 1903
#define CMDQ_ENTRY1_CMDf 1904
#define CMDQ_ENTRY1_DSIBSf 1905
#define CMDQ_ENTRY1_PIDf 1906
#define CMDQ_FULLf 1907
#define CMDQ_POP_ERRORf 1908
#define CMDQ_PUSH_ERRORf 1909
#define CMDQ_READ_PTRf 1910
#define CMDQ_WRITE_PTRf 1911
#define CMDWORD_SHADOW_BSE_BITSf 1912
#define CMDWORD_SHADOW_CSE_BITSf 1913
#define CMDWORD_SHADOW_HSE_BITSf 1914
#define CMD_DATAf 1915
#define CMD_DINf 1916
#define CMD_DOUTf 1917
#define CMD_IRDYf 1918
#define CMD_ISYNCf 1919
#define CMD_ORDYf 1920
#define CMD_OSYNCf 1921
#define CMD_REQf 1922
#define CMICMINTIMERf 1923
#define CMICMODE_I2C_SELf 1924
#define CMICSLOTSELf 1925
#define CMICTXCOSMASKf 1926
#define CMIC_BSAFE_CLKGEN_RST_Lf 1927
#define CMIC_BSAFE_RST_Lf 1928
#define CMIC_BUF_ENABLEf 1929
#define CMIC_DDR0_RST_Lf 1930
#define CMIC_DDR1_RST_Lf 1931
#define CMIC_DIAG_MODE_ERRORf 1932
#define CMIC_DIAG_MODE_ERROR_DISINTf 1933
#define CMIC_DIAG_MODE_ERROR_MASKf 1934
#define CMIC_EP_RST_Lf 1935
#define CMIC_ERRORSf 1936
#define CMIC_ESM_RST_Lf 1937
#define CMIC_FP_RST_Lf 1938
#define CMIC_G2P50_RST_Lf 1939
#define CMIC_G2P51_RST_Lf 1940
#define CMIC_G2P52_RST_Lf 1941
#define CMIC_G2P53_RST_Lf 1942
#define CMIC_GP0_RST_Lf 1943
#define CMIC_GP1_RST_Lf 1944
#define CMIC_GP2_RST_Lf 1945
#define CMIC_GP_RST_Lf 1946
#define CMIC_GX12_RST_Lf 1947
#define CMIC_GX2_RST_Lf 1948
#define CMIC_GX4_RST_Lf 1949
#define CMIC_GX8_0_RST_Lf 1950
#define CMIC_GX8_1_RST_Lf 1951
#define CMIC_GX8_2_RST_Lf 1952
#define CMIC_GX8_SERDES_0_RST_Lf 1953
#define CMIC_GX8_SERDES_1_RST_Lf 1954
#define CMIC_GX8_SERDES_2_RST_Lf 1955
#define CMIC_GX9_RST_Lf 1956
#define CMIC_GXP_RST_Lf 1957
#define CMIC_HIG_HDR_UDF20_ENf 1958
#define CMIC_HIG_HDR_UDF21_ENf 1959
#define CMIC_HIG_HDR_UDF22_ENf 1960
#define CMIC_IP_RST_Lf 1961
#define CMIC_LINK_STATUS_CHANGE_STICKYf 1962
#define CMIC_MMU_RST_Lf 1963
#define CMIC_OTPC_RST_Lf 1964
#define CMIC_PG0_RST_Lf 1965
#define CMIC_PG1_RST_Lf 1966
#define CMIC_PG2_RST_Lf 1967
#define CMIC_PG3_RST_Lf 1968
#define CMIC_PVT_RST_Lf 1969
#define CMIC_QGPHY0_RST_Lf 1970
#define CMIC_QGPHY1_RST_Lf 1971
#define CMIC_QSGMII2X0_RST_Lf 1972
#define CMIC_QSGMII2X1_RST_Lf 1973
#define CMIC_QSGMII2X_SERDES_0_RST_Lf 1974
#define CMIC_QSGMII2X_SERDES_1_RST_Lf 1975
#define CMIC_QSGMII2X_SERDES_2_RST_Lf 1976
#define CMIC_REMOVE_HIGIG_HDRf 1977
#define CMIC_SB0_DDR_RST_Lf 1978
#define CMIC_SB1_DDR_RST_Lf 1979
#define CMIC_SP_RST_Lf 1980
#define CMIC_TCAM_RST_Lf 1981
#define CMIC_TDM_CONTROLf 1982
#define CMIC_TEMP_MON_PEAK_RST_Lf 1983
#define CMIC_TO_CORE_PLL_LOADf 1984
#define CMIC_TO_XG_PLL0_SW_OVWRf 1985
#define CMIC_TO_XG_PLL1_SW_OVWRf 1986
#define CMIC_TO_XG_PLL2_SW_OVWRf 1987
#define CMIC_TO_XG_PLL3_SW_OVWRf 1988
#define CMIC_XG0_PLL_RST_Lf 1989
#define CMIC_XG1_PLL_RST_Lf 1990
#define CMIC_XGP0_RST_Lf 1991
#define CMIC_XGP1_RST_Lf 1992
#define CMIC_XGP2_RST_Lf 1993
#define CMIC_XGP3_RST_Lf 1994
#define CMIC_XGPLL_LOCKf 1995
#define CMIC_XGXS_RST_Lf 1996
#define CMIC_XG_PLL0_POST_RST_Lf 1997
#define CMIC_XG_PLL0_RST_Lf 1998
#define CMIC_XG_PLL1_POST_RST_Lf 1999
#define CMIC_XG_PLL1_RST_Lf 2000
#define CMIC_XG_PLL2_POST_RST_Lf 2001
#define CMIC_XG_PLL2_RST_Lf 2002
#define CMIC_XG_PLL3_POST_RST_Lf 2003
#define CMIC_XG_PLL3_RST_Lf 2004
#define CMIC_XG_PLL_LOCKf 2005
#define CMIC_XG_PLL_RST_Lf 2006
#define CMIC_XP0_RST_Lf 2007
#define CMIC_XP1_RST_Lf 2008
#define CMIC_XP2_RST_Lf 2009
#define CMIC_XP3_RST_Lf 2010
#define CMIC_XP_RST_Lf 2011
#define CMIC_XQP0_RST_Lf 2012
#define CMIC_XQP1_RST_Lf 2013
#define CMIC_XQP2_RST_Lf 2014
#define CMIC_XQP3_RST_Lf 2015
#define CMLf 2016
#define CML_2ED_OUT_ENf 2017
#define CML_BMAC_MOVEf 2018
#define CML_BMAC_NEWf 2019
#define CML_BYP_ENf 2020
#define CML_FLAGS_MOVEf 2021
#define CML_FLAGS_NEWf 2022
#define CML_OUTPUT_ENf 2023
#define CMPRf 2024
#define CMP_EM_RDAT_FRf 2025
#define CM_ECC_ENf 2026
#define CM_FIFO_OVERFLOWf 2027
#define CM_FIFO_OVERFLOW_DISINTf 2028
#define CM_FIFO_OVERFLOW_MASKf 2029
#define CM_FIFO_UNDERRUNf 2030
#define CM_FIFO_UNDERRUN_DISINTf 2031
#define CM_FIFO_UNDERRUN_MASKf 2032
#define CM_PAR_ERRf 2033
#define CM_RESETf 2034
#define CM_STARTCNTf 2035
#define CM_TMf 2036
#define CNf 2037
#define CNGf 2038
#define CNG00TOCFIf 2039
#define CNG01TOCFIf 2040
#define CNG10TOCFIf 2041
#define CNG11TOCFIf 2042
#define CNGCELLSETLIMITf 2043
#define CNGDYNCELLLIMITf 2044
#define CNGPKTSETLIMITf 2045
#define CNGPKTSETLIMIT0f 2046
#define CNGPKTSETLIMIT1f 2047
#define CNGPORTPKTLIMIT0f 2048
#define CNGPORTPKTLIMIT1f 2049
#define CNGTOTALDYNCELLLIMITf 2050
#define CNG_DROP_ENf 2051
#define CNG_MASKf 2052
#define CNG_VALUEf 2053
#define CNM_CNTf 2054
#define CNP_ES_COUNT_WRAPf 2055
#define CNP_EXT_SEARCHf 2056
#define CNP_EXT_SEARCH_COUNTf 2057
#define CNTf 2058
#define CNTAG_DELETE_PRI_BITMAPf 2059
#define CNTAG_PRESENTf 2060
#define CNTAG_PRESENT_MASKf 2061
#define CNTL_FRAME_COSf 2062
#define CNTL_FRAME_DPf 2063
#define CNTL_FRM_ENAf 2064
#define CNTMAXSIZEf 2065
#define CNTRIDf 2066
#define CNTWIDTHf 2067
#define CNT_0f 2068
#define CNT_1f 2069
#define CNT_MODEf 2070
#define CNT_VALUEf 2071
#define CODEf 2072
#define COLOR_TMf 2073
#define COL_WINf 2074
#define COMBINEf 2075
#define COMMANDf 2076
#define COMMAND_DONEf 2077
#define COMMAND_WORDf 2078
#define COMPARE_VLANf 2079
#define COMPLETEf 2080
#define CONCURRENT_AP_MODEf 2081
#define CONDf 2082
#define CONFIDENTIALITY_OFFSETf 2083
#define CONFIGf 2084
#define CONFIG_INNER_TPID_ENABLEf 2085
#define CONFIG_OUTER_TPID_ENABLEf 2086
#define CONTEXT_BREAK_PLANE_A_CNTf 2087
#define CONTEXT_BREAK_PLANE_B_CNTf 2088
#define CONTEXT_CLOSE_GT2_PER_TS_ERRORf 2089
#define CONTEXT_CLOSE_GT2_PER_TS_ERROR_DISINTf 2090
#define CONTEXT_CLOSE_GT2_PER_TS_HALT_ENf 2091
#define CONTEXT_CLOSE_NOT_OPEN_ERRORf 2092
#define CONTEXT_CLOSE_NOT_OPEN_ERROR_DISINTf 2093
#define CONTEXT_CLOSE_NOT_OPEN_HALT_ENf 2094
#define CONTEXT_CLOSE_SAW1_EXP0_ERRORf 2095
#define CONTEXT_CLOSE_SAW1_EXP0_ERROR_DISINTf 2096
#define CONTEXT_CLOSE_SAW1_EXP0_HALT_ENf 2097
#define CONTEXT_CLOSE_SAW2_EXP1_ERRORf 2098
#define CONTEXT_CLOSE_SAW2_EXP1_ERROR_DISINTf 2099
#define CONTEXT_CLOSE_SAW2_EXP1_HALT_ENf 2100
#define CONTEXT_CLOSE_SOT_BEFORE_TX_ERRORf 2101
#define CONTEXT_CLOSE_SOT_BEFORE_TX_ERROR_DISINTf 2102
#define CONTEXT_CLOSE_SOT_BEFORE_TX_HALT_ENf 2103
#define CONTEXT_TAGf 2104
#define CONTINUOUSf 2105
#define CONTROLLED_PORT_ENABLEDf 2106
#define CONTROL_ERRORf 2107
#define CONTROL_PKT_MIB_COUNTER_MEM0_TMf 2108
#define CONTROL_PKT_MIB_COUNTER_MEM1_TMf 2109
#define COPYCOUNTf 2110
#define COPYCOUNTPOINTERf 2111
#define COPYTO_CPUf 2112
#define COPY_CORE_IS_IS_TO_CPUf 2113
#define COPY_COUNTf 2114
#define COPY_COUNT_0f 2115
#define COPY_COUNT_1f 2116
#define COPY_E2E_TO_CPUf 2117
#define COPY_PSE_TO_CPUf 2118
#define COPY_TO_CPUf 2119
#define CORE_CLK_FREQ_SELf 2120
#define CORE_LOCAL_LPBKf 2121
#define CORE_PLL0_TO_CMIC_LOCKf 2122
#define CORE_PLL1_TO_CMIC_LOCKf 2123
#define CORE_PLL2_TO_CMIC_LOCKf 2124
#define CORE_PLL3_TO_CMIC_LOCKf 2125
#define CORE_PLL4_TO_CMIC_LOCKf 2126
#define CORE_PLL5_TO_CMIC_LOCKf 2127
#define CORE_PLL_BYPASSf 2128
#define CORE_PLL_CLKIN_SELf 2129
#define CORE_PLL_CMIC_LOCKf 2130
#define CORE_PLL_LOCKf 2131
#define CORE_PLL_MSTR_TO_CMIC_LOCKf 2132
#define CORE_PORT_MODEf 2133
#define CORE_REMOTE_LPBKf 2134
#define COR_1B_ERRf 2135
#define COSf 2136
#define COS0f 2137
#define COS0OR4_HOL_BITMAPf 2138
#define COS0THDMODEf 2139
#define COS0WEIGHTf 2140
#define COS0_23_BMPf 2141
#define COS0_7_BMPf 2142
#define COS0_DROP_STATEf 2143
#define COS0_ENABLEf 2144
#define COS0_ENDADDRESSf 2145
#define COS0_HOL_BITMAPf 2146
#define COS0_HOL_BITMAP_HIf 2147
#define COS0_HOL_BITMAP_LOf 2148
#define COS0_IS_SPf 2149
#define COS0_PGf 2150
#define COS0_SPIDf 2151
#define COS0_USED_PRI0_SHAREDf 2152
#define COS0_USED_Q_MINf 2153
#define COS0_USED_Q_SHAREDf 2154
#define COS0_USED_RED_SHAREDf 2155
#define COS0_USED_YELLOW_SHAREDf 2156
#define COS1f 2157
#define COS10f 2158
#define COS11f 2159
#define COS12f 2160
#define COS13f 2161
#define COS14f 2162
#define COS15f 2163
#define COS15_14_BMPf 2164
#define COS1OR5_HOL_BITMAPf 2165
#define COS1THDMODEf 2166
#define COS1WEIGHTf 2167
#define COS1_DROP_STATEf 2168
#define COS1_ENABLEf 2169
#define COS1_ENDADDRESSf 2170
#define COS1_HOL_BITMAPf 2171
#define COS1_HOL_BITMAP_HIf 2172
#define COS1_HOL_BITMAP_LOf 2173
#define COS1_IS_SPf 2174
#define COS1_PGf 2175
#define COS1_SPIDf 2176
#define COS1_USED_PRI0_SHAREDf 2177
#define COS1_USED_Q_MINf 2178
#define COS1_USED_Q_SHAREDf 2179
#define COS1_USED_RED_SHAREDf 2180
#define COS1_USED_YELLOW_SHAREDf 2181
#define COS2f 2182
#define COS2OR6_HOL_BITMAPf 2183
#define COS2THDMODEf 2184
#define COS2WEIGHTf 2185
#define COS2_DROP_STATEf 2186
#define COS2_ENABLEf 2187
#define COS2_ENDADDRESSf 2188
#define COS2_HOL_BITMAPf 2189
#define COS2_HOL_BITMAP_HIf 2190
#define COS2_HOL_BITMAP_LOf 2191
#define COS2_IS_SPf 2192
#define COS2_PGf 2193
#define COS2_SPIDf 2194
#define COS2_USED_PRI0_SHAREDf 2195
#define COS2_USED_Q_MINf 2196
#define COS2_USED_Q_SHAREDf 2197
#define COS2_USED_RED_SHAREDf 2198
#define COS2_USED_YELLOW_SHAREDf 2199
#define COS3f 2200
#define COS3OR7_HOL_BITMAPf 2201
#define COS3THDMODEf 2202
#define COS3WEIGHTf 2203
#define COS3_DROP_STATEf 2204
#define COS3_ENABLEf 2205
#define COS3_ENDADDRESSf 2206
#define COS3_HOL_BITMAPf 2207
#define COS3_HOL_BITMAP_HIf 2208
#define COS3_HOL_BITMAP_LOf 2209
#define COS3_IS_SPf 2210
#define COS3_PGf 2211
#define COS3_SPIDf 2212
#define COS3_USED_PRI0_SHAREDf 2213
#define COS3_USED_Q_MINf 2214
#define COS3_USED_Q_SHAREDf 2215
#define COS3_USED_RED_SHAREDf 2216
#define COS3_USED_YELLOW_SHAREDf 2217
#define COS4f 2218
#define COS4THDMODEf 2219
#define COS4WEIGHTf 2220
#define COS4_DROP_STATEf 2221
#define COS4_ENABLEf 2222
#define COS4_ENDADDRESSf 2223
#define COS4_HOL_BITMAPf 2224
#define COS4_HOL_BITMAP_HIf 2225
#define COS4_HOL_BITMAP_LOf 2226
#define COS4_IS_SPf 2227
#define COS4_PGf 2228
#define COS4_SPIDf 2229
#define COS4_USED_PRI0_SHAREDf 2230
#define COS4_USED_Q_MINf 2231
#define COS4_USED_Q_SHAREDf 2232
#define COS4_USED_RED_SHAREDf 2233
#define COS4_USED_YELLOW_SHAREDf 2234
#define COS5f 2235
#define COS5THDMODEf 2236
#define COS5WEIGHTf 2237
#define COS5_DROP_STATEf 2238
#define COS5_ENABLEf 2239
#define COS5_ENDADDRESSf 2240
#define COS5_HOL_BITMAPf 2241
#define COS5_HOL_BITMAP_HIf 2242
#define COS5_HOL_BITMAP_LOf 2243
#define COS5_IS_SPf 2244
#define COS5_PGf 2245
#define COS5_SPIDf 2246
#define COS5_USED_PRI0_SHAREDf 2247
#define COS5_USED_Q_MINf 2248
#define COS5_USED_Q_SHAREDf 2249
#define COS5_USED_RED_SHAREDf 2250
#define COS5_USED_YELLOW_SHAREDf 2251
#define COS6f 2252
#define COS6THDMODEf 2253
#define COS6WEIGHTf 2254
#define COS6_DROP_STATEf 2255
#define COS6_ENABLEf 2256
#define COS6_ENDADDRESSf 2257
#define COS6_HOL_BITMAPf 2258
#define COS6_HOL_BITMAP_HIf 2259
#define COS6_HOL_BITMAP_LOf 2260
#define COS6_IS_SPf 2261
#define COS6_PGf 2262
#define COS6_SPIDf 2263
#define COS6_USED_PRI0_SHAREDf 2264
#define COS6_USED_Q_MINf 2265
#define COS6_USED_Q_SHAREDf 2266
#define COS6_USED_RED_SHAREDf 2267
#define COS6_USED_YELLOW_SHAREDf 2268
#define COS7f 2269
#define COS7THDMODEf 2270
#define COS7WEIGHTf 2271
#define COS7_DROP_STATEf 2272
#define COS7_ENABLEf 2273
#define COS7_ENDADDRESSf 2274
#define COS7_HOL_BITMAPf 2275
#define COS7_HOL_BITMAP_HIf 2276
#define COS7_HOL_BITMAP_LOf 2277
#define COS7_IS_SPf 2278
#define COS7_PGf 2279
#define COS7_SPIDf 2280
#define COS7_USED_PRI0_SHAREDf 2281
#define COS7_USED_Q_MINf 2282
#define COS7_USED_Q_SHAREDf 2283
#define COS7_USED_RED_SHAREDf 2284
#define COS7_USED_YELLOW_SHAREDf 2285
#define COS8f 2286
#define COS8_ENABLEf 2287
#define COS8_IS_SPf 2288
#define COS8_SPIDf 2289
#define COS9f 2290
#define COS9_ENABLEf 2291
#define COS9_IS_SPf 2292
#define COS9_SPIDf 2293
#define COSARBf 2294
#define COSCNT0f 2295
#define COSCNT1f 2296
#define COSCNT2f 2297
#define COSCNT3f 2298
#define COSCNT4f 2299
#define COSCNT5f 2300
#define COSCNT6f 2301
#define COSCNT7f 2302
#define COSC_TEST_ENABLEf 2303
#define COSLC_COUNTf 2304
#define COSMASKf 2305
#define COSMASKRXENf 2306
#define COSQUEUESTATf 2307
#define COSWEIGHTSf 2308
#define COS_BITMAPf 2309
#define COS_BIT_OFFSETf 2310
#define COS_BYTE_OFFSETf 2311
#define COS_COUNTf 2312
#define COS_DSTf 2313
#define COS_ENABLEf 2314
#define COS_IS_SPf 2315
#define COS_MAP_0f 2316
#define COS_MAP_1f 2317
#define COS_MAP_10f 2318
#define COS_MAP_11f 2319
#define COS_MAP_12f 2320
#define COS_MAP_13f 2321
#define COS_MAP_14f 2322
#define COS_MAP_15f 2323
#define COS_MAP_16f 2324
#define COS_MAP_17f 2325
#define COS_MAP_18f 2326
#define COS_MAP_19f 2327
#define COS_MAP_2f 2328
#define COS_MAP_20f 2329
#define COS_MAP_21f 2330
#define COS_MAP_22f 2331
#define COS_MAP_23f 2332
#define COS_MAP_24f 2333
#define COS_MAP_25f 2334
#define COS_MAP_26f 2335
#define COS_MAP_27f 2336
#define COS_MAP_28f 2337
#define COS_MAP_29f 2338
#define COS_MAP_3f 2339
#define COS_MAP_30f 2340
#define COS_MAP_31f 2341
#define COS_MAP_32f 2342
#define COS_MAP_33f 2343
#define COS_MAP_34f 2344
#define COS_MAP_35f 2345
#define COS_MAP_36f 2346
#define COS_MAP_37f 2347
#define COS_MAP_38f 2348
#define COS_MAP_39f 2349
#define COS_MAP_4f 2350
#define COS_MAP_40f 2351
#define COS_MAP_41f 2352
#define COS_MAP_42f 2353
#define COS_MAP_43f 2354
#define COS_MAP_44f 2355
#define COS_MAP_45f 2356
#define COS_MAP_46f 2357
#define COS_MAP_47f 2358
#define COS_MAP_48f 2359
#define COS_MAP_49f 2360
#define COS_MAP_5f 2361
#define COS_MAP_50f 2362
#define COS_MAP_51f 2363
#define COS_MAP_52f 2364
#define COS_MAP_53f 2365
#define COS_MAP_54f 2366
#define COS_MAP_55f 2367
#define COS_MAP_56f 2368
#define COS_MAP_57f 2369
#define COS_MAP_58f 2370
#define COS_MAP_59f 2371
#define COS_MAP_6f 2372
#define COS_MAP_60f 2373
#define COS_MAP_61f 2374
#define COS_MAP_62f 2375
#define COS_MAP_63f 2376
#define COS_MAP_7f 2377
#define COS_MAP_8f 2378
#define COS_MAP_9f 2379
#define COS_MASKf 2380
#define COS_MODEf 2381
#define COS_MODE_SELf 2382
#define COS_PRIf 2383
#define COS_PROFILEf 2384
#define COS_RX_ENf 2385
#define COS_STATEf 2386
#define COS_SWITCH_ERRORf 2387
#define COS_SWITCH_ERROR_DISINTf 2388
#define COS_VALUEf 2389
#define COUNTf 2390
#define COUNTAf 2391
#define COUNTBf 2392
#define COUNTERf 2393
#define COUNTER0f 2394
#define COUNTER1f 2395
#define COUNTER2f 2396
#define COUNTER3f 2397
#define COUNTER_ENABLEf 2398
#define COUNTER_IDXf 2399
#define COUNTER_INDEXf 2400
#define COUNTER_MODEf 2401
#define COUNTER_ROLLOVERf 2402
#define COUNTER_SLICE_0_CORRECTED_ERRORf 2403
#define COUNTER_SLICE_0_CORRECTED_ERROR_DISINTf 2404
#define COUNTER_SLICE_0_ENABLE_ECCf 2405
#define COUNTER_SLICE_0_ERROR_ADDRf 2406
#define COUNTER_SLICE_0_FORCE_UNCORRECTABLE_ERRORf 2407
#define COUNTER_SLICE_0_INITf 2408
#define COUNTER_SLICE_0_INIT_DONEf 2409
#define COUNTER_SLICE_0_INIT_DONE_DISINTf 2410
#define COUNTER_SLICE_0_UNCORRECTED_ERRORf 2411
#define COUNTER_SLICE_0_UNCORRECTED_ERROR_DISINTf 2412
#define COUNTER_SLICE_1_CORRECTED_ERRORf 2413
#define COUNTER_SLICE_1_CORRECTED_ERROR_DISINTf 2414
#define COUNTER_SLICE_1_ENABLE_ECCf 2415
#define COUNTER_SLICE_1_ERROR_ADDRf 2416
#define COUNTER_SLICE_1_FORCE_UNCORRECTABLE_ERRORf 2417
#define COUNTER_SLICE_1_INITf 2418
#define COUNTER_SLICE_1_INIT_DONEf 2419
#define COUNTER_SLICE_1_INIT_DONE_DISINTf 2420
#define COUNTER_SLICE_1_UNCORRECTED_ERRORf 2421
#define COUNTER_SLICE_1_UNCORRECTED_ERROR_DISINTf 2422
#define COUNTER_SLICE_2_CORRECTED_ERRORf 2423
#define COUNTER_SLICE_2_CORRECTED_ERROR_DISINTf 2424
#define COUNTER_SLICE_2_ENABLE_ECCf 2425
#define COUNTER_SLICE_2_ERROR_ADDRf 2426
#define COUNTER_SLICE_2_FORCE_UNCORRECTABLE_ERRORf 2427
#define COUNTER_SLICE_2_INITf 2428
#define COUNTER_SLICE_2_INIT_DONEf 2429
#define COUNTER_SLICE_2_INIT_DONE_DISINTf 2430
#define COUNTER_SLICE_2_UNCORRECTED_ERRORf 2431
#define COUNTER_SLICE_2_UNCORRECTED_ERROR_DISINTf 2432
#define COUNTER_SLICE_3_CORRECTED_ERRORf 2433
#define COUNTER_SLICE_3_CORRECTED_ERROR_DISINTf 2434
#define COUNTER_SLICE_3_ENABLE_ECCf 2435
#define COUNTER_SLICE_3_ERROR_ADDRf 2436
#define COUNTER_SLICE_3_FORCE_UNCORRECTABLE_ERRORf 2437
#define COUNTER_SLICE_3_INITf 2438
#define COUNTER_SLICE_3_INIT_DONEf 2439
#define COUNTER_SLICE_3_INIT_DONE_DISINTf 2440
#define COUNTER_SLICE_3_UNCORRECTED_ERRORf 2441
#define COUNTER_SLICE_3_UNCORRECTED_ERROR_DISINTf 2442
#define COUNTER_WR_ENBf 2443
#define COUNT_0f 2444
#define COUNT_1f 2445
#define COUNT_2f 2446
#define COUNT_3f 2447
#define COUNT_GTE_HITHRf 2448
#define COUNT_HI_THRf 2449
#define COUNT_LO_THRf 2450
#define COUNT_MARGINf 2451
#define COUNT_VALUEf 2452
#define COUT_PIN_G_COLORf 2453
#define COUT_PIN_G_DEC_Cf 2454
#define COUT_PIN_G_DEC_Pf 2455
#define COUT_PIN_R_COLORf 2456
#define COUT_PIN_R_DEC_Cf 2457
#define COUT_PIN_R_DEC_Pf 2458
#define COUT_PIN_Y_COLORf 2459
#define COUT_PIN_Y_DEC_Cf 2460
#define COUT_PIN_Y_DEC_Pf 2461
#define COUT_POUT_G_COLORf 2462
#define COUT_POUT_G_DEC_Cf 2463
#define COUT_POUT_G_DEC_Pf 2464
#define COUT_POUT_R_COLORf 2465
#define COUT_POUT_R_DEC_Cf 2466
#define COUT_POUT_R_DEC_Pf 2467
#define COUT_POUT_Y_COLORf 2468
#define COUT_POUT_Y_DEC_Cf 2469
#define COUT_POUT_Y_DEC_Pf 2470
#define CPf 2471
#define CPBUSCHECKOFFf 2472
#define CPBUS_PHASEf 2473
#define CPB_DCMf 2474
#define CPB_PAR_ERRf 2475
#define CPB_PMf 2476
#define CPB_TMf 2477
#define CPORT_THRESHOLDf 2478
#define CPQEQf 2479
#define CPQERRORPOINTERf 2480
#define CPQLERRf 2481
#define CPQ_COS_QEMPTYf 2482
#define CPQ_EN0f 2483
#define CPQ_EN1f 2484
#define CPQ_EN2f 2485
#define CPQ_EN3f 2486
#define CPQ_EN4f 2487
#define CPQ_EN5f 2488
#define CPQ_EN6f 2489
#define CPQ_EN7f 2490
#define CPQ_EN8f 2491
#define CPQ_EN9f 2492
#define CPQ_JITTERf 2493
#define CPQ_LENOLDf 2494
#define CPQ_PROFILE_INDEX0f 2495
#define CPQ_PROFILE_INDEX1f 2496
#define CPQ_PROFILE_INDEX2f 2497
#define CPQ_PROFILE_INDEX3f 2498
#define CPQ_PROFILE_INDEX4f 2499
#define CPQ_PROFILE_INDEX5f 2500
#define CPQ_PROFILE_INDEX6f 2501
#define CPQ_PROFILE_INDEX7f 2502
#define CPQ_PROFILE_INDEX8f 2503
#define CPQ_PROFILE_INDEX9f 2504
#define CPQ_QNTZFBf 2505
#define CPQ_SIf 2506
#define CPQ_TSSLSf 2507
#define CPUf 2508
#define CPUPKTMETER_FASTCLKf 2509
#define CPUREQ_IDLEf 2510
#define CPUREQ_READYf 2511
#define CPUREQ_READ_RETURN_QUEUEf 2512
#define CPUREQ_STATE_0f 2513
#define CPUREQ_STATE_1f 2514
#define CPUREQ_STATE_2f 2515
#define CPUREQ_STATE_3f 2516
#define CPUREQ_WRITE_DATA_QUEUEf 2517
#define CPUSLOTMINTIMERf 2518
#define CPUXQ_HEADERf 2519
#define CPU_BIST_ENf 2520
#define CPU_CELL_WAIT_COUNTf 2521
#define CPU_COSf 2522
#define CPU_COS_BUCKET_OVERFLOWf 2523
#define CPU_COS_BUCKET_OVERFLOW_MASKf 2524
#define CPU_COS_MAP_TCAM_TMf 2525
#define CPU_DEFAULT_PRIORITYf 2526
#define CPU_FPCOPY_PRIORITYf 2527
#define CPU_ICMP_REDIRECT_PRIORITYf 2528
#define CPU_LKUPFAIL_PRIORITYf 2529
#define CPU_MAC_LIMIT_PRIORITYf 2530
#define CPU_MEMBIST_ENf 2531
#define CPU_MH_CONTROL_PRIORITYf 2532
#define CPU_MIRROR_PRIORITYf 2533
#define CPU_MTUFAIL_PRIORITYf 2534
#define CPU_NOTIFIEDf 2535
#define CPU_NOTIFYf 2536
#define CPU_OPCODEf 2537
#define CPU_PORTNUMf 2538
#define CPU_PORT_BLOCK_MASKf 2539
#define CPU_PORT_BUCKET_OVERFLOWf 2540
#define CPU_PORT_BUCKET_OVERFLOW_MASKf 2541
#define CPU_PROTOCOL_PRIORITYf 2542
#define CPU_PROTO_ARP_PRIORITYf 2543
#define CPU_PROTO_BPDU_PRIORITYf 2544
#define CPU_PROTO_DHCP_PRIORITYf 2545
#define CPU_PROTO_EXCEPTIONS_PRIORITYf 2546
#define CPU_PROTO_IGMP_PRIORITYf 2547
#define CPU_PROTO_IPMC_RESERVED_PRIORITYf 2548
#define CPU_PROTO_IP_OPTIONS_PRIORITYf 2549
#define CPU_PROTO_MMRP_PRIORITYf 2550
#define CPU_PROTO_SRP_PRIORITYf 2551
#define CPU_PROTO_TS_PRIORITYf 2552
#define CPU_QUEUE_IDf 2553
#define CPU_SFLOW_PRIORITYf 2554
#define CPU_STATS_PORT_NUMf 2555
#define CPU_TCf 2556
#define CPU_TC_ENABLEf 2557
#define CPU_TS_POLICY_PAR_ERRf 2558
#define CPU_URGENTf 2559
#define CPU_VFPCOPY_PRIORITYf 2560
#define CPU_WR_TO_ACTIVE_TDMCALf 2561
#define CPU_WR_TO_ACTIVE_TDMCAL_DISINTf 2562
#define CPWf 2563
#define CP_END_END_FAILUREf 2564
#define CP_PORTf 2565
#define CP_QNUMf 2566
#define CP_Q_PROFILE_INDEXf 2567
#define CP_START_AND_END_END_FAILUREf 2568
#define CP_START_START_FAILUREf 2569
#define CQQCFG0_RANGEf 2570
#define CQQCFG1_RANGEf 2571
#define CQ_ACKf 2572
#define CQ_ERRf 2573
#define CQ_REQf 2574
#define CRCf 2575
#define CRCBYTESf 2576
#define CRCENf 2577
#define CRCERRORINTMASKf 2578
#define CRCGENDISf 2579
#define CRCSKIPRXSOPf 2580
#define CRCSKIPTXSOPf 2581
#define CRC_CNT0f 2582
#define CRC_CNT1f 2583
#define CRC_CNT2f 2584
#define CRC_ENf 2585
#define CRC_ERRORf 2586
#define CRC_ERROR_DISINTf 2587
#define CRC_ERROR_DROP_ENABLEf 2588
#define CRC_ERROR_MASKf 2589
#define CRC_ERR_CNT_Af 2590
#define CRC_ERR_CNT_A_DISINTf 2591
#define CRC_ERR_CNT_Bf 2592
#define CRC_ERR_CNT_B_DISINTf 2593
#define CRC_ERR_COUNTERf 2594
#define CRC_FWDf 2595
#define CRC_MODEf 2596
#define CRC_REGEN_MODEf 2597
#define CREDITf 2598
#define CREDITOR_RATE_EXPf 2599
#define CREDITOR_RATE_MANTf 2600
#define CREDITOR_STATEf 2601
#define CREDITOR_STATE0f 2602
#define CREDITOR_STATE1f 2603
#define CREDITOR_STATE2f 2604
#define CREDITOR_STATE3f 2605
#define CREDITOR_STATE_MAPf 2606
#define CREDITSf 2607
#define CREDIT_CELL_XMIT_BUS_ADDRESSf 2608
#define CREDIT_CELL_XMIT_BUS_HITf 2609
#define CREDIT_SHAPE_BUS_ADDRESSf 2610
#define CREDIT_SHAPE_BUS_HITf 2611
#define CRRU_ARBSELf 2612
#define CSf 2613
#define CSAf 2614
#define CSBf 2615
#define CSCf 2616
#define CSDf 2617
#define CSE_CMDMEM_DONEf 2618
#define CSE_SEL_EM_LATENCY7f 2619
#define CS_BOND_MAX_COUNTERf 2620
#define CS_DEQUEUE_HIGH_QUEUE_IDf 2621
#define CS_DEQUEUE_LOW_QUEUE_IDf 2622
#define CS_DEQ_SEGMENTf 2623
#define CS_IF0_FIFO_OVERFLOWf 2624
#define CS_IF0_FIFO_OVERFLOW_DISINTf 2625
#define CS_IF1_FIFO_OVERFLOWf 2626
#define CS_IF1_FIFO_OVERFLOW_DISINTf 2627
#define CS_TREX2_DEBUG_ENABLEf 2628
#define CS_VECTOR_ON_GOOD_PACKET_ONLYf 2629
#define CT0f 2630
#define CT1f 2631
#define CT2f 2632
#define CT3f 2633
#define CTAP_ADJf 2634
#define CTL_RX_BAD_LANEf 2635
#define CTL_RX_BURSTMAXf 2636
#define CTL_RX_FORCE_RESYNC_PULSEf 2637
#define CTL_RX_HAS_BAD_LANEf 2638
#define CTL_RX_LANE_SWAP_0f 2639
#define CTL_RX_LANE_SWAP_1f 2640
#define CTL_RX_LANE_SWAP_10f 2641
#define CTL_RX_LANE_SWAP_11f 2642
#define CTL_RX_LANE_SWAP_12f 2643
#define CTL_RX_LANE_SWAP_13f 2644
#define CTL_RX_LANE_SWAP_14f 2645
#define CTL_RX_LANE_SWAP_15f 2646
#define CTL_RX_LANE_SWAP_2f 2647
#define CTL_RX_LANE_SWAP_3f 2648
#define CTL_RX_LANE_SWAP_4f 2649
#define CTL_RX_LANE_SWAP_5f 2650
#define CTL_RX_LANE_SWAP_6f 2651
#define CTL_RX_LANE_SWAP_7f 2652
#define CTL_RX_LANE_SWAP_8f 2653
#define CTL_RX_LANE_SWAP_9f 2654
#define CTL_RX_LAST_LANEf 2655
#define CTL_RX_MFRAMELEN_MINUS1f 2656
#define CTL_RX_PACKET_MODEf 2657
#define CTL_SEL_WC_TCLK_OUTf 2658
#define CTL_STATE_0f 2659
#define CTL_STATE_1f 2660
#define CTL_STATE_2f 2661
#define CTL_STATE_3f 2662
#define CTL_TX_BAD_LANEf 2663
#define CTL_TX_BURSTMAXf 2664
#define CTL_TX_BURSTSHORTf 2665
#define CTL_TX_CALLEN_MINUS1f 2666
#define CTL_TX_DISABLE_SKIPWORDf 2667
#define CTL_TX_ERRINJ_BADBCTL_DONEf 2668
#define CTL_TX_ERRINJ_BADBCTL_GOf 2669
#define CTL_TX_ERRINJ_BADEOP_DONEf 2670
#define CTL_TX_ERRINJ_BADEOP_GOf 2671
#define CTL_TX_ERRINJ_BADIDLE_DONEf 2672
#define CTL_TX_ERRINJ_BADIDLE_GOf 2673
#define CTL_TX_ERRINJ_BITERR_DONEf 2674
#define CTL_TX_ERRINJ_BITERR_GOf 2675
#define CTL_TX_ERRINJ_BITERR_LANEf 2676
#define CTL_TX_ERRINJ_CRC24_DONEf 2677
#define CTL_TX_ERRINJ_CRC24_GOf 2678
#define CTL_TX_ERRINJ_CRC32_LANEf 2679
#define CTL_TX_ERRINJ_DISPAR_CONTf 2680
#define CTL_TX_ERRINJ_DISPAR_DONEf 2681
#define CTL_TX_ERRINJ_DISPAR_GOf 2682
#define CTL_TX_ERRINJ_DISPAR_LANEf 2683
#define CTL_TX_ERRINJ_FRAMING_CONTf 2684
#define CTL_TX_ERRINJ_FRAMING_DONEf 2685
#define CTL_TX_ERRINJ_FRAMING_GOf 2686
#define CTL_TX_ERRINJ_FRAMING_LANEf 2687
#define CTL_TX_ERRINJ_IEEE_CRC32_DONEf 2688
#define CTL_TX_ERRINJ_IEEE_CRC32_GOf 2689
#define CTL_TX_ERRINJ_IL_CRC32_DONEf 2690
#define CTL_TX_ERRINJ_IL_CRC32_GOf 2691
#define CTL_TX_ERRINJ_MEOP_DONEf 2692
#define CTL_TX_ERRINJ_MEOP_GOf 2693
#define CTL_TX_ERRINJ_MSOP_DONEf 2694
#define CTL_TX_ERRINJ_MSOP_GOf 2695
#define CTL_TX_ERRINJ_SCRAM_CNTf 2696
#define CTL_TX_ERRINJ_SCRAM_DONEf 2697
#define CTL_TX_ERRINJ_SCRAM_GOf 2698
#define CTL_TX_ERRINJ_SCRAM_LANEf 2699
#define CTL_TX_ERRINJ_SYNC_CNTf 2700
#define CTL_TX_ERRINJ_SYNC_DONEf 2701
#define CTL_TX_ERRINJ_SYNC_GOf 2702
#define CTL_TX_ERRINJ_SYNC_LANEf 2703
#define CTL_TX_FC_CALLENf 2704
#define CTL_TX_HAS_BAD_LANEf 2705
#define CTL_TX_LANE_SWAP_0f 2706
#define CTL_TX_LANE_SWAP_1f 2707
#define CTL_TX_LANE_SWAP_10f 2708
#define CTL_TX_LANE_SWAP_11f 2709
#define CTL_TX_LANE_SWAP_12f 2710
#define CTL_TX_LANE_SWAP_13f 2711
#define CTL_TX_LANE_SWAP_14f 2712
#define CTL_TX_LANE_SWAP_15f 2713
#define CTL_TX_LANE_SWAP_2f 2714
#define CTL_TX_LANE_SWAP_3f 2715
#define CTL_TX_LANE_SWAP_4f 2716
#define CTL_TX_LANE_SWAP_5f 2717
#define CTL_TX_LANE_SWAP_6f 2718
#define CTL_TX_LANE_SWAP_7f 2719
#define CTL_TX_LANE_SWAP_8f 2720
#define CTL_TX_LANE_SWAP_9f 2721
#define CTL_TX_LAST_LANEf 2722
#define CTL_TX_MFRAMELEN_MINUS1f 2723
#define CTL_TX_MUBITSf 2724
#define CTL_TX_RDYOUT_THRESHf 2725
#define CTL_TX_RLIM_DELTAf 2726
#define CTL_TX_RLIM_ENABLEf 2727
#define CTL_TX_RLIM_INTVf 2728
#define CTL_TX_RLIM_MAXf 2729
#define CTRL_0f 2730
#define CTRL_1f 2731
#define CTRL_2f 2732
#define CTRL_3f 2733
#define CTRL_4f 2734
#define CTRL_DA1f 2735
#define CTRL_DA2f 2736
#define CTRL_DA3f 2737
#define CTRL_DA4f 2738
#define CTRL_DA5f 2739
#define CTRL_DA6f 2740
#define CTRL_ETHERTYPE1f 2741
#define CTRL_ETHERTYPE2f 2742
#define CTRL_PKTS_TO_CPUf 2743
#define CTRL_SAf 2744
#define CTRREADCLEARENf 2745
#define CTR_COLOR_CNT_ERRf 2746
#define CTR_COLOR_CNT_ERR_ENf 2747
#define CTR_ENABLE_PARITYf 2748
#define CTR_ERRf 2749
#define CTR_FORCE_PARITY_ERRORf 2750
#define CTR_MC_CNTf 2751
#define CTR_MC_CNT_ENf 2752
#define CTR_MEM_CORRECTED_ERRORf 2753
#define CTR_MEM_CORRECTED_ERROR_DISINTf 2754
#define CTR_MEM_ENABLE_ECCf 2755
#define CTR_MEM_FORCE_UNCORRECTABLE_ERRORf 2756
#define CTR_MEM_UNCORRECTED_ERRORf 2757
#define CTR_MEM_UNCORRECTED_ERROR_DISINTf 2758
#define CTR_PARITY_CHK_ENf 2759
#define CTR_UC_CNTf 2760
#define CTR_UC_CNT_ENf 2761
#define CTR_UNCORRECTED_ERRORf 2762
#define CTR_UNCORRECTED_ERROR_DISINTf 2763
#define CTS_IDLEf 2764
#define CTS_READYf 2765
#define CTS_READ_RETURN_QUEUEf 2766
#define CTS_STATE_0f 2767
#define CTS_STATE_1f 2768
#define CTS_STATE_2f 2769
#define CTS_STATE_3f 2770
#define CTS_WRITE_DATA_QUEUEf 2771
#define CTXT_HIT_ALLOWf 2772
#define CTX_ACKf 2773
#define CTX_REQf 2774
#define CT_SLICE0f 2775
#define CT_SLICE1f 2776
#define CT_SLICE2f 2777
#define CT_SLICE3f 2778
#define CT_SLICE4f 2779
#define CT_SLICE5f 2780
#define CT_SLICE6f 2781
#define CT_SLICE7f 2782
#define CUPD40f 2783
#define CUPD_ACKf 2784
#define CUPD_GT2_PER_TS_ERRORf 2785
#define CUPD_GT2_PER_TS_ERROR_DISINTf 2786
#define CUPD_GT2_PER_TS_HALT_ENf 2787
#define CUPD_REQf 2788
#define CUPD_SAW0_ERRORf 2789
#define CUPD_SAW0_ERROR_DISINTf 2790
#define CUPD_SAW0_HALT_ENf 2791
#define CUPD_SAW1_EXP0_ERRORf 2792
#define CUPD_SAW1_EXP0_HALT_ENf 2793
#define CUPD_SAW1_EXP2_ERRORf 2794
#define CUPD_SAW1_EXP2_ERROR_DISINTf 2795
#define CUPD_SAW1_EXP2_HALT_ENf 2796
#define CUPD_SAW2_EXP1_ERRORf 2797
#define CUPD_SAW2_EXP1_ERROR_DISINTf 2798
#define CUPD_SAW2_EXP1_HALT_ENf 2799
#define CUPD_SOT_BEFORE_TX_ERRORf 2800
#define CUPD_SOT_BEFORE_TX_ERROR_DISINTf 2801
#define CUPD_SOT_BEFORE_TX_HALT_ENf 2802
#define CURPCf 2803
#define CURRENT_CALENDARf 2804
#define CURRENT_CHILDf 2805
#define CURRENT_CHILD_ODDf 2806
#define CURRENT_CSf 2807
#define CURRENT_CS_ODDf 2808
#define CURRENT_ERROR_CCM_DEFECTf 2809
#define CURRENT_PRIf 2810
#define CURRENT_PRI_ODDf 2811
#define CURRENT_RMEP_CCM_DEFECTf 2812
#define CURRENT_RMEP_INTERFACE_STATUS_DEFECTf 2813
#define CURRENT_RMEP_LAST_RDIf 2814
#define CURRENT_RMEP_PORT_STATUS_DEFECTf 2815
#define CURRENT_SOME_RDI_DEFECTf 2816
#define CURRENT_SOME_RMEP_CCM_DEFECTf 2817
#define CURRENT_TIMEf 2818
#define CURRENT_TIME_Af 2819
#define CURRENT_TIME_Bf 2820
#define CURRENT_XCON_CCM_DEFECTf 2821
#define CURR_EPOCH_STATEf 2822
#define CURR_FAILOVERf 2823
#define CUR_ENTRY_ADRf 2824
#define CU_BUF0_CORRECTED_ERRORf 2825
#define CU_BUF0_ECC_ERROR_ADDRESSf 2826
#define CU_BUF0_ENABLE_ECCf 2827
#define CU_BUF0_FORCE_UNCORRECTABLE_ERRORf 2828
#define CU_BUF0_UNCORRECTED_ERRORf 2829
#define CU_BUF1_CORRECTED_ERRORf 2830
#define CU_BUF1_ECC_ERROR_ADDRESSf 2831
#define CU_BUF1_ENABLE_ECCf 2832
#define CU_BUF1_FORCE_UNCORRECTABLE_ERRORf 2833
#define CU_BUF1_UNCORRECTED_ERRORf 2834
#define CU_BUF2_CORRECTED_ERRORf 2835
#define CU_BUF2_ECC_ERROR_ADDRESSf 2836
#define CU_BUF2_ENABLE_ECCf 2837
#define CU_BUF2_FORCE_UNCORRECTABLE_ERRORf 2838
#define CU_BUF2_UNCORRECTED_ERRORf 2839
#define CU_BUF3_CORRECTED_ERRORf 2840
#define CU_BUF3_ECC_ERROR_ADDRESSf 2841
#define CU_BUF3_ENABLE_ECCf 2842
#define CU_BUF3_FORCE_UNCORRECTABLE_ERRORf 2843
#define CU_BUF3_UNCORRECTED_ERRORf 2844
#define CVIDf 2845
#define CVLAN_CFI_AS_CNGf 2846
#define CWORDf 2847
#define CW_CHECK_CTRLf 2848
#define CW_INSERT_FLAGf 2849
#define CW_PRESENTf 2850
#define CYCLES_PER_TICKf 2851
#define CZf 2852
#define C_ETHERTYPEf 2853
#define C_ISID_MASKf 2854
#define C_ITAGf 2855
#define C_MC_DMAC_Af 2856
#define C_MC_DMAC_Bf 2857
#define D0f 2858
#define D1f 2859
#define D2f 2860
#define D3f 2861
#define DAf 2862
#define DATf 2863
#define DATAf 2864
#define DATA0f 2865
#define DATA0_0f 2866
#define DATA0_1f 2867
#define DATA0_2f 2868
#define DATA1f 2869
#define DATA10f 2870
#define DATA11f 2871
#define DATA12f 2872
#define DATA13f 2873
#define DATA14f 2874
#define DATA15f 2875
#define DATA16f 2876
#define DATA1_0f 2877
#define DATA1_1f 2878
#define DATA1_2f 2879
#define DATA2f 2880
#define DATA3f 2881
#define DATA4f 2882
#define DATA5f 2883
#define DATA6f 2884
#define DATA7f 2885
#define DATA8f 2886
#define DATA9f 2887
#define DATAOFFSET1f 2888
#define DATAOFFSET2f 2889
#define DATAOFFSET3f 2890
#define DATAOFFSET4f 2891
#define DATAOFFSET5f 2892
#define DATAOFFSET6f 2893
#define DATAOFFSET7f 2894
#define DATAOFFSET8f 2895
#define DATASIZEf 2896
#define DATAWIDTHf 2897
#define DATA_0f 2898
#define DATA_1f 2899
#define DATA_1023_768f 2900
#define DATA_2f 2901
#define DATA_255_0f 2902
#define DATA_3f 2903
#define DATA_511_256f 2904
#define DATA_767_512f 2905
#define DATA_AGRf 2906
#define DATA_BYTES_0_3f 2907
#define DATA_BYTES_12_15f 2908
#define DATA_BYTES_4_7f 2909
#define DATA_BYTES_8_11f 2910
#define DATA_CLASS_2f 2911
#define DATA_FIELDSf 2912
#define DATA_INFOf 2913
#define DATA_KEYf 2914
#define DATA_LENf 2915
#define DATA_MASKf 2916
#define DATA_PAD_DRIVEf 2917
#define DATA_PAD_SLEWf 2918
#define DATA_WIDTHf 2919
#define DA_15_3f 2920
#define DA_47_16f 2921
#define DA_HIf 2922
#define DA_LOf 2923
#define DBAGEEVENT_CORRECTED_ERRORf 2924
#define DBAGEEVENT_CORRECTED_ERROR_DISINTf 2925
#define DBAGEEVENT_ECC_ERROR_ADDRESSf 2926
#define DBAGEEVENT_ENABLE_ECCf 2927
#define DBAGEEVENT_FORCE_UNCORRECTABLE_ERRORf 2928
#define DBAGEEVENT_TMAf 2929
#define DBAGEEVENT_TMBf 2930
#define DBAGEEVENT_UNCORRECTED_ERRORf 2931
#define DBAGEEVENT_UNCORRECTED_ERROR_DISINTf 2932
#define DBAGEFLAGS_CORRECTED_ERRORf 2933
#define DBAGEFLAGS_CORRECTED_ERROR_DISINTf 2934
#define DBAGEFLAGS_ECC_ERROR_ADDRESSf 2935
#define DBAGEFLAGS_ENABLE_ECCf 2936
#define DBAGEFLAGS_FORCE_UNCORRECTABLE_ERRORf 2937
#define DBAGEFLAGS_TMA_MEM0f 2938
#define DBAGEFLAGS_TMA_MEM1f 2939
#define DBAGEFLAGS_TMB_MEM0f 2940
#define DBAGEFLAGS_TMB_MEM1f 2941
#define DBAGEFLAGS_UNCORRECTED_ERRORf 2942
#define DBAGEFLAGS_UNCORRECTED_ERROR_DISINTf 2943
#define DBAGEH0_CORRECTED_ERRORf 2944
#define DBAGEH0_CORRECTED_ERROR_DISINTf 2945
#define DBAGEH0_ECC_ERROR_ADDRESSf 2946
#define DBAGEH0_ENABLE_ECCf 2947
#define DBAGEH0_FORCE_UNCORRECTABLE_ERRORf 2948
#define DBAGEH0_TMA_MEM0_TMf 2949
#define DBAGEH0_TMA_MEM1_TMf 2950
#define DBAGEH0_TMB_MEM0_TMf 2951
#define DBAGEH0_TMB_MEM1_TMf 2952
#define DBAGEH0_UNCORRECTED_ERRORf 2953
#define DBAGEH0_UNCORRECTED_ERROR_DISINTf 2954
#define DBAGEH1_CORRECTED_ERRORf 2955
#define DBAGEH1_CORRECTED_ERROR_DISINTf 2956
#define DBAGEH1_ECC_ERROR_ADDRESSf 2957
#define DBAGEH1_ENABLE_ECCf 2958
#define DBAGEH1_FORCE_UNCORRECTABLE_ERRORf 2959
#define DBAGEH1_TMA_MEM0_TMf 2960
#define DBAGEH1_TMA_MEM1_TMf 2961
#define DBAGEH1_TMB_MEM0_TMf 2962
#define DBAGEH1_TMB_MEM1_TMf 2963
#define DBAGEH1_UNCORRECTED_ERRORf 2964
#define DBAGEH1_UNCORRECTED_ERROR_DISINTf 2965
#define DBAGEL0_CORRECTED_ERRORf 2966
#define DBAGEL0_CORRECTED_ERROR_DISINTf 2967
#define DBAGEL0_ECC_ERROR_ADDRESSf 2968
#define DBAGEL0_ENABLE_ECCf 2969
#define DBAGEL0_FORCE_UNCORRECTABLE_ERRORf 2970
#define DBAGEL0_TMA_MEM0_TMf 2971
#define DBAGEL0_TMA_MEM1_TMf 2972
#define DBAGEL0_TMB_MEM0_TMf 2973
#define DBAGEL0_TMB_MEM1_TMf 2974
#define DBAGEL0_UNCORRECTED_ERRORf 2975
#define DBAGEL0_UNCORRECTED_ERROR_DISINTf 2976
#define DBAGEL1_CORRECTED_ERRORf 2977
#define DBAGEL1_CORRECTED_ERROR_DISINTf 2978
#define DBAGEL1_ECC_ERROR_ADDRESSf 2979
#define DBAGEL1_ENABLE_ECCf 2980
#define DBAGEL1_FORCE_UNCORRECTABLE_ERRORf 2981
#define DBAGEL1_TMA_MEM0_TMf 2982
#define DBAGEL1_TMA_MEM1_TMf 2983
#define DBAGEL1_TMB_MEM0_TMf 2984
#define DBAGEL1_TMB_MEM1_TMf 2985
#define DBAGEL1_UNCORRECTED_ERRORf 2986
#define DBAGEL1_UNCORRECTED_ERROR_DISINTf 2987
#define DBAGETHRESH_CORRECTED_ERRORf 2988
#define DBAGETHRESH_CORRECTED_ERROR_DISINTf 2989
#define DBAGETHRESH_ECC_ERROR_ADDRESSf 2990
#define DBAGETHRESH_ENABLE_ECCf 2991
#define DBAGETHRESH_FORCE_UNCORRECTABLE_ERRORf 2992
#define DBAGETHRESH_TMf 2993
#define DBAGETHRESH_UNCORRECTED_ERRORf 2994
#define DBAGETHRESH_UNCORRECTED_ERROR_DISINTf 2995
#define DBBAACRED0_CORRECTED_ERRORf 2996
#define DBBAACRED0_CORRECTED_ERROR_DISINTf 2997
#define DBBAACRED0_ECC_ERROR_ADDRESSf 2998
#define DBBAACRED0_ENABLE_ECCf 2999
#define DBBAACRED0_FORCE_UNCORRECTABLE_ERRORf 3000
#define DBBAACRED0_MEM0_TMf 3001
#define DBBAACRED0_MEM1_TMf 3002
#define DBBAACRED0_UNCORRECTED_ERRORf 3003
#define DBBAACRED0_UNCORRECTED_ERROR_DISINTf 3004
#define DBBAACRED1_CORRECTED_ERRORf 3005
#define DBBAACRED1_CORRECTED_ERROR_DISINTf 3006
#define DBBAACRED1_ECC_ERROR_ADDRESSf 3007
#define DBBAACRED1_ENABLE_ECCf 3008
#define DBBAACRED1_FORCE_UNCORRECTABLE_ERRORf 3009
#define DBBAACRED1_MEM0_TMf 3010
#define DBBAACRED1_MEM1_TMf 3011
#define DBBAACRED1_UNCORRECTED_ERRORf 3012
#define DBBAACRED1_UNCORRECTED_ERROR_DISINTf 3013
#define DBBAACRED2_CORRECTED_ERRORf 3014
#define DBBAACRED2_CORRECTED_ERROR_DISINTf 3015
#define DBBAACRED2_ECC_ERROR_ADDRESSf 3016
#define DBBAACRED2_ENABLE_ECCf 3017
#define DBBAACRED2_FORCE_UNCORRECTABLE_ERRORf 3018
#define DBBAACRED2_MEM0_TMf 3019
#define DBBAACRED2_MEM1_TMf 3020
#define DBBAACRED2_UNCORRECTED_ERRORf 3021
#define DBBAACRED2_UNCORRECTED_ERROR_DISINTf 3022
#define DBBAACRED3_CORRECTED_ERRORf 3023
#define DBBAACRED3_CORRECTED_ERROR_DISINTf 3024
#define DBBAACRED3_ECC_ERROR_ADDRESSf 3025
#define DBBAACRED3_ENABLE_ECCf 3026
#define DBBAACRED3_FORCE_UNCORRECTABLE_ERRORf 3027
#define DBBAACRED3_MEM0_TMf 3028
#define DBBAACRED3_MEM1_TMf 3029
#define DBBAACRED3_UNCORRECTED_ERRORf 3030
#define DBBAACRED3_UNCORRECTED_ERROR_DISINTf 3031
#define DBBAAEVENT_CORRECTED_ERRORf 3032
#define DBBAAEVENT_CORRECTED_ERROR_DISINTf 3033
#define DBBAAEVENT_ECC_ERROR_ADDRESSf 3034
#define DBBAAEVENT_ENABLE_ECCf 3035
#define DBBAAEVENT_FORCE_UNCORRECTABLE_ERRORf 3036
#define DBBAAEVENT_TMf 3037
#define DBBAAEVENT_UNCORRECTED_ERRORf 3038
#define DBBAAEVENT_UNCORRECTED_ERROR_DISINTf 3039
#define DBBAALEAKA0_CORRECTED_ERRORf 3040
#define DBBAALEAKA0_CORRECTED_ERROR_DISINTf 3041
#define DBBAALEAKA0_ECC_ERROR_ADDRESSf 3042
#define DBBAALEAKA0_ENABLE_ECCf 3043
#define DBBAALEAKA0_FORCE_UNCORRECTABLE_ERRORf 3044
#define DBBAALEAKA0_TMf 3045
#define DBBAALEAKA0_UNCORRECTED_ERRORf 3046
#define DBBAALEAKA0_UNCORRECTED_ERROR_DISINTf 3047
#define DBBAALEAKA1_CORRECTED_ERRORf 3048
#define DBBAALEAKA1_CORRECTED_ERROR_DISINTf 3049
#define DBBAALEAKA1_ECC_ERROR_ADDRESSf 3050
#define DBBAALEAKA1_ENABLE_ECCf 3051
#define DBBAALEAKA1_FORCE_UNCORRECTABLE_ERRORf 3052
#define DBBAALEAKA1_TMf 3053
#define DBBAALEAKA1_UNCORRECTED_ERRORf 3054
#define DBBAALEAKA1_UNCORRECTED_ERROR_DISINTf 3055
#define DBBAALEAKA2_CORRECTED_ERRORf 3056
#define DBBAALEAKA2_CORRECTED_ERROR_DISINTf 3057
#define DBBAALEAKA2_ECC_ERROR_ADDRESSf 3058
#define DBBAALEAKA2_ENABLE_ECCf 3059
#define DBBAALEAKA2_FORCE_UNCORRECTABLE_ERRORf 3060
#define DBBAALEAKA2_TMf 3061
#define DBBAALEAKA2_UNCORRECTED_ERRORf 3062
#define DBBAALEAKA2_UNCORRECTED_ERROR_DISINTf 3063
#define DBBAALEAKA3_CORRECTED_ERRORf 3064
#define DBBAALEAKA3_CORRECTED_ERROR_DISINTf 3065
#define DBBAALEAKA3_ECC_ERROR_ADDRESSf 3066
#define DBBAALEAKA3_ENABLE_ECCf 3067
#define DBBAALEAKA3_FORCE_UNCORRECTABLE_ERRORf 3068
#define DBBAALEAKA3_TMf 3069
#define DBBAALEAKA3_UNCORRECTED_ERRORf 3070
#define DBBAALEAKA3_UNCORRECTED_ERROR_DISINTf 3071
#define DBBAALEAKB0_CORRECTED_ERRORf 3072
#define DBBAALEAKB0_CORRECTED_ERROR_DISINTf 3073
#define DBBAALEAKB0_ECC_ERROR_ADDRESSf 3074
#define DBBAALEAKB0_ENABLE_ECCf 3075
#define DBBAALEAKB0_FORCE_UNCORRECTABLE_ERRORf 3076
#define DBBAALEAKB0_TMf 3077
#define DBBAALEAKB0_UNCORRECTED_ERRORf 3078
#define DBBAALEAKB0_UNCORRECTED_ERROR_DISINTf 3079
#define DBBAALEAKB1_CORRECTED_ERRORf 3080
#define DBBAALEAKB1_CORRECTED_ERROR_DISINTf 3081
#define DBBAALEAKB1_ECC_ERROR_ADDRESSf 3082
#define DBBAALEAKB1_ENABLE_ECCf 3083
#define DBBAALEAKB1_FORCE_UNCORRECTABLE_ERRORf 3084
#define DBBAALEAKB1_TMf 3085
#define DBBAALEAKB1_UNCORRECTED_ERRORf 3086
#define DBBAALEAKB1_UNCORRECTED_ERROR_DISINTf 3087
#define DBBAALEAKB2_CORRECTED_ERRORf 3088
#define DBBAALEAKB2_CORRECTED_ERROR_DISINTf 3089
#define DBBAALEAKB2_ECC_ERROR_ADDRESSf 3090
#define DBBAALEAKB2_ENABLE_ECCf 3091
#define DBBAALEAKB2_FORCE_UNCORRECTABLE_ERRORf 3092
#define DBBAALEAKB2_TMf 3093
#define DBBAALEAKB2_UNCORRECTED_ERRORf 3094
#define DBBAALEAKB2_UNCORRECTED_ERROR_DISINTf 3095
#define DBBAALEAKB3_CORRECTED_ERRORf 3096
#define DBBAALEAKB3_CORRECTED_ERROR_DISINTf 3097
#define DBBAALEAKB3_ECC_ERROR_ADDRESSf 3098
#define DBBAALEAKB3_ENABLE_ECCf 3099
#define DBBAALEAKB3_FORCE_UNCORRECTABLE_ERRORf 3100
#define DBBAALEAKB3_TMf 3101
#define DBBAALEAKB3_UNCORRECTED_ERRORf 3102
#define DBBAALEAKB3_UNCORRECTED_ERROR_DISINTf 3103
#define DBBAASTATEHUNGRY_CORRECTED_ERRORf 3104
#define DBBAASTATEHUNGRY_CORRECTED_ERROR_DISINTf 3105
#define DBBAASTATEHUNGRY_ECC_ERROR_ADDRESSf 3106
#define DBBAASTATEHUNGRY_ENABLE_ECCf 3107
#define DBBAASTATEHUNGRY_FORCE_UNCORRECTABLE_ERRORf 3108
#define DBBAASTATEHUNGRY_TMf 3109
#define DBBAASTATEHUNGRY_UNCORRECTED_ERRORf 3110
#define DBBAASTATEHUNGRY_UNCORRECTED_ERROR_DISINTf 3111
#define DBBAASTATESTARVING_CORRECTED_ERRORf 3112
#define DBBAASTATESTARVING_CORRECTED_ERROR_DISINTf 3113
#define DBBAASTATESTARVING_ECC_ERROR_ADDRESSf 3114
#define DBBAASTATESTARVING_ENABLE_ECCf 3115
#define DBBAASTATESTARVING_FORCE_UNCORRECTABLE_ERRORf 3116
#define DBBAASTATESTARVING_TMf 3117
#define DBBAASTATESTARVING_UNCORRECTED_ERRORf 3118
#define DBBAASTATESTARVING_UNCORRECTED_ERROR_DISINTf 3119
#define DBBSE_CORRECTED_ERRORf 3120
#define DBBSE_CORRECTED_ERROR_DISINTf 3121
#define DBBSE_ECC_ERROR_ADDRESSf 3122
#define DBBSE_ENABLE_ECCf 3123
#define DBBSE_FORCE_UNCORRECTABLE_ERRORf 3124
#define DBBSE_TMf 3125
#define DBBSE_UNCORRECTED_ERRORf 3126
#define DBBSE_UNCORRECTED_ERROR_DISINTf 3127
#define DBBSN_CORRECTED_ERRORf 3128
#define DBBSN_CORRECTED_ERROR_DISINTf 3129
#define DBBSN_ECC_ERROR_ADDRESSf 3130
#define DBBSN_ENABLE_ECCf 3131
#define DBBSN_FORCE_UNCORRECTABLE_ERRORf 3132
#define DBBSN_TMf 3133
#define DBBSN_UNCORRECTED_ERRORf 3134
#define DBBSN_UNCORRECTED_ERROR_DISINTf 3135
#define DBCAL0_CORRECTED_ERRORf 3136
#define DBCAL0_CORRECTED_ERROR_DISINTf 3137
#define DBCAL0_ECC_ERROR_ADDRESSf 3138
#define DBCAL0_ENABLE_ECCf 3139
#define DBCAL0_FORCE_UNCORRECTABLE_ERRORf 3140
#define DBCAL0_TMf 3141
#define DBCAL0_UNCORRECTED_ERRORf 3142
#define DBCAL0_UNCORRECTED_ERROR_DISINTf 3143
#define DBCAL1_CORRECTED_ERRORf 3144
#define DBCAL1_CORRECTED_ERROR_DISINTf 3145
#define DBCAL1_ECC_ERROR_ADDRESSf 3146
#define DBCAL1_ENABLE_ECCf 3147
#define DBCAL1_FORCE_UNCORRECTABLE_ERRORf 3148
#define DBCAL1_TMf 3149
#define DBCAL1_UNCORRECTED_ERRORf 3150
#define DBCAL1_UNCORRECTED_ERROR_DISINTf 3151
#define DBE2NT_CORRECTED_ERRORf 3152
#define DBE2NT_CORRECTED_ERROR_DISINTf 3153
#define DBE2NT_ECC_ERROR_ADDRESSf 3154
#define DBE2NT_ENABLE_ECCf 3155
#define DBE2NT_FORCE_UNCORRECTABLE_ERRORf 3156
#define DBE2NT_TMf 3157
#define DBE2NT_UNCORRECTED_ERRORf 3158
#define DBE2NT_UNCORRECTED_ERROR_DISINTf 3159
#define DBG_DATAf 3160
#define DBG_TRIGGERf 3161
#define DBG_XLP_FIFO_ENf 3162
#define DBLASTSENT_CORRECTED_ERRORf 3163
#define DBLASTSENT_CORRECTED_ERROR_DISINTf 3164
#define DBLASTSENT_ECC_ERROR_ADDRESSf 3165
#define DBLASTSENT_ENABLE_ECCf 3166
#define DBLASTSENT_FORCE_UNCORRECTABLE_ERRORf 3167
#define DBLASTSENT_TMAf 3168
#define DBLASTSENT_TMBf 3169
#define DBLASTSENT_UNCORRECTED_ERRORf 3170
#define DBLASTSENT_UNCORRECTED_ERROR_DISINTf 3171
#define DBLN2Q_CORRECTED_ERRORf 3172
#define DBLN2Q_CORRECTED_ERROR_DISINTf 3173
#define DBLN2Q_ECC_ERROR_ADDRESSf 3174
#define DBLN2Q_ENABLE_ECCf 3175
#define DBLN2Q_FORCE_UNCORRECTABLE_ERRORf 3176
#define DBLN2Q_TMf 3177
#define DBLN2Q_UNCORRECTED_ERRORf 3178
#define DBLN2Q_UNCORRECTED_ERROR_DISINTf 3179
#define DBPLUT_CORRECTED_ERRORf 3180
#define DBPLUT_CORRECTED_ERROR_DISINTf 3181
#define DBPLUT_ECC_ERROR_ADDRESSf 3182
#define DBPLUT_ENABLE_ECCf 3183
#define DBPLUT_FORCE_UNCORRECTABLE_ERRORf 3184
#define DBPLUT_TMf 3185
#define DBPLUT_UNCORRECTED_ERRORf 3186
#define DBPLUT_UNCORRECTED_ERROR_DISINTf 3187
#define DBPUPFIFO_HI_CORRECTED_ERRORf 3188
#define DBPUPFIFO_HI_CORRECTED_ERROR_DISINTf 3189
#define DBPUPFIFO_HI_ECC_ERROR_ADDRESSf 3190
#define DBPUPFIFO_HI_ENABLE_ECCf 3191
#define DBPUPFIFO_HI_FORCE_UNCORRECTABLE_ERRORf 3192
#define DBPUPFIFO_HI_TMf 3193
#define DBPUPFIFO_HI_UNCORRECTED_ERRORf 3194
#define DBPUPFIFO_HI_UNCORRECTED_ERROR_DISINTf 3195
#define DBPUPFIFO_LO_CORRECTED_ERRORf 3196
#define DBPUPFIFO_LO_CORRECTED_ERROR_DISINTf 3197
#define DBPUPFIFO_LO_ECC_ERROR_ADDRESSf 3198
#define DBPUPFIFO_LO_ENABLE_ECCf 3199
#define DBPUPFIFO_LO_FORCE_UNCORRECTABLE_ERRORf 3200
#define DBPUPFIFO_LO_TMf 3201
#define DBPUPFIFO_LO_UNCORRECTED_ERRORf 3202
#define DBPUPFIFO_LO_UNCORRECTED_ERROR_DISINTf 3203
#define DBQ2SC0_CORRECTED_ERRORf 3204
#define DBQ2SC0_CORRECTED_ERROR_DISINTf 3205
#define DBQ2SC0_ECC_ERROR_ADDRESSf 3206
#define DBQ2SC0_ENABLE_ECCf 3207
#define DBQ2SC0_FORCE_UNCORRECTABLE_ERRORf 3208
#define DBQ2SC0_TMf 3209
#define DBQ2SC0_UNCORRECTED_ERRORf 3210
#define DBQ2SC0_UNCORRECTED_ERROR_DISINTf 3211
#define DBQ2SC1_CORRECTED_ERRORf 3212
#define DBQ2SC1_CORRECTED_ERROR_DISINTf 3213
#define DBQ2SC1_ECC_ERROR_ADDRESSf 3214
#define DBQ2SC1_ENABLE_ECCf 3215
#define DBQ2SC1_FORCE_UNCORRECTABLE_ERRORf 3216
#define DBQ2SC1_TMf 3217
#define DBQ2SC1_UNCORRECTED_ERRORf 3218
#define DBQ2SC1_UNCORRECTED_ERROR_DISINTf 3219
#define DBQ2SC2_CORRECTED_ERRORf 3220
#define DBQ2SC2_CORRECTED_ERROR_DISINTf 3221
#define DBQ2SC2_ECC_ERROR_ADDRESSf 3222
#define DBQ2SC2_ENABLE_ECCf 3223
#define DBQ2SC2_FORCE_UNCORRECTABLE_ERRORf 3224
#define DBQ2SC2_TMf 3225
#define DBQ2SC2_UNCORRECTED_ERRORf 3226
#define DBQ2SC2_UNCORRECTED_ERROR_DISINTf 3227
#define DBQ2SC3_CORRECTED_ERRORf 3228
#define DBQ2SC3_CORRECTED_ERROR_DISINTf 3229
#define DBQ2SC3_ECC_ERROR_ADDRESSf 3230
#define DBQ2SC3_ENABLE_ECCf 3231
#define DBQ2SC3_FORCE_UNCORRECTABLE_ERRORf 3232
#define DBQ2SC3_TMf 3233
#define DBQ2SC3_UNCORRECTED_ERRORf 3234
#define DBQ2SC3_UNCORRECTED_ERROR_DISINTf 3235
#define DBQPARAMS0_CORRECTED_ERRORf 3236
#define DBQPARAMS0_CORRECTED_ERROR_DISINTf 3237
#define DBQPARAMS0_ECC_ERROR_ADDRESSf 3238
#define DBQPARAMS0_ENABLE_ECCf 3239
#define DBQPARAMS0_FORCE_UNCORRECTABLE_ERRORf 3240
#define DBQPARAMS0_TMf 3241
#define DBQPARAMS0_UNCORRECTED_ERRORf 3242
#define DBQPARAMS0_UNCORRECTED_ERROR_DISINTf 3243
#define DBQPARAMS1_CORRECTED_ERRORf 3244
#define DBQPARAMS1_CORRECTED_ERROR_DISINTf 3245
#define DBQPARAMS1_ECC_ERROR_ADDRESSf 3246
#define DBQPARAMS1_ENABLE_ECCf 3247
#define DBQPARAMS1_FORCE_UNCORRECTABLE_ERRORf 3248
#define DBQPARAMS1_TMf 3249
#define DBQPARAMS1_UNCORRECTED_ERRORf 3250
#define DBQPARAMS1_UNCORRECTED_ERROR_DISINTf 3251
#define DBQSTATE0_CORRECTED_ERRORf 3252
#define DBQSTATE0_CORRECTED_ERROR_DISINTf 3253
#define DBQSTATE0_ECC_ERROR_ADDRESSf 3254
#define DBQSTATE0_ENABLE_ECCf 3255
#define DBQSTATE0_FORCE_UNCORRECTABLE_ERRORf 3256
#define DBQSTATE0_TMf 3257
#define DBQSTATE0_UNCORRECTED_ERRORf 3258
#define DBQSTATE0_UNCORRECTED_ERROR_DISINTf 3259
#define DBQSTATE1_CORRECTED_ERRORf 3260
#define DBQSTATE1_CORRECTED_ERROR_DISINTf 3261
#define DBQSTATE1_ECC_ERROR_ADDRESSf 3262
#define DBQSTATE1_ENABLE_ECCf 3263
#define DBQSTATE1_FORCE_UNCORRECTABLE_ERRORf 3264
#define DBQSTATE1_TMf 3265
#define DBQSTATE1_UNCORRECTED_ERRORf 3266
#define DBQSTATE1_UNCORRECTED_ERROR_DISINTf 3267
#define DBQTHRESH0_CORRECTED_ERRORf 3268
#define DBQTHRESH0_CORRECTED_ERROR_DISINTf 3269
#define DBQTHRESH0_ECC_ERROR_ADDRESSf 3270
#define DBQTHRESH0_ENABLE_ECCf 3271
#define DBQTHRESH0_FORCE_UNCORRECTABLE_ERRORf 3272
#define DBQTHRESH0_TMf 3273
#define DBQTHRESH0_UNCORRECTED_ERRORf 3274
#define DBQTHRESH0_UNCORRECTED_ERROR_DISINTf 3275
#define DBQTHRESH1_CORRECTED_ERRORf 3276
#define DBQTHRESH1_CORRECTED_ERROR_DISINTf 3277
#define DBQTHRESH1_ECC_ERROR_ADDRESSf 3278
#define DBQTHRESH1_ENABLE_ECCf 3279
#define DBQTHRESH1_FORCE_UNCORRECTABLE_ERRORf 3280
#define DBQTHRESH1_TMf 3281
#define DBQTHRESH1_UNCORRECTED_ERRORf 3282
#define DBQTHRESH1_UNCORRECTED_ERROR_DISINTf 3283
#define DBS2N_CORRECTED_ERRORf 3284
#define DBS2N_CORRECTED_ERROR_DISINTf 3285
#define DBS2N_ECC_ERROR_ADDRESSf 3286
#define DBS2N_ENABLE_ECCf 3287
#define DBS2N_FORCE_UNCORRECTABLE_ERRORf 3288
#define DBS2N_TMf 3289
#define DBS2N_UNCORRECTED_ERRORf 3290
#define DBS2N_UNCORRECTED_ERROR_DISINTf 3291
#define DBS2Q_CORRECTED_ERRORf 3292
#define DBS2Q_CORRECTED_ERROR_DISINTf 3293
#define DBS2Q_ECC_ERROR_ADDRESSf 3294
#define DBS2Q_ENABLE_ECCf 3295
#define DBS2Q_FORCE_UNCORRECTABLE_ERRORf 3296
#define DBS2Q_TMf 3297
#define DBS2Q_UNCORRECTED_ERRORf 3298
#define DBS2Q_UNCORRECTED_ERROR_DISINTf 3299
#define DBSHAPERCRED0_CORRECTED_ERRORf 3300
#define DBSHAPERCRED0_CORRECTED_ERROR_DISINTf 3301
#define DBSHAPERCRED0_ECC_ERROR_ADDRESSf 3302
#define DBSHAPERCRED0_ENABLE_ECCf 3303
#define DBSHAPERCRED0_FORCE_UNCORRECTABLE_ERRORf 3304
#define DBSHAPERCRED0_TMf 3305
#define DBSHAPERCRED0_UNCORRECTED_ERRORf 3306
#define DBSHAPERCRED0_UNCORRECTED_ERROR_DISINTf 3307
#define DBSHAPERCRED1_CORRECTED_ERRORf 3308
#define DBSHAPERCRED1_CORRECTED_ERROR_DISINTf 3309
#define DBSHAPERCRED1_ECC_ERROR_ADDRESSf 3310
#define DBSHAPERCRED1_ENABLE_ECCf 3311
#define DBSHAPERCRED1_FORCE_UNCORRECTABLE_ERRORf 3312
#define DBSHAPERCRED1_TMf 3313
#define DBSHAPERCRED1_UNCORRECTED_ERRORf 3314
#define DBSHAPERCRED1_UNCORRECTED_ERROR_DISINTf 3315
#define DBSHAPERCRED2_CORRECTED_ERRORf 3316
#define DBSHAPERCRED2_CORRECTED_ERROR_DISINTf 3317
#define DBSHAPERCRED2_ECC_ERROR_ADDRESSf 3318
#define DBSHAPERCRED2_ENABLE_ECCf 3319
#define DBSHAPERCRED2_FORCE_UNCORRECTABLE_ERRORf 3320
#define DBSHAPERCRED2_TMf 3321
#define DBSHAPERCRED2_UNCORRECTED_ERRORf 3322
#define DBSHAPERCRED2_UNCORRECTED_ERROR_DISINTf 3323
#define DBSHAPERCRED3_CORRECTED_ERRORf 3324
#define DBSHAPERCRED3_CORRECTED_ERROR_DISINTf 3325
#define DBSHAPERCRED3_ECC_ERROR_ADDRESSf 3326
#define DBSHAPERCRED3_ENABLE_ECCf 3327
#define DBSHAPERCRED3_FORCE_UNCORRECTABLE_ERRORf 3328
#define DBSHAPERCRED3_TMf 3329
#define DBSHAPERCRED3_UNCORRECTED_ERRORf 3330
#define DBSHAPERCRED3_UNCORRECTED_ERROR_DISINTf 3331
#define DBSHAPEREVENT_CORRECTED_ERRORf 3332
#define DBSHAPEREVENT_CORRECTED_ERROR_DISINTf 3333
#define DBSHAPEREVENT_ECC_ERROR_ADDRESSf 3334
#define DBSHAPEREVENT_ENABLE_ECCf 3335
#define DBSHAPEREVENT_FORCE_UNCORRECTABLE_ERRORf 3336
#define DBSHAPEREVENT_TMf 3337
#define DBSHAPEREVENT_UNCORRECTED_ERRORf 3338
#define DBSHAPEREVENT_UNCORRECTED_ERROR_DISINTf 3339
#define DBSHAPERLEAK0_CORRECTED_ERRORf 3340
#define DBSHAPERLEAK0_CORRECTED_ERROR_DISINTf 3341
#define DBSHAPERLEAK0_ECC_ERROR_ADDRESSf 3342
#define DBSHAPERLEAK0_ENABLE_ECCf 3343
#define DBSHAPERLEAK0_FORCE_UNCORRECTABLE_ERRORf 3344
#define DBSHAPERLEAK0_TMf 3345
#define DBSHAPERLEAK0_UNCORRECTED_ERRORf 3346
#define DBSHAPERLEAK0_UNCORRECTED_ERROR_DISINTf 3347
#define DBSHAPERLEAK1_CORRECTED_ERRORf 3348
#define DBSHAPERLEAK1_CORRECTED_ERROR_DISINTf 3349
#define DBSHAPERLEAK1_ECC_ERROR_ADDRESSf 3350
#define DBSHAPERLEAK1_ENABLE_ECCf 3351
#define DBSHAPERLEAK1_FORCE_UNCORRECTABLE_ERRORf 3352
#define DBSHAPERLEAK1_TMf 3353
#define DBSHAPERLEAK1_UNCORRECTED_ERRORf 3354
#define DBSHAPERLEAK1_UNCORRECTED_ERROR_DISINTf 3355
#define DBSHAPERLEAK2_CORRECTED_ERRORf 3356
#define DBSHAPERLEAK2_CORRECTED_ERROR_DISINTf 3357
#define DBSHAPERLEAK2_ECC_ERROR_ADDRESSf 3358
#define DBSHAPERLEAK2_ENABLE_ECCf 3359
#define DBSHAPERLEAK2_FORCE_UNCORRECTABLE_ERRORf 3360
#define DBSHAPERLEAK2_TMf 3361
#define DBSHAPERLEAK2_UNCORRECTED_ERRORf 3362
#define DBSHAPERLEAK2_UNCORRECTED_ERROR_DISINTf 3363
#define DBSHAPERLEAK3_CORRECTED_ERRORf 3364
#define DBSHAPERLEAK3_CORRECTED_ERROR_DISINTf 3365
#define DBSHAPERLEAK3_ECC_ERROR_ADDRESSf 3366
#define DBSHAPERLEAK3_ENABLE_ECCf 3367
#define DBSHAPERLEAK3_FORCE_UNCORRECTABLE_ERRORf 3368
#define DBSHAPERLEAK3_TMf 3369
#define DBSHAPERLEAK3_UNCORRECTED_ERRORf 3370
#define DBSHAPERLEAK3_UNCORRECTED_ERROR_DISINTf 3371
#define DBSHAPERSTATE_CORRECTED_ERRORf 3372
#define DBSHAPERSTATE_CORRECTED_ERROR_DISINTf 3373
#define DBSHAPERSTATE_ECC_ERROR_ADDRESSf 3374
#define DBSHAPERSTATE_ENABLE_ECCf 3375
#define DBSHAPERSTATE_FORCE_UNCORRECTABLE_ERRORf 3376
#define DBSHAPERSTATE_TMf 3377
#define DBSHAPERSTATE_UNCORRECTED_ERRORf 3378
#define DBSHAPERSTATE_UNCORRECTED_ERROR_DISINTf 3379
#define DBSPPH_CORRECTED_ERRORf 3380
#define DBSPPH_CORRECTED_ERROR_DISINTf 3381
#define DBSPPH_ECC_ERROR_ADDRESSf 3382
#define DBSPPH_ENABLE_ECCf 3383
#define DBSPPH_FORCE_UNCORRECTABLE_ERRORf 3384
#define DBSPPH_TM_MEM0f 3385
#define DBSPPH_TM_MEM1f 3386
#define DBSPPH_UNCORRECTED_ERRORf 3387
#define DBSPPL_CORRECTED_ERRORf 3388
#define DBSPPL_CORRECTED_ERROR_DISINTf 3389
#define DBSPPL_ECC_ERROR_ADDRESSf 3390
#define DBSPPL_ENABLE_ECCf 3391
#define DBSPPL_FORCE_UNCORRECTABLE_ERRORf 3392
#define DBSPPL_TM_MEM0f 3393
#define DBSPPL_TM_MEM1f 3394
#define DBSPPL_UNCORRECTED_ERRORf 3395
#define DBSPPL_UNCORRECTED_ERROR_DISINTf 3396
#define DBTSBSB_CORRECTED_ERRORf 3397
#define DBTSBSB_CORRECTED_ERROR_DISINTf 3398
#define DBTSBSB_ECC_ERROR_ADDRESSf 3399
#define DBTSBSB_ENABLE_ECCf 3400
#define DBTSBSB_FORCE_UNCORRECTABLE_ERRORf 3401
#define DBTSBSB_TMf 3402
#define DBTSBSB_UNCORRECTED_ERRORf 3403
#define DBTSBSB_UNCORRECTED_ERROR_DISINTf 3404
#define DBUS0f 3405
#define DBUS1f 3406
#define DCBS_FIFO_OVERFLOWf 3407
#define DCBS_FIFO_UNDERFLOWf 3408
#define DCMf 3409
#define DCMAf 3410
#define DCMBf 3411
#define DCM_0f 3412
#define DCM_1f 3413
#define DCM_2f 3414
#define DCM_3f 3415
#define DCM_4f 3416
#define DCM_5f 3417
#define DCM_6f 3418
#define DCM_7f 3419
#define DCM_AGER_CTRf 3420
#define DCM_AGER_EXPf 3421
#define DCM_CBP_0f 3422
#define DCM_CBP_1f 3423
#define DCM_CBP_2f 3424
#define DCM_CBP_3f 3425
#define DCM_CHK_X12f 3426
#define DCM_CHK_X25f 3427
#define DCM_CHK_X32f 3428
#define DCM_CTRf 3429
#define DCM_CTR_COUNTERf 3430
#define DCM_EXPf 3431
#define DCM_LEN_X31f 3432
#define DCM_LEN_X32f 3433
#define DCM_MBXf 3434
#define DCM_MBYf 3435
#define DCM_MEM0f 3436
#define DCM_MEM1f 3437
#define DCM_MEM2f 3438
#define DCM_MEM3f 3439
#define DCM_MEM4f 3440
#define DCM_TOQ_CELLLINKf 3441
#define DCM_TOQ_PKTLINKf 3442
#define DCM_UC0f 3443
#define DCM_UC1f 3444
#define DCM_UCSP0f 3445
#define DCM_UCSP1f 3446
#define DCO_CTRL_BYPASSf 3447
#define DCO_CTRL_BYPASS_ENABLEf 3448
#define DCRC12f 3449
#define DC_BRATE_FIFO_OVERFLOWf 3450
#define DC_BRATE_FIFO_OVERFLOW_DISINTf 3451
#define DC_CMD_FIFO_OVERFLOWf 3452
#define DC_CMD_FIFO_OVERFLOW_DISINTf 3453
#define DC_LEN_FIFO_OVERFLOWf 3454
#define DC_LEN_FIFO_OVERFLOW_DISINTf 3455
#define DC_QLEN_FIFO_OVERFLOWf 3456
#define DC_QLEN_FIFO_OVERFLOW_DISINTf 3457
#define DC_SRATE_FIFO_OVERFLOWf 3458
#define DC_SRATE_FIFO_OVERFLOW_DISINTf 3459
#define DDR0_ECHO_IN_SELf 3460
#define DDR1_ECHO_IN_SELf 3461
#define DDR2_CKE_Nf 3462
#define DDR_ADDRf 3463
#define DDR_BURSTf 3464
#define DDR_ITERf 3465
#define DDR_RESET_Nf 3466
#define DDR_SPEEDf 3467
#define DEBOUNCED_LINK_STATUSf 3468
#define DEBOUNCED_LINK_STATUS_CHANGEf 3469
#define DEBOUNCED_LINK_STATUS_DISINTf 3470
#define DEBOUNCED_LINK_STATUS_STICKYf 3471
#define DEBUGf 3472
#define DEBUGFF_CORRECTED_ERRORf 3473
#define DEBUGFF_CORRECTED_ERROR_MASKf 3474
#define DEBUGFF_ENABLE_ECCf 3475
#define DEBUGFF_FORCE_UNCORRECTABLE_ERRORf 3476
#define DEBUGFF_UNCORRECTED_ERRORf 3477
#define DEBUGFF_UNCORRECTED_ERROR_MASKf 3478
#define DEBUGRAM_CORRECTED_ERRf 3479
#define DEBUGRAM_CORRECTED_ERR_DISINTf 3480
#define DEBUGRAM_EN_ECCf 3481
#define DEBUGRAM_UNCORRECTABLE_ERRf 3482
#define DEBUGRAM_UNCORRECTED_ERRf 3483
#define DEBUGRAM_UNCORRECTED_ERR_DISINTf 3484
#define DEBUG_CAPTURE_CORRECTED_ERRORf 3485
#define DEBUG_CAPTURE_CORRECTED_ERROR_DISINTf 3486
#define DEBUG_CAPTURE_ENABLE_ECCf 3487
#define DEBUG_CAPTURE_FORCE_UNCORRECTABLE_ERRORf 3488
#define DEBUG_CAPTURE_INITf 3489
#define DEBUG_CAPTURE_INIT_DONEf 3490
#define DEBUG_CAPTURE_UNCORRECTED_ERRORf 3491
#define DEBUG_CAPTURE_UNCORRECTED_ERROR_DISINTf 3492
#define DEBUG_DATAf 3493
#define DEBUG_EGRESS_TABLES_INITf 3494
#define DEBUG_ENf 3495
#define DEBUG_EN0f 3496
#define DEBUG_EN1f 3497
#define DEBUG_EN2f 3498
#define DEBUG_EN3f 3499
#define DEBUG_EN4f 3500
#define DEBUG_EN5f 3501
#define DEBUG_EN6f 3502
#define DEBUG_EN7f 3503
#define DEBUG_ENABLEf 3504
#define DEBUG_ENBf 3505
#define DEBUG_ENQR_FIFO_BPf 3506
#define DEBUG_ENQR_FLIST_BPf 3507
#define DEBUG_ENQR_TAG_BPf 3508
#define DEBUG_HOLD_RPTRf 3509
#define DEBUG_ONf 3510
#define DEBUG_PORTf 3511
#define DEBUG_REDUCED_INIT_MODEf 3512
#define DEBUG_RESERVEDf 3513
#define DEBUG_RESERVED_BIT0f 3514
#define DEBUG_RESERVED_BIT15TO14f 3515
#define DEBUG_RPTRf 3516
#define DEBUG_RULE_INIT_DONT_USEf 3517
#define DEBUG_SELf 3518
#define DEBUG_SLOW_CORE_MODEf 3519
#define DEBUG_TAP_SELf 3520
#define DEBUG_USE_DEBUG_TAL_SELf 3521
#define DEBUG_USE_DEBUG_TAP_SELf 3522
#define DEBUG_WPTRf 3523
#define DECAP_FCSf 3524
#define DECAP_IPTUNNELf 3525
#define DECAP_USE_EXP_FOR_INNERf 3526
#define DECAP_USE_EXP_FOR_PRIf 3527
#define DECAP_USE_TTLf 3528
#define DEFAULTROUTEf 3529
#define DEFAULTROUTE0f 3530
#define DEFAULTROUTE1f 3531
#define DEFAULT_BMf 3532
#define DEFAULT_CFIf 3533
#define DEFAULT_COS_PROFILEf 3534
#define DEFAULT_COUNTf 3535
#define DEFAULT_DPf 3536
#define DEFAULT_ECNf 3537
#define DEFAULT_MISSf 3538
#define DEFAULT_PRIf 3539
#define DEFAULT_ROUTEf 3540
#define DEFAULT_VIDf 3541
#define DEFAULT_VLAN_TAGf 3542
#define DEFAULT_VLAN_TAG_VALIDf 3543
#define DEFER_QOS_MARKINGSf 3544
#define DEFIP_CAM_BIST_SKIP_COUNTf 3545
#define DEFIP_DCMf 3546
#define DEFIP_HITf 3547
#define DEFIP_HIT_CT0f 3548
#define DEFIP_HIT_CT1f 3549
#define DEFIP_HIT_CT2f 3550
#define DEFIP_HIT_SAMf 3551
#define DEFIP_PARITYf 3552
#define DEFIP_PMf 3553
#define DEFIP_RPF_ENABLEf 3554
#define DEFIP_TABLE_HI_MBIST_DONEf 3555
#define DEFIP_TABLE_HI_MBIST_ENf 3556
#define DEFIP_TABLE_HI_MBIST_GOf 3557
#define DEFIP_TABLE_LO_MBIST_DONEf 3558
#define DEFIP_TABLE_LO_MBIST_ENf 3559
#define DEFIP_TABLE_LO_MBIST_GOf 3560
#define DEFIP_TMf 3561
#define DELAY_CALENDARf 3562
#define DELETED_ENQR_DROP_CNTf 3563
#define DELETE_OR_REPL_BMf 3564
#define DELETE_VNTAGf 3565
#define DEL_CRCf 3566
#define DEMAND_ENABLEf 3567
#define DEMAND_FIFO_OVERFLOWf 3568
#define DEMAND_FIFO_OVERFLOW_DISINTf 3569
#define DEMAND_FIFO_UNDERRUNf 3570
#define DEMAND_FIFO_UNDERRUN_DISINTf 3571
#define DEQ0_CELLCRC_ERRf 3572
#define DEQ0_CELLCRC_ERR_ENf 3573
#define DEQ0_LENGTH_PAR_ERRf 3574
#define DEQ0_LENGTH_PAR_ERR_ENf 3575
#define DEQ0_NOT_IP_ERRf 3576
#define DEQ0_NOT_IP_ERR_DISINTf 3577
#define DEQ0_NOT_IP_ERR_ENf 3578
#define DEQ1_CELLCRC_ERRf 3579
#define DEQ1_CELLCRC_ERR_ENf 3580
#define DEQ1_LENGTH_PAR_ERRf 3581
#define DEQ1_LENGTH_PAR_ERR_ENf 3582
#define DEQ1_NOT_IP_ERRf 3583
#define DEQ1_NOT_IP_ERR_ENf 3584
#define DEQCONTEXT_PLANE_A_OVERLOADf 3585
#define DEQCONTEXT_PLANE_A_OVERLOAD_DISINTf 3586
#define DEQCONTEXT_PLANE_B_OVERLOADf 3587
#define DEQCONTEXT_PLANE_B_OVERLOAD_DISINTf 3588
#define DEQCONTEXT_PLANE_OVERLOAD_HALT_ENf 3589
#define DEQCONTEXT_PLANE_SWITCH_ERRORf 3590
#define DEQCONTEXT_PLANE_SWITCH_ERROR_DISINTf 3591
#define DEQCONTEXT_PLANE_SWITCH_ERROR_HALT_ENf 3592
#define DEQDONE_STATUSf 3593
#define DEQDONE_STATUS_DISINTf 3594
#define DEQD_ADJ_BYTESf 3595
#define DEQD_ADJ_BYTES_MASKf 3596
#define DEQD_ADJ_BYTES_VALUEf 3597
#define DEQD_MOLE_INGRESSf 3598
#define DEQD_MOLE_QUEUEf 3599
#define DEQD_PIPELINE_ACTIVEf 3600
#define DEQD_STATUSf 3601
#define DEQD_STATUS_DISINTf 3602
#define DEQR_DISABLED_QUEUE_DETECTf 3603
#define DEQR_DISABLED_QUEUE_DETECT_DISINTf 3604
#define DEQR_PIPELINE_ACTIVEf 3605
#define DEQR_SLOT_DELAYf 3606
#define DEQR_STATUSf 3607
#define DEQR_STATUS_DISINTf 3608
#define DEQR_TAG_CREDIT_UNDERRUNf 3609
#define DEQR_TAG_CREDIT_UNDERRUN_DISINTf 3610
#define DEQR_TAG_UNDERRUN_HALT_ENf 3611
#define DEQUEUE_CONTEXT_FULLf 3612
#define DEQUEUE_CONTEXT_FULL_DISINTf 3613
#define DEQUEUE_CONTEXT_FULL_HALT_ENf 3614
#define DEQUEUE_PLANE_MODEf 3615
#define DEQ_A_INVALID_Q_CNTf 3616
#define DEQ_A_INVALID_Q_CNT_DISINTf 3617
#define DEQ_BUFFERPTR1f 3618
#define DEQ_BUFFERPTR1_VALf 3619
#define DEQ_BUFFERPTR2f 3620
#define DEQ_BUFFERPTR2_VALf 3621
#define DEQ_BUFFERPTR3f 3622
#define DEQ_BUFFERPTR3_VALf 3623
#define DEQ_BUFFERPTR4f 3624
#define DEQ_BUFFERPTR4_VALf 3625
#define DEQ_B_INVALID_Q_CNTf 3626
#define DEQ_B_INVALID_Q_CNT_DISINTf 3627
#define DEQ_CONTINUATIONf 3628
#define DEQ_CS_STATS_ENf 3629
#define DEQ_ECC_REPAIR_ENf 3630
#define DEQ_FIRSTf 3631
#define DEQ_HEAD_LLAf 3632
#define DEQ_HEAD_MISMATCHf 3633
#define DEQ_HEAD_MISMATCH_DISINTf 3634
#define DEQ_HEAD_MISMATCH_HALT_ENf 3635
#define DEQ_IDLEf 3636
#define DEQ_INFO_ERRORf 3637
#define DEQ_LASTf 3638
#define DEQ_MPB_ERRf 3639
#define DEQ_MPB_ERR_ENf 3640
#define DEQ_NOT_IP_ERRf 3641
#define DEQ_NOT_IP_ERR_ENf 3642
#define DEQ_ONE_EXTRA_LINEf 3643
#define DEQ_PARITY_CHK_ENf 3644
#define DEQ_PKTHDR0_ERRf 3645
#define DEQ_PKTHDR0_ERR_ENf 3646
#define DEQ_PKTHDR2_ERR_ENf 3647
#define DEQ_PKTHDR2_PAR_ERRf 3648
#define DEQ_PKTHDR_CPU_ERRf 3649
#define DEQ_PKTHDR_CPU_ERR_ENf 3650
#define DEQ_PKTHDR_ERRf 3651
#define DEQ_PKTHDR_ERR_ENf 3652
#define DEQ_PLANEf 3653
#define DEQ_QUEUEf 3654
#define DEQ_RDEHDR_ERRf 3655
#define DEQ_RDEHDR_ERR_ENf 3656
#define DEQ_REQf 3657
#define DEQ_TRACE_STATUSf 3658
#define DEQ_TRACE_STATUS_DISINTf 3659
#define DESTf 3660
#define DEST0f 3661
#define DEST1f 3662
#define DESTINATIONf 3663
#define DESTINATION0f 3664
#define DESTINATION1f 3665
#define DESTINATION2f 3666
#define DESTINATION3f 3667
#define DESTINATION_1f 3668
#define DESTINATION_MSBf 3669
#define DEST_ADDRf 3670
#define DEST_ADDR_HIf 3671
#define DEST_ADDR_LOf 3672
#define DEST_ADDR_LOWERf 3673
#define DEST_ADDR_UPPERf 3674
#define DEST_BITMAPf 3675
#define DEST_BITMAP_0f 3676
#define DEST_BITMAP_1f 3677
#define DEST_PORTf 3678
#define DEST_PORT_MAP_TMf 3679
#define DEST_PORT_OFFSETf 3680
#define DEST_TYPEf 3681
#define DEST_TYPE_1f 3682
#define DET_2BIT_ERRf 3683
#define DEVICE_IDf 3684
#define DEV_IDf 3685
#define DFIFO_END_ADDRf 3686
#define DFIFO_START_ADDRf 3687
#define DGLPf 3688
#define DGLP_MASKf 3689
#define DHCP_PKT_DROPf 3690
#define DHCP_PKT_TO_CPUf 3691
#define DICf 3692
#define DIFFCLKf 3693
#define DIFFSERVf 3694
#define DIG_LDO_CTRLf 3695
#define DINf 3696
#define DIPf 3697
#define DIP_CAMSf 3698
#define DIP_MASKf 3699
#define DIRECTIONf 3700
#define DISABLEf 3701
#define DISABLECRCMSGSf 3702
#define DISABLELOCKLOSSMSGSf 3703
#define DISABLEPARITYMSGSf 3704
#define DISABLE_ALLf 3705
#define DISABLE_CELL_COMPRESSIONf 3706
#define DISABLE_CELL_SEQUENCE_PTR_DROPf 3707
#define DISABLE_COPY_TO_CPU_FOR_CPU_PORTf 3708
#define DISABLE_CRC_REGENf 3709
#define DISABLE_DOS_CHECKS_ON_HIGIGf 3710
#define DISABLE_DYNAMIC_LOAD_BALANCINGf 3711
#define DISABLE_E2E_HOL_CHECKf 3712
#define DISABLE_FCOE_HASH_Af 3713
#define DISABLE_FCOE_HASH_Bf 3714
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_Af 3715
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_Bf 3716
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV4_Af 3717
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV4_Bf 3718
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV6_Af 3719
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV6_Bf 3720
#define DISABLE_HASH_INNER_IPV4_OVER_IPV4_Af 3721
#define DISABLE_HASH_INNER_IPV4_OVER_IPV4_Bf 3722
#define DISABLE_HASH_INNER_IPV4_OVER_IPV6_Af 3723
#define DISABLE_HASH_INNER_IPV4_OVER_IPV6_Bf 3724
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_Af 3725
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_Bf 3726
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV4_Af 3727
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV4_Bf 3728
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV6_Af 3729
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV6_Bf 3730
#define DISABLE_HASH_INNER_IPV6_OVER_IPV4_Af 3731
#define DISABLE_HASH_INNER_IPV6_OVER_IPV4_Bf 3732
#define DISABLE_HASH_INNER_IPV6_OVER_IPV6_Af 3733
#define DISABLE_HASH_INNER_IPV6_OVER_IPV6_Bf 3734
#define DISABLE_HASH_IPV4_Af 3735
#define DISABLE_HASH_IPV4_Bf 3736
#define DISABLE_HASH_IPV6_Af 3737
#define DISABLE_HASH_IPV6_Bf 3738
#define DISABLE_HASH_MIM_Af 3739
#define DISABLE_HASH_MIM_Bf 3740
#define DISABLE_HASH_MIM_INNER_L2_Af 3741
#define DISABLE_HASH_MIM_INNER_L2_Bf 3742
#define DISABLE_HASH_MPLS_Af 3743
#define DISABLE_HASH_MPLS_Bf 3744
#define DISABLE_HW_IDLE_PWRDWNf 3745
#define DISABLE_INVALID_RBRIDGE_NICKNAMESf 3746
#define DISABLE_IPEP_IDLE_PWRDWNf 3747
#define DISABLE_MCU_SIZE_PTR_DROPf 3748
#define DISABLE_MIRROR_CHANGEf 3749
#define DISABLE_MIRROR_CHECKSf 3750
#define DISABLE_MIRROR_SRCMODBLKf 3751
#define DISABLE_MIX_THDO_INTEROP_CONFIGf 3752
#define DISABLE_MMU_IDLE_PWRDWNf 3753
#define DISABLE_PPD0_PRESERVE_QOSf 3754
#define DISABLE_PPD2_PRESERVE_QOSf 3755
#define DISABLE_PPD3_PRESERVE_QOSf 3756
#define DISABLE_QM_CONTINUATIONf 3757
#define DISABLE_QM_REORDERf 3758
#define DISABLE_RAND_RANKf 3759
#define DISABLE_REORDERf 3760
#define DISABLE_S3MII_REF_CLKf 3761
#define DISABLE_SA_REPLACEf 3762
#define DISABLE_SCBf 3763
#define DISABLE_STATIC_MOVE_DROPf 3764
#define DISABLE_TTL_CHECKf 3765
#define DISABLE_TTL_DECREMENTf 3766
#define DISABLE_VLAN_CHECKSf 3767
#define DISABLE_VP_PRUNINGf 3768
#define DISABLE_VT_IF_IFP_CHANGE_VLANf 3769
#define DISCARDf 3770
#define DISCARDED_FLOWS_MODEf 3771
#define DISCARDLIMITf 3772
#define DISCARDSETLIMITf 3773
#define DISCARD_IF_VNTAG_NOT_PRESENTf 3774
#define DISCARD_IF_VNTAG_PRESENTf 3775
#define DISCARD_MASKf 3776
#define DISCARD_NULL_XCONFIG_SOTf 3777
#define DISCARD_PKTLIMITf 3778
#define DISCARD_RESUME_THD_CELLf 3779
#define DISCARD_RESUME_THD_PACKETf 3780
#define DISCARD_SET_THD_CELLf 3781
#define DISCARD_SET_THD_PACKETf 3782
#define DISCARD_STATUS_VECTORf 3783
#define DISCARD_THDf 3784
#define DISCARD_TIMERf 3785
#define DISCARD_VALUEf 3786
#define DISCARD_VNTAG_NOT_PRESENT_TOCPUf 3787
#define DISCARD_VNTAG_PRESENT_TOCPUf 3788
#define DISC_STAGEf 3789
#define DISC_STAGE_DROPf 3790
#define DISC_STAGE_DROP_DISINTf 3791
#define DISC_STAGE_DROP_SELf 3792
#define DIS_CLEAR_RESET_MEMf 3793
#define DIS_EEE_10Mf 3794
#define DIS_RLD_STAT_UPDATEf 3795
#define DIS_UC_EMR_DROPf 3796
#define DIS_USE_MR_COSf 3797
#define DIVf 3798
#define DIVIDENDf 3799
#define DIVISORf 3800
#define DIV_BY_2f 3801
#define DLB_DROPSf 3802
#define DLB_HGT_256NS_REFRESH_ENABLEf 3803
#define DLB_HGT_FLOWSET_PORT_DCMf 3804
#define DLB_HGT_FLOWSET_PORT_PAR_ERRf 3805
#define DLB_HGT_FLOWSET_PORT_PMf 3806
#define DLB_HGT_FLOWSET_PORT_TMf 3807
#define DLB_HGT_FLOWSET_TIMESTAMP_DCMf 3808
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_DCMf 3809
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PAR_ERRf 3810
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PMf 3811
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_TMf 3812
#define DLB_HGT_FLOWSET_TIMESTAMP_PAR_ERRf 3813
#define DLB_HGT_FLOWSET_TIMESTAMP_PMf 3814
#define DLB_HGT_FLOWSET_TIMESTAMP_TMf 3815
#define DLB_HGT_REFRESH_ENABLEf 3816
#define DLB_IDf 3817
#define DLFBC_ENABLEf 3818
#define DLFBC_METER_INDEXf 3819
#define DLF_AS_UNICASTf 3820
#define DLL90_OFFSET0_QKf 3821
#define DLL90_OFFSET1f 3822
#define DLL90_OFFSET2f 3823
#define DLL90_OFFSET3f 3824
#define DLL90_OFFSET_QKf 3825
#define DLL90_OFFSET_QK4f 3826
#define DLL90_OFFSET_QKBf 3827
#define DLL90_OFFSET_QKB4f 3828
#define DLL90_OFFSET_TXf 3829
#define DLL90_OFFSET_TX4f 3830
#define DLLBYP_QK90f 3831
#define DLLBYP_QKB90f 3832
#define DLLBYP_QKBDESKf 3833
#define DLLBYP_QKDESKf 3834
#define DLLBYP_TX90f 3835
#define DLLBYP_TXDESKf 3836
#define DLLRESETf 3837
#define DLL_BIASGEN_LOCKf 3838
#define DLL_BIAS_BYPASSf 3839
#define DLL_BIAS_GEN_LOCKEDf 3840
#define DLL_DELAYf 3841
#define DLL_ENABLEf 3842
#define DLL_LOCKEDf 3843
#define DLL_LOCK_CNTf 3844
#define DLL_LOCK_STATUS_SELf 3845
#define DLL_MON_SELf 3846
#define DLL_PHASEf 3847
#define DLL_TEST_MODEf 3848
#define DLY_CH1f 3849
#define DLY_CH2f 3850
#define DLY_CH3f 3851
#define DMA_FIFO0_CORRECTED_ERRORf 3852
#define DMA_FIFO0_ECC_ERROR_ADDRESSf 3853
#define DMA_FIFO0_ENABLE_ECCf 3854
#define DMA_FIFO0_FORCE_UNCORRECTABLE_ERRORf 3855
#define DMA_FIFO0_UNCORRECTED_ERRORf 3856
#define DMA_FIFO1_CORRECTED_ERRORf 3857
#define DMA_FIFO1_ECC_ERROR_ADDRESSf 3858
#define DMA_FIFO1_ENABLE_ECCf 3859
#define DMA_FIFO1_FORCE_UNCORRECTABLE_ERRORf 3860
#define DMA_FIFO1_UNCORRECTED_ERRORf 3861
#define DMA_FIFO_BACKPRESSURE_ENf 3862
#define DMA_FIFO_FORCE_BACKPRESSUREf 3863
#define DMA_FIFO_RESETf 3864
#define DMA_FIFO_STALE_TIMERf 3865
#define DMA_FIFO_THRESHOLDf 3866
#define DMA_GARBAGE_COLLECT_ENf 3867
#define DMA_NUM_PADSf 3868
#define DMA_RESETf 3869
#define DMT_MEM_TMf 3870
#define DMUX_ENABLEf 3871
#define DM_CNTf 3872
#define DOE0f 3873
#define DOE1f 3874
#define DOMAINf 3875
#define DOMAIN_NUMBER0f 3876
#define DOMAIN_NUMBER1f 3877
#define DONEf 3878
#define DONOT_CHANGE_INNER_HDR_DSCPf 3879
#define DONTKILL_SBUSCMDf 3880
#define DONT_PRUNE_VLANf 3881
#define DONT_REGEN_CRCf 3882
#define DOSATTACK_TOCPUf 3883
#define DOT1D_GARPf 3884
#define DOT1P_ADMITTANCE_DROP_TOCPUf 3885
#define DOT1P_MAPPING_PTRf 3886
#define DOT1P_PRI_SELECTf 3887
#define DOT1P_REMAP_POINTERf 3888
#define DOT1Q_DECAP_ENABLEf 3889
#define DOUBLE_BIT_ERRf 3890
#define DOUBLE_BIT_ERR0f 3891
#define DOUBLE_BIT_ERR1f 3892
#define DOUBLE_BIT_ERR2f 3893
#define DOUBLE_BIT_ERR3f 3894
#define DOUBLE_WIDE_KEY_SELECTf 3895
#define DOUBLE_WIDE_MODEf 3896
#define DOUBLE_WIDE_MODE_MASKf 3897
#define DOUTf 3898
#define DO_NOT_APPLY_SRCMOD_BLOCK_ON_SCf 3899
#define DO_NOT_CHANGE_TTLf 3900
#define DO_NOT_COPY_FROM_CPU_TO_CPUf 3901
#define DO_NOT_GENERATE_CNMf 3902
#define DO_NOT_LEARNf 3903
#define DO_NOT_LEARN_DHCPf 3904
#define DO_NOT_LEARN_ENABLEf 3905
#define DO_NOT_LEARN_MACSAf 3906
#define DO_NOT_MOD_TPIDf 3907
#define DO_NOT_MOD_TPID_ENABLEf 3908
#define DO_NOT_URPFf 3909
#define DPf 3910
#define DPEO_ERR_CNTf 3911
#define DPEO_ERR_FALLf 3912
#define DPEO_ERR_RISEf 3913
#define DPEO_FALLf 3914
#define DPEO_RISEf 3915
#define DPEO_SYNC_DLYf 3916
#define DPR0f 3917
#define DPR1f 3918
#define DPRERR0f 3919
#define DPRERR1f 3920
#define DP_MAPPING_0f 3921
#define DP_MAPPING_1f 3922
#define DP_MAPPING_2f 3923
#define DP_MAPPING_3f 3924
#define DP_MASKf 3925
#define DP_VALUEf 3926
#define DP_WCURVE_TRANS_ENf 3927
#define DP_WSTATE_TRANS_ENf 3928
#define DQf 3929
#define DQI_ADJ_DIRf 3930
#define DQI_ADJ_VALf 3931
#define DQS_PINSf 3932
#define DQ_BYTESf 3933
#define DQ_FIFO_OVERFLOWf 3934
#define DQ_FIFO_OVERFLOW_DISINTf 3935
#define DRACO1_5_MIRRORf 3936
#define DRACOMODEENf 3937
#define DRACO_1_5_MIRRORING_MODE_ENf 3938
#define DRAM_PAGE_SIZEf 3939
#define DRESETf 3940
#define DROPf 3941
#define DROPCNT2BERRf 3942
#define DROPCNTAGINGf 3943
#define DROPCNTLENf 3944
#define DROPCNTLENBYTEf 3945
#define DROPCNTLRUf 3946
#define DROPCNTNOLRUf 3947
#define DROPCNTNOLRUBYTEf 3948
#define DROPCNTTHDf 3949
#define DROPCNTTHDBYTEf 3950
#define DROPCNTTYPEf 3951
#define DROPENDPOINTf 3952
#define DROPPEDCELLCOUNTf 3953
#define DROPPEDPKTCOUNTf 3954
#define DROPPED_CELLf 3955
#define DROPPKTCOUNTf 3956
#define DROPRATEf 3957
#define DROPSTARTPOINTf 3958
#define DROP_BAA_EVENT_DEQHITf 3959
#define DROP_BPDUf 3960
#define DROP_CELLS_DLYf 3961
#define DROP_CELLS_ON_TRIGGERf 3962
#define DROP_EAV_PKT_ON_NONEAV_PORTf 3963
#define DROP_ENf 3964
#define DROP_ENABLEf 3965
#define DROP_ERRORf 3966
#define DROP_ERROR_DISINTf 3967
#define DROP_ICV_FAILED_PKTSf 3968
#define DROP_IF_ICV_FAILEDf 3969
#define DROP_IF_SIP_EQUALS_DIPf 3970
#define DROP_INDICATORf 3971
#define DROP_MASKf 3972
#define DROP_NO_SA_SC_ERRORED_PKTSf 3973
#define DROP_ON_WRONG_SOP_EN_S0f 3974
#define DROP_ON_WRONG_SOP_EN_S1f 3975
#define DROP_ON_WRONG_SOP_EN_S3f 3976
#define DROP_ON_WRONG_SOP_EN_S4f 3977
#define DROP_PACKET_ON_PARITY_ERRORf 3978
#define DROP_PG0_1ST_FRAGMENTf 3979
#define DROP_PG0_ANY_FRAGMENTf 3980
#define DROP_PG0_NON_FRAGMENTf 3981
#define DROP_PG1_1ST_FRAGMENTf 3982
#define DROP_PG1_ANY_FRAGMENTf 3983
#define DROP_PG1_NON_FRAGMENTf 3984
#define DROP_PRECEDENCEf 3985
#define DROP_REPLAY_FAILED_PKTSf 3986
#define DROP_RESERVEDf 3987
#define DROP_SHAPED_EVENT_DEQHITf 3988
#define DROP_STATEf 3989
#define DROP_THRESHOLDf 3990
#define DROP_TX_PRT_BITS0_CH0f 3991
#define DROP_TX_PRT_BITS0_CH1f 3992
#define DROP_TX_PRT_BITS0_CH2f 3993
#define DROP_TX_PRT_BITS0_CH3f 3994
#define DROP_UNCONTROLLED_PORT_ONLY_PKTSf 3995
#define DROP_VECTORf 3996
#define DRRDf 3997
#define DRV_STR_0f 3998
#define DRV_STR_1f 3999
#define DSf 4000
#define DSCPf 4001
#define DSCP_KEYf 4002
#define DSCP_MAPPING_PTRf 4003
#define DSCP_PAR_ERRf 4004
#define DSCP_PMf 4005
#define DSCP_SELf 4006
#define DSCP_TABLE_CORRECTED_ERRORf 4007
#define DSCP_TABLE_CORRECTED_ERROR_DISINTf 4008
#define DSCP_TABLE_ENABLE_ECCf 4009
#define DSCP_TABLE_FORCE_UNCORRECTABLE_ERRORf 4010
#define DSCP_TABLE_INITf 4011
#define DSCP_TABLE_INIT_DONEf 4012
#define DSCP_TABLE_PAR_ERRf 4013
#define DSCP_TABLE_PMf 4014
#define DSCP_TABLE_TMf 4015
#define DSCP_TABLE_UNCORRECTED_ERRORf 4016
#define DSCP_TABLE_UNCORRECTED_ERROR_DISINTf 4017
#define DSCP_TMf 4018
#define DSCP_UNUSEDf 4019
#define DSCP_WWf 4020
#define DSE_MODEf 4021
#define DSFRAGf 4022
#define DSFRAG_DISINTf 4023
#define DSFRAG_SELf 4024
#define DSICMPf 4025
#define DSICMP_DISINTf 4026
#define DSICMP_SELf 4027
#define DSL2HEf 4028
#define DSL2HE_DISINTf 4029
#define DSL2HE_SELf 4030
#define DSL3HEf 4031
#define DSL3HE_DISINTf 4032
#define DSL3HE_SELf 4033
#define DSL4HEf 4034
#define DSL4HE_DISINTf 4035
#define DSL4HE_SELf 4036
#define DSTDISCf 4037
#define DST_CONTAINER_MODEf 4038
#define DST_DISCARDf 4039
#define DST_DISCARD0f 4040
#define DST_DISCARD1f 4041
#define DST_DISCARD_0f 4042
#define DST_DISCARD_1f 4043
#define DST_DISCARD_2f 4044
#define DST_DISCARD_3f 4045
#define DST_HBIT_TMf 4046
#define DST_HBIT_WWf 4047
#define DST_HG_LOOKUP_BITMAPf 4048
#define DST_HITf 4049
#define DST_MODIDf 4050
#define DST_PORTf 4051
#define DST_PORTIDf 4052
#define DST_PORT_MASKf 4053
#define DST_PORT_NUMf 4054
#define DST_PORT_NUM_MASKf 4055
#define DST_PORT_NUM_VALUEf 4056
#define DST_PVLAN_PORT_TYPEf 4057
#define DTRDf 4058
#define DTU_ENf 4059
#define DTU_LTE_ADR0f 4060
#define DTU_LTE_ADR1f 4061
#define DTU_LTE_D0F_0f 4062
#define DTU_LTE_D0F_1f 4063
#define DTU_LTE_D0F_2f 4064
#define DTU_LTE_D0F_3f 4065
#define DTU_LTE_D0R_0f 4066
#define DTU_LTE_D0R_1f 4067
#define DTU_LTE_D0R_2f 4068
#define DTU_LTE_D0R_3f 4069
#define DTU_LTE_D1F_0f 4070
#define DTU_LTE_D1F_1f 4071
#define DTU_LTE_D1F_2f 4072
#define DTU_LTE_D1F_3f 4073
#define DTU_LTE_D1R_0f 4074
#define DTU_LTE_D1R_1f 4075
#define DTU_LTE_D1R_2f 4076
#define DTU_LTE_D1R_3f 4077
#define DT_ICFI_ACTIONf 4078
#define DT_IPRI_ACTIONf 4079
#define DT_ITAG_ACTIONf 4080
#define DT_MODEf 4081
#define DT_OCFI_ACTIONf 4082
#define DT_OPRI_ACTIONf 4083
#define DT_OTAG_ACTIONf 4084
#define DT_PITAG_ACTIONf 4085
#define DT_POTAG_ACTIONf 4086
#define DUAL_MODID_ENf 4087
#define DUAL_MODID_ENABLEf 4088
#define DUAL_PORT_TX_CREDITSf 4089
#define DUAL_XGXS_MODE_SELf 4090
#define DUMMYf 4091
#define DUMMY1f 4092
#define DUMMYTAG_ENABLEf 4093
#define DUMMY_0f 4094
#define DUMMY_1f 4095
#define DUMMY_2f 4096
#define DUMMY_3f 4097
#define DUMMY_BITSf 4098
#define DUMMY_INDEXf 4099
#define DUMMY_VALf 4100
#define DUPf 4101
#define DUPLEX_STATUSf 4102
#define DURATIONSELECTf 4103
#define DVPf 4104
#define DVP_IS_NETWORK_PORTf 4105
#define DVP_RES_INFOf 4106
#define DVP_TMf 4107
#define DWF1f 4108
#define DWF1_MASKf 4109
#define DWF2f 4110
#define DWF2_MASKf 4111
#define DWF3f 4112
#define DWF3_MASKf 4113
#define DWF4f 4114
#define DWF4_MASKf 4115
#define DWORDf 4116
#define DWRESERVEDf 4117
#define DWRESERVED_MASKf 4118
#define DWRR_OR_SHAPINGf 4119
#define DW_CNTf 4120
#define DW_DOUBLE_WIDE_MODEf 4121
#define DW_DOUBLE_WIDE_MODE_MASKf 4122
#define DYNAMICf 4123
#define DYNAMICCELLCOUNTf 4124
#define DYNAMIC_MEMORY_ENf 4125
#define DYNAMIC_MODEf 4126
#define DYNCELLLIMITf 4127
#define DYNCELLRESETLIMITf 4128
#define DYNCELLRESETLIMITSELf 4129
#define DYNCELLSETLIMITf 4130
#define DYNPKTCNTPORTf 4131
#define DYNRESETLIMPORTf 4132
#define DYNXQCNTPORTf 4133
#define DYN_XQ_ENf 4134
#define D_BYTES_0_3f 4135
#define D_BYTES_12_15f 4136
#define D_BYTES_4_7f 4137
#define D_BYTES_8_11f 4138
#define E2ECC_HCFC_TIMERf 4139
#define E2ECNT_PTRf 4140
#define E2EFCPARITYERRORf 4141
#define E2EFCPARITYERRORINTMASKf 4142
#define E2EFC_ERR_ENf 4143
#define E2EFC_PARITY_GEN_ENf 4144
#define E2EFC_PARITY_STAT_CLEARf 4145
#define E2EFC_PAR_ERRf 4146
#define E2EFC_PRI_BKPf 4147
#define E2EFC_VLDf 4148
#define E2EHOLCCDONEf 4149
#define E2EHOLCCSTARTf 4150
#define E2EHOLCCSTATUS_P0f 4151
#define E2EHOLCCSTATUS_P1f 4152
#define E2EHOLCCSTATUS_P10f 4153
#define E2EHOLCCSTATUS_P11f 4154
#define E2EHOLCCSTATUS_P12f 4155
#define E2EHOLCCSTATUS_P13f 4156
#define E2EHOLCCSTATUS_P2f 4157
#define E2EHOLCCSTATUS_P3f 4158
#define E2EHOLCCSTATUS_P4f 4159
#define E2EHOLCCSTATUS_P5f 4160
#define E2EHOLCCSTATUS_P6f 4161
#define E2EHOLCCSTATUS_P7f 4162
#define E2EHOLCCSTATUS_P8f 4163
#define E2EHOLCCSTATUS_P9f 4164
#define E2EHOL_BM_0f 4165
#define E2EHOL_BM_1f 4166
#define E2EHOL_BM_2f 4167
#define E2EIBPFCBITMAP1f 4168
#define E2EIBPFCBITMAP2f 4169
#define E2EIBPFCBITMAP3f 4170
#define E2EIBPFCDONEf 4171
#define E2EIBPFCMODf 4172
#define E2EIBPFCSTARTf 4173
#define E2EIBPFCSTATUSf 4174
#define E2EMOD_PTRf 4175
#define E2EPORT_BITMAPf 4176
#define E2ESRC_PIDf 4177
#define E2ESTATUSTIMERLIMITf 4178
#define E2E_CC_DROP_DISINTf 4179
#define E2E_CC_DROP_SELf 4180
#define E2E_DIFFf 4181
#define E2E_ENf 4182
#define E2E_HOL_ENf 4183
#define E2E_HOL_STATUS0_CORRECTED_ERRORf 4184
#define E2E_HOL_STATUS0_CORRECTED_ERROR_DISINTf 4185
#define E2E_HOL_STATUS0_ENABLE_ECCf 4186
#define E2E_HOL_STATUS0_FORCE_UNCORRECTABLE_ERRORf 4187
#define E2E_HOL_STATUS0_INITf 4188
#define E2E_HOL_STATUS0_INIT_DONEf 4189
#define E2E_HOL_STATUS0_PMf 4190
#define E2E_HOL_STATUS0_TMf 4191
#define E2E_HOL_STATUS0_UNCORRECTED_ERRORf 4192
#define E2E_HOL_STATUS0_UNCORRECTED_ERROR_DISINTf 4193
#define E2E_HOL_STATUS1_CORRECTED_ERRORf 4194
#define E2E_HOL_STATUS1_CORRECTED_ERROR_DISINTf 4195
#define E2E_HOL_STATUS1_ENABLE_ECCf 4196
#define E2E_HOL_STATUS1_FORCE_UNCORRECTABLE_ERRORf 4197
#define E2E_HOL_STATUS1_INITf 4198
#define E2E_HOL_STATUS1_INIT_DONEf 4199
#define E2E_HOL_STATUS1_PMf 4200
#define E2E_HOL_STATUS1_TMf 4201
#define E2E_HOL_STATUS1_UNCORRECTED_ERRORf 4202
#define E2E_HOL_STATUS1_UNCORRECTED_ERROR_DISINTf 4203
#define E2E_HOL_STATUS2_CORRECTED_ERRORf 4204
#define E2E_HOL_STATUS2_CORRECTED_ERROR_DISINTf 4205
#define E2E_HOL_STATUS2_ENABLE_ECCf 4206
#define E2E_HOL_STATUS2_FORCE_UNCORRECTABLE_ERRORf 4207
#define E2E_HOL_STATUS2_INITf 4208
#define E2E_HOL_STATUS2_INIT_DONEf 4209
#define E2E_HOL_STATUS2_PMf 4210
#define E2E_HOL_STATUS2_TMf 4211
#define E2E_HOL_STATUS2_UNCORRECTED_ERRORf 4212
#define E2E_HOL_STATUS2_UNCORRECTED_ERROR_DISINTf 4213
#define E2E_HOL_STATUS3_CORRECTED_ERRORf 4214
#define E2E_HOL_STATUS3_CORRECTED_ERROR_DISINTf 4215
#define E2E_HOL_STATUS3_ENABLE_ECCf 4216
#define E2E_HOL_STATUS3_FORCE_UNCORRECTABLE_ERRORf 4217
#define E2E_HOL_STATUS3_INITf 4218
#define E2E_HOL_STATUS3_INIT_DONEf 4219
#define E2E_HOL_STATUS3_PMf 4220
#define E2E_HOL_STATUS3_TMf 4221
#define E2E_HOL_STATUS3_UNCORRECTED_ERRORf 4222
#define E2E_HOL_STATUS3_UNCORRECTED_ERROR_DISINTf 4223
#define E2E_HOL_STATUS_1_DCMf 4224
#define E2E_HOL_STATUS_1_HI_TMf 4225
#define E2E_HOL_STATUS_1_PAR_ERRf 4226
#define E2E_HOL_STATUS_1_PMf 4227
#define E2E_HOL_STATUS_1_TMf 4228
#define E2E_HOL_STATUS_DCMf 4229
#define E2E_HOL_STATUS_HI_TMf 4230
#define E2E_HOL_STATUS_PAR_ERRf 4231
#define E2E_HOL_STATUS_PMf 4232
#define E2E_HOL_STATUS_TMf 4233
#define E2E_HOL_STATUS_WWf 4234
#define E2E_IBP_ENf 4235
#define E2E_MARGINf 4236
#define E2E_MAXTIMER_SELf 4237
#define E2E_MINTIMER_SELf 4238
#define E2E_RESETf 4239
#define E2E_XQ_ENABLEf 4240
#define EARLY_CRSf 4241
#define EARLY_DEMAND_REQf 4242
#define EARLY_DEMAND_REQ_DISINTf 4243
#define EARLY_E2E_SELECTf 4244
#define EARLY_GRANT_ERRORf 4245
#define EARLY_GRANT_ERROR_DISINTf 4246
#define EAV_CAPABLEf 4247
#define EAV_DATA_PKTf 4248
#define EAV_MODEf 4249
#define EAV_THD_SEL_6LSBf 4250
#define EB3_ADDR_PARITY_ENABLEf 4251
#define EB3_DATA_PARITY_ENABLEf 4252
#define EB3_PARITY_DEBUG_CTRL_BITf 4253
#define EB3_PARITY_INTRf 4254
#define EB3_PARITY_INTR_CLEARf 4255
#define EB3_PARITY_INTR_MASKf 4256
#define EB3_PARITY_POLARITY_CFGf 4257
#define EB_ENABLEf 4258
#define EB_TREX2_DEBUG_ENABLEf 4259
#define ECAM_UPDATE_A0f 4260
#define ECB_BP_CLR_THRf 4261
#define ECB_BP_SET_THRf 4262
#define ECB_COUNTf 4263
#define ECB_DED_COUNTf 4264
#define ECB_DED_COUNT_WRAPf 4265
#define ECB_DED_ERRf 4266
#define ECB_EMPTYf 4267
#define ECB_ER_CUR_COUNTf 4268
#define ECB_FIFO_DEPTHf 4269
#define ECB_FULLf 4270
#define ECB_HI_ACCUMf 4271
#define ECB_INJECT_PERRf 4272
#define ECB_PERR_MODE_SINGLEf 4273
#define ECB_RPf 4274
#define ECB_SEC_COUNTf 4275
#define ECB_SEC_COUNT_WRAPf 4276
#define ECB_SEC_ERRf 4277
#define ECB_SHOW_CUR_COUNTf 4278
#define ECB_WPf 4279
#define ECCf 4280
#define ECC0f 4281
#define ECC0_ALLf 4282
#define ECC1f 4283
#define ECC1_ALLf 4284
#define ECC2f 4285
#define ECC2_ALLf 4286
#define ECC3f 4287
#define ECC3_ALLf 4288
#define ECC4f 4289
#define ECC4_ALLf 4290
#define ECC5f 4291
#define ECC5_ALLf 4292
#define ECC6f 4293
#define ECC6_ALLf 4294
#define ECC7f 4295
#define ECC7_ALLf 4296
#define ECCPf 4297
#define ECCP0f 4298
#define ECCP1f 4299
#define ECCP2f 4300
#define ECCP3f 4301
#define ECCP4f 4302
#define ECCP5f 4303
#define ECCP6f 4304
#define ECCP7f 4305
#define ECCPBITSf 4306
#define ECCPDROPCNTf 4307
#define ECCP_0f 4308
#define ECCP_1f 4309
#define ECCP_2f 4310
#define ECCP_3f 4311
#define ECCP_4f 4312
#define ECC_0f 4313
#define ECC_1f 4314
#define ECC_11_0f 4315
#define ECC_127TO0f 4316
#define ECC_1B_ERR_ADDRESSf 4317
#define ECC_2f 4318
#define ECC_255TO128f 4319
#define ECC_2B_ERR_ADDRESSf 4320
#define ECC_3f 4321
#define ECC_383TO256f 4322
#define ECC_4f 4323
#define ECC_511TO384f 4324
#define ECC_ALLf 4325
#define ECC_DROPf 4326
#define ECC_DROP_DISINTf 4327
#define ECC_DROP_SELf 4328
#define ECC_ENf 4329
#define ECC_ERRf 4330
#define ECC_ERRORf 4331
#define ECC_ERROR_ADDRESSf 4332
#define ECC_ERROR_ADDRESS0f 4333
#define ECC_ERROR_ADDRESS1f 4334
#define ECC_ERROR_ADDRESS2f 4335
#define ECC_ERROR_ADDRESS3f 4336
#define ECC_ERROR_ADDRESS4f 4337
#define ECC_ERROR_ADDRESS5f 4338
#define ECC_ERROR_ADDRESS_127TO0f 4339
#define ECC_ERROR_ADDRESS_255TO128f 4340
#define ECC_ERROR_ADDRESS_383TO256f 4341
#define ECC_ERROR_ADDRESS_511TO384f 4342
#define ECC_ERROR_ADDRESS_CTRL0f 4343
#define ECC_ERROR_ADDRESS_CTRL1f 4344
#define ECC_ERROR_ADDRESS_LSB0f 4345
#define ECC_ERROR_ADDRESS_LSB1f 4346
#define ECC_ERROR_ADDRESS_MSB0f 4347
#define ECC_ERROR_ADDRESS_MSB1f 4348
#define ECC_ERROR_DISINTf 4349
#define ECC_ERROR_TO_CPUf 4350
#define ECC_ERR_2B_MGRPf 4351
#define ECC_ERR_2B_MGRP_0f 4352
#define ECC_ERR_2B_MGRP_1f 4353
#define ECC_ERR_2B_MGRP_10f 4354
#define ECC_ERR_2B_MGRP_11f 4355
#define ECC_ERR_2B_MGRP_12f 4356
#define ECC_ERR_2B_MGRP_13f 4357
#define ECC_ERR_2B_MGRP_14f 4358
#define ECC_ERR_2B_MGRP_15f 4359
#define ECC_ERR_2B_MGRP_2f 4360
#define ECC_ERR_2B_MGRP_3f 4361
#define ECC_ERR_2B_MGRP_4f 4362
#define ECC_ERR_2B_MGRP_5f 4363
#define ECC_ERR_2B_MGRP_6f 4364
#define ECC_ERR_2B_MGRP_7f 4365
#define ECC_ERR_2B_MGRP_8f 4366
#define ECC_ERR_2B_MGRP_9f 4367
#define ECC_ERR_DIST_B1f 4368
#define ECC_ERR_DIST_B2f 4369
#define ECC_ERR_DIST_B3f 4370
#define ECC_ERR_DIST_B4f 4371
#define ECC_ERR_MGRPf 4372
#define ECC_ERR_MGRP_0f 4373
#define ECC_ERR_MGRP_1f 4374
#define ECC_ERR_MGRP_10f 4375
#define ECC_ERR_MGRP_11f 4376
#define ECC_ERR_MGRP_12f 4377
#define ECC_ERR_MGRP_13f 4378
#define ECC_ERR_MGRP_14f 4379
#define ECC_ERR_MGRP_15f 4380
#define ECC_ERR_MGRP_2f 4381
#define ECC_ERR_MGRP_3f 4382
#define ECC_ERR_MGRP_4f 4383
#define ECC_ERR_MGRP_5f 4384
#define ECC_ERR_MGRP_6f 4385
#define ECC_ERR_MGRP_7f 4386
#define ECC_ERR_MGRP_8f 4387
#define ECC_ERR_MGRP_9f 4388
#define ECC_ERR_OVQ_B1f 4389
#define ECC_ERR_OVQ_B2f 4390
#define ECC_ERR_OVQ_B3f 4391
#define ECC_ERR_OVQ_B4f 4392
#define ECC_FIX_ENf 4393
#define ECC_MULTI_MGRPf 4394
#define ECC_MULTI_MGRP_0f 4395
#define ECC_MULTI_MGRP_1f 4396
#define ECC_MULTI_MGRP_10f 4397
#define ECC_MULTI_MGRP_11f 4398
#define ECC_MULTI_MGRP_12f 4399
#define ECC_MULTI_MGRP_13f 4400
#define ECC_MULTI_MGRP_14f 4401
#define ECC_MULTI_MGRP_15f 4402
#define ECC_MULTI_MGRP_2f 4403
#define ECC_MULTI_MGRP_3f 4404
#define ECC_MULTI_MGRP_4f 4405
#define ECC_MULTI_MGRP_5f 4406
#define ECC_MULTI_MGRP_6f 4407
#define ECC_MULTI_MGRP_7f 4408
#define ECC_MULTI_MGRP_8f 4409
#define ECC_MULTI_MGRP_9f 4410
#define ECHO_IN_SELf 4411
#define ECMPf 4412
#define ECMP0f 4413
#define ECMP1f 4414
#define ECMP_COUNTf 4415
#define ECMP_COUNT0f 4416
#define ECMP_COUNT1f 4417
#define ECMP_COUNT_TMf 4418
#define ECMP_GRP_PAR_ERRf 4419
#define ECMP_GT8f 4420
#define ECMP_HASH_16BITSf 4421
#define ECMP_HASH_FIELD_UPPER_BITS_COUNTf 4422
#define ECMP_HASH_NO_TCP_UDP_PORTSf 4423
#define ECMP_HASH_SALTf 4424
#define ECMP_HASH_SELf 4425
#define ECMP_HASH_SELECTf 4426
#define ECMP_HASH_UDFf 4427
#define ECMP_HASH_USE_DIPf 4428
#define ECMP_HASH_USE_RTAG7f 4429
#define ECMP_INDEXf 4430
#define ECMP_NH_INFOf 4431
#define ECMP_PTRf 4432
#define ECMP_PTR0f 4433
#define ECMP_PTR1f 4434
#define ECMP_TMf 4435
#define ECMP_UNUSEDf 4436
#define ECMP_UNUSED0f 4437
#define ECMP_UNUSED1f 4438
#define ECNf 4439
#define ECN0f 4440
#define ECN1f 4441
#define ECN2f 4442
#define ECNEXCEEDED0f 4443
#define ECNEXCEEDED1f 4444
#define ECNEXCEEDED2f 4445
#define ECN_CNGf 4446
#define ECN_ENf 4447
#define ECN_ENABLEf 4448
#define ECN_MARKEDf 4449
#define ECN_MARKINGf 4450
#define ECN_MARKING_ENf 4451
#define ECN_MARKING_ENABLEf 4452
#define ECN_MASKf 4453
#define ECN_MODEf 4454
#define ECN_RFC3168f 4455
#define ECN_VALUEf 4456
#define ECONTEXT_ALLOCBUFFSCNT_CORRECTED_ERRORf 4457
#define ECONTEXT_ALLOCBUFFSCNT_CORRECTED_ERROR_DISINTf 4458
#define ECONTEXT_ALLOCBUFFSCNT_ENABLE_ECCf 4459
#define ECONTEXT_ALLOCBUFFSCNT_FORCE_UNCORRECTABLE_ERRORf 4460
#define ECONTEXT_ALLOCBUFFSCNT_MEM_TMf 4461
#define ECONTEXT_ALLOCBUFFSCNT_UNCORRECTED_ERRORf 4462
#define ECONTEXT_ALLOCBUFFSCNT_UNCORRECTED_ERROR_DISINTf 4463
#define ECONTEXT_INFLIGHTBUFFCNT_CORRECTED_ERRORf 4464
#define ECONTEXT_INFLIGHTBUFFCNT_CORRECTED_ERROR_DISINTf 4465
#define ECONTEXT_INFLIGHTBUFFCNT_ENABLE_ECCf 4466
#define ECONTEXT_INFLIGHTBUFFCNT_FORCE_UNCORRECTABLE_ERRORf 4467
#define ECONTEXT_INFLIGHTBUFFCNT_MEM_TMf 4468
#define ECONTEXT_INFLIGHTBUFFCNT_UNCORRECTED_ERRORf 4469
#define ECONTEXT_INFLIGHTBUFFCNT_UNCORRECTED_ERROR_DISINTf 4470
#define ECONTEXT_TAIL_LLA_CORRECTED_ERRORf 4471
#define ECONTEXT_TAIL_LLA_CORRECTED_ERROR_DISINTf 4472
#define ECONTEXT_TAIL_LLA_ENABLE_ECCf 4473
#define ECONTEXT_TAIL_LLA_FORCE_UNCORRECTABLE_ERRORf 4474
#define ECONTEXT_TAIL_LLA_MEM_TMf 4475
#define ECONTEXT_TAIL_LLA_UNCORRECTED_ERRORf 4476
#define ECONTEXT_TAIL_LLA_UNCORRECTED_ERROR_DISINTf 4477
#define ECO_B0_CFG_SWITCHf 4478
#define ECO_EEE_LINKUP_CONFIG_ENf 4479
#define ED66_DEFf 4480
#define EDB_BUS_PARITY_ERRORf 4481
#define EDB_ENABLE_PARITYf 4482
#define EDB_FORCE_ERRORf 4483
#define EDCLOOKUP_A_CORRECTED_ERRORf 4484
#define EDCLOOKUP_A_CORRECTED_ERROR_DISINTf 4485
#define EDCLOOKUP_A_UNCORRECTED_ERRORf 4486
#define EDCLOOKUP_A_UNCORRECTED_ERROR_DISINTf 4487
#define EDCLOOKUP_B_CORRECTED_ERRORf 4488
#define EDCLOOKUP_B_CORRECTED_ERROR_DISINTf 4489
#define EDCLOOKUP_B_UNCORRECTED_ERRORf 4490
#define EDCLOOKUP_B_UNCORRECTED_ERROR_DISINTf 4491
#define EDCLOOKUP_ECC_ERROR_ADDRESS_Af 4492
#define EDCLOOKUP_ECC_ERROR_ADDRESS_Bf 4493
#define EDCLOOKUP_ENABLE_ECCf 4494
#define EDCLOOKUP_FORCE_UNCORRECTABLE_ERRORf 4495
#define EDCRTNFIFO_CORRECTED_ERRORf 4496
#define EDCRTNFIFO_CORRECTED_ERROR_DISINTf 4497
#define EDCRTNFIFO_ECC_ERROR_ADDRESSf 4498
#define EDCRTNFIFO_ENABLE_ECCf 4499
#define EDCRTNFIFO_FORCE_UNCORRECTABLE_ERRORf 4500
#define EDCRTNFIFO_UNCORRECTED_ERRORf 4501
#define EDCRTNFIFO_UNCORRECTED_ERROR_DISINTf 4502
#define EDC_MEM_TMf 4503
#define EDC_RTN_NEG_WRAP_ERRORf 4504
#define EDC_RTN_NEG_WRAP_ERROR_DISINTf 4505
#define EDC_RTN_NEG_WRAP_ERROR_MASKf 4506
#define EEE_DELAY_ENTRY_TIMERf 4507
#define EEE_DISABLE_RX_PAUSE_ACTIVEf 4508
#define EEE_DISABLE_TX_PAUSE_XOFFf 4509
#define EEE_DISABLE_TX_PFC_XOFFf 4510
#define EEE_DURATION_TIMER_PULSEf 4511
#define EEE_ENf 4512
#define EEE_LPI_TIMERf 4513
#define EEE_REF_COUNTf 4514
#define EEE_TXCLK_DISf 4515
#define EEE_WAKE_TIMERf 4516
#define EEPROM_MODE_ENABLEf 4517
#define EFf 4518
#define EFPCTR_PAR_ENf 4519
#define EFP_BYPASSf 4520
#define EFP_CAM_SAMf 4521
#define EFP_CAM_SLICE_0_PMf 4522
#define EFP_CAM_SLICE_0_TMf 4523
#define EFP_CAM_SLICE_1_PMf 4524
#define EFP_CAM_SLICE_1_TMf 4525
#define EFP_CAM_SLICE_2_PMf 4526
#define EFP_CAM_SLICE_2_TMf 4527
#define EFP_CAM_SLICE_3_PMf 4528
#define EFP_CAM_SLICE_3_TMf 4529
#define EFP_CAM_TMf 4530
#define EFP_CAM_TM_7_THRU_0f 4531
#define EFP_COUNTER_TABLE_TMf 4532
#define EFP_COUNTER_TMf 4533
#define EFP_CPU_COSf 4534
#define EFP_FILTER_ENABLEf 4535
#define EFP_METER_SPAREf 4536
#define EFP_POLICY_SLICE_0_TMf 4537
#define EFP_POLICY_SLICE_1_TMf 4538
#define EFP_POLICY_SLICE_2_TMf 4539
#define EFP_POLICY_SLICE_3_TMf 4540
#define EFP_POLICY_SPAREf 4541
#define EFP_POLICY_TMf 4542
#define EFP_POLICY_WWf 4543
#define EFP_REFRESH_ENABLEf 4544
#define EF_GRANT_SQUELCHf 4545
#define EF_TO_CHN_PROP_ENABLEf 4546
#define EF_TO_INF_PROP_ENABLEf 4547
#define EF_TYPE_DECODEf 4548
#define EGRCELLRESETLIMITf 4549
#define EGRESS_DSCPf 4550
#define EGRESS_EXPf 4551
#define EGRESS_FILTER_LISTf 4552
#define EGRESS_MASKf 4553
#define EGRESS_MASK_HIf 4554
#define EGRESS_MASK_LOf 4555
#define EGRESS_MASK_M0f 4556
#define EGRESS_MASK_M1f 4557
#define EGRESS_MASK_W0f 4558
#define EGRESS_MASK_W1f 4559
#define EGRESS_MASK_W2f 4560
#define EGRESS_MIRRORf 4561
#define EGRESS_PORTf 4562
#define EGRESS_RBRIDGE_CHECK_HOPCOUNTf 4563
#define EGRESS_RBRIDGE_NICKNAMEf 4564
#define EGRMASKf 4565
#define EGRPKTRESETLIMITf 4566
#define EGRSMODf 4567
#define EGR_CM_DBUFf 4568
#define EGR_COS_MAP_SELf 4569
#define EGR_DISABLE_IPMC_REPLICATIONf 4570
#define EGR_DSCPf 4571
#define EGR_DSCP_TABLE_PARITY_ENf 4572
#define EGR_DSCP_TABLE_PAR_ERRf 4573
#define EGR_DSCP_TMf 4574
#define EGR_DVP_ATTRIBUTE_PARITY_ENf 4575
#define EGR_DVP_ATTRIBUTE_PAR_ERRf 4576
#define EGR_DVP_ATTRIBUTE_PMf 4577
#define EGR_DVP_ATTRIBUTE_TMf 4578
#define EGR_EDATABUF_DATAPATH_ECC_ERRf 4579
#define EGR_EFP_COUNTER_TABLEf 4580
#define EGR_EFP_COUNTER_TABLE_PAR_ERRf 4581
#define EGR_EFP_COUNTER_TABLE_TMf 4582
#define EGR_EFP_METER_TABLE_PAR_ERRf 4583
#define EGR_EFP_POLICY_TABLE_PAR_ERRf 4584
#define EGR_EFP_PW_INIT_COUNTERS_PAR_ERRf 4585
#define EGR_EFP_PW_INIT_COUNTER_PAR_ERRf 4586
#define EGR_EGESS_STATS_COUNTERf 4587
#define EGR_EHG_QOS_MAP_TABLE_ECC_ERRf 4588
#define EGR_EMOP_BUFFER_ECC_ERRf 4589
#define EGR_ETH_BLK_NUMf 4590
#define EGR_FP_COUNTERf 4591
#define EGR_FP_COUNTER_TABLE_PAR_ERRf 4592
#define EGR_FRAGMENT_IDf 4593
#define EGR_FRAGMENT_ID_TABLE_ECC_ERRf 4594
#define EGR_FRAGMENT_ID_TABLE_PARITY_ENf 4595
#define EGR_FRAGMENT_ID_TABLE_PAR_ERRf 4596
#define EGR_FRAGMENT_ID_TMf 4597
#define EGR_FRAG_HEADER_TABLE_ECC_ERRf 4598
#define EGR_FRAG_PKT_TABLE_ECC_ERRf 4599
#define EGR_GP0_DBUFf 4600
#define EGR_GP1_DBUFf 4601
#define EGR_GP2_DBUFf 4602
#define EGR_GPP_ATTRIBUTESf 4603
#define EGR_GPP_ATTRIBUTES_MODBASEf 4604
#define EGR_GPP_ATTRIBUTES_MODBASE_PARITY_ENf 4605
#define EGR_GPP_ATTRIBUTES_MODBASE_PAR_ERRf 4606
#define EGR_GPP_ATTRIBUTES_MODBASE_TMf 4607
#define EGR_GPP_ATTRIBUTES_PARITY_ENf 4608
#define EGR_GPP_ATTRIBUTES_PAR_ERRf 4609
#define EGR_GPP_ATTRIBUTES_TMf 4610
#define EGR_INITBUF_ECC_ERRf 4611
#define EGR_INITBUF_STBYf 4612
#define EGR_IPFIX_EOP_PAR_ERRf 4613
#define EGR_IPFIX_EXPORT_PAR_ERRf 4614
#define EGR_IPFIX_SESS_PAR_ERRf 4615
#define EGR_IPMCDATA_ERRf 4616
#define EGR_IPMCLS_ERRf 4617
#define EGR_IPMCMS_ERRf 4618
#define EGR_IPMC_CFG2_PARITY_ENf 4619
#define EGR_IPMC_CFG2_PAR_ERRf 4620
#define EGR_IPMC_PARITY_ENf 4621
#define EGR_IPMC_PAR_ERRf 4622
#define EGR_IPMC_PMf 4623
#define EGR_IPMC_TMf 4624
#define EGR_IP_TUNNELf 4625
#define EGR_IP_TUNNEL_PARITY_ENf 4626
#define EGR_IP_TUNNEL_PAR_ERRf 4627
#define EGR_IP_TUNNEL_TMf 4628
#define EGR_L3_INTF_PARITY_ENf 4629
#define EGR_L3_INTF_PAR_ERRf 4630
#define EGR_L3_INTF_PMf 4631
#define EGR_L3_INTF_TMf 4632
#define EGR_L3_NEXT_HOP_PARITY_ENf 4633
#define EGR_L3_NEXT_HOP_PMf 4634
#define EGR_L3_NEXT_HOP_TMf 4635
#define EGR_LP_DBUFf 4636
#define EGR_MAC_DA_PROFILE_PARITY_ENf 4637
#define EGR_MAC_DA_PROFILE_PAR_ERRf 4638
#define EGR_MAC_DA_PROFILE_PMf 4639
#define EGR_MAC_DA_PROFILE_TMf 4640
#define EGR_MAP_ENf 4641
#define EGR_MAP_MH_PARITY_ENf 4642
#define EGR_MAP_MH_PAR_ERRf 4643
#define EGR_MAP_MH_PMf 4644
#define EGR_MAP_MH_TMf 4645
#define EGR_MASK_CORRECTED_ERRORf 4646
#define EGR_MASK_CORRECTED_ERROR_DISINTf 4647
#define EGR_MASK_DCMf 4648
#define EGR_MASK_ENABLE_ECCf 4649
#define EGR_MASK_FORCE_UNCORRECTABLE_ERRORf 4650
#define EGR_MASK_INITf 4651
#define EGR_MASK_INIT_DONEf 4652
#define EGR_MASK_MODBASE_TMf 4653
#define EGR_MASK_PAR_ERRf 4654
#define EGR_MASK_PMf 4655
#define EGR_MASK_TMf 4656
#define EGR_MASK_UNCORRECTED_ERRORf 4657
#define EGR_MASK_UNCORRECTED_ERROR_DISINTf 4658
#define EGR_MASK_WWf 4659
#define EGR_MIRROR_ENABLEf 4660
#define EGR_MOD_MAP_IDf 4661
#define EGR_MOD_MAP_TABLE_PAR_ERRf 4662
#define EGR_MOD_MAP_TMf 4663
#define EGR_MPB_ECC_ENf 4664
#define EGR_MPB_ECC_ERRf 4665
#define EGR_MPLS_EXP_MAPPING_1f 4666
#define EGR_MPLS_EXP_MAPPING_1_PARITY_ENf 4667
#define EGR_MPLS_EXP_MAPPING_1_PAR_ERRf 4668
#define EGR_MPLS_EXP_MAPPING_1_TMf 4669
#define EGR_MPLS_EXP_MAPPING_2f 4670
#define EGR_MPLS_EXP_MAPPING_2_PARITY_ENf 4671
#define EGR_MPLS_EXP_MAPPING_2_PAR_ERRf 4672
#define EGR_MPLS_EXP_MAPPING_2_TMf 4673
#define EGR_MPLS_LABEL_PAR_ERRf 4674
#define EGR_MPLS_PRI_MAPPINGf 4675
#define EGR_MPLS_PRI_MAPPING_PARITY_ENf 4676
#define EGR_MPLS_PRI_MAPPING_PAR_ERRf 4677
#define EGR_MPLS_PRI_MAPPING_TMf 4678
#define EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_ENf 4679
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_ENf 4680
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PAR_ERRf 4681
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PMf 4682
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_TMf 4683
#define EGR_MPLS_VC_AND_SWAP_LABEL_TMf 4684
#define EGR_NHOP_PAR_ERRf 4685
#define EGR_PEf 4686
#define EGR_PERQ_COUNTERf 4687
#define EGR_PERQ_XMT_COUNTERSf 4688
#define EGR_PERQ_XMT_COUNTERS_BASE_ADDRf 4689
#define EGR_PERQ_XMT_COUNTERS_BASE_ADDR_PAR_ERRf 4690
#define EGR_PERQ_XMT_COUNTERS_PAR_ERRf 4691
#define EGR_PERQ_XMT_COUNTERS_TMf 4692
#define EGR_PE_CLRf 4693
#define EGR_PE_ENf 4694
#define EGR_PORT_GROUP_IDf 4695
#define EGR_PORT_PARITY_ENf 4696
#define EGR_PORT_PAR_ERRf 4697
#define EGR_PORT_RESERVED0f 4698
#define EGR_PORT_RESERVED1f 4699
#define EGR_PORT_RESERVED2f 4700
#define EGR_PRI_CNG_MAPf 4701
#define EGR_PRI_CNG_MAP_PARITY_ENf 4702
#define EGR_PRI_CNG_MAP_PAR_ERRf 4703
#define EGR_PRI_CNG_MAP_TMf 4704
#define EGR_PW_COUNT_PAR_ERRf 4705
#define EGR_PW_INIT_COUNTERS_TMf 4706
#define EGR_QUEUE_CHECK_POOL_STATE_ENABLEf 4707
#define EGR_QUEUE_CHECK_POOL_STATE_SP0_ENABLEf 4708
#define EGR_QUEUE_CHECK_POOL_STATE_SP1_ENABLEf 4709
#define EGR_QUEUE_CHECK_POOL_STATE_SP2_ENABLEf 4710
#define EGR_QUEUE_CHECK_POOL_STATE_SP3_ENABLEf 4711
#define EGR_SERVICE_COUNTER_TABLEf 4712
#define EGR_SERVICE_COUNTER_TABLE_PAR_ERRf 4713
#define EGR_SERVICE_COUNTER_TABLE_TMf 4714
#define EGR_SPVLAN_ERRf 4715
#define EGR_STATS_COUNTER_TABLE_PAR_ERRf 4716
#define EGR_STATS_PIPELINE_STAGE_NUMf 4717
#define EGR_STAT_COUNTERS_NUMf 4718
#define EGR_VFI_PARITY_ENf 4719
#define EGR_VFI_PAR_ERRf 4720
#define EGR_VFI_PMf 4721
#define EGR_VFI_TMf 4722
#define EGR_VINTF_COUNTER_TABLEf 4723
#define EGR_VINTF_COUNTER_TABLE_PAR_ERRf 4724
#define EGR_VINTF_COUNTER_TABLE_TMf 4725
#define EGR_VLANf 4726
#define EGR_VLANSTG_ERRf 4727
#define EGR_VLAN_CONTROL_1_PARITY_ENf 4728
#define EGR_VLAN_CONTROL_1_PAR_ERRf 4729
#define EGR_VLAN_PARITY_ENf 4730
#define EGR_VLAN_PAR_ERRf 4731
#define EGR_VLAN_STGf 4732
#define EGR_VLAN_STG_PARITY_ENf 4733
#define EGR_VLAN_STG_PAR_ERRf 4734
#define EGR_VLAN_STG_TMf 4735
#define EGR_VLAN_TMf 4736
#define EGR_VLAN_XLATEf 4737
#define EGR_VLAN_XLATE_PARITY_ENf 4738
#define EGR_VLAN_XLATE_PAR_ERRf 4739
#define EGR_VLAN_XLATE_TMf 4740
#define EGR_VXLT_PAR_ERRf 4741
#define EGR_WLAN_DVP_PARITY_ENf 4742
#define EGR_WLAN_DVP_PAR_ERRf 4743
#define EGR_WLAN_DVP_TMf 4744
#define EGR_XQ0_DBUFf 4745
#define EGR_XQ1_DBUFf 4746
#define EGR_XQ2_DBUFf 4747
#define EGR_XQ3_DBUFf 4748
#define EGR_XQP0_MMU_INT_RESETf 4749
#define EGR_XQP0_PORT_INT_RESETf 4750
#define EGR_XQP1_MMU_INT_RESETf 4751
#define EGR_XQP1_PORT_INT_RESETf 4752
#define EGR_XQP2_MMU_INT_RESETf 4753
#define EGR_XQP2_PORT_INT_RESETf 4754
#define EGR_XQP3_MMU_INT_RESETf 4755
#define EGR_XQP3_PORT_INT_RESETf 4756
#define EGR_XQP_PORT_INT_RESETf 4757
#define EGR_XQP_PORT_MODEf 4758
#define EGS_ERRf 4759
#define EG_SFI_STORE_FORWARD_ERRORf 4760
#define EG_SFI_STORE_FORWARD_ERROR_DISINTf 4761
#define EG_SFI_STORE_FORWARD_ERROR_ENf 4762
#define EG_SFI_STORE_FORWARD_ERROR_MASKf 4763
#define EHCPM_BUS_PARITY_ERRORf 4764
#define EHCPM_ENABLE_PARITYf 4765
#define EHCPM_FORCE_ERRORf 4766
#define EHG_NONHG_TOCPUf 4767
#define EHG_QOS_MAPPING_ECC_ENf 4768
#define EHG_QOS_MAPPING_TMf 4769
#define EHG_RX_DATAf 4770
#define EHG_RX_MASKf 4771
#define EHG_TX_DATAf 4772
#define EH_EXT_HDR_ENABLEf 4773
#define EH_EXT_HDR_LEARN_OVERRIDEf 4774
#define EH_LENGTHf 4775
#define EH_OFFSETf 4776
#define EH_QUEUE_TAGf 4777
#define EH_TAG_TYPEf 4778
#define EH_TMf 4779
#define EIGHTK_NODESf 4780
#define EJECT_DONEf 4781
#define EJECT_MODE_LINKf 4782
#define EJECT_RATEf 4783
#define EL3_BYPASSf 4784
#define EM0_FIFO_OVERFLOWf 4785
#define EM0_FIFO_OVERFLOW_DISINTf 4786
#define EM0_FIFO_OVERFLOW_MASKf 4787
#define EM0_FIFO_UNDERRUNf 4788
#define EM0_FIFO_UNDERRUN_DISINTf 4789
#define EM0_FIFO_UNDERRUN_MASKf 4790
#define EM0_LOCAL_MTPf 4791
#define EM0_MTP_INDEXf 4792
#define EM1_FIFO_OVERFLOWf 4793
#define EM1_FIFO_OVERFLOW_DISINTf 4794
#define EM1_FIFO_OVERFLOW_MASKf 4795
#define EM1_FIFO_UNDERRUNf 4796
#define EM1_FIFO_UNDERRUN_DISINTf 4797
#define EM1_FIFO_UNDERRUN_MASKf 4798
#define EM1_LOCAL_MTPf 4799
#define EM1_MTP_INDEXf 4800
#define EMIRRORf 4801
#define EMIRROR_CONTROL1_PAR_ERRf 4802
#define EMIRROR_CONTROL1_TMf 4803
#define EMIRROR_CONTROL2_PAR_ERRf 4804
#define EMIRROR_CONTROL2_TMf 4805
#define EMIRROR_CONTROL3_PAR_ERRf 4806
#define EMIRROR_CONTROL3_TMf 4807
#define EMIRROR_CONTROL_PAR_ERRf 4808
#define EMIRROR_CONTROL_TMf 4809
#define EMOP_BUFFER_ECC_ENf 4810
#define EMOP_BUFFER_TMf 4811
#define EMPTYf 4812
#define EMPTY_DEQ_ERRORf 4813
#define EMPTY_DEQ_ERROR_DISINTf 4814
#define EM_COSf 4815
#define EM_COS_ENABLEf 4816
#define EM_IF_TYPE_QDR2f 4817
#define EM_LATENCYf 4818
#define EM_LATENCY7f 4819
#define EM_LATENCY8f 4820
#define EM_LOCAL_MTPf 4821
#define EM_MODEf 4822
#define EM_MTP_INDEXf 4823
#define EM_MTP_INDEX0f 4824
#define EM_MTP_INDEX1f 4825
#define EM_SRCMOD_CHANGEf 4826
#define ENf 4827
#define ENABLEf 4828
#define ENABLE0f 4829
#define ENABLE1f 4830
#define ENABLE2f 4831
#define ENABLEMEMFAILMETERINGf 4832
#define ENABLEMSGPOLLINGf 4833
#define ENABLE_1KTIMESf 4834
#define ENABLE_ALL_BYPASSf 4835
#define ENABLE_AUTO_SWITCHOVERf 4836
#define ENABLE_BIN_12_OVERLAY_Af 4837
#define ENABLE_BIN_12_OVERLAY_Bf 4838
#define ENABLE_CH01f 4839
#define ENABLE_CH23f 4840
#define ENABLE_CHN0f 4841
#define ENABLE_CHN1f 4842
#define ENABLE_CLEARf 4843
#define ENABLE_DDRf 4844
#define ENABLE_DEFAULT_NETWORK_SVPf 4845
#define ENABLE_DQ_ODTf 4846
#define ENABLE_DRACO1_5_HASHf 4847
#define ENABLE_DRRf 4848
#define ENABLE_EXT_QGPHY_CLK_OUTf 4849
#define ENABLE_FLOW_LABEL_IPV6_Af 4850
#define ENABLE_FLOW_LABEL_IPV6_Bf 4851
#define ENABLE_FP_FOR_MIRROR_PKTSf 4852
#define ENABLE_FROMCPU_PACKETf 4853
#define ENABLE_GPORT_IDLE_PWRDWNf 4854
#define ENABLE_HG0f 4855
#define ENABLE_HG12f 4856
#define ENABLE_IFILTERf 4857
#define ENABLE_IGMP_MLD_SNOOPINGf 4858
#define ENABLE_INTRf 4859
#define ENABLE_MEASURE_AVERAGE_CALCULATIONf 4860
#define ENABLE_MEASURE_COLLECTIONf 4861
#define ENABLE_MEM_CG0f 4862
#define ENABLE_MEM_CG1f 4863
#define ENABLE_MULTIPLE_SBUS_CMDSf 4864
#define ENABLE_ODTf 4865
#define ENABLE_ODT_CKf 4866
#define ENABLE_OPTIMAL_CANDIDATE_UPDATEf 4867
#define ENABLE_OP_DMVOQf 4868
#define ENABLE_PARITYf 4869
#define ENABLE_PKT_MODf 4870
#define ENABLE_PORT_QUALITY_UPDATEf 4871
#define ENABLE_PORT_STMf 4872
#define ENABLE_QK_ODTf 4873
#define ENABLE_SCHAN_REQUESTf 4874
#define ENABLE_SELECTf 4875
#define ENABLE_SIMPLEXf 4876
#define ENABLE_SOP_EOP_CHKf 4877
#define ENABLE_SWITCHOVERf 4878
#define ENABLE_SW_IDLE_PWRDWNf 4879
#define ENABLE_TCAMf 4880
#define ENABLE_TOCPU_PACKETf 4881
#define ENABLE_UPDATE_COLOR_RESUMEf 4882
#define ENABLE_VALf 4883
#define ENABLE_YELLOW_DS_DROP_RED_PKTf 4884
#define ENA_EXT_CONFIGf 4885
#define ENB_CLKOUTf 4886
#define ENCAP_INCOMING_TAG_STATUSf 4887
#define ENC_DEC_SELECTf 4888
#define ENDCELLLENGTHf 4889
#define ENDQUEUEf 4890
#define END_Af 4891
#define END_ADDRf 4892
#define END_Bf 4893
#define END_CELLf 4894
#define END_CELL_MASKf 4895
#define END_CELL_VALUEf 4896
#define END_CNTRIDf 4897
#define END_CRC_ERRORf 4898
#define END_FLAGf 4899
#define ENGG_BASEf 4900
#define ENGMRf 4901
#define ENGM_BASEf 4902
#define ENGU_BASEf 4903
#define ENG_ENf 4904
#define ENG_MODEf 4905
#define ENG_PORT_ENf 4906
#define ENIFILTER_DROP_TOCPUf 4907
#define ENQDEQ_ACKf 4908
#define ENQDEQ_FIFO_DEPTHf 4909
#define ENQDEQ_FIFO_FULLf 4910
#define ENQDEQ_FIFO_FULL_DISINTf 4911
#define ENQDEQ_FIFO_FULL_HALT_ENf 4912
#define ENQDONE_STATUSf 4913
#define ENQDONE_STATUS_DISINTf 4914
#define ENQD_FIFO_BPf 4915
#define ENQD_FIFO_CORRECTED_ERRORf 4916
#define ENQD_FIFO_CORRECTED_ERROR_DISINTf 4917
#define ENQD_FIFO_ENABLE_ECCf 4918
#define ENQD_FIFO_FORCE_UNCORRECTABLE_ERRORf 4919
#define ENQD_FIFO_HIGH_WATERMARKf 4920
#define ENQD_FIFO_HIGH_WATERMARK_UPDf 4921
#define ENQD_FIFO_LEVELf 4922
#define ENQD_FIFO_MEM_TMf 4923
#define ENQD_FIFO_OVERFLOWf 4924
#define ENQD_FIFO_OVERFLOW_DISINTf 4925
#define ENQD_FIFO_OVERFLOW_HALT_ENf 4926
#define ENQD_FIFO_THRESHOLDf 4927
#define ENQD_FIFO_UNCORRECTED_ERRORf 4928
#define ENQD_FIFO_UNCORRECTED_ERROR_DISINTf 4929
#define ENQD_FIFO_UNDERRUNf 4930
#define ENQD_FIFO_UNDERRUN_DISINTf 4931
#define ENQD_PIPELINE_ACTIVEf 4932
#define ENQD_STATUSf 4933
#define ENQD_STATUS_DISINTf 4934
#define ENQIGPERR0f 4935
#define ENQIGPERR1f 4936
#define ENQIGPERR2f 4937
#define ENQIGPERR3f 4938
#define ENQIGPERR4f 4939
#define ENQIGPERR5f 4940
#define ENQIGPERR6f 4941
#define ENQRESP_BADQf 4942
#define ENQRESP_BUFFERPTR1f 4943
#define ENQRESP_DROPf 4944
#define ENQRESP_ECNf 4945
#define ENQRESP_HEAD_LINESf 4946
#define ENQRESP_LENf 4947
#define ENQRESP_LLA0f 4948
#define ENQRESP_QUEUEf 4949
#define ENQRESP_TAGf 4950
#define ENQR_DISABLED_QUEUE_DETECTf 4951
#define ENQR_DISABLED_QUEUE_DETECT_DISINTf 4952
#define ENQR_FIFO_CORRECTED_ERRORf 4953
#define ENQR_FIFO_CORRECTED_ERROR_DISINTf 4954
#define ENQR_FIFO_ENABLE_ECCf 4955
#define ENQR_FIFO_FORCE_UNCORRECTABLE_ERRORf 4956
#define ENQR_FIFO_HIGH_WATERMARKf 4957
#define ENQR_FIFO_HIGH_WATERMARK_UPDf 4958
#define ENQR_FIFO_LEVELf 4959
#define ENQR_FIFO_MEM_TMf 4960
#define ENQR_FIFO_OVERFLOWf 4961
#define ENQR_FIFO_OVERFLOW_DISINTf 4962
#define ENQR_FIFO_OVERFLOW_HALT_ENf 4963
#define ENQR_FIFO_OVF_HALT_ENf 4964
#define ENQR_FIFO_UNCORRECTED_ERRORf 4965
#define ENQR_FIFO_UNCORRECTED_ERROR_DISINTf 4966
#define ENQR_FIFO_UNDERRUNf 4967
#define ENQR_FIFO_UNDERRUN_DISINTf 4968
#define ENQR_INFLIGHT_TERMf 4969
#define ENQR_MIN_ALLOC_ERRORf 4970
#define ENQR_MIN_ALLOC_ERROR_DISINTf 4971
#define ENQR_MIN_ALLOC_ERROR_HALT_ENf 4972
#define ENQR_PIPELINE_ACTIVEf 4973
#define ENQR_PS0_REQ_FIFO_OVERFLOWf 4974
#define ENQR_PS0_REQ_FIFO_OVERFLOW_DISINTf 4975
#define ENQR_PS0_TMf 4976
#define ENQR_STATUSf 4977
#define ENQR_STATUS_DISINTf 4978
#define ENQR_TAG_CREDIT_UNDERRUNf 4979
#define ENQR_TAG_CREDIT_UNDERRUN_DISINTf 4980
#define ENQR_TAG_UNDERRUN_HALT_ENf 4981
#define ENQ_CRDT_BPf 4982
#define ENQ_CRDT_LEVELf 4983
#define ENQ_CRDT_LOW_WATERMARKf 4984
#define ENQ_CRDT_LOW_WATERMARK_UPDf 4985
#define ENQ_CRDT_THRESHOLDf 4986
#define ENQ_DEQf 4987
#define ENQ_DROP_GLOBALf 4988
#define ENQ_DROP_PORT_1f 4989
#define ENQ_DROP_PORT_1_COSf 4990
#define ENQ_INVALID_LAST_Qf 4991
#define ENQ_INVALID_Q_CNTf 4992
#define ENQ_INVALID_Q_CNT_DISINTf 4993
#define ENQ_IPMC_TBL_PAR_ERRf 4994
#define ENQ_IPMC_TBL_PAR_ERR_ENf 4995
#define ENQ_NO_FREE_PTR_ERRORf 4996
#define ENQ_NO_FREE_PTR_ERROR_DISINTf 4997
#define ENQ_REQf 4998
#define ENQ_TAGS_BPf 4999
#define ENQ_TAGS_FP_OVERFLOWf 5000
#define ENQ_TAGS_FP_OVERFLOW_DISINTf 5001
#define ENQ_TAGS_FP_OVERFLOW_HALT_ENf 5002
#define ENQ_TAGS_FP_UNDERRUNf 5003
#define ENQ_TAGS_FP_UNDERRUN_DISINTf 5004
#define ENQ_TAGS_FP_UNDERRUN_HALT_ENf 5005
#define ENQ_TAGS_LEVELf 5006
#define ENQ_TAGS_LOW_WATERMARKf 5007
#define ENQ_TAGS_LOW_WATERMARK_UPDf 5008
#define ENQ_TAG_TIMEOUT_ERRORf 5009
#define ENQ_TAG_TIMEOUT_ERROR_DISINTf 5010
#define ENQ_TRACE_STATUSf 5011
#define ENQ_TRACE_STATUS_DISINTf 5012
#define ENTRIESf 5013
#define ENTRIES_FIFOf 5014
#define ENTRIES_PER_PORTf 5015
#define ENTRIES_PER_PORT_127_96f 5016
#define ENTRIES_PER_PORT_31_0f 5017
#define ENTRIES_PER_PORT_63_32f 5018
#define ENTRIES_PER_PORT_95_64f 5019
#define ENTRYf 5020
#define ENTRY0f 5021
#define ENTRY1f 5022
#define ENTRY2f 5023
#define ENTRY3f 5024
#define ENTRY4f 5025
#define ENTRY5f 5026
#define ENTRY6f 5027
#define ENTRY7f 5028
#define ENTRY_ADRf 5029
#define ENTRY_BMf 5030
#define ENTRY_COUNTf 5031
#define ENTRY_IDXf 5032
#define ENTRY_INDEXf 5033
#define ENTRY_INFO_UPPERf 5034
#define ENTRY_LENf 5035
#define ENTRY_LIMITf 5036
#define ENTRY_LOCf 5037
#define ENTRY_OVERFLOWf 5038
#define ENTRY_TYPEf 5039
#define ENTRY_TYPE_COPYf 5040
#define EN_40Gf 5041
#define EN_ALIGN_ERR_UE_S0_HITf 5042
#define EN_ALIGN_ERR_UE_S1_HITf 5043
#define EN_BIG_ENDIAN_BUS_4_NRM_DMAf 5044
#define EN_BIG_ENDIAN_BUS_4_PIOf 5045
#define EN_BIG_ENDIAN_BUS_4_PKT_DMAf 5046
#define EN_BIG_ENDIAN_WORDS_4_STAT_DMAf 5047
#define EN_CMLBUF1f 5048
#define EN_CMLBUF2f 5049
#define EN_CMLBUF3f 5050
#define EN_CPU_OPTIMIZATIONf 5051
#define EN_CPU_SLOT_SHARINGf 5052
#define EN_ECC_CHK_DEFIP_DATf 5053
#define EN_ECC_CHK_FP_CNTR_DATf 5054
#define EN_ECC_CHK_FP_POLICY_DATf 5055
#define EN_ECC_CHK_L2DATf 5056
#define EN_ECC_GEN_DEFIP_DATf 5057
#define EN_ECC_GEN_FP_CNTR_DATf 5058
#define EN_ECC_GEN_FP_POLICY_DATf 5059
#define EN_ECC_GEN_L2DATf 5060
#define EN_EFILTERf 5061
#define EN_EXT_SEARCH_REQf 5062
#define EN_FLEXIBLE_TDMf 5063
#define EN_GREEN_MODEf 5064
#define EN_IFILTERf 5065
#define EN_INTERNAL_TX_CRSf 5066
#define EN_IPDAf 5067
#define EN_IPMACDAf 5068
#define EN_IPMACSAf 5069
#define EN_IPMC_AGE_OUTf 5070
#define EN_IPSAf 5071
#define EN_IPTYPEf 5072
#define EN_IPVIDf 5073
#define EN_IP_LNGTH_ADJf 5074
#define EN_L4DSf 5075
#define EN_L4SSf 5076
#define EN_LBP_SLOT_STEALINGf 5077
#define EN_MACDAf 5078
#define EN_MACSAf 5079
#define EN_MAXf 5080
#define EN_MC_UPDATE_QSf 5081
#define EN_MINf 5082
#define EN_NONCPU_OPTIMIZATIONf 5083
#define EN_PCI_RST_ON_INITf 5084
#define EN_PTR_MISMATCHf 5085
#define EN_PURGE_ON_DEDf 5086
#define EN_RDFIFOf 5087
#define EN_RD_TCAMf 5088
#define EN_RECURSIVE_COSLC_REQ_TO_MMUf 5089
#define EN_RLD_OPNf 5090
#define EN_SER_INTERLEAVE_PARITYf 5091
#define EN_SG_OPNf 5092
#define EN_TYPEf 5093
#define EN_VIDf 5094
#define EN_WDQ_EMPTYf 5095
#define EN_XQ_TESTf 5096
#define EN_XQ_TEST2f 5097
#define EN_XQ_TEST3f 5098
#define EOPf 5099
#define EOP_BUF_A_TMf 5100
#define EOP_BUF_B_TMf 5101
#define EOP_BUF_C_TMf 5102
#define EOP_BUF_HI_TMf 5103
#define EOP_BUF_LO_TMf 5104
#define EOP_CELLf 5105
#define EOP_DETECTEDf 5106
#define EOP_MISSING_ERR_CNT_Af 5107
#define EOP_MISSING_ERR_CNT_A_DISINTf 5108
#define EOP_MISSING_ERR_CNT_Bf 5109
#define EOP_MISSING_ERR_CNT_B_DISINTf 5110
#define EOP_PKT_METAf 5111
#define EOSf 5112
#define EOTf 5113
#define EOT_0f 5114
#define EOT_1f 5115
#define EOT_2f 5116
#define EOT_3f 5117
#define EOT_4f 5118
#define EPARS_BUS_PARITY_ERRORf 5119
#define EPARS_ENABLE_PARITYf 5120
#define EPARS_FORCE_ERRORf 5121
#define EPIC_ERRORSf 5122
#define EPMOD_BUS_PARITY_ERRORf 5123
#define EPMOD_ENABLE_PARITYf 5124
#define EPMOD_FORCE_ERRORf 5125
#define EPOCHf 5126
#define EPOCH_LENGTHf 5127
#define EPOCH_SEQNUMf 5128
#define EPORTf 5129
#define EP_CBE_CORRECTED_ERRORf 5130
#define EP_CBE_CORRECTED_ERROR_DISINTf 5131
#define EP_CBE_ENABLE_ECCf 5132
#define EP_CBE_FORCE_UNCORRECTABLE_ERRORf 5133
#define EP_CBE_UNCORRECTED_ERRORf 5134
#define EP_CBE_UNCORRECTED_ERROR_DISINTf 5135
#define EP_CLASS_RESOLUTION_CORRECTED_ERRORf 5136
#define EP_CLASS_RESOLUTION_CORRECTED_ERROR_DISINTf 5137
#define EP_CLASS_RESOLUTION_ENABLE_ECCf 5138
#define EP_CLASS_RESOLUTION_FORCE_UNCORRECTABLE_ERRORf 5139
#define EP_CLASS_RESOLUTION_UNCORRECTED_ERRORf 5140
#define EP_CLASS_RESOLUTION_UNCORRECTED_ERROR_DISINTf 5141
#define EP_CM_BUFFER_CORRECTED_ERRORf 5142
#define EP_CM_BUFFER_CORRECTED_ERROR_DISINTf 5143
#define EP_CM_BUFFER_ENABLE_ECCf 5144
#define EP_CM_BUFFER_FORCE_UNCORRECTABLE_ERRORf 5145
#define EP_CM_BUFFER_UNCORRECTED_ERRORf 5146
#define EP_CM_BUFFER_UNCORRECTED_ERROR_DISINTf 5147
#define EP_CM_CORRECTED_ERRORf 5148
#define EP_CM_CORRECTED_ERROR_DISINTf 5149
#define EP_CM_ENABLE_ECCf 5150
#define EP_CM_FORCE_UNCORRECTABLE_ERRORf 5151
#define EP_CM_UNCORRECTED_ERRORf 5152
#define EP_CM_UNCORRECTED_ERROR_DISINTf 5153
#define EP_DEST_PORT_MAP_CORRECTED_ERRORf 5154
#define EP_DEST_PORT_MAP_CORRECTED_ERROR_DISINTf 5155
#define EP_DEST_PORT_MAP_ENABLE_ECCf 5156
#define EP_DEST_PORT_MAP_FORCE_UNCORRECTABLE_ERRORf 5157
#define EP_DEST_PORT_MAP_UNCORRECTED_ERRORf 5158
#define EP_DEST_PORT_MAP_UNCORRECTED_ERROR_DISINTf 5159
#define EP_DSCP_CORRECTED_ERRORf 5160
#define EP_DSCP_CORRECTED_ERROR_DISINTf 5161
#define EP_DSCP_ENABLE_ECCf 5162
#define EP_DSCP_FORCE_UNCORRECTABLE_ERRORf 5163
#define EP_DSCP_UNCORRECTED_ERRORf 5164
#define EP_DSCP_UNCORRECTED_ERROR_DISINTf 5165
#define EP_EDB_BUS_PARITY_ERRORf 5166
#define EP_EDB_BUS_PARITY_ERROR_DISINTf 5167
#define EP_EHCPM_BUS_PARITY_ERRORf 5168
#define EP_EHCPM_BUS_PARITY_ERROR_DISINTf 5169
#define EP_EINITBUF_RAM_CORRECTED_ERRORf 5170
#define EP_EINITBUF_RAM_CORRECTED_ERROR_DISINTf 5171
#define EP_EINITBUF_RAM_ENABLE_ECCf 5172
#define EP_EINITBUF_RAM_FORCE_UNCORRECTABLE_ERRORf 5173
#define EP_EINITBUF_RAM_UNCORRECTED_ERRORf 5174
#define EP_EINITBUF_RAM_UNCORRECTED_ERROR_DISINTf 5175
#define EP_EPARS_BUS_PARITY_ERRORf 5176
#define EP_EPARS_BUS_PARITY_ERROR_DISINTf 5177
#define EP_EPMOD_BUS_PARITY_ERRORf 5178
#define EP_EPMOD_BUS_PARITY_ERROR_DISINTf 5179
#define EP_EVLAN_BUS_PARITY_ERRORf 5180
#define EP_EVLAN_BUS_PARITY_ERROR_DISINTf 5181
#define EP_EVXLT_BUS_PARITY_ERRORf 5182
#define EP_EVXLT_BUS_PARITY_ERROR_DISINTf 5183
#define EP_GP_CTRL_BUF_TMf 5184
#define EP_GP_DATA_BUF_TMf 5185
#define EP_INITBUF_DBEf 5186
#define EP_INITBUF_SBEf 5187
#define EP_INITBUF_TMf 5188
#define EP_INTRf 5189
#define EP_IX0A_CORRECTED_ERRORf 5190
#define EP_IX0A_CORRECTED_ERROR_DISINTf 5191
#define EP_IX0A_ENABLE_ECCf 5192
#define EP_IX0A_FORCE_UNCORRECTABLE_ERRORf 5193
#define EP_IX0A_UNCORRECTED_ERRORf 5194
#define EP_IX0A_UNCORRECTED_ERROR_DISINTf 5195
#define EP_IX0B_CORRECTED_ERRORf 5196
#define EP_IX0B_CORRECTED_ERROR_DISINTf 5197
#define EP_IX0B_ENABLE_ECCf 5198
#define EP_IX0B_FORCE_UNCORRECTABLE_ERRORf 5199
#define EP_IX0B_UNCORRECTED_ERRORf 5200
#define EP_IX0B_UNCORRECTED_ERROR_DISINTf 5201
#define EP_IX1A_CORRECTED_ERRORf 5202
#define EP_IX1A_CORRECTED_ERROR_DISINTf 5203
#define EP_IX1A_ENABLE_ECCf 5204
#define EP_IX1A_FORCE_UNCORRECTABLE_ERRORf 5205
#define EP_IX1A_UNCORRECTED_ERRORf 5206
#define EP_IX1A_UNCORRECTED_ERROR_DISINTf 5207
#define EP_IX1B_CORRECTED_ERRORf 5208
#define EP_IX1B_CORRECTED_ERROR_DISINTf 5209
#define EP_IX1B_ENABLE_ECCf 5210
#define EP_IX1B_FORCE_UNCORRECTABLE_ERRORf 5211
#define EP_IX1B_UNCORRECTED_ERRORf 5212
#define EP_IX1B_UNCORRECTED_ERROR_DISINTf 5213
#define EP_MS0_CORRECTED_ERRORf 5214
#define EP_MS0_CORRECTED_ERROR_DISINTf 5215
#define EP_MS0_ENABLE_ECCf 5216
#define EP_MS0_FORCE_UNCORRECTABLE_ERRORf 5217
#define EP_MS0_UNCORRECTED_ERRORf 5218
#define EP_MS0_UNCORRECTED_ERROR_DISINTf 5219
#define EP_MS1_CORRECTED_ERRORf 5220
#define EP_MS1_CORRECTED_ERROR_DISINTf 5221
#define EP_MS1_ENABLE_ECCf 5222
#define EP_MS1_FORCE_UNCORRECTABLE_ERRORf 5223
#define EP_MS1_UNCORRECTED_ERRORf 5224
#define EP_MS1_UNCORRECTED_ERROR_DISINTf 5225
#define EP_OI2QB_MAP_CORRECTED_ERRORf 5226
#define EP_OI2QB_MAP_CORRECTED_ERROR_DISINTf 5227
#define EP_OI2QB_MAP_ENABLE_ECCf 5228
#define EP_OI2QB_MAP_FORCE_UNCORRECTABLE_ERRORf 5229
#define EP_OI2QB_MAP_UNCORRECTED_ERRORf 5230
#define EP_OI2QB_MAP_UNCORRECTED_ERROR_DISINTf 5231
#define EP_PBE_CORRECTED_ERRORf 5232
#define EP_PBE_CORRECTED_ERROR_DISINTf 5233
#define EP_PBE_ENABLE_ECCf 5234
#define EP_PBE_FORCE_UNCORRECTABLE_ERRORf 5235
#define EP_PBE_UNCORRECTED_ERRORf 5236
#define EP_PBE_UNCORRECTED_ERROR_DISINTf 5237
#define EP_PERQ_XMT_COUNTER_CORRECTED_ERRORf 5238
#define EP_PERQ_XMT_COUNTER_CORRECTED_ERROR_DISINTf 5239
#define EP_PERQ_XMT_COUNTER_ENABLE_ECCf 5240
#define EP_PERQ_XMT_COUNTER_FORCE_UNCORRECTABLE_ERRORf 5241
#define EP_PERQ_XMT_COUNTER_UNCORRECTED_ERRORf 5242
#define EP_PERQ_XMT_COUNTER_UNCORRECTED_ERROR_DISINTf 5243
#define EP_PRI_CNG_MAP_CORRECTED_ERRORf 5244
#define EP_PRI_CNG_MAP_CORRECTED_ERROR_DISINTf 5245
#define EP_PRI_CNG_MAP_ENABLE_ECCf 5246
#define EP_PRI_CNG_MAP_FORCE_UNCORRECTABLE_ERRORf 5247
#define EP_PRI_CNG_MAP_UNCORRECTED_ERRORf 5248
#define EP_PRI_CNG_MAP_UNCORRECTED_ERROR_DISINTf 5249
#define EP_RDE_INFO_INDEXf 5250
#define EP_REQP_BUFFER_CORRECTED_ERRORf 5251
#define EP_REQP_BUFFER_CORRECTED_ERROR_DISINTf 5252
#define EP_REQP_BUFFER_ENABLE_ECCf 5253
#define EP_REQP_BUFFER_FORCE_UNCORRECTABLE_ERRORf 5254
#define EP_REQP_BUFFER_UNCORRECTED_ERRORf 5255
#define EP_REQP_BUFFER_UNCORRECTED_ERROR_DISINTf 5256
#define EP_RESI_BUF_TMf 5257
#define EP_SCI_TABLE_CORRECTED_ERRORf 5258
#define EP_SCI_TABLE_CORRECTED_ERROR_DISINTf 5259
#define EP_SCI_TABLE_ENABLE_ECCf 5260
#define EP_SCI_TABLE_FORCE_UNCORRECTABLE_ERRORf 5261
#define EP_SCI_TABLE_UNCORRECTED_ERRORf 5262
#define EP_SCI_TABLE_UNCORRECTED_ERROR_DISINTf 5263
#define EP_STATS_COUNTER_CORRECTED_ERRORf 5264
#define EP_STATS_COUNTER_CORRECTED_ERROR_DISINTf 5265
#define EP_STATS_COUNTER_ENABLE_ECCf 5266
#define EP_STATS_COUNTER_FORCE_UNCORRECTABLE_ERRORf 5267
#define EP_STATS_COUNTER_UNCORRECTED_ERRORf 5268
#define EP_STATS_COUNTER_UNCORRECTED_ERROR_DISINTf 5269
#define EP_STATS_CTRL_CORRECTED_ERRORf 5270
#define EP_STATS_CTRL_CORRECTED_ERROR_DISINTf 5271
#define EP_STATS_CTRL_ENABLE_ECCf 5272
#define EP_STATS_CTRL_FORCE_UNCORRECTABLE_ERRORf 5273
#define EP_STATS_CTRL_UNCORRECTED_ERRORf 5274
#define EP_STATS_CTRL_UNCORRECTED_ERROR_DISINTf 5275
#define EP_TO_CMIC_INTRf 5276
#define EP_TO_CMIC_PERR_INTRf 5277
#define EP_TO_PORT_INTF_ENABLEf 5278
#define EP_TREX2_DEBUG_ENABLEf 5279
#define EP_VLAN_CORRECTED_ERRORf 5280
#define EP_VLAN_CORRECTED_ERROR_DISINTf 5281
#define EP_VLAN_ENABLE_ECCf 5282
#define EP_VLAN_FORCE_UNCORRECTABLE_ERRORf 5283
#define EP_VLAN_STG_CORRECTED_ERRORf 5284
#define EP_VLAN_STG_CORRECTED_ERROR_DISINTf 5285
#define EP_VLAN_STG_ENABLE_ECCf 5286
#define EP_VLAN_STG_FORCE_UNCORRECTABLE_ERRORf 5287
#define EP_VLAN_STG_UNCORRECTED_ERRORf 5288
#define EP_VLAN_STG_UNCORRECTED_ERROR_DISINTf 5289
#define EP_VLAN_UNCORRECTED_ERRORf 5290
#define EP_VLAN_UNCORRECTED_ERROR_DISINTf 5291
#define EP_VLAN_XLATE_L_CORRECTED_ERRORf 5292
#define EP_VLAN_XLATE_L_CORRECTED_ERROR_DISINTf 5293
#define EP_VLAN_XLATE_L_ENABLE_ECCf 5294
#define EP_VLAN_XLATE_L_FORCE_UNCORRECTABLE_ERRORf 5295
#define EP_VLAN_XLATE_L_UNCORRECTED_ERRORf 5296
#define EP_VLAN_XLATE_L_UNCORRECTED_ERROR_DISINTf 5297
#define EP_VLAN_XLATE_U_CORRECTED_ERRORf 5298
#define EP_VLAN_XLATE_U_CORRECTED_ERROR_DISINTf 5299
#define EP_VLAN_XLATE_U_ENABLE_ECCf 5300
#define EP_VLAN_XLATE_U_FORCE_UNCORRECTABLE_ERRORf 5301
#define EP_VLAN_XLATE_U_UNCORRECTED_ERRORf 5302
#define EP_VLAN_XLATE_U_UNCORRECTED_ERROR_DISINTf 5303
#define EP_XP_BUFFER_CORRECTED_ERRORf 5304
#define EP_XP_BUFFER_CORRECTED_ERROR_DISINTf 5305
#define EP_XP_BUFFER_ENABLE_ECCf 5306
#define EP_XP_BUFFER_FORCE_UNCORRECTABLE_ERRORf 5307
#define EP_XP_BUFFER_UNCORRECTED_ERRORf 5308
#define EP_XP_BUFFER_UNCORRECTED_ERROR_DISINTf 5309
#define EP_XP_DATA_BUF_TMf 5310
#define EQTB_INDEX0f 5311
#define EQTB_INDEX1f 5312
#define EQ_DEQ_CNT_ERRORf 5313
#define EQ_DEQ_CNT_ERROR_DISINTf 5314
#define EQ_DEQ_CNT_ERROR_MASKf 5315
#define ERB_FULLf 5316
#define ERB_IPCF_PTRf 5317
#define ERB_LIMIT_COUNTf 5318
#define ERB_OVERFLOWf 5319
#define ERB_SHOW_CUR_COUNTf 5320
#define ERB_UNDERRUNf 5321
#define EREQFIFO_END_ADDRf 5322
#define EREQFIFO_START_ADDRf 5323
#define ERESPFIFO_END_ADDRf 5324
#define ERESPFIFO_START_ADDRf 5325
#define ERESP_CAPTURE_TEST_FRAME_DATAf 5326
#define ERESP_TEST_HALT_ENf 5327
#define ERRADDRf 5328
#define ERRBITf 5329
#define ERRCOUNTf 5330
#define ERRORf 5331
#define ERRORCODEf 5332
#define ERROREDNEXTCELLPOINTERf 5333
#define ERRORPOINTERf 5334
#define ERRORSf 5335
#define ERROR_ADDRESSf 5336
#define ERROR_ATTENTION_SETf 5337
#define ERROR_BMPf 5338
#define ERROR_CCM_DEFECT_INTRf 5339
#define ERROR_CCM_DEFECT_INT_ENABLEf 5340
#define ERROR_CCM_DEFECT_RECEIVE_CCMf 5341
#define ERROR_CCM_DEFECT_TIMESTAMPf 5342
#define ERROR_CNTf 5343
#define ERROR_HAPPENEDf 5344
#define ERR_ADDRf 5345
#define ERR_ADRf 5346
#define ERR_BITMAPf 5347
#define ERR_CNTf 5348
#define ERR_CODEf 5349
#define ERR_COSf 5350
#define ERR_DF_0f 5351
#define ERR_DF_1f 5352
#define ERR_DF_2f 5353
#define ERR_DF_3f 5354
#define ERR_DR_0f 5355
#define ERR_DR_1f 5356
#define ERR_DR_2f 5357
#define ERR_DR_3f 5358
#define ERR_INFOf 5359
#define ERR_INFO2_AVAILf 5360
#define ERR_PKT_ENf 5361
#define ERR_PORTf 5362
#define ERR_THRESHf 5363
#define ERSPAN__ADD_ERSPAN_OUTER_VLANf 5364
#define ERSPAN__ADD_OPTIONAL_HEADERf 5365
#define ERSPAN__ADD_TRILL_OUTER_VLANf 5366
#define ERSPAN__ERSPAN_HEADER_DAf 5367
#define ERSPAN__ERSPAN_HEADER_DA_SAf 5368
#define ERSPAN__ERSPAN_HEADER_ETYPEf 5369
#define ERSPAN__ERSPAN_HEADER_ETYPE_V4_GREf 5370
#define ERSPAN__ERSPAN_HEADER_GREf 5371
#define ERSPAN__ERSPAN_HEADER_SAf 5372
#define ERSPAN__ERSPAN_HEADER_V4f 5373
#define ERSPAN__ERSPAN_HEADER_VLAN_TAGf 5374
#define ERSPAN__UNTAG_PAYLOADf 5375
#define ERSPAN_ENABLEf 5376
#define ER_SFLOWf 5377
#define ES01C_INTRf 5378
#define ESET_NODE_TYPE0f 5379
#define ESET_NODE_TYPE1f 5380
#define ESET_NODE_TYPE10f 5381
#define ESET_NODE_TYPE11f 5382
#define ESET_NODE_TYPE12f 5383
#define ESET_NODE_TYPE13f 5384
#define ESET_NODE_TYPE14f 5385
#define ESET_NODE_TYPE15f 5386
#define ESET_NODE_TYPE16f 5387
#define ESET_NODE_TYPE17f 5388
#define ESET_NODE_TYPE18f 5389
#define ESET_NODE_TYPE19f 5390
#define ESET_NODE_TYPE2f 5391
#define ESET_NODE_TYPE20f 5392
#define ESET_NODE_TYPE21f 5393
#define ESET_NODE_TYPE22f 5394
#define ESET_NODE_TYPE23f 5395
#define ESET_NODE_TYPE24f 5396
#define ESET_NODE_TYPE25f 5397
#define ESET_NODE_TYPE26f 5398
#define ESET_NODE_TYPE27f 5399
#define ESET_NODE_TYPE28f 5400
#define ESET_NODE_TYPE29f 5401
#define ESET_NODE_TYPE3f 5402
#define ESET_NODE_TYPE30f 5403
#define ESET_NODE_TYPE31f 5404
#define ESET_NODE_TYPE4f 5405
#define ESET_NODE_TYPE5f 5406
#define ESET_NODE_TYPE6f 5407
#define ESET_NODE_TYPE7f 5408
#define ESET_NODE_TYPE8f 5409
#define ESET_NODE_TYPE9f 5410
#define ESET_TYPEf 5411
#define ESM_AGE_ENABLEf 5412
#define ESM_BP_ENABLEf 5413
#define ESM_ELIGIBLEf 5414
#define ESM_ELIGIBLE_MODEf 5415
#define ESM_ENABLEf 5416
#define ESM_RSP_WORDf 5417
#define ESU_ASF_HI_ACCUMf 5418
#define ES_ARB_TDM_TABLE_CORRECTED_ERRORf 5419
#define ES_ARB_TDM_TABLE_CORRECTED_ERROR_DISINTf 5420
#define ES_ARB_TDM_TABLE_ENABLE_ECCf 5421
#define ES_ARB_TDM_TABLE_FORCE_UNCORRECTABLE_ERRORf 5422
#define ES_ARB_TDM_TABLE_UNCORRECTED_ERRORf 5423
#define ES_ARB_TDM_TABLE_UNCORRECTED_ERROR_DISINTf 5424
#define ES_CNTR_PA_BASEf 5425
#define ES_CREDIT_OVFLf 5426
#define ES_CREDIT_OVFL_MASKf 5427
#define ES_CREDIT_UNDERf 5428
#define ES_CREDIT_UNDER_MASKf 5429
#define ES_DEBUG_EP_CREDITf 5430
#define ES_ERRORf 5431
#define ES_ERROR_DISINTf 5432
#define ES_ID_FP_CNTRf 5433
#define ES_ID_FP_POLICYf 5434
#define ES_ID_L2_DATAf 5435
#define ES_ID_L3_DATAf 5436
#define ES_OVFL_COSf 5437
#define ES_OVFL_PORT_NUMf 5438
#define ES_PARITY_CHK_ENf 5439
#define ES_PAR_ERRf 5440
#define ES_PAR_ERR_ENf 5441
#define ES_PA_BASEf 5442
#define ES_TREX2_DEBUG_ENABLEf 5443
#define ES_UNDER_COSf 5444
#define ES_UNDER_PORT_NUMf 5445
#define ES_WIDTHf 5446
#define ETHERIIf 5447
#define ETHERTYPEf 5448
#define ETHERTYPE0f 5449
#define ETHERTYPE1f 5450
#define ETH_SPEEDf 5451
#define ETPAXLAT_TMf 5452
#define ETPAXLAT_WWf 5453
#define ET_DPEO_ERRf 5454
#define ET_DPEO_PERRf 5455
#define ET_INST_REQ_COMPLETEf 5456
#define ET_NO_RD_ACKf 5457
#define ET_NO_RVf 5458
#define ET_PAf 5459
#define ET_PA_XLATf 5460
#define ET_RBUS_PERRf 5461
#define ET_RD_DAT_PERRf 5462
#define ET_S0_MWS_ERRf 5463
#define ET_S0_NORV_ERRf 5464
#define ET_S0_RBUS_PERRf 5465
#define ET_S1_MWS_ERRf 5466
#define ET_S1_NORV_ERRf 5467
#define ET_S1_RBUS_PERRf 5468
#define ET_UINST_MEMf 5469
#define ET_WIDTHf 5470
#define EVENT_BLOCKf 5471
#define EVENT_HIGHf 5472
#define EVENT_LOWf 5473
#define EVENT_THRESHf 5474
#define EVENT_THRESHOLDf 5475
#define EVENT_VALUEf 5476
#define EVEN_BUFFER_CNTf 5477
#define EVEN_CH_DATA_SELECTf 5478
#define EVEN_HEAD_PCKT_LENGTHf 5479
#define EVEN_METER_TMf 5480
#define EVEN_PARITYf 5481
#define EVEN_PARITY_0f 5482
#define EVEN_PARITY_1f 5483
#define EVEN_PARITY_2f 5484
#define EVEN_PARITY_3f 5485
#define EVEN_PARITY_LOWERf 5486
#define EVEN_PARITY_UPPERf 5487
#define EVEN_TAIL_PTRf 5488
#define EVLAN_BUS_PARITY_ERRORf 5489
#define EVLAN_ENABLE_PARITYf 5490
#define EVLAN_FORCE_ERRORf 5491
#define EVMASKf 5492
#define EVTX_ENTRY_SRCH_AVAIL_BITSf 5493
#define EVXLT_BUS_PARITY_ERRORf 5494
#define EVXLT_BYPASSf 5495
#define EVXLT_ENABLE_PARITYf 5496
#define EVXLT_FORCE_ERRORf 5497
#define EWRAPf 5498
#define EXCL_IPMC_BITf 5499
#define EXCL_NON_PENDINGf 5500
#define EXCL_PENDINGf 5501
#define EXCL_STATICf 5502
#define EXC_DEFf 5503
#define EXPf 5504
#define EXPANDED_QE2K_ESET_SPACEf 5505
#define EXPECTED_ADDROUTf 5506
#define EXPECTED_AINDEXf 5507
#define EXPECTED_DATAf 5508
#define EXPIREf 5509
#define EXPLICIT_RX_PAUSEf 5510
#define EXPORT_FIFO_DISABLEf 5511
#define EXPORT_TMf 5512
#define EXPORT_TM0f 5513
#define EXPORT_TM1f 5514
#define EXP_DATAf 5515
#define EXP_ENABLE_PARITYf 5516
#define EXP_ERRf 5517
#define EXP_FORCE_PARITY_ERRORf 5518
#define EXP_MAPPING_PTRf 5519
#define EXP_PVLAN_VIDf 5520
#define EXP_UNCORRECTED_ERRORf 5521
#define EXP_UNCORRECTED_ERROR_DISINTf 5522
#define EXT1_SHAPING_CONTROLf 5523
#define EXTENDED_DCB_ENABLEf 5524
#define EXTERNAL_MDIO_MASTER_ENABLEf 5525
#define EXTFP_CNTR_DEDf 5526
#define EXTFP_CNTR_SECf 5527
#define EXTFP_POLICY_DEDf 5528
#define EXTFP_POLICY_SECf 5529
#define EXTRA_CLKSRCSELf 5530
#define EXT_COUNTER_MODEf 5531
#define EXT_DISf 5532
#define EXT_DST_HIT_BITSf 5533
#define EXT_IFP_ACTION_TMf 5534
#define EXT_IFP_ACT_PAR_ERRf 5535
#define EXT_L2_FWD_ENf 5536
#define EXT_L2_MOD_FIFOf 5537
#define EXT_LU_ERRf 5538
#define EXT_MDIO_MSTR_DISf 5539
#define EXT_PARITY_DISf 5540
#define EXT_PER_Q_INDEXf 5541
#define EXT_QGPHY_CLK_SEL_CLK125f 5542
#define EXT_RESET_L_LPBACKf 5543
#define EXT_SRC_HIT_BITSf 5544
#define EXT_TABLE_CONFIGf 5545
#define EXT_TCAM_INT_POLf 5546
#define EXT_TCAM_MODEf 5547
#define EXT_TCAM_NONIPf 5548
#define EXT_TCAM_RESETf 5549
#define EXT_TCAM_RSTf 5550
#define EXT_TCAM_SE_O_L_PINf 5551
#define EXT_TCAM_SLOWf 5552
#define E_Tf 5553
#define F0f 5554
#define F0_MASKf 5555
#define F1f 5556
#define F1_MASKf 5557
#define F2f 5558
#define F2_MASKf 5559
#define F3f 5560
#define F3_MASKf 5561
#define F4f 5562
#define F4_MASKf 5563
#define FABRIC_GRANT_REQ_STATUSf 5564
#define FABRIC_GRANT_REQ_STATUS_DISINTf 5565
#define FAB_DP3_ECN_EXCEEDEDf 5566
#define FAB_DP3_PDROPf 5567
#define FAB_DP3_TMAX_EXCEEDEDf 5568
#define FAILED_ADDRESSf 5569
#define FAILED_DATAf 5570
#define FAILOVER_SET_SIZEf 5571
#define FAIL_ADDRf 5572
#define FASTREROUTE_LABELf 5573
#define FAST_BIST_ENf 5574
#define FB_A0_COMPATIBLEf 5575
#define FB_PHASE_ENf 5576
#define FCD_DBUS_DPRf 5577
#define FCD_DPEO_0f 5578
#define FCD_DPEO_1f 5579
#define FCD_IBUSf 5580
#define FCD_RBUSf 5581
#define FCD_RD_ACKf 5582
#define FCD_RVf 5583
#define FCD_SMFL_0f 5584
#define FCD_SMFL_1f 5585
#define FCOE_FIELD_BITMAP_Af 5586
#define FCOE_FIELD_BITMAP_Bf 5587
#define FCOE_IFP_KEY_MODEf 5588
#define FCOE_TERMINATION_ALLOWEDf 5589
#define FCOS_LENGTHf 5590
#define FCOS_OFFSETf 5591
#define FCRAM_MODEf 5592
#define FCRXf 5593
#define FCS_CORRUPT_URUN_ENf 5594
#define FCTXf 5595
#define FCT_CORRECTED_ERRORf 5596
#define FCT_CORRECTED_ERROR_DISINTf 5597
#define FCT_ENABLE_ECCf 5598
#define FCT_FORCE_UNCORRECTABLE_ERRORf 5599
#define FCT_TMf 5600
#define FCT_UNCORRECTED_ERRORf 5601
#define FCT_UNCORRECTED_ERROR_DISINTf 5602
#define FC_BASE_CORRECTED_ERRORf 5603
#define FC_BASE_CORRECTED_ERROR_DISINTf 5604
#define FC_BASE_ENABLE_ECCf 5605
#define FC_BASE_FORCE_UNCORRECTABLE_ERRORf 5606
#define FC_BASE_TM_ENABLEf 5607
#define FC_BASE_UNCORRECTED_ERRORf 5608
#define FC_BASE_UNCORRECTED_ERROR_DISINTf 5609
#define FC_CLASSf 5610
#define FC_ENABLEf 5611
#define FC_EVEN_PORT_STATE_MASKf 5612
#define FC_HC_MODEf 5613
#define FC_HDR_ENCODEf 5614
#define FC_HDR_ENCODE_1f 5615
#define FC_HDR_ENCODE_1_MASKf 5616
#define FC_HDR_ENCODE_2f 5617
#define FC_HDR_ENCODE_2_MASKf 5618
#define FC_LL_INTF_ENABLEf 5619
#define FC_LL_MSG_INTF0f 5620
#define FC_LL_MSG_INTF1f 5621
#define FC_LL_MSG_INTF2f 5622
#define FC_LL_MSG_INTF3f 5623
#define FC_LL_STATUS_THRESH_IF1f 5624
#define FC_LL_STATUS_THRESH_IF2f 5625
#define FC_LL_STATUS_THRESH_IF3f 5626
#define FC_LL_STATUS_THRESH_IF4f 5627
#define FC_MAX_PORT_ENABLEf 5628
#define FC_MC_ENABLE_MERGEf 5629
#define FC_MSG_TYPEf 5630
#define FC_NUMf 5631
#define FC_SHAREDf 5632
#define FC_STATEf 5633
#define FC_STATE_XLATEf 5634
#define FC_XPORT_SELECTf 5635
#define FDf 5636
#define FDM_TREX2_DEBUG_ENABLEf 5637
#define FD_EN_EB_INTERFACEf 5638
#define FD_EN_FF_INTERFACEf 5639
#define FD_EN_FR_INTERFACEf 5640
#define FD_MAX_MVRf 5641
#define FD_PER_PORT_DROP_COUNT1_SELf 5642
#define FD_PER_PORT_DROP_COUNT2_SELf 5643
#define FD_RED_DPf 5644
#define FD_UNIQUE_OIf 5645
#define FD_YELLOW_DPf 5646
#define FFf 5647
#define FFP_DEBUG_LATENCYf 5648
#define FFP_DEBUG_LATENCY_ENf 5649
#define FFP_DONE_FAILUREf 5650
#define FFP_IRULE0_ERRf 5651
#define FFP_IRULE1_ERRf 5652
#define FFP_MASK_SELECTf 5653
#define FFP_METER0_ERRf 5654
#define FFP_METER1_ERRf 5655
#define FFP_PHASEf 5656
#define FFP_RULE_INITf 5657
#define FFP_STP_MASK_ENf 5658
#define FFP_STP_MASK_ENABLEf 5659
#define FF_CONTROL_MEM_CORRECTED_ERRORf 5660
#define FF_CONTROL_MEM_CORRECTED_ERROR_DISINTf 5661
#define FF_CONTROL_MEM_ENABLE_ECCf 5662
#define FF_CONTROL_MEM_FORCE_UNCORRECTABLE_ERRORf 5663
#define FF_CONTROL_MEM_UNCORRECTED_ERRORf 5664
#define FF_CONTROL_MEM_UNCORRECTED_ERROR_DISINTf 5665
#define FF_DEFERAL_QUEUE0_CORRECTED_ERRORf 5666
#define FF_DEFERAL_QUEUE0_CORRECTED_ERROR_DISINTf 5667
#define FF_DEFERAL_QUEUE0_ENABLE_ECCf 5668
#define FF_DEFERAL_QUEUE0_FORCE_UNCORRECTABLE_ERRORf 5669
#define FF_DEFERAL_QUEUE0_UNCORRECTED_ERRORf 5670
#define FF_DEFERAL_QUEUE0_UNCORRECTED_ERROR_DISINTf 5671
#define FF_DEFERAL_QUEUE10_CORRECTED_ERRORf 5672
#define FF_DEFERAL_QUEUE10_CORRECTED_ERROR_DISINTf 5673
#define FF_DEFERAL_QUEUE10_ENABLE_ECCf 5674
#define FF_DEFERAL_QUEUE10_FORCE_UNCORRECTABLE_ERRORf 5675
#define FF_DEFERAL_QUEUE10_UNCORRECTED_ERRORf 5676
#define FF_DEFERAL_QUEUE10_UNCORRECTED_ERROR_DISINTf 5677
#define FF_DEFERAL_QUEUE1_CORRECTED_ERRORf 5678
#define FF_DEFERAL_QUEUE1_CORRECTED_ERROR_DISINTf 5679
#define FF_DEFERAL_QUEUE1_ENABLE_ECCf 5680
#define FF_DEFERAL_QUEUE1_FORCE_UNCORRECTABLE_ERRORf 5681
#define FF_DEFERAL_QUEUE1_UNCORRECTED_ERRORf 5682
#define FF_DEFERAL_QUEUE1_UNCORRECTED_ERROR_DISINTf 5683
#define FF_DEFERAL_QUEUE2_CORRECTED_ERRORf 5684
#define FF_DEFERAL_QUEUE2_CORRECTED_ERROR_DISINTf 5685
#define FF_DEFERAL_QUEUE2_ENABLE_ECCf 5686
#define FF_DEFERAL_QUEUE2_FORCE_UNCORRECTABLE_ERRORf 5687
#define FF_DEFERAL_QUEUE2_UNCORRECTED_ERRORf 5688
#define FF_DEFERAL_QUEUE2_UNCORRECTED_ERROR_DISINTf 5689
#define FF_DEFERAL_QUEUE3_CORRECTED_ERRORf 5690
#define FF_DEFERAL_QUEUE3_CORRECTED_ERROR_DISINTf 5691
#define FF_DEFERAL_QUEUE3_ENABLE_ECCf 5692
#define FF_DEFERAL_QUEUE3_FORCE_UNCORRECTABLE_ERRORf 5693
#define FF_DEFERAL_QUEUE3_UNCORRECTED_ERRORf 5694
#define FF_DEFERAL_QUEUE3_UNCORRECTED_ERROR_DISINTf 5695
#define FF_DEFERAL_QUEUE4_CORRECTED_ERRORf 5696
#define FF_DEFERAL_QUEUE4_CORRECTED_ERROR_DISINTf 5697
#define FF_DEFERAL_QUEUE4_ENABLE_ECCf 5698
#define FF_DEFERAL_QUEUE4_FORCE_UNCORRECTABLE_ERRORf 5699
#define FF_DEFERAL_QUEUE4_UNCORRECTED_ERRORf 5700
#define FF_DEFERAL_QUEUE4_UNCORRECTED_ERROR_DISINTf 5701
#define FF_DEFERAL_QUEUE5_CORRECTED_ERRORf 5702
#define FF_DEFERAL_QUEUE5_CORRECTED_ERROR_DISINTf 5703
#define FF_DEFERAL_QUEUE5_ENABLE_ECCf 5704
#define FF_DEFERAL_QUEUE5_FORCE_UNCORRECTABLE_ERRORf 5705
#define FF_DEFERAL_QUEUE5_UNCORRECTED_ERRORf 5706
#define FF_DEFERAL_QUEUE5_UNCORRECTED_ERROR_DISINTf 5707
#define FF_DEFERAL_QUEUE6_CORRECTED_ERRORf 5708
#define FF_DEFERAL_QUEUE6_CORRECTED_ERROR_DISINTf 5709
#define FF_DEFERAL_QUEUE6_ENABLE_ECCf 5710
#define FF_DEFERAL_QUEUE6_FORCE_UNCORRECTABLE_ERRORf 5711
#define FF_DEFERAL_QUEUE6_UNCORRECTED_ERRORf 5712
#define FF_DEFERAL_QUEUE6_UNCORRECTED_ERROR_DISINTf 5713
#define FF_DEFERAL_QUEUE7_CORRECTED_ERRORf 5714
#define FF_DEFERAL_QUEUE7_CORRECTED_ERROR_DISINTf 5715
#define FF_DEFERAL_QUEUE7_ENABLE_ECCf 5716
#define FF_DEFERAL_QUEUE7_FORCE_UNCORRECTABLE_ERRORf 5717
#define FF_DEFERAL_QUEUE7_UNCORRECTED_ERRORf 5718
#define FF_DEFERAL_QUEUE7_UNCORRECTED_ERROR_DISINTf 5719
#define FF_DEFERAL_QUEUE8_CORRECTED_ERRORf 5720
#define FF_DEFERAL_QUEUE8_CORRECTED_ERROR_DISINTf 5721
#define FF_DEFERAL_QUEUE8_ENABLE_ECCf 5722
#define FF_DEFERAL_QUEUE8_FORCE_UNCORRECTABLE_ERRORf 5723
#define FF_DEFERAL_QUEUE8_UNCORRECTED_ERRORf 5724
#define FF_DEFERAL_QUEUE8_UNCORRECTED_ERROR_DISINTf 5725
#define FF_DEFERAL_QUEUE9_CORRECTED_ERRORf 5726
#define FF_DEFERAL_QUEUE9_CORRECTED_ERROR_DISINTf 5727
#define FF_DEFERAL_QUEUE9_ENABLE_ECCf 5728
#define FF_DEFERAL_QUEUE9_FORCE_UNCORRECTABLE_ERRORf 5729
#define FF_DEFERAL_QUEUE9_UNCORRECTED_ERRORf 5730
#define FF_DEFERAL_QUEUE9_UNCORRECTED_ERROR_DISINTf 5731
#define FF_ENABLEf 5732
#define FF_FC_MEM_CORRECTED_ERRORf 5733
#define FF_FC_MEM_CORRECTED_ERROR_DISINTf 5734
#define FF_FC_MEM_ENABLE_ECCf 5735
#define FF_FC_MEM_FORCE_UNCORRECTABLE_ERRORf 5736
#define FF_FC_MEM_UNCORRECTED_ERRORf 5737
#define FF_FC_MEM_UNCORRECTED_ERROR_DISINTf 5738
#define FF_FIX_EOP_ENABLEf 5739
#define FF_TREX2_DEBUG_ENABLEf 5740
#define FH_TESTf 5741
#define FH_TEST_0f 5742
#define FH_TEST_1f 5743
#define FH_TEST_2f 5744
#define FH_TEST_3f 5745
#define FH_TEST_4f 5746
#define FID_IDf 5747
#define FIELD0f 5748
#define FIELD1f 5749
#define FIELD2f 5750
#define FIELD3f 5751
#define FIELD4f 5752
#define FIELD5f 5753
#define FIELD6f 5754
#define FIELD7f 5755
#define FIELDS_ACTIONf 5756
#define FIELD_OFFSETf 5757
#define FIELD_SELECTf 5758
#define FIFOCOUNTf 5759
#define FIFOEMPTYf 5760
#define FIFOOVERFLOWf 5761
#define FIFO_CH0_DMA_HOSTMEM_OVERFLOWf 5762
#define FIFO_CH0_DMA_HOSTMEM_TIMEOUTf 5763
#define FIFO_CH0_DMA_INTRf 5764
#define FIFO_CH1_DMA_HOSTMEM_OVERFLOWf 5765
#define FIFO_CH1_DMA_HOSTMEM_TIMEOUTf 5766
#define FIFO_CH1_DMA_INTRf 5767
#define FIFO_CH2_DMA_HOSTMEM_OVERFLOWf 5768
#define FIFO_CH2_DMA_HOSTMEM_TIMEOUTf 5769
#define FIFO_CH2_DMA_INTRf 5770
#define FIFO_CH3_DMA_HOSTMEM_OVERFLOWf 5771
#define FIFO_CH3_DMA_HOSTMEM_TIMEOUTf 5772
#define FIFO_CH3_DMA_INTRf 5773
#define FIFO_CLASSf 5774
#define FIFO_COUNTf 5775
#define FIFO_DMA0_MEM_TMf 5776
#define FIFO_DMA1_MEM_TMf 5777
#define FIFO_DMA2_MEM_TMf 5778
#define FIFO_DMA3_MEM_TMf 5779
#define FIFO_DROP_STATEf 5780
#define FIFO_HIGH_WATERMARKf 5781
#define FIFO_LEVELf 5782
#define FIFO_MASKf 5783
#define FIFO_MODEf 5784
#define FIFO_NUM_SELf 5785
#define FIFO_NUM_VALUEf 5786
#define FIFO_OVERFLOWf 5787
#define FIFO_RD_DMA_NACK_FATALf 5788
#define FIFO_REASON_CODEf 5789
#define FIFO_SHAPER0_CORRECTED_ERRORf 5790
#define FIFO_SHAPER0_CORRECTED_ERROR_DISINTf 5791
#define FIFO_SHAPER0_ENABLE_ECCf 5792
#define FIFO_SHAPER0_FORCE_UNCORRECTABLE_ERRORf 5793
#define FIFO_SHAPER0_TM_ENABLEf 5794
#define FIFO_SHAPER0_UNCORRECTED_ERRORf 5795
#define FIFO_SHAPER0_UNCORRECTED_ERROR_DISINTf 5796
#define FIFO_SHAPER1_CORRECTED_ERRORf 5797
#define FIFO_SHAPER1_CORRECTED_ERROR_DISINTf 5798
#define FIFO_SHAPER1_ENABLE_ECCf 5799
#define FIFO_SHAPER1_FORCE_UNCORRECTABLE_ERRORf 5800
#define FIFO_SHAPER1_TM_ENABLEf 5801
#define FIFO_SHAPER1_UNCORRECTED_ERRORf 5802
#define FIFO_SHAPER1_UNCORRECTED_ERROR_DISINTf 5803
#define FIFO_SHAPER2_CORRECTED_ERRORf 5804
#define FIFO_SHAPER2_CORRECTED_ERROR_DISINTf 5805
#define FIFO_SHAPER2_ENABLE_ECCf 5806
#define FIFO_SHAPER2_FORCE_UNCORRECTABLE_ERRORf 5807
#define FIFO_SHAPER2_TM_ENABLEf 5808
#define FIFO_SHAPER2_UNCORRECTED_ERRORf 5809
#define FIFO_SHAPER2_UNCORRECTED_ERROR_DISINTf 5810
#define FIFO_SHAPER3_CORRECTED_ERRORf 5811
#define FIFO_SHAPER3_CORRECTED_ERROR_DISINTf 5812
#define FIFO_SHAPER3_ENABLE_ECCf 5813
#define FIFO_SHAPER3_FORCE_UNCORRECTABLE_ERRORf 5814
#define FIFO_SHAPER3_TM_ENABLEf 5815
#define FIFO_SHAPER3_UNCORRECTED_ERRORf 5816
#define FIFO_SHAPER3_UNCORRECTED_ERROR_DISINTf 5817
#define FIFO_THRESHf 5818
#define FIFO_THRESH_OFFSET_REDf 5819
#define FIFO_THRESH_OFFSET_YELLOWf 5820
#define FIFO_THRESH_RESET_OFFSETf 5821
#define FIFO_WERR_CORRECTED_ERRORf 5822
#define FIFO_WERR_CORRECTED_ERROR_DISINTf 5823
#define FIFO_WERR_ENABLE_ECCf 5824
#define FIFO_WERR_FORCE_UNCORRECTABLE_ERRORf 5825
#define FIFO_WERR_TM_ENABLEf 5826
#define FIFO_WERR_UNCORRECTED_ERRORf 5827
#define FIFO_WERR_UNCORRECTED_ERROR_DISINTf 5828
#define FIFO_XFR_EMPTYf 5829
#define FILL_LEVELf 5830
#define FILL_THRESH_HITf 5831
#define FILTERf 5832
#define FILTERMATCHCOUNT_CORRECTED_ERRf 5833
#define FILTERMATCHCOUNT_CORRECTED_ERR_DISINTf 5834
#define FILTERMATCHCOUNT_EN_ECCf 5835
#define FILTERMATCHCOUNT_FORCE_UNCORRECTABLE_ERRf 5836
#define FILTERMATCHCOUNT_UNCORRECTED_ERRf 5837
#define FILTERMATCHCOUNT_UNCORRECTED_ERR_DISINTf 5838
#define FILTER_ENABLEf 5839
#define FILTER_TYPEf 5840
#define FIL_ENf 5841
#define FIPS_TEST_ENABLEf 5842
#define FIRSTf 5843
#define FIRSTCI_SEQREADMASK0f 5844
#define FIRSTCI_SEQREADMASK1f 5845
#define FIRSTCI_SEQREADMASK2f 5846
#define FIRSTCI_SEQREADMASK3f 5847
#define FIRSTCI_SEQREADMASK4f 5848
#define FIRSTCI_SEQREADMASK5f 5849
#define FIRSTCI_SEQREADMASK6f 5850
#define FIRSTCI_SEQREADMASK7f 5851
#define FIRSTCI_SEQREADMASK8f 5852
#define FIRSTCI_SEQREADMASK9f 5853
#define FIRSTCI_SEQSTART0f 5854
#define FIRSTCI_SEQSTART1f 5855
#define FIRSTCI_SEQSTART2f 5856
#define FIRSTCI_SEQSTART3f 5857
#define FIRSTCI_SEQSTART4f 5858
#define FIRSTCI_SEQSTART5f 5859
#define FIRSTCI_SEQSTART6f 5860
#define FIRSTCI_SEQSTART7f 5861
#define FIRSTCI_SEQSTART8f 5862
#define FIRSTCI_SEQSTART9f 5863
#define FIRSTENDf 5864
#define FIRSTSTARTf 5865
#define FIRST_CHILD_NODEf 5866
#define FIRST_DEQf 5867
#define FIRST_FRAG_SIZEf 5868
#define FIRST_MASKf 5869
#define FIRST_MA_INDEXf 5870
#define FIRST_PACKETf 5871
#define FIRST_RMEP_INDEXf 5872
#define FIRST_VALUEf 5873
#define FIXEDf 5874
#define FIXED_MASKf 5875
#define FIX_IPMCf 5876
#define FLCHKf 5877
#define FLOOD_BPDUf 5878
#define FLOW_BKT_FULL_MODEf 5879
#define FLOW_ENf 5880
#define FLOW_LABELf 5881
#define FLOW_METER_IDXf 5882
#define FLOW_RATE_ENABLEf 5883
#define FLOW_SET_BASEf 5884
#define FLOW_SET_SIZEf 5885
#define FLOW_TMf 5886
#define FLUSHf 5887
#define FLUSHER_ENABLEf 5888
#define FLUSHPENDING_CORRECTED_ERRORf 5889
#define FLUSHPENDING_CORRECTED_ERROR_DISINTf 5890
#define FLUSHPENDING_ENABLE_ECCf 5891
#define FLUSHPENDING_FORCE_UNCORRECTABLE_ERRORf 5892
#define FLUSHPENDING_UNCORRECTED_ERRORf 5893
#define FLUSHPENDING_UNCORRECTED_ERROR_DISINTf 5894
#define FLUSHPEND_MEM_TMf 5895
#define FLUSH_DEQR_DROP_CNTf 5896
#define FLUSH_DROP_ENQR_CNTf 5897
#define FLUSH_FIFO_DONEf 5898
#define FLUSH_FIFO_ENABLEf 5899
#define FLUSH_FIFO_NUMf 5900
#define FLUSH_MASKf 5901
#define FLUSH_PENDINGf 5902
#define FLUSH_TX_PACKETSf 5903
#define FLUSH_VALUEf 5904
#define FMASKf 5905
#define FN0f 5906
#define FN1f 5907
#define FORCE_ECC_1B_ERRf 5908
#define FORCE_ECC_2B_ERRf 5909
#define FORCE_ERRf 5910
#define FORCE_ERRORf 5911
#define FORCE_FULL_STATUS_DEBUGf 5912
#define FORCE_LINK_ENABLE_Af 5913
#define FORCE_LINK_ENABLE_Bf 5914
#define FORCE_LINK_EN_Af 5915
#define FORCE_LINK_EN_Bf 5916
#define FORCE_MSM_BYTE_ALIGNMENTf 5917
#define FORCE_NOT_READYf 5918
#define FORCE_PFC_XONf 5919
#define FORCE_PPP_XONf 5920
#define FORCE_PP_XONf 5921
#define FORCE_RX_PLANEf 5922
#define FORCE_RX_PLANE_VALUEf 5923
#define FORCE_SOT_EVENf 5924
#define FORCE_SPEED_STRAPf 5925
#define FORCE_STATIC_MH_PFMf 5926
#define FORCE_TIME_ALIGNMENT_EVENf 5927
#define FORCE_TIME_ALIGNMENT_ODDf 5928
#define FORCE_TX_PLANEf 5929
#define FORCE_TX_PLANE_VALUEf 5930
#define FOREVERf 5931
#define FORMATf 5932
#define FORWARD_SRC_ROUTED_PKTSf 5933
#define FOUR_BYTE_REMOVE_ENABLEf 5934
#define FOUR_BYTE_REMOVE_OFFSETf 5935
#define FP0RSPFIFOCOUNT_GTE_HITHRf 5936
#define FP0RSPFIFO_FULLf 5937
#define FP0RSPFIFO_OVERFLOWf 5938
#define FP0RSPFIFO_TMf 5939
#define FP1RSPFIFOCOUNT_GTE_HITHRf 5940
#define FP1RSPFIFO_FULLf 5941
#define FP1RSPFIFO_OVERFLOWf 5942
#define FP1RSPFIFO_TMf 5943
#define FPCF_ENf 5944
#define FPCF_RDMODEf 5945
#define FPCREQFIFO_BK2BK_WRf 5946
#define FPCREQFIFO_EMPTYf 5947
#define FPCREQFIFO_FULLf 5948
#define FPCREQFIFO_OVERFLOWf 5949
#define FPCREQFIFO_RD_DISABLEf 5950
#define FPCREQFIFO_SHOW_CUR_COUNTf 5951
#define FPCREQFIFO_TMf 5952
#define FP_CAM_BIST_DONEf 5953
#define FP_CAM_BIST_DONE_STATUSf 5954
#define FP_CAM_BIST_ENABLE_BITSf 5955
#define FP_CAM_BIST_ENABLE_LOWER_ALLf 5956
#define FP_CAM_BIST_ENABLE_SLICE_0f 5957
#define FP_CAM_BIST_ENABLE_SLICE_0_LOWERf 5958
#define FP_CAM_BIST_ENABLE_SLICE_0_UPPERf 5959
#define FP_CAM_BIST_ENABLE_SLICE_1f 5960
#define FP_CAM_BIST_ENABLE_SLICE_10f 5961
#define FP_CAM_BIST_ENABLE_SLICE_10_LOWERf 5962
#define FP_CAM_BIST_ENABLE_SLICE_10_UPPERf 5963
#define FP_CAM_BIST_ENABLE_SLICE_11f 5964
#define FP_CAM_BIST_ENABLE_SLICE_11_LOWERf 5965
#define FP_CAM_BIST_ENABLE_SLICE_11_UPPERf 5966
#define FP_CAM_BIST_ENABLE_SLICE_12f 5967
#define FP_CAM_BIST_ENABLE_SLICE_12_LOWERf 5968
#define FP_CAM_BIST_ENABLE_SLICE_12_UPPERf 5969
#define FP_CAM_BIST_ENABLE_SLICE_13f 5970
#define FP_CAM_BIST_ENABLE_SLICE_13_LOWERf 5971
#define FP_CAM_BIST_ENABLE_SLICE_13_UPPERf 5972
#define FP_CAM_BIST_ENABLE_SLICE_14f 5973
#define FP_CAM_BIST_ENABLE_SLICE_14_LOWERf 5974
#define FP_CAM_BIST_ENABLE_SLICE_14_UPPERf 5975
#define FP_CAM_BIST_ENABLE_SLICE_15f 5976
#define FP_CAM_BIST_ENABLE_SLICE_15_LOWERf 5977
#define FP_CAM_BIST_ENABLE_SLICE_15_UPPERf 5978
#define FP_CAM_BIST_ENABLE_SLICE_1_LOWERf 5979
#define FP_CAM_BIST_ENABLE_SLICE_1_UPPERf 5980
#define FP_CAM_BIST_ENABLE_SLICE_2f 5981
#define FP_CAM_BIST_ENABLE_SLICE_2_LOWERf 5982
#define FP_CAM_BIST_ENABLE_SLICE_2_UPPERf 5983
#define FP_CAM_BIST_ENABLE_SLICE_3f 5984
#define FP_CAM_BIST_ENABLE_SLICE_3_LOWERf 5985
#define FP_CAM_BIST_ENABLE_SLICE_3_UPPERf 5986
#define FP_CAM_BIST_ENABLE_SLICE_4f 5987
#define FP_CAM_BIST_ENABLE_SLICE_4_LOWERf 5988
#define FP_CAM_BIST_ENABLE_SLICE_4_UPPERf 5989
#define FP_CAM_BIST_ENABLE_SLICE_5f 5990
#define FP_CAM_BIST_ENABLE_SLICE_5_LOWERf 5991
#define FP_CAM_BIST_ENABLE_SLICE_5_UPPERf 5992
#define FP_CAM_BIST_ENABLE_SLICE_6f 5993
#define FP_CAM_BIST_ENABLE_SLICE_6_LOWERf 5994
#define FP_CAM_BIST_ENABLE_SLICE_6_UPPERf 5995
#define FP_CAM_BIST_ENABLE_SLICE_7f 5996
#define FP_CAM_BIST_ENABLE_SLICE_7_LOWERf 5997
#define FP_CAM_BIST_ENABLE_SLICE_7_UPPERf 5998
#define FP_CAM_BIST_ENABLE_SLICE_8f 5999
#define FP_CAM_BIST_ENABLE_SLICE_8_LOWERf 6000
#define FP_CAM_BIST_ENABLE_SLICE_8_UPPERf 6001
#define FP_CAM_BIST_ENABLE_SLICE_9f 6002
#define FP_CAM_BIST_ENABLE_SLICE_9_LOWERf 6003
#define FP_CAM_BIST_ENABLE_SLICE_9_UPPERf 6004
#define FP_CAM_BIST_ENABLE_UPPER_ALLf 6005
#define FP_CAM_BIST_GOf 6006
#define FP_CAM_BIST_GO_STATUSf 6007
#define FP_CAM_BIST_SKIP_COUNTf 6008
#define FP_CAM_CONTROL_SLICE_0f 6009
#define FP_CAM_CONTROL_SLICE_1f 6010
#define FP_CAM_CONTROL_SLICE_10f 6011
#define FP_CAM_CONTROL_SLICE_11f 6012
#define FP_CAM_CONTROL_SLICE_12f 6013
#define FP_CAM_CONTROL_SLICE_13f 6014
#define FP_CAM_CONTROL_SLICE_14f 6015
#define FP_CAM_CONTROL_SLICE_15f 6016
#define FP_CAM_CONTROL_SLICE_2f 6017
#define FP_CAM_CONTROL_SLICE_3f 6018
#define FP_CAM_CONTROL_SLICE_4f 6019
#define FP_CAM_CONTROL_SLICE_5f 6020
#define FP_CAM_CONTROL_SLICE_6f 6021
#define FP_CAM_CONTROL_SLICE_7f 6022
#define FP_CAM_CONTROL_SLICE_8f 6023
#define FP_CAM_CONTROL_SLICE_9f 6024
#define FP_CAM_DEBUG_ENABLE_LOWER_ALLf 6025
#define FP_CAM_DEBUG_ENABLE_SLICE_0f 6026
#define FP_CAM_DEBUG_ENABLE_SLICE_0_LOWERf 6027
#define FP_CAM_DEBUG_ENABLE_SLICE_0_UPPERf 6028
#define FP_CAM_DEBUG_ENABLE_SLICE_1f 6029
#define FP_CAM_DEBUG_ENABLE_SLICE_10f 6030
#define FP_CAM_DEBUG_ENABLE_SLICE_10_LOWERf 6031
#define FP_CAM_DEBUG_ENABLE_SLICE_10_UPPERf 6032
#define FP_CAM_DEBUG_ENABLE_SLICE_11f 6033
#define FP_CAM_DEBUG_ENABLE_SLICE_11_LOWERf 6034
#define FP_CAM_DEBUG_ENABLE_SLICE_11_UPPERf 6035
#define FP_CAM_DEBUG_ENABLE_SLICE_12f 6036
#define FP_CAM_DEBUG_ENABLE_SLICE_12_LOWERf 6037
#define FP_CAM_DEBUG_ENABLE_SLICE_12_UPPERf 6038
#define FP_CAM_DEBUG_ENABLE_SLICE_13f 6039
#define FP_CAM_DEBUG_ENABLE_SLICE_13_LOWERf 6040
#define FP_CAM_DEBUG_ENABLE_SLICE_13_UPPERf 6041
#define FP_CAM_DEBUG_ENABLE_SLICE_14f 6042
#define FP_CAM_DEBUG_ENABLE_SLICE_14_LOWERf 6043
#define FP_CAM_DEBUG_ENABLE_SLICE_14_UPPERf 6044
#define FP_CAM_DEBUG_ENABLE_SLICE_15f 6045
#define FP_CAM_DEBUG_ENABLE_SLICE_15_LOWERf 6046
#define FP_CAM_DEBUG_ENABLE_SLICE_15_UPPERf 6047
#define FP_CAM_DEBUG_ENABLE_SLICE_1_LOWERf 6048
#define FP_CAM_DEBUG_ENABLE_SLICE_1_UPPERf 6049
#define FP_CAM_DEBUG_ENABLE_SLICE_2f 6050
#define FP_CAM_DEBUG_ENABLE_SLICE_2_LOWERf 6051
#define FP_CAM_DEBUG_ENABLE_SLICE_2_UPPERf 6052
#define FP_CAM_DEBUG_ENABLE_SLICE_3f 6053
#define FP_CAM_DEBUG_ENABLE_SLICE_3_LOWERf 6054
#define FP_CAM_DEBUG_ENABLE_SLICE_3_UPPERf 6055
#define FP_CAM_DEBUG_ENABLE_SLICE_4f 6056
#define FP_CAM_DEBUG_ENABLE_SLICE_4_LOWERf 6057
#define FP_CAM_DEBUG_ENABLE_SLICE_4_UPPERf 6058
#define FP_CAM_DEBUG_ENABLE_SLICE_5f 6059
#define FP_CAM_DEBUG_ENABLE_SLICE_5_LOWERf 6060
#define FP_CAM_DEBUG_ENABLE_SLICE_5_UPPERf 6061
#define FP_CAM_DEBUG_ENABLE_SLICE_6f 6062
#define FP_CAM_DEBUG_ENABLE_SLICE_6_LOWERf 6063
#define FP_CAM_DEBUG_ENABLE_SLICE_6_UPPERf 6064
#define FP_CAM_DEBUG_ENABLE_SLICE_7f 6065
#define FP_CAM_DEBUG_ENABLE_SLICE_7_LOWERf 6066
#define FP_CAM_DEBUG_ENABLE_SLICE_7_UPPERf 6067
#define FP_CAM_DEBUG_ENABLE_SLICE_8f 6068
#define FP_CAM_DEBUG_ENABLE_SLICE_8_LOWERf 6069
#define FP_CAM_DEBUG_ENABLE_SLICE_8_UPPERf 6070
#define FP_CAM_DEBUG_ENABLE_SLICE_9f 6071
#define FP_CAM_DEBUG_ENABLE_SLICE_9_LOWERf 6072
#define FP_CAM_DEBUG_ENABLE_SLICE_9_UPPERf 6073
#define FP_CAM_DEBUG_ENABLE_UPPER_ALLf 6074
#define FP_CAM_ENABLE_SLICE_0f 6075
#define FP_CAM_ENABLE_SLICE_1f 6076
#define FP_CAM_ENABLE_SLICE_10f 6077
#define FP_CAM_ENABLE_SLICE_11f 6078
#define FP_CAM_ENABLE_SLICE_12f 6079
#define FP_CAM_ENABLE_SLICE_13f 6080
#define FP_CAM_ENABLE_SLICE_14f 6081
#define FP_CAM_ENABLE_SLICE_15f 6082
#define FP_CAM_ENABLE_SLICE_2f 6083
#define FP_CAM_ENABLE_SLICE_3f 6084
#define FP_CAM_ENABLE_SLICE_4f 6085
#define FP_CAM_ENABLE_SLICE_5f 6086
#define FP_CAM_ENABLE_SLICE_6f 6087
#define FP_CAM_ENABLE_SLICE_7f 6088
#define FP_CAM_ENABLE_SLICE_8f 6089
#define FP_CAM_ENABLE_SLICE_9f 6090
#define FP_CAM_S10_STATUSf 6091
#define FP_CAM_S12_STATUSf 6092
#define FP_CAM_S14_STATUSf 6093
#define FP_CAM_S15_STATUSf 6094
#define FP_CAM_S2_STATUSf 6095
#define FP_CAM_S3_STATUSf 6096
#define FP_CAM_S5_STATUSf 6097
#define FP_CAM_S6_STATUSf 6098
#define FP_CAM_S8_STATUSf 6099
#define FP_FIELDSEL_DCMf 6100
#define FP_FIELDSEL_PMf 6101
#define FP_FIELDSEL_TMf 6102
#define FP_FIELD_SEL_PAR_ERRf 6103
#define FP_FIXED_KEY_EXPANSIONf 6104
#define FP_INNER_VLAN_OVERLAY_ENABLEf 6105
#define FP_KEY_FORCE_VIDf 6106
#define FP_LOOKUP_ENABLE_ALLf 6107
#define FP_LOOKUP_ENABLE_ALL_SLICESf 6108
#define FP_LOOKUP_ENABLE_SLICE_0f 6109
#define FP_LOOKUP_ENABLE_SLICE_1f 6110
#define FP_LOOKUP_ENABLE_SLICE_10f 6111
#define FP_LOOKUP_ENABLE_SLICE_11f 6112
#define FP_LOOKUP_ENABLE_SLICE_12f 6113
#define FP_LOOKUP_ENABLE_SLICE_13f 6114
#define FP_LOOKUP_ENABLE_SLICE_14f 6115
#define FP_LOOKUP_ENABLE_SLICE_15f 6116
#define FP_LOOKUP_ENABLE_SLICE_2f 6117
#define FP_LOOKUP_ENABLE_SLICE_3f 6118
#define FP_LOOKUP_ENABLE_SLICE_4f 6119
#define FP_LOOKUP_ENABLE_SLICE_5f 6120
#define FP_LOOKUP_ENABLE_SLICE_6f 6121
#define FP_LOOKUP_ENABLE_SLICE_7f 6122
#define FP_LOOKUP_ENABLE_SLICE_8f 6123
#define FP_LOOKUP_ENABLE_SLICE_9f 6124
#define FP_METER_SPAREf 6125
#define FP_MODIDf 6126
#define FP_NON_ROTATED_CAM_CONTROL_f 6127
#define FP_POLICY_TABLE_TMf 6128
#define FP_POLICY_TABLE_WWf 6129
#define FP_PORT_FIELD_SEL_INDEXf 6130
#define FP_PORT_FIELD_SEL_MODEf 6131
#define FP_PORT_SELECT_TYPEf 6132
#define FP_REFRESH_ENABLEf 6133
#define FP_REFRESH_ERRf 6134
#define FP_REFRESH_MODEf 6135
#define FP_ROTATED_CAM_CONTROL_f 6136
#define FP_SLICE_ENABLE_ALLf 6137
#define FP_SLICE_ENABLE_ALL_SLICESf 6138
#define FP_SLICE_ENABLE_SLICE_0f 6139
#define FP_SLICE_ENABLE_SLICE_1f 6140
#define FP_SLICE_ENABLE_SLICE_10f 6141
#define FP_SLICE_ENABLE_SLICE_11f 6142
#define FP_SLICE_ENABLE_SLICE_12f 6143
#define FP_SLICE_ENABLE_SLICE_13f 6144
#define FP_SLICE_ENABLE_SLICE_14f 6145
#define FP_SLICE_ENABLE_SLICE_15f 6146
#define FP_SLICE_ENABLE_SLICE_2f 6147
#define FP_SLICE_ENABLE_SLICE_3f 6148
#define FP_SLICE_ENABLE_SLICE_4f 6149
#define FP_SLICE_ENABLE_SLICE_5f 6150
#define FP_SLICE_ENABLE_SLICE_6f 6151
#define FP_SLICE_ENABLE_SLICE_7f 6152
#define FP_SLICE_ENABLE_SLICE_8f 6153
#define FP_SLICE_ENABLE_SLICE_9f 6154
#define FP_SNAP_OTHER_DECODE_ENABLEf 6155
#define FP_UDF_CAM_TMf 6156
#define FP_UDF_PAR_ERRf 6157
#define FP_UDF_RAM_PMf 6158
#define FP_UDF_RAM_TMf 6159
#define FP_UDF_TMf 6160
#define FRAC_NSf 6161
#define FRAGMENTf 6162
#define FRAGMENT_IDf 6163
#define FRAGMENT_ID_ECC_ENf 6164
#define FRAGMENT_ID_TMf 6165
#define FRAGMENT_MASKf 6166
#define FRAGM_DISCf 6167
#define FRAGM_IDf 6168
#define FRAG_HEADER_ECC_ENf 6169
#define FRAG_HEADER_TMf 6170
#define FRAG_ID_MASKf 6171
#define FRAG_PACKET_ECC_ENf 6172
#define FRAG_PACKET_TMf 6173
#define FRAG_VALIDf 6174
#define FRAMECRCERRORf 6175
#define FRAMECRCERRORSf 6176
#define FRAMETYPEf 6177
#define FRAME_PTRf 6178
#define FRAME_TYPEf 6179
#define FREEf 6180
#define FREELISTf 6181
#define FREE_HEADf 6182
#define FREE_LIST_BPf 6183
#define FREE_LIST_BP_HYSTERESISf 6184
#define FREE_LIST_BP_THRESHOLDf 6185
#define FREE_LIST_DEPTHf 6186
#define FREE_LIST_ENABLEf 6187
#define FREE_LIST_HEAD_PTRf 6188
#define FREE_LIST_HW_INIT_ENABLEf 6189
#define FREE_LIST_INITf 6190
#define FREE_LIST_LOW_WATERMARKf 6191
#define FREE_LIST_LOW_WATERMARK_UPDf 6192
#define FREE_LIST_OUT_OF_RANGEf 6193
#define FREE_LIST_OUT_OF_RANGE_DISINTf 6194
#define FREE_LIST_OUT_OF_RANGE_HALT_ENf 6195
#define FREE_LIST_OVERFLOWf 6196
#define FREE_LIST_OVERFLOW_DISINTf 6197
#define FREE_LIST_OVERFLOW_HALT_ENf 6198
#define FREE_LIST_TAIL_PTRf 6199
#define FREE_LIST_UNDERFLOW_PKT_CNTf 6200
#define FREE_LIST_UNDERFLOW_PKT_CNT_DISINTf 6201
#define FREE_POINTERf 6202
#define FREE_PTRf 6203
#define FREE_TAILf 6204
#define FREE_XQ_POINTERf 6205
#define FREE_XQ_POINTER_ECCf 6206
#define FREQDETRESTART_ENf 6207
#define FREQDETRETRY_ENf 6208
#define FREQ_DET_DISf 6209
#define FREQ_MONITOR_ENf 6210
#define FRM_TAG_0f 6211
#define FRM_TAG_1f 6212
#define FROM_PORT_REQUESTSf 6213
#define FRXDf 6214
#define FRXDVf 6215
#define FRXENDf 6216
#define FRXERRORf 6217
#define FR_DMT_MEM_CORRECTED_ERRORf 6218
#define FR_DMT_MEM_CORRECTED_ERROR_DINSTf 6219
#define FR_DMT_MEM_ECC_ERROR_ADDRESSf 6220
#define FR_DMT_MEM_ENABLE_ECCf 6221
#define FR_DMT_MEM_FORCE_UNCORRECTABLE_ERRORf 6222
#define FR_DMT_MEM_UNCORRECTED_ERRORf 6223
#define FR_DMT_MEM_UNCORRECTED_ERROR_DINSTf 6224
#define FR_SF_BUFFER_ENABLE_ECCf 6225
#define FR_SF_BUFFER_FORCE_UNCORRECTABLE_ERRORf 6226
#define FR_SF_BUFFER_LOWER_A_CORRECTED_ERRORf 6227
#define FR_SF_BUFFER_LOWER_A_CORRECTED_ERROR_DINSTf 6228
#define FR_SF_BUFFER_LOWER_A_ECC_ERROR_ADDRESSf 6229
#define FR_SF_BUFFER_LOWER_A_UNCORRECTED_ERRORf 6230
#define FR_SF_BUFFER_LOWER_A_UNCORRECTED_ERROR_DINSTf 6231
#define FR_SF_BUFFER_LOWER_B_CORRECTED_ERRORf 6232
#define FR_SF_BUFFER_LOWER_B_CORRECTED_ERROR_DINSTf 6233
#define FR_SF_BUFFER_LOWER_B_ECC_ERROR_ADDRESSf 6234
#define FR_SF_BUFFER_LOWER_B_UNCORRECTED_ERRORf 6235
#define FR_SF_BUFFER_LOWER_B_UNCORRECTED_ERROR_DINSTf 6236
#define FR_SF_BUFFER_UPPER_A_CORRECTED_ERRORf 6237
#define FR_SF_BUFFER_UPPER_A_CORRECTED_ERROR_DINSTf 6238
#define FR_SF_BUFFER_UPPER_A_ECC_ERROR_ADDRESSf 6239
#define FR_SF_BUFFER_UPPER_A_UNCORRECTED_ERRORf 6240
#define FR_SF_BUFFER_UPPER_A_UNCORRECTED_ERROR_DINSTf 6241
#define FR_SF_BUFFER_UPPER_B_CORRECTED_ERRORf 6242
#define FR_SF_BUFFER_UPPER_B_CORRECTED_ERROR_DINSTf 6243
#define FR_SF_BUFFER_UPPER_B_ECC_ERROR_ADDRESSf 6244
#define FR_SF_BUFFER_UPPER_B_UNCORRECTED_ERRORf 6245
#define FR_SF_BUFFER_UPPER_B_UNCORRECTED_ERROR_DINSTf 6246
#define FR_TREX2_DEBUG_ENABLEf 6247
#define FSELf 6248
#define FULLf 6249
#define FULLDf 6250
#define FULLSTATUSf 6251
#define FULLUPDf 6252
#define FULL_CNTf 6253
#define FULL_DUPf 6254
#define FULL_ENABLEf 6255
#define FULL_FLAGf 6256
#define FULL_KEYf 6257
#define FULL_LEVELf 6258
#define FULL_MASKf 6259
#define FULL_MODEf 6260
#define FULL_NODEf 6261
#define FULL_STATEf 6262
#define FULL_STATUSf 6263
#define FULL_THRESHf 6264
#define FULL_UPD_FIFO_ERRORf 6265
#define FULL_UPD_FIFO_ERROR_DISINTf 6266
#define FUSE_BITSf 6267
#define FUSE_DATA_ORf 6268
#define FWDf 6269
#define FWD_WITH_PKT_VIDf 6270
#define F_STAT_REGf 6271
#define F_STAT_REG_64Bf 6272
#define GAINf 6273
#define GAINED_BYTE_ALIGNMENT_EVENTf 6274
#define GAINED_TIME_ALIGNMENT_EVEN_EVENTf 6275
#define GAINED_TIME_ALIGNMENT_ODD_EVENTf 6276
#define GBODE_TXFIFOf 6277
#define GBOD_RXFIFOf 6278
#define GBP_FULLf 6279
#define GBP_OKf 6280
#define GBUFFS_CORRECTED_ERRORf 6281
#define GBUFFS_CORRECTED_ERROR_DISINTf 6282
#define GBUFFS_ENABLE_ECCf 6283
#define GBUFFS_FORCE_UNCORRECTABLE_ERRORf 6284
#define GBUFFS_UNCORRECTED_ERRORf 6285
#define GBUFFS_UNCORRECTED_ERROR_DISINTf 6286
#define GBUFF_MEM_TMf 6287
#define GB_PORT0f 6288
#define GB_PORT1f 6289
#define GB_PORT2f 6290
#define GB_PORT3f 6291
#define GCS_ENf 6292
#define GCS_IDf 6293
#define GENSTATUSMEG_ENf 6294
#define GEN_CALL_ENf 6295
#define GE_PORT_BLOCK_MASKf 6296
#define GFPORT_CLOCK_CONFIGf 6297
#define GGPSTROBEf 6298
#define GGP_ENABLEf 6299
#define GGP_OUT_OF_RANGE_MCf 6300
#define GGP_OUT_OF_RANGE_MC_DISINTf 6301
#define GGP_SEEN_ILLEGAL_PRIf 6302
#define GGP_TS_GRANT_TOO_SOONf 6303
#define GGP_TS_GRANT_TOO_SOON_DISINTf 6304
#define GLOBAL_CNG_STATE_REPORT_ENABLEf 6305
#define GLOBAL_COUNTERf 6306
#define GLOBAL_HDRM_COUNTf 6307
#define GLOBAL_HDRM_LIMITf 6308
#define GLOBAL_PKT_HDR_ADJUSTf 6309
#define GLOBAL_PKT_HDR_ADJUST_SIGNf 6310
#define GLOBAL_ROUTEf 6311
#define GLOBAL_ROUTE0f 6312
#define GLOBAL_ROUTE1f 6313
#define GLOBAL_SHARED_FILL_STATE_ENf 6314
#define GLOBAL_THRESH_HIf 6315
#define GLOBAL_THRESH_LOf 6316
#define GLOBAL_TIMERf 6317
#define GLOBAL_USED_PRI0_SHAREDf 6318
#define GLOBAL_USED_RED_SHAREDf 6319
#define GLOBAL_USED_YELLOW_SHAREDf 6320
#define GLPf 6321
#define GLVRf 6322
#define GMII_PORT_BLOCK_MASKf 6323
#define GMRf 6324
#define GMR2f 6325
#define GMT_CORRECTED_ERRORf 6326
#define GMT_CORRECTED_ERROR_DISINTf 6327
#define GMT_ENABLE_ECCf 6328
#define GMT_FORCE_UNCORRECTABLE_ERRORf 6329
#define GMT_TMf 6330
#define GMT_UNCORRECTED_ERRORf 6331
#define GMT_UNCORRECTED_ERROR_DISINTf 6332
#define GOf 6333
#define GOODf 6334
#define GOOD_COUNTf 6335
#define GOT_LOCKf 6336
#define GP0_ECC_ENf 6337
#define GP0_RESETf 6338
#define GP0_TMf 6339
#define GP1_ECC_ENf 6340
#define GP1_RESETf 6341
#define GP1_TMf 6342
#define GPENf 6343
#define GPIf 6344
#define GPIC_ERRORSf 6345
#define GPOf 6346
#define GPORT_ENf 6347
#define GPORT_MODE_BITSf 6348
#define GPORT_THRESHOLDf 6349
#define GP_CHANGE_DOT1Pf 6350
#define GP_CHANGE_DSCPf 6351
#define GP_DROPf 6352
#define GP_NEW_DOT1Pf 6353
#define GP_NEW_DSCPf 6354
#define GP_STARTCNTf 6355
#define GRANT2_ENABLEf 6356
#define GRANT40f 6357
#define GRANTTAG7_SWITCH_ENABLEf 6358
#define GRANT_CMD_CNTf 6359
#define GRANT_CTXT_OVERRUNf 6360
#define GRANT_CTXT_OVERRUN_DISINTf 6361
#define GRANT_CTXT_UNDERRUNf 6362
#define GRANT_CTXT_UNDERRUN_DISINTf 6363
#define GRANT_DYNAMICf 6364
#define GRANT_SCENARIOf 6365
#define GRANT_SFI_DELAYf 6366
#define GRANT_STATUSf 6367
#define GRANT_STATUS_DISINTf 6368
#define GRANT_STBf 6369
#define GRANT_TO_DEQDONE_ERRORf 6370
#define GRANT_TO_DEQDONE_ERROR_DISINTf 6371
#define GRANT_TO_DEQDONE_ERROR_MASKf 6372
#define GRANT_TO_DEQ_WATERMARKf 6373
#define GREEN_DROPENDPOINTf 6374
#define GREEN_DROPSTARTPOINTf 6375
#define GREEN_MARKEDf 6376
#define GREEN_MAXDROPRATEf 6377
#define GREEN_TO_PIDf 6378
#define GRE_PAYLOAD_IPV4f 6379
#define GRE_PAYLOAD_IPV6f 6380
#define GRE_RSV_EQ_0f 6381
#define GRE_SOURCE_ROUTING_TOCPUf 6382
#define GRE_TUNNELf 6383
#define GRE_TUNNEL_MASKf 6384
#define GRE_VER1f 6385
#define GRE_VER2f 6386
#define GROUP0_MODEf 6387
#define GROUP1_MODEf 6388
#define GROUP2_MODEf 6389
#define GROUP3_MODEf 6390
#define GROUP_BITMAP_MOD0f 6391
#define GROUP_BITMAP_MOD1f 6392
#define GROUP_ENABLEf 6393
#define GROUP_IP_ADDRf 6394
#define GROUP_IP_ADDR_LWR_64f 6395
#define GROUP_IP_ADDR_UNUSEDf 6396
#define GROUP_IP_ADDR_UPR_56f 6397
#define GROUP_NUMf 6398
#define GROUP_SHAPER_CORRECTED_ERRORf 6399
#define GROUP_SHAPER_CORRECTED_ERROR_DISINTf 6400
#define GROUP_SHAPER_ENABLE_ECCf 6401
#define GROUP_SHAPER_FORCE_UNCORRECTABLE_ERRORf 6402
#define GROUP_SHAPER_TM_ENABLEf 6403
#define GROUP_SHAPER_UNCORRECTED_ERRORf 6404
#define GROUP_SHAPER_UNCORRECTED_ERROR_DISINTf 6405
#define GROUP_SHAPING_ENABLEf 6406
#define GRPERRf 6407
#define GRPTBLERRORINSTANCEf 6408
#define GRPTBLERRORPOINTERf 6409
#define GRP_VEC_INVALIDf 6410
#define GRP_VEC_INVALID_MASKf 6411
#define GUARANTEED_BUFFS_ALLOCDf 6412
#define GUARANTEED_BUFFS_TOTALf 6413
#define GUARANTEE_BUFF_DROP_PKT_CNTf 6414
#define GUARANTEE_BUFF_DROP_PKT_CNT_DISINTf 6415
#define G_CHANGE_COS_OR_INT_PRIf 6416
#define G_CHANGE_DOT1Pf 6417
#define G_CHANGE_DSCPf 6418
#define G_CHANGE_DSCP_TOSf 6419
#define G_CHANGE_ECNf 6420
#define G_CHANGE_INNER_CFIf 6421
#define G_CHANGE_OUTER_CFIf 6422
#define G_CHANGE_PKT_PRIf 6423
#define G_CHANGE_REDIR_INT_PRIf 6424
#define G_COPY_TO_CPUf 6425
#define G_COS_INT_PRIf 6426
#define G_DROPf 6427
#define G_DROP_PRECEDENCEf 6428
#define G_L2SW_CHANGE_MACDA_OR_VLANf 6429
#define G_L3SW_CHANGE_L2_FIELDSf 6430
#define G_L3SW_CHANGE_MACDA_OR_VLANf 6431
#define G_NEW_DOT1Pf 6432
#define G_NEW_DSCPf 6433
#define G_NEW_DSCP_TOSf 6434
#define G_NEW_INNER_CFIf 6435
#define G_NEW_INNER_PRIf 6436
#define G_NEW_OUTER_CFIf 6437
#define G_NEW_PKT_PRIf 6438
#define G_NEW_REDIR_INT_PRIf 6439
#define G_PACKET_REDIRECTIONf 6440
#define G_REDIR_DROP_PRECEDENCEf 6441
#define G_REPLACE_INNER_PRIf 6442
#define HALT_CNTRIDf 6443
#define HALT_DELAYf 6444
#define HALT_ENf 6445
#define HALT_EVf 6446
#define HALT_SEGMENTf 6447
#define HASH_A0_FUNCTION_SELECTf 6448
#define HASH_A1_FUNCTION_SELECTf 6449
#define HASH_B0_FUNCTION_SELECTf 6450
#define HASH_B1_FUNCTION_SELECTf 6451
#define HASH_INDEXf 6452
#define HASH_MODEf 6453
#define HASH_MODE_Af 6454
#define HASH_MODE_Bf 6455
#define HASH_OVERRIDEf 6456
#define HASH_PRE_PROCESSING_ENABLE_Af 6457
#define HASH_PRE_PROCESSING_ENABLE_Bf 6458
#define HASH_SEED_Af 6459
#define HASH_SEED_Bf 6460
#define HASH_SELECTf 6461
#define HASH_SELECT_Af 6462
#define HASH_SELECT_Bf 6463
#define HA_FA_ENABLEf 6464
#define HA_FA_STATEf 6465
#define HBFCf 6466
#define HBIT_ENf 6467
#define HBIT_PA_BASEf 6468
#define HCFC_CORRUPT_CRCf 6469
#define HCFC_CRC_IGNOREf 6470
#define HCFC_GLOBAL_MODEf 6471
#define HCFC_IGNORE_CRCf 6472
#define HCFC_IMGf 6473
#define HCFC_IN_IPG_ONLYf 6474
#define HCFC_LIMIT_CNTf 6475
#define HCFC_LLFC_XOFFf 6476
#define HCFC_LLFC_XONf 6477
#define HCFC_OUT_OF_BAND_MODEf 6478
#define HCFC_RX_CRC_DROP_COUNTERf 6479
#define HCFC_RX_EARLY_SYNC_DETECTEDf 6480
#define HCFC_RX_ENf 6481
#define HCFC_SOMf 6482
#define HCFC_TX_ENf 6483
#define HCFC_TX_OVERFLOWf 6484
#define HDRFAILSHUTDOWNENf 6485
#define HDRMODEf 6486
#define HDRPARITYERRORf 6487
#define HDR_EXT_OVERLAYf 6488
#define HDR_MODEf 6489
#define HDR_REMOVE_LENGTHf 6490
#define HDR_TMf 6491
#define HDR_XLATE_ECN_ENABLEf 6492
#define HDR_XLATE_ECT_ENABLEf 6493
#define HDR_XLATE_T_ENABLEf 6494
#define HD_ENAf 6495
#define HD_FC_BKOFF_OKf 6496
#define HD_FC_ENAf 6497
#define HEADERPARITYf 6498
#define HEADER_DATAf 6499
#define HEADER_TAGGEDf 6500
#define HEADER_TYPEf 6501
#define HEADER_UNTAGGEDf 6502
#define HEADER_UNTAGGED_UNUSEDf 6503
#define HEADPKTLENf 6504
#define HEADPKTLEN_MASKf 6505
#define HEADPKTLEN_VALIDf 6506
#define HEADPKTLEN_VALID_MASKf 6507
#define HEADPKTLEN_VALID_VALUEf 6508
#define HEADPKTLEN_VALUEf 6509
#define HEADPOINTERf 6510
#define HEAD_LINESf 6511
#define HEAD_LLA_A_CORRECTED_ERRORf 6512
#define HEAD_LLA_A_CORRECTED_ERROR_DISINTf 6513
#define HEAD_LLA_A_UNCORRECTED_ERRORf 6514
#define HEAD_LLA_A_UNCORRECTED_ERROR_DISINTf 6515
#define HEAD_LLA_B_CORRECTED_ERRORf 6516
#define HEAD_LLA_B_CORRECTED_ERROR_DISINTf 6517
#define HEAD_LLA_B_UNCORRECTED_ERRORf 6518
#define HEAD_LLA_B_UNCORRECTED_ERROR_DISINTf 6519
#define HEAD_LLA_ENABLE_ECCf 6520
#define HEAD_LLA_FORCE_UNCORRECTABLE_ERRORf 6521
#define HEAD_LLA_MEM_TM01f 6522
#define HEAD_LLA_MEM_TM2f 6523
#define HEAD_PKT_LENf 6524
#define HEAD_PKT_LEN_ERRf 6525
#define HEAD_PKT_LEN_ERR_STATUS_DISINTf 6526
#define HEAD_PKT_LEN_VLDf 6527
#define HEAD_POINTERf 6528
#define HEAD_SHOT_FIFO_BUFFERf 6529
#define HEAD_SHOT_FIFO_BUFFER_VLDf 6530
#define HEAD_SHOT_FIFO_LEVELf 6531
#define HEAD_SHOT_FIFO_OVERFLOWf 6532
#define HEAD_SHOT_FIFO_OVERFLOW_DISINTf 6533
#define HEAD_SHOT_FIFO_UNDERFLOWf 6534
#define HEAD_SHOT_FSM_STATEf 6535
#define HEC_CORRECTABLE_ERRORf 6536
#define HEC_CORRECTABLE_ERROR_DISINTf 6537
#define HEC_CORRECTABLE_ERROR_MASKf 6538
#define HEC_ERR_CNT_Af 6539
#define HEC_ERR_CNT_A_DISINTf 6540
#define HEC_ERR_CNT_Bf 6541
#define HEC_ERR_CNT_B_DISINTf 6542
#define HEC_UNCORRECTABLE_ERRORf 6543
#define HEC_UNCORRECTABLE_ERROR_DISINTf 6544
#define HEC_UNCORRECTABLE_ERROR_MASKf 6545
#define HELIX_FBB0_MTU_MODEf 6546
#define HG2_FRC_RESERVEDf 6547
#define HGHDREf 6548
#define HGHDRE_DISINTf 6549
#define HGHDRE_SELf 6550
#define HGIf 6551
#define HGIG2_EN_S0f 6552
#define HGIG2_EN_S1f 6553
#define HGIG2_EN_S3f 6554
#define HGIG2_EN_S4f 6555
#define HGTG_RESERVEDf 6556
#define HGTG_RESERVED_HI1f 6557
#define HGTRUNK_RES_ENf 6558
#define HG_16GBPS_BMPf 6559
#define HG_ADD_SYS_RSVD_VIDf 6560
#define HG_COSf 6561
#define HG_COUNTERS_PAR_ERRf 6562
#define HG_DA_LOOKUP_ENABLEf 6563
#define HG_ERRORSf 6564
#define HG_FAILOVER_PORT_DOWNf 6565
#define HG_GE_PORTf 6566
#define HG_HDR_ERROR_TOCPUf 6567
#define HG_HDR_SELf 6568
#define HG_HDR_TYPE1_TOCPUf 6569
#define HG_L2_LOOKUP_ENABLEf 6570
#define HG_L3_IPMC_HIT_UPDATEf 6571
#define HG_L3_OVERRIDEf 6572
#define HG_LEARN_OVERRIDEf 6573
#define HG_LOOKUP_ENABLEf 6574
#define HG_LPBACK_DROP_ENf 6575
#define HG_MC_DST_MODIDf 6576
#define HG_MC_DST_PORT_NUMf 6577
#define HG_MIRROR_DROP_ENf 6578
#define HG_MODIFY_ENABLEf 6579
#define HG_PBMf 6580
#define HG_SELf 6581
#define HG_SRC_REMOVAL_ENf 6582
#define HG_TCf 6583
#define HG_UNKN_HDR_DROP_ENf 6584
#define HG_UNKN_OP_DROP_ENf 6585
#define HG_VFI_GRP_DROP_ENf 6586
#define HIAREFLIMITf 6587
#define HIDE_ECCf 6588
#define HIFREQf 6589
#define HIGH_AREF_READYf 6590
#define HIGH_WATERMARKf 6591
#define HIGIGf 6592
#define HIGIG2f 6593
#define HIGIG2MODEf 6594
#define HIGIG2_BC_BASE_OFFSETf 6595
#define HIGIG2_BC_SIZEf 6596
#define HIGIG2_IPMC_BASE_OFFSETf 6597
#define HIGIG2_IPMC_SIZEf 6598
#define HIGIG2_L2MC_BASE_OFFSETf 6599
#define HIGIG2_L2MC_SIZEf 6600
#define HIGIG2_MC_BASE_OFFSETf 6601
#define HIGIG2_MC_SIZEf 6602
#define HIGIG2_MODEf 6603
#define HIGIG_ALLOW_SAME_MODIDf 6604
#define HIGIG_CPU_COSf 6605
#define HIGIG_HDR_ERRORf 6606
#define HIGIG_L2_MPLS_ENCAPf 6607
#define HIGIG_MASKf 6608
#define HIGIG_MH_TYPE1f 6609
#define HIGIG_MH_TYPE1_DROP_DISINTf 6610
#define HIGIG_MH_TYPE1_DROP_SELf 6611
#define HIGIG_MODEf 6612
#define HIGIG_PACKETf 6613
#define HIGIG_PKTf 6614
#define HIGIG_PKT_MASKf 6615
#define HIGIG_PORTf 6616
#define HIGIG_PORT_BITMAPf 6617
#define HIGIG_PORT_BITMAP_HIf 6618
#define HIGIG_PORT_BITMAP_LOf 6619
#define HIGIG_RESERVED_HI0f 6620
#define HIGIG_TOCPUf 6621
#define HIGIG_TRUNKf 6622
#define HIGIG_TRUNK0f 6623
#define HIGIG_TRUNK1f 6624
#define HIGIG_TRUNK2f 6625
#define HIGIG_TRUNK3f 6626
#define HIGIG_TRUNK_BITMAPf 6627
#define HIGIG_TRUNK_BITMAP0f 6628
#define HIGIG_TRUNK_BITMAP1f 6629
#define HIGIG_TRUNK_BITMAP_HIf 6630
#define HIGIG_TRUNK_BITMAP_LOf 6631
#define HIGIG_TRUNK_BITMAP_W0f 6632
#define HIGIG_TRUNK_BITMAP_W1f 6633
#define HIGIG_TRUNK_BITMAP_W2f 6634
#define HIGIG_TRUNK_IDf 6635
#define HIGIG_TRUNK_ID0f 6636
#define HIGIG_TRUNK_ID0_PORT0f 6637
#define HIGIG_TRUNK_ID0_PORT1f 6638
#define HIGIG_TRUNK_ID0_PORT2f 6639
#define HIGIG_TRUNK_ID0_PORT3f 6640
#define HIGIG_TRUNK_ID1f 6641
#define HIGIG_TRUNK_ID1_PORT0f 6642
#define HIGIG_TRUNK_ID1_PORT1f 6643
#define HIGIG_TRUNK_ID1_PORT2f 6644
#define HIGIG_TRUNK_ID1_PORT3f 6645
#define HIGIG_TRUNK_ID2f 6646
#define HIGIG_TRUNK_ID3f 6647
#define HIGIG_TRUNK_OVERRIDEf 6648
#define HIGIG_TRUNK_OVERRIDE_BITMAPf 6649
#define HIGIG_TRUNK_OVERRIDE_PROFILE_PTRf 6650
#define HIGIG_TRUNK_PORT0f 6651
#define HIGIG_TRUNK_PORT1f 6652
#define HIGIG_TRUNK_PORT10f 6653
#define HIGIG_TRUNK_PORT11f 6654
#define HIGIG_TRUNK_PORT12f 6655
#define HIGIG_TRUNK_PORT13f 6656
#define HIGIG_TRUNK_PORT14f 6657
#define HIGIG_TRUNK_PORT15f 6658
#define HIGIG_TRUNK_PORT2f 6659
#define HIGIG_TRUNK_PORT3f 6660
#define HIGIG_TRUNK_PORT4f 6661
#define HIGIG_TRUNK_PORT5f 6662
#define HIGIG_TRUNK_PORT6f 6663
#define HIGIG_TRUNK_PORT7f 6664
#define HIGIG_TRUNK_PORT8f 6665
#define HIGIG_TRUNK_PORT9f 6666
#define HIGIG_TRUNK_RTAGf 6667
#define HIGIG_TRUNK_RTAG0f 6668
#define HIGIG_TRUNK_RTAG1f 6669
#define HIGIG_TRUNK_SIZEf 6670
#define HIGIG_TRUNK_SIZE0f 6671
#define HIGIG_TRUNK_SIZE1f 6672
#define HIGIG_XGE_PORT_BLOCK_MASKf 6673
#define HITf 6674
#define HIT0f 6675
#define HIT1f 6676
#define HITBITSf 6677
#define HITDAf 6678
#define HITDA_0f 6679
#define HITDA_0_DCMf 6680
#define HITDA_0_PMf 6681
#define HITDA_0_TMf 6682
#define HITDA_1f 6683
#define HITDA_1_DCMf 6684
#define HITDA_1_PMf 6685
#define HITDA_1_TMf 6686
#define HITDA_2f 6687
#define HITDA_2_DCMf 6688
#define HITDA_2_PMf 6689
#define HITDA_2_TMf 6690
#define HITDA_3f 6691
#define HITDA_3_DCMf 6692
#define HITDA_3_PMf 6693
#define HITDA_3_TMf 6694
#define HITDA_4f 6695
#define HITDA_5f 6696
#define HITDA_6f 6697
#define HITDA_7f 6698
#define HITDA_CCMf 6699
#define HITDA_LEFT_TMf 6700
#define HITDA_RIGHT_TMf 6701
#define HITDA_RMf 6702
#define HITDA_TMf 6703
#define HITSAf 6704
#define HITSA_0f 6705
#define HITSA_0_DCMf 6706
#define HITSA_0_PMf 6707
#define HITSA_0_TMf 6708
#define HITSA_1f 6709
#define HITSA_1_DCMf 6710
#define HITSA_1_PMf 6711
#define HITSA_1_TMf 6712
#define HITSA_2f 6713
#define HITSA_2_DCMf 6714
#define HITSA_2_PMf 6715
#define HITSA_2_TMf 6716
#define HITSA_3f 6717
#define HITSA_3_DCMf 6718
#define HITSA_3_PMf 6719
#define HITSA_3_TMf 6720
#define HITSA_4f 6721
#define HITSA_4_DCMf 6722
#define HITSA_4_PMf 6723
#define HITSA_4_TMf 6724
#define HITSA_5f 6725
#define HITSA_5_DCMf 6726
#define HITSA_5_PMf 6727
#define HITSA_5_TMf 6728
#define HITSA_6f 6729
#define HITSA_6_DCMf 6730
#define HITSA_6_PMf 6731
#define HITSA_6_TMf 6732
#define HITSA_7f 6733
#define HITSA_7_DCMf 6734
#define HITSA_7_PMf 6735
#define HITSA_7_TMf 6736
#define HITSA_CCMf 6737
#define HITSA_LEFT_TMf 6738
#define HITSA_RIGHT_TMf 6739
#define HITSA_RMf 6740
#define HITSA_TMf 6741
#define HIT_0f 6742
#define HIT_1f 6743
#define HIT_10f 6744
#define HIT_11f 6745
#define HIT_12f 6746
#define HIT_13f 6747
#define HIT_14f 6748
#define HIT_15f 6749
#define HIT_2f 6750
#define HIT_3f 6751
#define HIT_4f 6752
#define HIT_5f 6753
#define HIT_6f 6754
#define HIT_7f 6755
#define HIT_8f 6756
#define HIT_9f 6757
#define HIT_BITf 6758
#define HIT_LEFT_TMf 6759
#define HIT_LEFT_WWf 6760
#define HI_DATAf 6761
#define HI_LINE_COUNT_WATERMARKf 6762
#define HI_PRI_ACTION_CONTROLf 6763
#define HI_PRI_RESOLVEf 6764
#define HI_PUP_FIFO_OVERFLOWf 6765
#define HI_PUP_FIFO_OVERFLOW_DISINTf 6766
#define HOLCOSMINXQCNTf 6767
#define HOLDf 6768
#define HOLD12DROPCOUNTf 6769
#define HOLDPRIf 6770
#define HOLD_CHf 6771
#define HOLD_STBf 6772
#define HOLD_TSf 6773
#define HOLMAXTIMERf 6774
#define HOL_BMPf 6775
#define HOL_CELL_SOP_DROP_ENf 6776
#define HOL_ENABLEf 6777
#define HOL_PORT_BITMAPf 6778
#define HOL_STAT_UPDATE_ENABLEf 6779
#define HOL_TOCPUf 6780
#define HONOR_PAUSE_FOR_E2Ef 6781
#define HOPCOUNTf 6782
#define HOST_NUM_ENTRIES_SELf 6783
#define HRRFNf 6784
#define HRTFNf 6785
#define HSE_CMDMEM_DONEf 6786
#define HSE_PARITY_DISf 6787
#define HSE_SEL_EM_LATENCY7f 6788
#define HTLS_MODEf 6789
#define HUGENf 6790
#define HUGE_FRf 6791
#define HUNGRYf 6792
#define HUNGRY_PRIf 6793
#define HUNGRY_THRESHf 6794
#define HW_AGE_MODEf 6795
#define HW_CTRL_QBUSf 6796
#define HW_INITf 6797
#define HW_RESETf 6798
#define HW_RESET_OUTf 6799
#define HW_RSTLf 6800
#define HYBRID_GRANT2_ENABLEf 6801
#define HYBRID_L2_LOOKUP_MODEf 6802
#define HYBRID_L2_LOOKUP_MODIDf 6803
#define HYBRID_L2_LOOKUP_PORTf 6804
#define HYBRID_MODE_ENABLEf 6805
#define HYBRID_PLANE_CTXT_OVERFLOWf 6806
#define HYBRID_PLANE_CTXT_OVERFLOW_DISINTf 6807
#define HYBRID_PLANE_CTXT_UNDERFLOWf 6808
#define HYBRID_PLANE_CTXT_UNDERFLOW_DISINTf 6809
#define HYPERCORE0_MDIO_PORT_ADDRf 6810
#define HYPERCORE1_MDIO_PORT_ADDRf 6811
#define HYSTERESISf 6812
#define I2C_ENf 6813
#define I2C_INTRf 6814
#define IARBf 6815
#define IARB_HDR_ECC_INTRf 6816
#define IARB_HDR_ERRf 6817
#define IARB_MMU_SYNC_ENf 6818
#define IARB_PIPE_X_LERAN_FIFO_ECC_ERRf 6819
#define IARB_PIPE_Y_LERAN_FIFO_ECC_ERRf 6820
#define IARB_PKT_ECC_INTRf 6821
#define IARB_PKT_ERRf 6822
#define IBPLIMITf 6823
#define IBP_BMPf 6824
#define IBP_ENABLEf 6825
#define IBP_PKTLIMITf 6826
#define IBP_TOCPUf 6827
#define IBSQ_EMPTYf 6828
#define IBSQ_ENTRY_0f 6829
#define IBSQ_ENTRY_1f 6830
#define IBSQ_ENTRY_2f 6831
#define IBSQ_ENTRY_3f 6832
#define IBSQ_FULLf 6833
#define IBSQ_POP_ERRORf 6834
#define IBSQ_PUSH_ERRORf 6835
#define IBSQ_READ_PTRf 6836
#define IBSQ_WRITE_PTRf 6837
#define IBUS0f 6838
#define IBUS1f 6839
#define ICFGf 6840
#define ICFIf 6841
#define ICMPV6_CHECK_ENABLEf 6842
#define ICMP_CHECK_ENABLEf 6843
#define ICMP_FRAG_PKTS_ENABLEf 6844
#define ICMP_REDIRECT_TOCPUf 6845
#define ICMP_REDIRECT_TO_CPUf 6846
#define ICMP_V4_PING_SIZE_ENABLEf 6847
#define ICMP_V6_PING_SIZE_ENABLEf 6848
#define ICONTROL_OPCODE_BITMAP_PAR_ERRf 6849
#define ICONTROL_OPCODE_BITMAP_TMf 6850
#define ICPXf 6851
#define ICP_OFFf 6852
#define IDf 6853
#define IDDQf 6854
#define IDDQ_CNTLf 6855
#define IDISCf 6856
#define IDLBf 6857
#define IDLEf 6858
#define IDLE_DEQ_PLANE_A_CNTf 6859
#define IDLE_DEQ_PLANE_B_CNTf 6860
#define IDLE_ENABLEf 6861
#define IDLE_FREQf 6862
#define IDLE_GAPf 6863
#define IDLE_MASKf 6864
#define IDLE_PORT_NUM_SELf 6865
#define IDLE_TIMESLOT_THRESHf 6866
#define IDLE_VALUEf 6867
#define IDP0_DFIFO0_A_CORRECTED_ERRORf 6868
#define IDP0_DFIFO0_A_CORRECTED_ERROR_DISINTf 6869
#define IDP0_DFIFO0_A_UNCORRECTED_ERRORf 6870
#define IDP0_DFIFO0_A_UNCORRECTED_ERROR_DISINTf 6871
#define IDP0_DFIFO0_B_CORRECTED_ERRORf 6872
#define IDP0_DFIFO0_B_CORRECTED_ERROR_DISINTf 6873
#define IDP0_DFIFO0_B_UNCORRECTED_ERRORf 6874
#define IDP0_DFIFO0_B_UNCORRECTED_ERROR_DISINTf 6875
#define IDP0_DFIFO0_ECC_ERROR_ADDRESS_Af 6876
#define IDP0_DFIFO0_ECC_ERROR_ADDRESS_Bf 6877
#define IDP0_DFIFO0_ENABLE_ECCf 6878
#define IDP0_DFIFO0_FORCE_UNCORRECTABLE_ERRORf 6879
#define IDP0_DFIFO1_A_CORRECTED_ERRORf 6880
#define IDP0_DFIFO1_A_CORRECTED_ERROR_DISINTf 6881
#define IDP0_DFIFO1_A_UNCORRECTED_ERRORf 6882
#define IDP0_DFIFO1_A_UNCORRECTED_ERROR_DISINTf 6883
#define IDP0_DFIFO1_B_CORRECTED_ERRORf 6884
#define IDP0_DFIFO1_B_CORRECTED_ERROR_DISINTf 6885
#define IDP0_DFIFO1_B_UNCORRECTED_ERRORf 6886
#define IDP0_DFIFO1_B_UNCORRECTED_ERROR_DISINTf 6887
#define IDP0_DFIFO1_ECC_ERROR_ADDRESS_Af 6888
#define IDP0_DFIFO1_ECC_ERROR_ADDRESS_Bf 6889
#define IDP0_DFIFO1_ENABLE_ECCf 6890
#define IDP0_DFIFO1_FORCE_UNCORRECTABLE_ERRORf 6891
#define IDP0_ENQREQFIFO_A_CORRECTED_ERRORf 6892
#define IDP0_ENQREQFIFO_A_CORRECTED_ERROR_DISINTf 6893
#define IDP0_ENQREQFIFO_A_UNCORRECTED_ERRORf 6894
#define IDP0_ENQREQFIFO_A_UNCORRECTED_ERROR_DISINTf 6895
#define IDP0_ENQREQFIFO_B_CORRECTED_ERRORf 6896
#define IDP0_ENQREQFIFO_B_CORRECTED_ERROR_DISINTf 6897
#define IDP0_ENQREQFIFO_B_UNCORRECTED_ERRORf 6898
#define IDP0_ENQREQFIFO_B_UNCORRECTED_ERROR_DISINTf 6899
#define IDP0_ENQREQFIFO_ECC_ERROR_ADDRESS_Af 6900
#define IDP0_ENQREQFIFO_ECC_ERROR_ADDRESS_Bf 6901
#define IDP0_ENQREQFIFO_ENABLE_ECCf 6902
#define IDP0_ENQREQFIFO_FORCE_UNCORRECTABLE_ERRORf 6903
#define IDP0_ENQRESPFIFO_CORRECTED_ERRORf 6904
#define IDP0_ENQRESPFIFO_CORRECTED_ERROR_DISINTf 6905
#define IDP0_ENQRESPFIFO_ECC_ERROR_ADDRESSf 6906
#define IDP0_ENQRESPFIFO_ENABLE_ECCf 6907
#define IDP0_ENQRESPFIFO_FORCE_UNCORRECTABLE_ERRORf 6908
#define IDP0_ENQRESPFIFO_UNCORRECTED_ERRORf 6909
#define IDP0_ENQRESPFIFO_UNCORRECTED_ERROR_DISINTf 6910
#define IDP1_DFIFO0_A_CORRECTED_ERRORf 6911
#define IDP1_DFIFO0_A_CORRECTED_ERROR_DISINTf 6912
#define IDP1_DFIFO0_A_UNCORRECTED_ERRORf 6913
#define IDP1_DFIFO0_A_UNCORRECTED_ERROR_DISINTf 6914
#define IDP1_DFIFO0_B_CORRECTED_ERRORf 6915
#define IDP1_DFIFO0_B_CORRECTED_ERROR_DISINTf 6916
#define IDP1_DFIFO0_B_UNCORRECTED_ERRORf 6917
#define IDP1_DFIFO0_B_UNCORRECTED_ERROR_DISINTf 6918
#define IDP1_DFIFO0_ECC_ERROR_ADDRESS_Af 6919
#define IDP1_DFIFO0_ECC_ERROR_ADDRESS_Bf 6920
#define IDP1_DFIFO0_ENABLE_ECCf 6921
#define IDP1_DFIFO0_FORCE_UNCORRECTABLE_ERRORf 6922
#define IDP1_DFIFO1_A_CORRECTED_ERRORf 6923
#define IDP1_DFIFO1_A_CORRECTED_ERROR_DISINTf 6924
#define IDP1_DFIFO1_A_UNCORRECTED_ERRORf 6925
#define IDP1_DFIFO1_A_UNCORRECTED_ERROR_DISINTf 6926
#define IDP1_DFIFO1_B_CORRECTED_ERRORf 6927
#define IDP1_DFIFO1_B_CORRECTED_ERROR_DISINTf 6928
#define IDP1_DFIFO1_B_UNCORRECTED_ERRORf 6929
#define IDP1_DFIFO1_B_UNCORRECTED_ERROR_DISINTf 6930
#define IDP1_DFIFO1_ECC_ERROR_ADDRESS_Af 6931
#define IDP1_DFIFO1_ECC_ERROR_ADDRESS_Bf 6932
#define IDP1_DFIFO1_ENABLE_ECCf 6933
#define IDP1_DFIFO1_FORCE_UNCORRECTABLE_ERRORf 6934
#define IDP1_ENQREQFIFO_A_CORRECTED_ERRORf 6935
#define IDP1_ENQREQFIFO_A_CORRECTED_ERROR_DISINTf 6936
#define IDP1_ENQREQFIFO_A_UNCORRECTED_ERRORf 6937
#define IDP1_ENQREQFIFO_A_UNCORRECTED_ERROR_DISINTf 6938
#define IDP1_ENQREQFIFO_B_CORRECTED_ERRORf 6939
#define IDP1_ENQREQFIFO_B_CORRECTED_ERROR_DISINTf 6940
#define IDP1_ENQREQFIFO_B_UNCORRECTED_ERRORf 6941
#define IDP1_ENQREQFIFO_B_UNCORRECTED_ERROR_DISINTf 6942
#define IDP1_ENQREQFIFO_ECC_ERROR_ADDRESS_Af 6943
#define IDP1_ENQREQFIFO_ECC_ERROR_ADDRESS_Bf 6944
#define IDP1_ENQREQFIFO_ENABLE_ECCf 6945
#define IDP1_ENQREQFIFO_FORCE_UNCORRECTABLE_ERRORf 6946
#define IDP1_ENQRESPFIFO_CORRECTED_ERRORf 6947
#define IDP1_ENQRESPFIFO_CORRECTED_ERROR_DISINTf 6948
#define IDP1_ENQRESPFIFO_ECC_ERROR_ADDRESSf 6949
#define IDP1_ENQRESPFIFO_ENABLE_ECCf 6950
#define IDP1_ENQRESPFIFO_FORCE_UNCORRECTABLE_ERRORf 6951
#define IDP1_ENQRESPFIFO_UNCORRECTED_ERRORf 6952
#define IDP1_ENQRESPFIFO_UNCORRECTED_ERROR_DISINTf 6953
#define IDP_DFIFO_MEM_TMf 6954
#define IDP_EREQFIFO_MEM_TMf 6955
#define IDP_ERESPFIFO_MEM_TMf 6956
#define IDSPAREf 6957
#define IDXf 6958
#define IEEE802DOT1PRIf 6959
#define IEEE_802_1AS_ENABLEf 6960
#define IEEE_802_1_Pf 6961
#define IEEE_802_1_PRI_MAP_ENABLEf 6962
#define IEEE_DEVICES_IN_PKGf 6963
#define IEGR_PORT_RESERVEDf 6964
#define IEGR_PORT_RESERVED2f 6965
#define IESMIFf 6966
#define IESMIF_INTRf 6967
#define IF0_2BIT_EXTRACT_BIT_OFFSETf 6968
#define IF0_2BIT_EXTRACT_BYTE_OFFSETf 6969
#define IF0_2BIT_EXTRACT_ENABLEf 6970
#define IF0_2BYTE_DROP_ENABLEf 6971
#define IF0_CAPTURE_TEST_FRAME_DATAf 6972
#define IF0_CRC_BIT_TOGGLEf 6973
#define IF0_DATA_FIFO_OVERFLOWf 6974
#define IF0_DATA_FIFO_OVERFLOW_DISINTf 6975
#define IF0_DATA_FIFO_OVERFLOW_MASKf 6976
#define IF0_DEF_Q_INDEXf 6977
#define IF0_DIAGNOSTIC_MODEf 6978
#define IF0_DROP_COUNTf 6979
#define IF0_DROP_TEST_FRAMESf 6980
#define IF0_DRR_STAGEf 6981
#define IF0_EREQ_FIFO_OVERFLOWf 6982
#define IF0_EREQ_FIFO_OVERFLOW_DISINTf 6983
#define IF0_EREQ_FIFO_OVERFLOW_MASKf 6984
#define IF0_ERRORf 6985
#define IF0_ERROR_DISINTf 6986
#define IF0_ERROR_MASKf 6987
#define IF0_HDR_HEC_BIT_TOGGLEf 6988
#define IF0_MAX_PACKET_ERRORf 6989
#define IF0_MAX_PACKET_ERROR_DISINTf 6990
#define IF0_MAX_PACKET_ERROR_MASKf 6991
#define IF0_MIN_PACKET_ERRORf 6992
#define IF0_MIN_PACKET_ERROR_DISINTf 6993
#define IF0_MIN_PACKET_ERROR_MASKf 6994
#define IF0_MISSING_SOPf 6995
#define IF0_MISSING_SOP_DISINTf 6996
#define IF0_MISSING_SOP_MASKf 6997
#define IF0_TEST_HALT_ENf 6998
#define IF0_UNEXPECTED_SOPf 6999
#define IF0_UNEXPECTED_SOP_DISINTf 7000
#define IF0_UNEXPECTED_SOP_MASKf 7001
#define IF1_2BIT_EXTRACT_BIT_OFFSETf 7002
#define IF1_2BIT_EXTRACT_BYTE_OFFSETf 7003
#define IF1_2BIT_EXTRACT_ENABLEf 7004
#define IF1_2BYTE_DROP_ENABLEf 7005
#define IF1_CAPTURE_TEST_FRAME_DATAf 7006
#define IF1_CRC_BIT_TOGGLEf 7007
#define IF1_DATA_FIFO_OVERFLOWf 7008
#define IF1_DATA_FIFO_OVERFLOW_DISINTf 7009
#define IF1_DATA_FIFO_OVERFLOW_MASKf 7010
#define IF1_DEF_Q_INDEXf 7011
#define IF1_DIAGNOSTIC_MODEf 7012
#define IF1_DROP_COUNTf 7013
#define IF1_DROP_TEST_FRAMESf 7014
#define IF1_DRR_STAGEf 7015
#define IF1_EREQ_FIFO_OVERFLOWf 7016
#define IF1_EREQ_FIFO_OVERFLOW_DISINTf 7017
#define IF1_EREQ_FIFO_OVERFLOW_MASKf 7018
#define IF1_ERRORf 7019
#define IF1_ERROR_DISINTf 7020
#define IF1_ERROR_MASKf 7021
#define IF1_HDR_HEC_BIT_TOGGLEf 7022
#define IF1_MAX_PACKET_ERRORf 7023
#define IF1_MAX_PACKET_ERROR_DISINTf 7024
#define IF1_MAX_PACKET_ERROR_MASKf 7025
#define IF1_MIN_PACKET_ERRORf 7026
#define IF1_MIN_PACKET_ERROR_DISINTf 7027
#define IF1_MIN_PACKET_ERROR_MASKf 7028
#define IF1_MISSING_SOPf 7029
#define IF1_MISSING_SOP_DISINTf 7030
#define IF1_MISSING_SOP_MASKf 7031
#define IF1_TEST_HALT_ENf 7032
#define IF1_UNEXPECTED_SOPf 7033
#define IF1_UNEXPECTED_SOP_DISINTf 7034
#define IF1_UNEXPECTED_SOP_MASKf 7035
#define IF2_2BIT_EXTRACT_BIT_OFFSETf 7036
#define IF2_2BIT_EXTRACT_BYTE_OFFSETf 7037
#define IF2_2BIT_EXTRACT_ENABLEf 7038
#define IF2_2BYTE_DROP_ENABLEf 7039
#define IF2_CAPTURE_TEST_FRAME_DATAf 7040
#define IF2_CRC_BIT_TOGGLEf 7041
#define IF2_DATA_FIFO_OVERFLOWf 7042
#define IF2_DATA_FIFO_OVERFLOW_DISINTf 7043
#define IF2_DATA_FIFO_OVERFLOW_MASKf 7044
#define IF2_DEF_Q_INDEXf 7045
#define IF2_DIAGNOSTIC_MODEf 7046
#define IF2_DROP_COUNTf 7047
#define IF2_DROP_TEST_FRAMESf 7048
#define IF2_DRR_STAGEf 7049
#define IF2_EREQ_FIFO_OVERFLOWf 7050
#define IF2_EREQ_FIFO_OVERFLOW_DISINTf 7051
#define IF2_EREQ_FIFO_OVERFLOW_MASKf 7052
#define IF2_ERRORf 7053
#define IF2_ERROR_DISINTf 7054
#define IF2_ERROR_MASKf 7055
#define IF2_HDR_HEC_BIT_TOGGLEf 7056
#define IF2_MAX_PACKET_ERRORf 7057
#define IF2_MAX_PACKET_ERROR_DISINTf 7058
#define IF2_MAX_PACKET_ERROR_MASKf 7059
#define IF2_MIN_PACKET_ERRORf 7060
#define IF2_MIN_PACKET_ERROR_DISINTf 7061
#define IF2_MIN_PACKET_ERROR_MASKf 7062
#define IF2_MISSING_SOPf 7063
#define IF2_MISSING_SOP_DISINTf 7064
#define IF2_MISSING_SOP_MASKf 7065
#define IF2_TEST_HALT_ENf 7066
#define IF2_UNEXPECTED_SOPf 7067
#define IF2_UNEXPECTED_SOP_DISINTf 7068
#define IF2_UNEXPECTED_SOP_MASKf 7069
#define IF3_2BIT_EXTRACT_BIT_OFFSETf 7070
#define IF3_2BIT_EXTRACT_BYTE_OFFSETf 7071
#define IF3_2BIT_EXTRACT_ENABLEf 7072
#define IF3_2BYTE_DROP_ENABLEf 7073
#define IF3_CAPTURE_TEST_FRAME_DATAf 7074
#define IF3_CRC_BIT_TOGGLEf 7075
#define IF3_DATA_FIFO_OVERFLOWf 7076
#define IF3_DATA_FIFO_OVERFLOW_DISINTf 7077
#define IF3_DATA_FIFO_OVERFLOW_MASKf 7078
#define IF3_DEF_Q_INDEXf 7079
#define IF3_DIAGNOSTIC_MODEf 7080
#define IF3_DROP_COUNTf 7081
#define IF3_DROP_TEST_FRAMESf 7082
#define IF3_DRR_STAGEf 7083
#define IF3_EREQ_FIFO_OVERFLOWf 7084
#define IF3_EREQ_FIFO_OVERFLOW_DISINTf 7085
#define IF3_EREQ_FIFO_OVERFLOW_MASKf 7086
#define IF3_ERRORf 7087
#define IF3_ERROR_DISINTf 7088
#define IF3_ERROR_MASKf 7089
#define IF3_HDR_HEC_BIT_TOGGLEf 7090
#define IF3_MAX_PACKET_ERRORf 7091
#define IF3_MAX_PACKET_ERROR_DISINTf 7092
#define IF3_MAX_PACKET_ERROR_MASKf 7093
#define IF3_MIN_PACKET_ERRORf 7094
#define IF3_MIN_PACKET_ERROR_DISINTf 7095
#define IF3_MIN_PACKET_ERROR_MASKf 7096
#define IF3_MISSING_SOPf 7097
#define IF3_MISSING_SOP_DISINTf 7098
#define IF3_MISSING_SOP_MASKf 7099
#define IF3_TEST_HALT_ENf 7100
#define IF3_UNEXPECTED_SOPf 7101
#define IF3_UNEXPECTED_SOP_DISINTf 7102
#define IF3_UNEXPECTED_SOP_MASKf 7103
#define IF4_2BIT_EXTRACT_BIT_OFFSETf 7104
#define IF4_2BIT_EXTRACT_BYTE_OFFSETf 7105
#define IF4_2BIT_EXTRACT_ENABLEf 7106
#define IF4_2BYTE_DROP_ENABLEf 7107
#define IF4_CAPTURE_TEST_FRAME_DATAf 7108
#define IF4_CRC_BIT_TOGGLEf 7109
#define IF4_DATA_FIFO_OVERFLOWf 7110
#define IF4_DATA_FIFO_OVERFLOW_DISINTf 7111
#define IF4_DATA_FIFO_OVERFLOW_MASKf 7112
#define IF4_DEF_Q_INDEXf 7113
#define IF4_DIAGNOSTIC_MODEf 7114
#define IF4_DROP_COUNTf 7115
#define IF4_DROP_TEST_FRAMESf 7116
#define IF4_DRR_STAGEf 7117
#define IF4_EREQ_FIFO_OVERFLOWf 7118
#define IF4_EREQ_FIFO_OVERFLOW_DISINTf 7119
#define IF4_EREQ_FIFO_OVERFLOW_MASKf 7120
#define IF4_ERRORf 7121
#define IF4_ERROR_DISINTf 7122
#define IF4_ERROR_MASKf 7123
#define IF4_HDR_HEC_BIT_TOGGLEf 7124
#define IF4_MAX_PACKET_ERRORf 7125
#define IF4_MAX_PACKET_ERROR_DISINTf 7126
#define IF4_MAX_PACKET_ERROR_MASKf 7127
#define IF4_MIN_PACKET_ERRORf 7128
#define IF4_MIN_PACKET_ERROR_DISINTf 7129
#define IF4_MIN_PACKET_ERROR_MASKf 7130
#define IF4_MISSING_SOPf 7131
#define IF4_MISSING_SOP_DISINTf 7132
#define IF4_MISSING_SOP_MASKf 7133
#define IF4_TEST_HALT_ENf 7134
#define IF4_UNEXPECTED_SOPf 7135
#define IF4_UNEXPECTED_SOP_DISINTf 7136
#define IF4_UNEXPECTED_SOP_MASKf 7137
#define IF5_2BIT_EXTRACT_BIT_OFFSETf 7138
#define IF5_2BIT_EXTRACT_BYTE_OFFSETf 7139
#define IF5_2BIT_EXTRACT_ENABLEf 7140
#define IF5_2BYTE_DROP_ENABLEf 7141
#define IF5_CAPTURE_TEST_FRAME_DATAf 7142
#define IF5_CRC_BIT_TOGGLEf 7143
#define IF5_DATA_FIFO_OVERFLOWf 7144
#define IF5_DATA_FIFO_OVERFLOW_DISINTf 7145
#define IF5_DATA_FIFO_OVERFLOW_MASKf 7146
#define IF5_DEF_Q_INDEXf 7147
#define IF5_DIAGNOSTIC_MODEf 7148
#define IF5_DROP_COUNTf 7149
#define IF5_DROP_TEST_FRAMESf 7150
#define IF5_DRR_STAGEf 7151
#define IF5_EREQ_FIFO_OVERFLOWf 7152
#define IF5_EREQ_FIFO_OVERFLOW_DISINTf 7153
#define IF5_EREQ_FIFO_OVERFLOW_MASKf 7154
#define IF5_ERRORf 7155
#define IF5_ERROR_DISINTf 7156
#define IF5_ERROR_MASKf 7157
#define IF5_HDR_HEC_BIT_TOGGLEf 7158
#define IF5_MAX_PACKET_ERRORf 7159
#define IF5_MAX_PACKET_ERROR_DISINTf 7160
#define IF5_MAX_PACKET_ERROR_MASKf 7161
#define IF5_MIN_PACKET_ERRORf 7162
#define IF5_MIN_PACKET_ERROR_DISINTf 7163
#define IF5_MIN_PACKET_ERROR_MASKf 7164
#define IF5_MISSING_SOPf 7165
#define IF5_MISSING_SOP_DISINTf 7166
#define IF5_MISSING_SOP_MASKf 7167
#define IF5_TEST_HALT_ENf 7168
#define IF5_UNEXPECTED_SOPf 7169
#define IF5_UNEXPECTED_SOP_DISINTf 7170
#define IF5_UNEXPECTED_SOP_MASKf 7171
#define IF6_2BIT_EXTRACT_BIT_OFFSETf 7172
#define IF6_2BIT_EXTRACT_BYTE_OFFSETf 7173
#define IF6_2BIT_EXTRACT_ENABLEf 7174
#define IF6_2BYTE_DROP_ENABLEf 7175
#define IF6_CAPTURE_TEST_FRAME_DATAf 7176
#define IF6_CRC_BIT_TOGGLEf 7177
#define IF6_DATA_FIFO_OVERFLOWf 7178
#define IF6_DATA_FIFO_OVERFLOW_DISINTf 7179
#define IF6_DATA_FIFO_OVERFLOW_MASKf 7180
#define IF6_DEF_Q_INDEXf 7181
#define IF6_DIAGNOSTIC_MODEf 7182
#define IF6_DROP_COUNTf 7183
#define IF6_DROP_TEST_FRAMESf 7184
#define IF6_DRR_STAGEf 7185
#define IF6_EREQ_FIFO_OVERFLOWf 7186
#define IF6_EREQ_FIFO_OVERFLOW_DISINTf 7187
#define IF6_EREQ_FIFO_OVERFLOW_MASKf 7188
#define IF6_ERRORf 7189
#define IF6_ERROR_DISINTf 7190
#define IF6_ERROR_MASKf 7191
#define IF6_HDR_HEC_BIT_TOGGLEf 7192
#define IF6_MAX_PACKET_ERRORf 7193
#define IF6_MAX_PACKET_ERROR_DISINTf 7194
#define IF6_MAX_PACKET_ERROR_MASKf 7195
#define IF6_MIN_PACKET_ERRORf 7196
#define IF6_MIN_PACKET_ERROR_DISINTf 7197
#define IF6_MIN_PACKET_ERROR_MASKf 7198
#define IF6_MISSING_SOPf 7199
#define IF6_MISSING_SOP_DISINTf 7200
#define IF6_MISSING_SOP_MASKf 7201
#define IF6_TEST_HALT_ENf 7202
#define IF6_UNEXPECTED_SOPf 7203
#define IF6_UNEXPECTED_SOP_DISINTf 7204
#define IF6_UNEXPECTED_SOP_MASKf 7205
#define IFACE_2ND_GRANT_BEFORE_1ST_DQf 7206
#define IFG_ACCT_SELf 7207
#define IFH_31_0f 7208
#define IFH_63_32f 7209
#define IFH_79_64f 7210
#define IFID_MASKf 7211
#define IFID_VALUEf 7212
#define IFPf 7213
#define IFP_ACTIONS__HG_LEARN_OVERRIDEf 7214
#define IFP_ACTIONS__INTF_NUMf 7215
#define IFP_ACTIONS__L3_UC_DA_DISABLEf 7216
#define IFP_ACTIONS__L3_UC_SA_DISABLEf 7217
#define IFP_ACTIONS__L3_UC_TTL_DISABLEf 7218
#define IFP_ACTIONS__L3_UC_VLAN_DISABLEf 7219
#define IFP_ACTIONS__MAC_ADDRESSf 7220
#define IFP_ACTIONS__RESERVED_0f 7221
#define IFP_ACTIONS__VNTAGf 7222
#define IFP_ACTIONS__VNTAG_ACTIONf 7223
#define IFP_BYPASS_ENABLEf 7224
#define IFP_COUNTER_MUX_DATA_STAGING_PAR_ERRf 7225
#define IFP_COUNTER_PAR_ERRf 7226
#define IFP_DEBUG_FILTER_MASKf 7227
#define IFP_DEBUG_FILTER_MODEf 7228
#define IFP_ING_DVP_2_PAR_ERRf 7229
#define IFP_L2_TUNNEL_PAYLOAD_FIELD_SELf 7230
#define IFP_METER_MUX_DATA_STAGING_PAR_ERRf 7231
#define IFP_METER_PAR_ERRf 7232
#define IFP_POLICY_PAR_ERRf 7233
#define IFP_POLICY_TABLE_INTRf 7234
#define IFP_REDIRECTION_PROFILE_DCMf 7235
#define IFP_REDIRECTION_PROFILE_PAR_ERRf 7236
#define IFP_REDIRECTION_PROFILE_PMf 7237
#define IFP_REDIRECTION_PROFILE_TMf 7238
#define IFP_REDIRECTION_PROFILE_WWf 7239
#define IFP_STORM_CONTROL_PAR_ERRf 7240
#define IFP_STORM_PAR_ERRf 7241
#define IF_CONTAINER_MODEf 7242
#define IF_IDf 7243
#define IGBP_FULLf 7244
#define IGBP_OKf 7245
#define IGERRORPOINTERf 7246
#define IGMP_ENABLEf 7247
#define IGMP_PKTS_UNICAST_IGNOREf 7248
#define IGMP_PKT_DROPf 7249
#define IGMP_PKT_TO_CPUf 7250
#define IGMP_QUERY_FWD_ACTIONf 7251
#define IGMP_QUERY_TO_CPUf 7252
#define IGMP_REP_LEAVE_FWD_ACTIONf 7253
#define IGMP_REP_LEAVE_TO_CPUf 7254
#define IGMP_UNKNOWN_MSG_FWD_ACTIONf 7255
#define IGMP_UNKNOWN_MSG_TO_CPUf 7256
#define IGNORECRCf 7257
#define IGNORE_ADR_ALIGN_ENf 7258
#define IGNORE_DBUS_PERRf 7259
#define IGNORE_DPEO0f 7260
#define IGNORE_DPEO1f 7261
#define IGNORE_FRXERRORf 7262
#define IGNORE_GRE_TUNNEL_CHECKSUMf 7263
#define IGNORE_HEC_ERRf 7264
#define IGNORE_HG_HDR_DONOT_LEARNf 7265
#define IGNORE_HG_HDR_HDR_EXT_LENf 7266
#define IGNORE_HG_HDR_LAG_FAILOVERf 7267
#define IGNORE_HG_LAG_FAILOVERf 7268
#define IGNORE_IPMC_L2_BITMAPf 7269
#define IGNORE_IPMC_L3_BITMAPf 7270
#define IGNORE_LOWSIGf 7271
#define IGNORE_MMU_BKP_REMOTE_PKTf 7272
#define IGNORE_MMU_BKP_TXDMA_PKTf 7273
#define IGNORE_MODID_LKUPSf 7274
#define IGNORE_MY_MODIDf 7275
#define IGNORE_PKT_TAGf 7276
#define IGNORE_PORT_FULLf 7277
#define IGNORE_PORT_IDf 7278
#define IGNORE_PPD0_PRESERVE_QOSf 7279
#define IGNORE_PPD2_PRESERVE_QOSf 7280
#define IGNORE_PPD3_PRESERVE_QOSf 7281
#define IGNORE_QTAGf 7282
#define IGNORE_RBUS_PERRf 7283
#define IGNORE_TAGf 7284
#define IGNORE_TX_PAUSEf 7285
#define IGNORE_UDP_CHECKSUMf 7286
#define IGNORE_UDP_TUNNEL_CHECKSUMf 7287
#define IGPERR0f 7288
#define IGPERR1f 7289
#define IGPERR2f 7290
#define IGPERR3f 7291
#define IGPERR4f 7292
#define IGPERR5f 7293
#define IGPERR6f 7294
#define IGPERR7f 7295
#define IGPERR8f 7296
#define IIF_ENTRY_SRCH_AVAIL_BITSf 7297
#define IINTFf 7298
#define IL0_CTRL_CORRECTED_ERRORf 7299
#define IL0_CTRL_CORRECTED_ERROR_DISINTf 7300
#define IL0_CTRL_ENABLE_ECCf 7301
#define IL0_CTRL_FORCE_UNCORRECTABLE_ERRORf 7302
#define IL0_CTRL_UNCORRECTED_ERRORf 7303
#define IL0_CTRL_UNCORRECTED_ERROR_DISINTf 7304
#define IL0_DCMf 7305
#define IL0_ENf 7306
#define IL0_LOGIC_RESET_Nf 7307
#define IL0_LSB_CORRECTED_ERRORf 7308
#define IL0_LSB_CORRECTED_ERROR_DISINTf 7309
#define IL0_LSB_ENABLE_ECCf 7310
#define IL0_LSB_FORCE_UNCORRECTABLE_ERRORf 7311
#define IL0_LSB_UNCORRECTED_ERRORf 7312
#define IL0_LSB_UNCORRECTED_ERROR_DISINTf 7313
#define IL0_MSB_CORRECTED_ERRORf 7314
#define IL0_MSB_CORRECTED_ERROR_DISINTf 7315
#define IL0_MSB_ENABLE_ECCf 7316
#define IL0_MSB_FORCE_UNCORRECTABLE_ERRORf 7317
#define IL0_MSB_UNCORRECTED_ERRORf 7318
#define IL0_MSB_UNCORRECTED_ERROR_DISINTf 7319
#define IL0_PSM_VDDf 7320
#define IL0_SYS_RESET_Nf 7321
#define IL1_CTRL_CORRECTED_ERRORf 7322
#define IL1_CTRL_CORRECTED_ERROR_DISINTf 7323
#define IL1_CTRL_ENABLE_ECCf 7324
#define IL1_CTRL_FORCE_UNCORRECTABLE_ERRORf 7325
#define IL1_CTRL_UNCORRECTED_ERRORf 7326
#define IL1_CTRL_UNCORRECTED_ERROR_DISINTf 7327
#define IL1_DCMf 7328
#define IL1_ENf 7329
#define IL1_LOGIC_RESET_Nf 7330
#define IL1_LSB_CORRECTED_ERRORf 7331
#define IL1_LSB_CORRECTED_ERROR_DISINTf 7332
#define IL1_LSB_ENABLE_ECCf 7333
#define IL1_LSB_FORCE_UNCORRECTABLE_ERRORf 7334
#define IL1_LSB_UNCORRECTED_ERRORf 7335
#define IL1_LSB_UNCORRECTED_ERROR_DISINTf 7336
#define IL1_MSB_CORRECTED_ERRORf 7337
#define IL1_MSB_CORRECTED_ERROR_DISINTf 7338
#define IL1_MSB_ENABLE_ECCf 7339
#define IL1_MSB_FORCE_UNCORRECTABLE_ERRORf 7340
#define IL1_MSB_UNCORRECTED_ERRORf 7341
#define IL1_MSB_UNCORRECTED_ERROR_DISINTf 7342
#define IL1_PRI_BITMAPf 7343
#define IL1_PSM_VDDf 7344
#define IL1_SYS_RESET_Nf 7345
#define IL2LUf 7346
#define IL2LU_1f 7347
#define IL2LU_2f 7348
#define IL2LU_3f 7349
#define IL2MCf 7350
#define IL3LUf 7351
#define IL3MCf 7352
#define IL3MC_BYPASS_ENABLEf 7353
#define IL3MC_ERB_INTRf 7354
#define IL3_BYPASS_ENABLEf 7355
#define ILL_SRAM_ACCf 7356
#define ILPMf 7357
#define IL_CREDIT_0f 7358
#define IL_CREDIT_INFLIGHTf 7359
#define IL_CREDIT_MAXf 7360
#define IL_CREDIT_RDPTRf 7361
#define IL_CREDIT_WRPTRf 7362
#define IL_ECC_ERROR_L1_STATUSf 7363
#define IL_FIFO0_OVERFLOWf 7364
#define IL_FIFO0_OVERFLOW_DISINTf 7365
#define IL_FIFO1_OVERFLOWf 7366
#define IL_FIFO1_OVERFLOW_DISINTf 7367
#define IL_FLOWCONTROL_IB_RX_INTF_DOWN_DISINTf 7368
#define IL_FLOWCONTROL_IB_RX_LANE_DOWN_DISINTf 7369
#define IL_FLOWCONTROL_INTSTS_IB_RX_INTF_DOWNf 7370
#define IL_FLOWCONTROL_INTSTS_IB_RX_LANE_DOWNf 7371
#define IL_FLOWCONTROL_INTSTS_OOB_CRC4ERRf 7372
#define IL_FLOWCONTROL_INTSTS_OOB_RX_INTF_DOWNf 7373
#define IL_FLOWCONTROL_INTSTS_OOB_RX_LANE_DOWNf 7374
#define IL_FLOWCONTROL_INTSTS_OOB_RX_OVERFLOWf 7375
#define IL_FLOWCONTROL_L1_STATUSf 7376
#define IL_FLOWCONTROL_OOB_RX_CRC4ERR_DISINTf 7377
#define IL_FLOWCONTROL_OOB_RX_INTF_DOWN_DISINTf 7378
#define IL_FLOWCONTROL_OOB_RX_INTF_STATUSf 7379
#define IL_FLOWCONTROL_OOB_RX_LANE_DOWN_DISINTf 7380
#define IL_FLOWCONTROL_OOB_RX_LANE_STATUSf 7381
#define IL_FLOWCONTROL_OOB_RX_OVERFLOW_DISINTf 7382
#define IL_FLOWCONTROL_RXFC_OVERRIDE_ENABLEf 7383
#define IL_FLOWCONTROL_RXFC_OVRVAL0f 7384
#define IL_FLOWCONTROL_RXFC_OVRVAL1f 7385
#define IL_FLOWCONTROL_RXFC_STS0f 7386
#define IL_FLOWCONTROL_RXFC_STS1f 7387
#define IL_FLOWCONTROL_TXFC_OVERRIDE_ENABLEf 7388
#define IL_FLOWCONTROL_TXFC_OVRVAL0f 7389
#define IL_FLOWCONTROL_TXFC_OVRVAL1f 7390
#define IL_FLOWCONTROL_TXFC_STS0f 7391
#define IL_FLOWCONTROL_TXFC_STS1f 7392
#define IL_LOOPBACK_FC_ENABLEf 7393
#define IL_LOOPBACK_L1_ENABLEf 7394
#define IL_LOOPBACK_L2_ENABLEf 7395
#define IL_LOOPBACK_MASK_L1_DATAf 7396
#define IL_LOOPBACK_MASK_L2_DATAf 7397
#define IL_LOOPBACK_MASK_R1_DATAf 7398
#define IL_LOOPBACK_R1_ENABLEf 7399
#define IL_PKTCAP_CAPTURE_MODEf 7400
#define IL_PKTCAP_CHANNEL_SEL0f 7401
#define IL_PKTCAP_CHANNEL_SEL1f 7402
#define IL_PKTCAP_DATAPATH_SELf 7403
#define IL_PKTCAP_DONEf 7404
#define IL_PKTCAP_GOf 7405
#define IL_PKTCAP_PKTHDRf 7406
#define IL_PKTINJ_CHQIDf 7407
#define IL_PKTINJ_DONEf 7408
#define IL_PKTINJ_ENABLEf 7409
#define IL_PKTINJ_GOf 7410
#define IL_PKTINJ_INCRMODE_CHQID_ENABLEf 7411
#define IL_PKTINJ_INCRMODE_MAX_CHQIDf 7412
#define IL_PKTINJ_INCRMODE_MAX_PKTLENf 7413
#define IL_PKTINJ_INCRMODE_PKTLEN_ENABLEf 7414
#define IL_PKTINJ_PAYLOAD_OFFSETf 7415
#define IL_PKTINJ_PAYLOAD_PATTERNf 7416
#define IL_PKTINJ_PKTHDRf 7417
#define IL_PKTINJ_PKTLENf 7418
#define IL_PKTINJ_PKT_COUNTf 7419
#define IL_PKTINJ_PKT_IPGf 7420
#define IL_PKTINJ_RANDOM_RANGEf 7421
#define IL_PKTINJ_SELECT_TX_PATHf 7422
#define IL_PKTINJ_TIMER_VALUEf 7423
#define IL_PKTINJ_TIMER_VALUE_MSBf 7424
#define IL_RX_CHAN_ENABLE0f 7425
#define IL_RX_CHAN_ENABLE1f 7426
#define IL_RX_ERRDET0_L1_STATUSf 7427
#define IL_RX_ERRDET1_L1_STATUSf 7428
#define IL_RX_ERRDET2_L1_STATUSf 7429
#define IL_RX_ERRDET3_L1_STATUSf 7430
#define IL_RX_ERRDET4_L1_STATUSf 7431
#define IL_RX_ERRDET5_L1_STATUSf 7432
#define IL_RX_INVCHAN_ERRSTATf 7433
#define IL_RX_INVCHAN_ERRSTAT_DISINTf 7434
#define IL_RX_LBUS_ERRSTATf 7435
#define IL_RX_LBUS_ERRSTAT_DISINTf 7436
#define IL_RX_MAX_PACKET_SIZEf 7437
#define IL_RX_STAT0_CORRECTED_ERRORf 7438
#define IL_RX_STAT0_CORRECTED_ERROR_DISINTf 7439
#define IL_RX_STAT0_ECC_ERROR_ADDRESSf 7440
#define IL_RX_STAT0_ENABLE_ECCf 7441
#define IL_RX_STAT0_FORCE_UNCORRECTABLE_ERRORf 7442
#define IL_RX_STAT0_UNCORRECTED_ERRORf 7443
#define IL_RX_STAT0_UNCORRECTED_ERROR_DISINTf 7444
#define IL_RX_STAT1_CORRECTED_ERRORf 7445
#define IL_RX_STAT1_CORRECTED_ERROR_DISINTf 7446
#define IL_RX_STAT1_ECC_ERROR_ADDRESSf 7447
#define IL_RX_STAT1_ENABLE_ECCf 7448
#define IL_RX_STAT1_FORCE_UNCORRECTABLE_ERRORf 7449
#define IL_RX_STAT1_UNCORRECTED_ERRORf 7450
#define IL_RX_STAT1_UNCORRECTED_ERROR_DISINTf 7451
#define IL_RX_STAT2_CORRECTED_ERRORf 7452
#define IL_RX_STAT2_CORRECTED_ERROR_DISINTf 7453
#define IL_RX_STAT2_ECC_ERROR_ADDRESSf 7454
#define IL_RX_STAT2_ENABLE_ECCf 7455
#define IL_RX_STAT2_FORCE_UNCORRECTABLE_ERRORf 7456
#define IL_RX_STAT2_UNCORRECTED_ERRORf 7457
#define IL_RX_STAT2_UNCORRECTED_ERROR_DISINTf 7458
#define IL_STATS_RXSAT0_STATUSf 7459
#define IL_STATS_RXSAT1_STATUSf 7460
#define IL_STATS_RX_DISINTf 7461
#define IL_STATS_RX_SATURATEDf 7462
#define IL_STATS_TXSAT0_STATUSf 7463
#define IL_STATS_TXSAT1_STATUSf 7464
#define IL_STATS_TX_DISINTf 7465
#define IL_STATS_TX_SATURATEDf 7466
#define IL_STAT_RX_ALIGNED_ERRf 7467
#define IL_STAT_RX_ALIGNED_ERR_DISINTf 7468
#define IL_STAT_RX_BAD_TYPE_ERRf 7469
#define IL_STAT_RX_BAD_TYPE_ERR_DISINTf 7470
#define IL_STAT_RX_BURSTMAX_ERRf 7471
#define IL_STAT_RX_BURSTMAX_ERR_DISINTf 7472
#define IL_STAT_RX_BURST_ERRf 7473
#define IL_STAT_RX_BURST_ERR_DISINTf 7474
#define IL_STAT_RX_CRC24_ERRf 7475
#define IL_STAT_RX_CRC24_ERR_DISINTf 7476
#define IL_STAT_RX_CRC32_ERRf 7477
#define IL_STAT_RX_CRC32_ERR_DISINTf 7478
#define IL_STAT_RX_DESCRAM_ERRf 7479
#define IL_STAT_RX_DESCRAM_ERR_DISINTf 7480
#define IL_STAT_RX_FRAMING_ERRf 7481
#define IL_STAT_RX_FRAMING_ERR_DISINTf 7482
#define IL_STAT_RX_MEOP_ERRf 7483
#define IL_STAT_RX_MEOP_ERR_DISINTf 7484
#define IL_STAT_RX_MF_ERRf 7485
#define IL_STAT_RX_MF_ERR_DISINTf 7486
#define IL_STAT_RX_MF_LEN_ERRf 7487
#define IL_STAT_RX_MF_LEN_ERR_DISINTf 7488
#define IL_STAT_RX_MF_REPEAT_ERRf 7489
#define IL_STAT_RX_MF_REPEAT_ERR_DISINTf 7490
#define IL_STAT_RX_MISALIGNEDf 7491
#define IL_STAT_RX_MISALIGNED_DISINTf 7492
#define IL_STAT_RX_MSOP_ERRf 7493
#define IL_STAT_RX_MSOP_ERR_DISINTf 7494
#define IL_STAT_RX_OVERFLOW_ERRf 7495
#define IL_STAT_RX_OVERFLOW_ERR_DISINTf 7496
#define IL_STAT_RX_SYNCED_ERRf 7497
#define IL_STAT_RX_SYNCED_ERR_DISINTf 7498
#define IL_STAT_TX_BURST_ERRf 7499
#define IL_STAT_TX_BURST_ERR_DISINTf 7500
#define IL_STAT_TX_OVERFLOW_ERRf 7501
#define IL_STAT_TX_OVERFLOW_ERR_DISINTf 7502
#define IL_STAT_TX_UNDERFLOW_ERRf 7503
#define IL_STAT_TX_UNDERFLOW_ERR_DISINTf 7504
#define IL_TMf 7505
#define IL_TREX2_DEBUG_LOCKf 7506
#define IL_TX_CHAN_ENABLE0f 7507
#define IL_TX_CHAN_ENABLE1f 7508
#define IL_TX_CHUPD_ERRSTATf 7509
#define IL_TX_CHUPD_ERRSTAT_DISINTf 7510
#define IL_TX_ERRDET0_L1_STATUSf 7511
#define IL_TX_INVCHAN_ERRSTATf 7512
#define IL_TX_INVCHAN_ERRSTAT_DISINTf 7513
#define IL_TX_MAX_PACKET_SIZEf 7514
#define IL_TX_OVFOUTf 7515
#define IL_TX_OVFOUT_DISINTf 7516
#define IL_TX_OVF_ERRSTATf 7517
#define IL_TX_OVF_ERRSTAT_DISINTf 7518
#define IL_TX_STAT0_CORRECTED_ERRORf 7519
#define IL_TX_STAT0_CORRECTED_ERROR_DISINTf 7520
#define IL_TX_STAT0_ECC_ERROR_ADDRESSf 7521
#define IL_TX_STAT0_ENABLE_ECCf 7522
#define IL_TX_STAT0_FORCE_UNCORRECTABLE_ERRORf 7523
#define IL_TX_STAT0_UNCORRECTED_ERRORf 7524
#define IL_TX_STAT0_UNCORRECTED_ERROR_DISINTf 7525
#define IL_TX_STAT1_CORRECTED_ERRORf 7526
#define IL_TX_STAT1_CORRECTED_ERROR_DISINTf 7527
#define IL_TX_STAT1_ECC_ERROR_ADDRESSf 7528
#define IL_TX_STAT1_ENABLE_ECCf 7529
#define IL_TX_STAT1_FORCE_UNCORRECTABLE_ERRORf 7530
#define IL_TX_STAT1_UNCORRECTED_ERRORf 7531
#define IL_TX_STAT1_UNCORRECTED_ERROR_DISINTf 7532
#define IM0_LOCAL_MTPf 7533
#define IM0_MTP_INDEXf 7534
#define IM1_LOCAL_MTPf 7535
#define IM1_MTP_INDEXf 7536
#define IMBPf 7537
#define IMIRRORf 7538
#define IMIRROR_BITMAP_PAR_ERRf 7539
#define IMIRROR_BITMAP_TMf 7540
#define IMIRROR_DISINTf 7541
#define IMIRROR_SELf 7542
#define IMPLSf 7543
#define IMPLS_TD_B0f 7544
#define IMPMATCHf 7545
#define IM_LOCAL_MTPf 7546
#define IM_MODEf 7547
#define IM_MTP_INDEXf 7548
#define IM_MTP_INDEX0f 7549
#define IM_MTP_INDEX1f 7550
#define INACTIVITY_DURATIONf 7551
#define INACTIVITY_DURATION_Af 7552
#define INACTIVITY_DURATION_Bf 7553
#define INCf 7554
#define INCLUDE_L2f 7555
#define INCOMING_TAG_STATUSf 7556
#define INCOMING_VIDSf 7557
#define INCOUNTERf 7558
#define INCR_MODEf 7559
#define INCR_PATTf 7560
#define INDEXf 7561
#define INFf 7562
#define INFLIGHTBUFFCNTf 7563
#define INFLIGHT_FLAGf 7564
#define INGBUFOVERFLOWf 7565
#define INGCELLRESETLIMITf 7566
#define INGMASKf 7567
#define INGMRf 7568
#define INGPKTRESETLIMITf 7569
#define INGRESS_FILTER_LISTf 7570
#define INGRESS_MIRRORf 7571
#define INGRESS_PORTf 7572
#define INGRESS_PORT_OFFSETf 7573
#define INGRESS_RBRIDGE_EQ_EGRESS_RBRIDGE_DROPf 7574
#define INGRESS_TAGGEDf 7575
#define INGR_MIRRORf 7576
#define ING_BASEf 7577
#define ING_BUF_CELL_OBSf 7578
#define ING_CELLBUF_ERRf 7579
#define ING_DVP_PAR_ERRf 7580
#define ING_DVP_TABLE_PMf 7581
#define ING_DVP_TABLE_TMf 7582
#define ING_EGRMSKBMAP_PAR_ERRf 7583
#define ING_EGRMSKBMAP_TMf 7584
#define ING_ENf 7585
#define ING_ETH_BLK_NUMf 7586
#define ING_EVENT_SEL_MODEf 7587
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PAR_ERRf 7588
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PMf 7589
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILE_TMf 7590
#define ING_IPFIX_EOP_PAR_ERRf 7591
#define ING_IPFIX_EXPORT_PAR_ERRf 7592
#define ING_IPFIX_FLOW_PAR_ERRf 7593
#define ING_IPFIX_SESS_PAR_ERRf 7594
#define ING_ITAG_ACTIONf 7595
#define ING_L3_NEXT_HOP_DCMf 7596
#define ING_L3_NEXT_HOP_PMf 7597
#define ING_L3_NEXT_HOP_TMf 7598
#define ING_L3_NEXT_HOP_WWf 7599
#define ING_MAP_ENf 7600
#define ING_MIRROR_ENABLEf 7601
#define ING_MOD_MAP_IDf 7602
#define ING_MOD_MAP_RAM_PMf 7603
#define ING_MOD_MAP_RAM_TMf 7604
#define ING_MOD_TMf 7605
#define ING_MPLS_EXP_MAPPING_PMf 7606
#define ING_MPLS_EXP_MAPPING_TMf 7607
#define ING_NHOP_PAR_ERRf 7608
#define ING_OTAG_ACTIONf 7609
#define ING_OUTER_DOT1P_MAPPING_TABLE_PMf 7610
#define ING_OUTER_DOT1P_MAPPING_TABLE_TMf 7611
#define ING_PEf 7612
#define ING_PE_CLRf 7613
#define ING_PE_ENf 7614
#define ING_PORT_BITMAPf 7615
#define ING_PORT_BITMAP_W0f 7616
#define ING_PORT_BITMAP_W1f 7617
#define ING_PORT_BITMAP_W2f 7618
#define ING_PORT_ENf 7619
#define ING_PORT_NUMf 7620
#define ING_PORT_NUM_MASKf 7621
#define ING_PRI_CNG_MAP_INTRf 7622
#define ING_PRI_CNG_MAP_PAR_ERRf 7623
#define ING_PRI_CNG_MAP_PMf 7624
#define ING_PRI_CNG_MAP_TMf 7625
#define ING_PWE_TERM_BYTE_COUNTERS_TMf 7626
#define ING_PWE_TERM_PACKET_COUNTERS_TMf 7627
#define ING_PWE_TERM_SEQNUM_DCMf 7628
#define ING_PWE_TERM_SEQNUM_PMf 7629
#define ING_PWE_TERM_SEQNUM_TMf 7630
#define ING_PW_TERM_SEQ_NUM_PAR_ERRf 7631
#define ING_SERVICE_COUNTER_TABLE_DCMf 7632
#define ING_SERVICE_COUNTER_TABLE_PAR_ERRf 7633
#define ING_SERVICE_COUNTER_TABLE_PMf 7634
#define ING_SERVICE_COUNTER_TABLE_TMf 7635
#define ING_STATS_PIPELINE_STAGE_NUMf 7636
#define ING_STAT_COUNTERS_NUMf 7637
#define ING_TAGGEDf 7638
#define ING_UNTAGGED_PHB_PAR_ERRf 7639
#define ING_VINTF_BYTE_COUNTER_TMf 7640
#define ING_VINTF_COUNTER_TABLE_DCMf 7641
#define ING_VINTF_COUNTER_TABLE_PAR_ERRf 7642
#define ING_VINTF_COUNTER_TABLE_PMf 7643
#define ING_VINTF_COUNTER_TABLE_TMf 7644
#define ING_VINTF_PACKET_COUNTER_TMf 7645
#define ING_VLAN_TAG_ACTION_PROFILE_PMf 7646
#define ING_VLAN_TAG_ACTION_PROFILE_TMf 7647
#define INITf 7648
#define INITAREFINTVf 7649
#define INITBUFf 7650
#define INITBUF_ECC_ENf 7651
#define INITBUF_TMf 7652
#define INITIALIZEf 7653
#define INITIAL_ING_L3_NEXT_HOP_INTRf 7654
#define INITIAL_ING_L3_NEXT_HOP_PMf 7655
#define INITIAL_ING_L3_NEXT_HOP_TMf 7656
#define INITIAL_ING_L3_NEXT_HOP_WWf 7657
#define INITIAL_ING_NHOP_PAR_ERRf 7658
#define INITIAL_L3_ECMP_GROUP_PMf 7659
#define INITIAL_L3_ECMP_PMf 7660
#define INITIAL_L3_ECMP_TMf 7661
#define INITIAL_L3_ECMP_WWf 7662
#define INITIAL_NHOP_PAR_ERRf 7663
#define INITIAL_PROT_NHI_TABLE_PMf 7664
#define INITWAITINTVf 7665
#define INIT_CHN0f 7666
#define INIT_CHN1f 7667
#define INIT_DATAf 7668
#define INIT_DONEf 7669
#define INIT_DONE_CTLf 7670
#define INIT_DONE_DATA0_LSBf 7671
#define INIT_DONE_DATA0_MSBf 7672
#define INIT_DONE_DATA1_LSBf 7673
#define INIT_DONE_DATA1_MSBf 7674
#define INIT_DONE_DISINTf 7675
#define INIT_DONE_MEM0f 7676
#define INIT_DONE_MEM1f 7677
#define INIT_DONE_MEM2f 7678
#define INIT_DONE_MEM3f 7679
#define INIT_DONE_MEM4f 7680
#define INIT_EGR_STATSf 7681
#define INIT_IDLEf 7682
#define INIT_ING_STATSf 7683
#define INIT_KEYf 7684
#define INIT_MEM0f 7685
#define INIT_MEM1f 7686
#define INIT_MEM2f 7687
#define INIT_MEM3f 7688
#define INIT_MEM4f 7689
#define INIT_MRS_NUMf 7690
#define INIT_READYf 7691
#define INIT_STATE_0f 7692
#define INIT_STATE_1f 7693
#define INIT_STATE_2f 7694
#define INIT_STATE_3f 7695
#define INIT_VALf 7696
#define INIT_WAIT_DONEf 7697
#define INJECT_EP0f 7698
#define INJECT_EP1f 7699
#define INJECT_QM0f 7700
#define INJECT_QM1f 7701
#define INNER_IP_TYPEf 7702
#define INNER_IP_TYPE_MASKf 7703
#define INNER_TAGf 7704
#define INNER_TAG_TYPE_FIELDf 7705
#define INNER_TPIDf 7706
#define INNER_VLAN_ACTIONSf 7707
#define INNER_VLAN_TAGf 7708
#define INNER_VLAN_TAG_ENABLEf 7709
#define INPUT_PORT_RX_ENABLEf 7710
#define INPUT_PORT_RX_ENABLE_HIf 7711
#define INPUT_PORT_RX_ENABLE_LOf 7712
#define INPUT_PRIORITYf 7713
#define INPUT_PRIORITY_MASKf 7714
#define INPUT_PRIORITY_VALUEf 7715
#define INPUT_THRESHOLD_BYPASSf 7716
#define INSERT_2B_ENABLEf 7717
#define INSERT_2B_EXTENDf 7718
#define INSERT_2B_SELf 7719
#define INSERT_BUBBLE_ENf 7720
#define INSERT_CLASS_TAGf 7721
#define INSERT_L3_MPLS_LABEL1f 7722
#define INSERT_L3_MPLS_LABEL2f 7723
#define INSERT_LEAST_FULL_HALFf 7724
#define INSERT_SECTAGf 7725
#define INSERT_TLVf 7726
#define INSERT_TUNNEL_LABELf 7727
#define INSTf 7728
#define INSTANCE_NUMf 7729
#define INST_PORT_LOADINGf 7730
#define INST_PORT_QSIZEf 7731
#define INTERFACE_DOWN_INT_VECTORf 7732
#define INTERFACE_NUMf 7733
#define INTERFACE_OVERLAY_ENABLEf 7734
#define INTERFACE_TLVf 7735
#define INTERLAKENf 7736
#define INTERNAL_LBCKf 7737
#define INTERNAL_SELf 7738
#define INTERRUPTf 7739
#define INTFf 7740
#define INTF_NUMf 7741
#define INTF_NUM_0f 7742
#define INTF_NUM_1f 7743
#define INTF_NUM_2f 7744
#define INTF_NUM_3f 7745
#define INTR_SEL_DES_PKT_CH0f 7746
#define INTR_SEL_DES_PKT_CH1f 7747
#define INTR_SEL_DES_PKT_CH2f 7748
#define INTR_SEL_DES_PKT_CH3f 7749
#define INTR_WAIT_CYCLESf 7750
#define INT_CTRf 7751
#define INT_DISf 7752
#define INT_ENf 7753
#define INT_FLAGf 7754
#define INT_PHY_CLAUSE_45f 7755
#define INT_PRIf 7756
#define INT_PRI_KEYf 7757
#define INT_PRI_MASKf 7758
#define INT_SRC_ENf 7759
#define INVALID_ADDRf 7760
#define INVALID_CMDf 7761
#define INVALID_COMMANDf 7762
#define INVALID_DEQUEUE_NUMf 7763
#define INVALID_DEQUEUE_NUM_DISINTf 7764
#define INVALID_PROG_REQf 7765
#define INVALID_VLANf 7766
#define INVERT_BIP8_GENf 7767
#define INVERT_RXCLKf 7768
#define INVERT_RX_CMD_BIPf 7769
#define INVERT_TCP_RANGE_RESULTf 7770
#define INVERT_TXCLKf 7771
#define INVERT_TX_CMD_BIPf 7772
#define INVERT_UDP_RANGE_RESULTf 7773
#define IN_BAND_CRC_ENABLEf 7774
#define IN_BAND_CRC_ERRORf 7775
#define IN_BAND_CRC_ERROR_DISINTf 7776
#define IN_DBUS_CAPT_DLYf 7777
#define IN_DBUS_CAPT_FDATf 7778
#define IN_DPR_ODDf 7779
#define IN_PROFILE_FLAGf 7780
#define IN_RDACK11f 7781
#define IN_RPR_ODDf 7782
#define IN_SMFL00f 7783
#define IN_USEf 7784
#define IPf 7785
#define IP0_TO_CMIC_PERR_INTRf 7786
#define IP1_TO_CMIC_PERR_INTRf 7787
#define IP2_TO_CMIC_PERR_INTRf 7788
#define IP4FDf 7789
#define IP4FD_DISINTf 7790
#define IP4FD_SELf 7791
#define IP6FDf 7792
#define IP6FD_DISINTf 7793
#define IP6FD_SELf 7794
#define IPARSf 7795
#define IPBMf 7796
#define IPBM_MASKf 7797
#define IPBM_SELf 7798
#define IPBM_SEL_MASKf 7799
#define IPCF_PTR_MISMATCHf 7800
#define IPFIX_CONTROLf 7801
#define IPFIX_ENABLEf 7802
#define IPFIX_FLOW_METER_IDf 7803
#define IPFIX_KEY_SELECTf 7804
#define IPFIX_SAMPLE_MODEf 7805
#define IPFIX_TIMEOUT_CNTf 7806
#define IPFIX_TIMEOUT_ENf 7807
#define IPF_BWf 7808
#define IPGR1f 7809
#define IPGR2f 7810
#define IPGTf 7811
#define IPG_CONFIG_RXf 7812
#define IPG_PREAMBLE_ADJf 7813
#define IPHDR_ERROR_L3_LOOKUP_ENABLEf 7814
#define IPIC_CASCADEf 7815
#define IPIC_E2E_HOL_ENBLf 7816
#define IPIC_E2E_IBP_ENBLf 7817
#define IPIC_ERRORSf 7818
#define IPIC_PAUSE_ENBLf 7819
#define IPIPE_IPCF_PTRf 7820
#define IPMCf 7821
#define IPMCBITMAPf 7822
#define IPMCERR_TOCPUf 7823
#define IPMCIDXAHIGHMARKERf 7824
#define IPMCIDXALOWMARKERf 7825
#define IPMCIDXBHIGHMARKERf 7826
#define IPMCIDXBLOWMARKERf 7827
#define IPMCIDXCHIGHMARKERf 7828
#define IPMCIDXCLOWMARKERf 7829
#define IPMCIDXHIGHMARKERf 7830
#define IPMCIDXINCAENf 7831
#define IPMCIDXINCBENf 7832
#define IPMCIDXINCCENf 7833
#define IPMCIDXINCENf 7834
#define IPMCIDXLOWMARKERf 7835
#define IPMCMBISTDONEf 7836
#define IPMCMBISTENf 7837
#define IPMCMBISTGOf 7838
#define IPMCPORTMISS_TOCPUf 7839
#define IPMCREPf 7840
#define IPMCREPCOUNT_STOPf 7841
#define IPMCREPLICATIONENf 7842
#define IPMCREPOVERLIMITBITMAPf 7843
#define IPMCREPOVERLIMITERRORf 7844
#define IPMCREPOVERLIMITERRORINTMASKf 7845
#define IPMCREPOVERLMTPBMf 7846
#define IPMCV4_ENABLEf 7847
#define IPMCV4_L2_ENABLEf 7848
#define IPMCV6_ENABLEf 7849
#define IPMCV6_L2_ENABLEf 7850
#define IPMC_0f 7851
#define IPMC_1f 7852
#define IPMC_2f 7853
#define IPMC_3f 7854
#define IPMC_AGED_BLOCKf 7855
#define IPMC_DO_VLANf 7856
#define IPMC_ENABLEf 7857
#define IPMC_ENTRY_V4_AVAIL_BITSf 7858
#define IPMC_ENTRY_V4_BLKCNT_BITSf 7859
#define IPMC_ENTRY_V6_AVAIL_BITSf 7860
#define IPMC_ENTRY_V6_BITSf 7861
#define IPMC_ENTRY_V6_BLKCNT_BITSf 7862
#define IPMC_ENTRY_VLD_BITSf 7863
#define IPMC_GROUP_TYPEf 7864
#define IPMC_INDEXf 7865
#define IPMC_IND_MODEf 7866
#define IPMC_INTF_NUM_MODEf 7867
#define IPMC_L3_IIFf 7868
#define IPMC_MASK_LENf 7869
#define IPMC_MISS_AS_L2MCf 7870
#define IPMC_MSBUS_MAX_RETRYf 7871
#define IPMC_MTU_INDEXf 7872
#define IPMC_MTU_INDEX_0f 7873
#define IPMC_MTU_INDEX_1f 7874
#define IPMC_MTU_INDEX_2f 7875
#define IPMC_MTU_INDEX_3f 7876
#define IPMC_PTRf 7877
#define IPMC_PTR_P0f 7878
#define IPMC_PTR_P1f 7879
#define IPMC_PTR_P10f 7880
#define IPMC_PTR_P11f 7881
#define IPMC_PTR_P2f 7882
#define IPMC_PTR_P3f 7883
#define IPMC_PTR_P4f 7884
#define IPMC_PTR_P5f 7885
#define IPMC_PTR_P6f 7886
#define IPMC_PTR_P7f 7887
#define IPMC_PTR_P8f 7888
#define IPMC_PTR_P9f 7889
#define IPMC_REPLICATIONf 7890
#define IPMC_ROUTE_SAME_VLANf 7891
#define IPMC_TTL1_ERR_TOCPUf 7892
#define IPMC_TTL_ERROR_TOCPUf 7893
#define IPMC_TTL_ERR_TOCPUf 7894
#define IPMC_TUNNEL_TO_CPUf 7895
#define IPMC_TUNNEL_TYPEf 7896
#define IPMC_TUNNEL_TYPE_0f 7897
#define IPMC_TUNNEL_TYPE_1f 7898
#define IPMC_TUNNEL_TYPE_2f 7899
#define IPMC_TUNNEL_TYPE_3f 7900
#define IPMC_VLAN_TBL_PTRf 7901
#define IPMC_VLAN_TBL_RD_SELf 7902
#define IPORTf 7903
#define IPORT_BITMAPf 7904
#define IPORT_DIRECTIONf 7905
#define IPORT_MODEf 7906
#define IPRIf 7907
#define IPRI_CFI_SELf 7908
#define IPRI_ICFI_MAPPING_PROFILEf 7909
#define IPRI_ICFI_SELf 7910
#define IPRI_MAPPING_PTRf 7911
#define IPV4ENABLEf 7912
#define IPV4L3_ENABLEf 7913
#define IPV4_ACL_144_ENf 7914
#define IPV4_ACL_MODEf 7915
#define IPV4_ACL_TYPEf 7916
#define IPV4_CHKSUM_ENABLEf 7917
#define IPV4_DF_SELf 7918
#define IPV4_DIP_MASKf 7919
#define IPV4_DST_HASH_ENABLEf 7920
#define IPV4_ENABLEf 7921
#define IPV4_FIELD_BITMAP_Af 7922
#define IPV4_FIELD_BITMAP_Bf 7923
#define IPV4_FIRST_FRAG_CHECK_ENABLEf 7924
#define IPV4_FRAGMENTATION_CHECKf 7925
#define IPV4_FWD_MODEf 7926
#define IPV4_HDR_CHECK_DROP_ENABLEf 7927
#define IPV4_HEADER_CHECKSUM_CHECKf 7928
#define IPV4_HEADER_LENGTH_CHECKf 7929
#define IPV4_HIT_BIT_MODEf 7930
#define IPV4_IDf 7931
#define IPV4_ID_MASKf 7932
#define IPV4_KEYf 7933
#define IPV4_KEY_UNUSEDf 7934
#define IPV4_LENGTH_CHECKf 7935
#define IPV4_MC_MACDA_CHECK_ENABLEf 7936
#define IPV4_MC_ROUTER_ADV_PKT_FWD_ACTIONf 7937
#define IPV4_MC_ROUTER_ADV_PKT_TO_CPUf 7938
#define IPV4_MINIMUM_LENGTH_CHECKf 7939
#define IPV4_RESERVED_MC_ADDR_IGMP_ENABLEf 7940
#define IPV4_RESVf 7941
#define IPV4_RESVD_MC_PKT_DROPf 7942
#define IPV4_RESVD_MC_PKT_FWD_ACTIONf 7943
#define IPV4_RESVD_MC_PKT_TO_CPUf 7944
#define IPV4_SIP_MASKf 7945
#define IPV4_SRC_HASH_ENABLEf 7946
#define IPV4_TCP_UDP_FIELD_BITMAP_Af 7947
#define IPV4_TCP_UDP_FIELD_BITMAP_Bf 7948
#define IPV4_TCP_UDP_HASH_ENABLEf 7949
#define IPV4_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Af 7950
#define IPV4_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Bf 7951
#define IPV4_TERMINATION_ALLOWEDf 7952
#define IPV4_TOTAL_PACKET_LENGTH_CHECKf 7953
#define IPV4_UNUSEDf 7954
#define IPV4_UNUSED_0f 7955
#define IPV4_UNUSED_1f 7956
#define IPV4_UNUSED_2f 7957
#define IPV4_VERSION_CHECKf 7958
#define IPV4_VLAN_HASH_ENABLEf 7959
#define IPV6ENABLEf 7960
#define IPV6L3_ENABLEf 7961
#define IPV6_128_ENf 7962
#define IPV6_ACL_144_ENf 7963
#define IPV6_ACL_FULL_NO_URPFf 7964
#define IPV6_ACL_MODEf 7965
#define IPV6_ACL_TYPEf 7966
#define IPV6_COLLAPSED_ADDR_SELECT_Af 7967
#define IPV6_COLLAPSED_ADDR_SELECT_Bf 7968
#define IPV6_DF_SELf 7969
#define IPV6_DIP_MASKf 7970
#define IPV6_DST_HASH_ENABLEf 7971
#define IPV6_ENABLEf 7972
#define IPV6_FIELD_BITMAP_Af 7973
#define IPV6_FIELD_BITMAP_Bf 7974
#define IPV6_FLf 7975
#define IPV6_FL_MASKf 7976
#define IPV6_FULL_ACLf 7977
#define IPV6_FWD_MODEf 7978
#define IPV6_HDR_CHECK_DROP_ENABLEf 7979
#define IPV6_HIT_BIT_MODEf 7980
#define IPV6_LENGTH_CHECKf 7981
#define IPV6_LOWER_KEYf 7982
#define IPV6_LOWER_KEY_UNUSEDf 7983
#define IPV6_MC_MACDA_CHECK_ENABLEf 7984
#define IPV6_MC_ROUTER_ADV_PKT_FWD_ACTIONf 7985
#define IPV6_MC_ROUTER_ADV_PKT_TO_CPUf 7986
#define IPV6_MIN_FRAG_SIZE_ENABLEf 7987
#define IPV6_PREFIXf 7988
#define IPV6_RESERVED_MC_ADDR_MLD_ENABLEf 7989
#define IPV6_RESVf 7990
#define IPV6_RESVD_MC_PKT_DROPf 7991
#define IPV6_RESVD_MC_PKT_FWD_ACTIONf 7992
#define IPV6_RESVD_MC_PKT_TO_CPUf 7993
#define IPV6_SIP_AND_DIP_LINK_LOCAL_DO_NOT_DROPf 7994
#define IPV6_SIP_LINK_LOCAL_DROPf 7995
#define IPV6_SIP_MASKf 7996
#define IPV6_SRCDST_FIELD_SELf 7997
#define IPV6_SRC_HASH_ENABLEf 7998
#define IPV6_TCP_UDP_FIELD_BITMAP_Af 7999
#define IPV6_TCP_UDP_FIELD_BITMAP_Bf 8000
#define IPV6_TCP_UDP_HASH_ENABLEf 8001
#define IPV6_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Af 8002
#define IPV6_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Bf 8003
#define IPV6_TERMINATION_ALLOWEDf 8004
#define IPV6_TOTAL_PACKET_LENGTH_CHECKf 8005
#define IPV6_TO_IPV4_ADDRESS_MAP_ENABLEf 8006
#define IPV6_TO_IPV4_MAP_DIP_VALIDf 8007
#define IPV6_TO_IPV4_MAP_OFFSET_DEFAULTf 8008
#define IPV6_TO_IPV4_MAP_OFFSET_SETf 8009
#define IPV6_TO_IPV4_MAP_SIP_VALIDf 8010
#define IPV6_UNUSEDf 8011
#define IPV6_UNUSED_0f 8012
#define IPV6_UNUSED_1f 8013
#define IPV6_UNUSED_2f 8014
#define IPV6_UNUSED_3f 8015
#define IPV6_UPPER_KEYf 8016
#define IPV6_UPPER_KEY_UNUSEDf 8017
#define IPV6_VERSION_CHECKf 8018
#define IPV6_VLAN_HASH_ENABLEf 8019
#define IP_ADDRf 8020
#define IP_ADDR0f 8021
#define IP_ADDR1f 8022
#define IP_ADDR_HIf 8023
#define IP_ADDR_LOf 8024
#define IP_ADDR_LWR_64f 8025
#define IP_ADDR_MASKf 8026
#define IP_ADDR_MASK0f 8027
#define IP_ADDR_MASK1f 8028
#define IP_ADDR_UNUSEDf 8029
#define IP_ADDR_UPR_64f 8030
#define IP_ADDR_V4f 8031
#define IP_ADDR_V6f 8032
#define IP_COUNTERS_PAR_ERRf 8033
#define IP_DIP_ENABLEf 8034
#define IP_DSCP_ENABLEf 8035
#define IP_DSCP_PROFILEf 8036
#define IP_ECN_ENABLEf 8037
#define IP_FIRST_FRAG_CHECK_ENABLEf 8038
#define IP_ICMP_CODE_ENABLEf 8039
#define IP_ICMP_TYPE_ENABLEf 8040
#define IP_INTRf 8041
#define IP_IPFIX_INTF_ENABLEf 8042
#define IP_IPV4_MASK_PROFILEf 8043
#define IP_IPV6_LABEL_ENABLEf 8044
#define IP_IPV6_MASK_PROFILEf 8045
#define IP_PKT_LENGTHf 8046
#define IP_PORT_1_8_PG0f 8047
#define IP_PORT_1_8_PG1f 8048
#define IP_PORT_1_8_PG2f 8049
#define IP_PORT_1_8_PG3f 8050
#define IP_PORT_1_8_PG4f 8051
#define IP_PORT_1_8_PG5f 8052
#define IP_PORT_1_8_PG6f 8053
#define IP_PORT_1_8_PG7f 8054
#define IP_PORT_9_16_PG0f 8055
#define IP_PORT_9_16_PG1f 8056
#define IP_PORT_9_16_PG2f 8057
#define IP_PORT_9_16_PG3f 8058
#define IP_PORT_9_16_PG4f 8059
#define IP_PORT_9_16_PG5f 8060
#define IP_PORT_9_16_PG6f 8061
#define IP_PORT_9_16_PG7f 8062
#define IP_PROTOCOL_ENABLEf 8063
#define IP_PROT_OVERLAY_ENf 8064
#define IP_SEC_CHECKf 8065
#define IP_SIP_ENABLEf 8066
#define IP_TCP_DEST_PORT_ENABLEf 8067
#define IP_TCP_SRC_PORT_ENABLEf 8068
#define IP_TUNNEL_ID_ENABLEf 8069
#define IP_TUNNEL_INTRf 8070
#define IP_TUNNEL_TMf 8071
#define IP_TUNNEL_WWf 8072
#define IP_TYPEf 8073
#define IP_TYPE_MASKf 8074
#define IREFCf 8075
#define IRHOL_DISINTf 8076
#define IRHOL_SELf 8077
#define IRH_31_0f 8078
#define IRH_63_32f 8079
#define IRH_95_64f 8080
#define IRH_99_96f 8081
#define IROSC_ENf 8082
#define IROSC_SELf 8083
#define IRPEf 8084
#define IRPSE_DISINTf 8085
#define IRPSE_SELf 8086
#define IRSEL1f 8087
#define IRSEL1_BYPASS_ENABLEf 8088
#define IRSEL1_TD_B0f 8089
#define IRSEL2f 8090
#define IRSEL2_BYPASS_ENABLEf 8091
#define IRSEL2_EGR_MASK_MODBASE_PAR_ERRf 8092
#define IRSEL2_ICONTROL_OPCODE_BITMAP_PAR_ERRf 8093
#define IRSEL2_IFP_REDIRECTION_PROFILE_PAR_ERRf 8094
#define IRSEL2_ING_L3_NEXT_HOP_PAR_ERRf 8095
#define IRSEL2_L2MC_PAR_ERRf 8096
#define IRSEL2_L3_ECMP_GROUP_PAR_ERRf 8097
#define IRSEL2_L3_ECMP_PAR_ERRf 8098
#define IRSEL2_L3_IPMC_PAR_ERRf 8099
#define IRSEL2_L3_IPMC_REMAP_PAR_ERRf 8100
#define IRSEL2_NEXTHOP_PARITY_ERRf 8101
#define IRSEL2_TRUNK_GROUP_PAR_ERRf 8102
#define ISTRUNKf 8103
#define ISTRUNK0f 8104
#define ISTRUNK1f 8105
#define ISW1f 8106
#define ISW2f 8107
#define ISW2_EGR_MASK_PARITY_ERRf 8108
#define ISW2_MODPORT_MAP_EM_PARITY_ERRf 8109
#define ISW2_MODPORT_MAP_IM_PARITY_ERRf 8110
#define ISW2_MODPORT_MAP_SW_PARITY_ERRf 8111
#define ISW2_SRC_MODID_BLOCK_PARITY_ERRf 8112
#define ISW2_TD_B0f 8113
#define ITAGf 8114
#define ITU_MODE_SELf 8115
#define IUNKHDR_DISINTf 8116
#define IUNKHDR_SELf 8117
#define IVERRORPOINTERf 8118
#define IVIDf 8119
#define IVID_DVPf 8120
#define IVID_DVP_SELf 8121
#define IVID_VALIDf 8122
#define IVLANf 8123
#define IVPERR0f 8124
#define IVPERR1f 8125
#define IVTX_ENTRY_SRCH_AVAIL_BITSf 8126
#define IVXLTf 8127
#define IVXLT_BYPASS_ENABLEf 8128
#define IX0A_PORT_MODEf 8129
#define IX0A_RESETf 8130
#define IX0B_PORT_MODEf 8131
#define IX0B_RESETf 8132
#define IX1A_PORT_MODEf 8133
#define IX1A_RESETf 8134
#define IX1B_PORT_MODEf 8135
#define IX1B_RESETf 8136
#define IXA_STARTCNTf 8137
#define IXB_STARTCNTf 8138
#define I_HOLDf 8139
#define I_LOAD_ENf 8140
#define I_NDIV_INTf 8141
#define I_PDIVf 8142
#define I_TEMPMON_CTRLf 8143
#define JAM_ENf 8144
#define JITTER_ENf 8145
#define JIT_TOLERANCEf 8146
#define JTAG_OTP_TOP_OTP_CPU_STATUS_15_12f 8147
#define JTRPEf 8148
#define JTRPSf 8149
#define JTRPTf 8150
#define JUMBOf 8151
#define KAf 8152
#define KEYf 8153
#define KEY0f 8154
#define KEY1f 8155
#define KEY_0f 8156
#define KEY_1f 8157
#define KEY_MASKf 8158
#define KEY_TYPEf 8159
#define KEY_TYPE_0f 8160
#define KEY_TYPE_1f 8161
#define KEY_TYPE_2f 8162
#define KEY_TYPE_3f 8163
#define KEY_TYPE_VFIf 8164
#define KEY_TYPE_VFI_SHADOWf 8165
#define KEY_V6f 8166
#define KEY_VALIDf 8167
#define KEY_Xf 8168
#define KEY_ZERO_1f 8169
#define KIf 8170
#define KNOWN_IPMC_ENABLEf 8171
#define KNOWN_IPMC_METER_INDEXf 8172
#define KNOWN_L2MC_ENABLEf 8173
#define KNOWN_L2MC_METER_INDEXf 8174
#define KNOWN_MCAST_BLOCK_MASK_PAR_ERRf 8175
#define KNOWN_MCAST_BLOCK_MASK_TMf 8176
#define KNOWN_MCAST_MASK_SELf 8177
#define KPf 8178
#define KSIZE_SELECTf 8179
#define KS_ACTIVEf 8180
#define KVCO_XFf 8181
#define KVCO_XSf 8182
#define K_FORCE_LOS_ENABLEf 8183
#define K_SOP_S0f 8184
#define K_SOP_S1f 8185
#define K_SOP_S3f 8186
#define K_SOP_S4f 8187
#define L10Bf 8188
#define L1_BK_CORRECTED_ERRORf 8189
#define L1_BK_CORRECTED_ERROR_DISINTf 8190
#define L1_BK_ECC_ERROR_ADDRESSf 8191
#define L1_BK_ENABLE_ECCf 8192
#define L1_BK_FORCE_UNCORRECTABLE_ERRORf 8193
#define L1_BK_TMf 8194
#define L1_BK_UNCORRECTED_ERRORf 8195
#define L1_BK_UNCORRECTED_ERROR_DISINTf 8196
#define L1_BP_CORRECTED_ERRORf 8197
#define L1_BP_CORRECTED_ERROR_DISINTf 8198
#define L1_BP_ECC_ERROR_ADDRESSf 8199
#define L1_BP_ENABLE_ECCf 8200
#define L1_BP_FORCE_UNCORRECTABLE_ERRORf 8201
#define L1_BP_TMf 8202
#define L1_BP_UNCORRECTED_ERRORf 8203
#define L1_BP_UNCORRECTED_ERROR_DISINTf 8204
#define L1_CLK0_RECOVERY_DIV_CTRLf 8205
#define L1_CLK0_RECOVERY_MUXf 8206
#define L1_CLK1_RECOVERY_DIV_CTRLf 8207
#define L1_CLK1_RECOVERY_MUXf 8208
#define L1_LA_TMf 8209
#define L1_N0_CORRECTED_ERRORf 8210
#define L1_N0_CORRECTED_ERROR_DISINTf 8211
#define L1_N0_ECC_ERROR_ADDRESSf 8212
#define L1_N0_ENABLE_ECCf 8213
#define L1_N0_FORCE_UNCORRECTABLE_ERRORf 8214
#define L1_N0_TMf 8215
#define L1_N0_UNCORRECTED_ERRORf 8216
#define L1_N0_UNCORRECTED_ERROR_DISINTf 8217
#define L1_N1_CORRECTED_ERRORf 8218
#define L1_N1_CORRECTED_ERROR_DISINTf 8219
#define L1_N1_ECC_ERROR_ADDRESSf 8220
#define L1_N1_ENABLE_ECCf 8221
#define L1_N1_FORCE_UNCORRECTABLE_ERRORf 8222
#define L1_N1_TMf 8223
#define L1_N1_UNCORRECTED_ERRORf 8224
#define L1_N1_UNCORRECTED_ERROR_DISINTf 8225
#define L1_N2_CORRECTED_ERRORf 8226
#define L1_N2_CORRECTED_ERROR_DISINTf 8227
#define L1_N2_ECC_ERROR_ADDRESSf 8228
#define L1_N2_ENABLE_ECCf 8229
#define L1_N2_FORCE_UNCORRECTABLE_ERRORf 8230
#define L1_N2_TMf 8231
#define L1_N2_UNCORRECTED_ERRORf 8232
#define L1_N2_UNCORRECTED_ERROR_DISINTf 8233
#define L1_NG_CORRECTED_ERRORf 8234
#define L1_NG_CORRECTED_ERROR_DISINTf 8235
#define L1_NG_ECC_ERROR_ADDRESSf 8236
#define L1_NG_ENABLE_ECCf 8237
#define L1_NG_FORCE_UNCORRECTABLE_ERRORf 8238
#define L1_NG_TMf 8239
#define L1_NG_UNCORRECTED_ERRORf 8240
#define L1_NG_UNCORRECTED_ERROR_DISINTf 8241
#define L1_NM_CORRECTED_ERRORf 8242
#define L1_NM_CORRECTED_ERROR_DISINTf 8243
#define L1_NM_ECC_ERROR_ADDRESSf 8244
#define L1_NM_ENABLE_ECCf 8245
#define L1_NM_FORCE_UNCORRECTABLE_ERRORf 8246
#define L1_NM_TMf 8247
#define L1_NM_UNCORRECTED_ERRORf 8248
#define L1_NM_UNCORRECTED_ERROR_DISINTf 8249
#define L1_RCVD_SW_OVWR_BKUP_VALIDf 8250
#define L1_RCVD_SW_OVWR_ENf 8251
#define L1_RCVD_SW_OVWR_VALIDf 8252
#define L2f 8253
#define L2__ASSOCIATED_DATAf 8254
#define L2__CLASS_IDf 8255
#define L2__CPUf 8256
#define L2__DATAf 8257
#define L2__DESTINATIONf 8258
#define L2__DEST_TYPEf 8259
#define L2__DST_DISCARDf 8260
#define L2__DUMMY_INDEXf 8261
#define L2__EH_QUEUE_TAGf 8262
#define L2__EH_TAG_TYPEf 8263
#define L2__EH_TMf 8264
#define L2__KEYf 8265
#define L2__L2MC_PTRf 8266
#define L2__L3f 8267
#define L2__LIMIT_COUNTEDf 8268
#define L2__MAC_ADDRf 8269
#define L2__MAC_BLOCK_INDEXf 8270
#define L2__MIRRORf 8271
#define L2__MIRROR0f 8272
#define L2__MIRROR1f 8273
#define L2__MODULE_IDf 8274
#define L2__PENDINGf 8275
#define L2__PORT_NUMf 8276
#define L2__PRIf 8277
#define L2__REMOTEf 8278
#define L2__REMOTE_TRUNKf 8279
#define L2__RPEf 8280
#define L2__SCPf 8281
#define L2__SRC_DISCARDf 8282
#define L2__STATIC_BITf 8283
#define L2__Tf 8284
#define L2__TGIDf 8285
#define L2__TRILL_NETWORK_RECEIVERS_PRESENTf 8286
#define L2__VFIf 8287
#define L2__VLAN_IDf 8288
#define L2__VPGf 8289
#define L2__VPG_TYPEf 8290
#define L2DHIT_ENABLEf 8291
#define L2DH_ENf 8292
#define L2DST_DISCARDf 8293
#define L2DST_HIT_ENABLEf 8294
#define L2L3RSPFIFOCOUNT_GTE_HITHRf 8295
#define L2L3RSPFIFO_FULLf 8296
#define L2L3RSPFIFO_OVERFLOWf 8297
#define L2L3RSPFIFO_TMf 8298
#define L2MCf 8299
#define L2MC_BMP_FROM_L2f 8300
#define L2MC_DCMf 8301
#define L2MC_INTRf 8302
#define L2MC_MASK_LENf 8303
#define L2MC_PAR_ERRf 8304
#define L2MC_PBMf 8305
#define L2MC_PBMPf 8306
#define L2MC_PMf 8307
#define L2MC_PTRf 8308
#define L2MC_TMf 8309
#define L2MODFIFO_NOTEMPTYf 8310
#define L2MODFIFO_OVERFLOWf 8311
#define L2MODFIFO_PUSH_ENf 8312
#define L2MODFIFO_SHOW_CUR_COUNTf 8313
#define L2MODFIFO_UNDERRUNf 8314
#define L2MODMEM0_TMf 8315
#define L2MODMEM1_TMf 8316
#define L2MODMEM_TMf 8317
#define L2R_LOS_CHAR_CNTf 8318
#define L2R_LOS_CHAR_CNT_RESETf 8319
#define L2R_LOS_ENABLEf 8320
#define L2R_TX_LOS_SELECTf 8321
#define L2SEARCH72_INST_OPCf 8322
#define L2SRC_DISCARDf 8323
#define L2SRC_STATIC_MOVEf 8324
#define L2SWITCH_SAME_VLANf 8325
#define L2_ACL_144_ENf 8326
#define L2_ACL_ENf 8327
#define L2_ACL_PAYLOAD_MODEf 8328
#define L2_AND_VLAN_MAC_HASH_SELECTf 8329
#define L2_BITMAPf 8330
#define L2_BITMAP0f 8331
#define L2_BITMAP1f 8332
#define L2_BITMAP_HIf 8333
#define L2_BITMAP_LOf 8334
#define L2_BITMAP_M0f 8335
#define L2_BITMAP_M1f 8336
#define L2_BITMAP_W0f 8337
#define L2_BITMAP_W1f 8338
#define L2_BITMAP_W2f 8339
#define L2_BK_CORRECTED_ERRORf 8340
#define L2_BK_CORRECTED_ERROR_DISINTf 8341
#define L2_BK_ECC_ERROR_ADDRESSf 8342
#define L2_BK_ENABLE_ECCf 8343
#define L2_BK_FORCE_UNCORRECTABLE_ERRORf 8344
#define L2_BK_TMf 8345
#define L2_BK_UNCORRECTED_ERRORf 8346
#define L2_BK_UNCORRECTED_ERROR_DISINTf 8347
#define L2_BP_CORRECTED_ERRORf 8348
#define L2_BP_CORRECTED_ERROR_DISINTf 8349
#define L2_BP_ECC_ERROR_ADDRESSf 8350
#define L2_BP_ENABLE_ECCf 8351
#define L2_BP_FORCE_UNCORRECTABLE_ERRORf 8352
#define L2_BP_TMf 8353
#define L2_BP_UNCORRECTED_ERRORf 8354
#define L2_BP_UNCORRECTED_ERROR_DISINTf 8355
#define L2_DST_HASH_ENABLEf 8356
#define L2_ENTRY_DATAf 8357
#define L2_ENTRY_INTRf 8358
#define L2_ENTRY_KEY_TYPEf 8359
#define L2_ENTRY_PAR_ERRf 8360
#define L2_ETHER_TYPEf 8361
#define L2_ETHER_TYPE_MASKf 8362
#define L2_ETH_TYPE_ENABLEf 8363
#define L2_EXT_HASH_SELECTf 8364
#define L2_FIELD_BITMAP_Af 8365
#define L2_FIELD_BITMAP_Bf 8366
#define L2_FWD_ENf 8367
#define L2_HDR_ON_DIP_ENf 8368
#define L2_HDR_ON_SIP_ENf 8369
#define L2_HITDA_CCMf 8370
#define L2_HITDA_RMf 8371
#define L2_HITSA_CCMf 8372
#define L2_HITSA_RMf 8373
#define L2_HIT_BIT_MODEf 8374
#define L2_IS_IS_ETHERTYPEf 8375
#define L2_IS_IS_ETHERTYPE_ENABLEf 8376
#define L2_IS_IS_PARSE_MODEf 8377
#define L2_KEYf 8378
#define L2_LA_TMf 8379
#define L2_MAC_DA_ENABLEf 8380
#define L2_MAC_SA_ENABLEf 8381
#define L2_MB_TMf 8382
#define L2_MISS_DROPf 8383
#define L2_MISS_TOCPUf 8384
#define L2_MOD_FIFO_CNTf 8385
#define L2_MOD_FIFO_ENABLEf 8386
#define L2_MOD_FIFO_ENABLE_AGEf 8387
#define L2_MOD_FIFO_ENABLE_L2_DELETEf 8388
#define L2_MOD_FIFO_ENABLE_L2_INSERTf 8389
#define L2_MOD_FIFO_ENABLE_LEARNf 8390
#define L2_MOD_FIFO_ENABLE_MEMWRf 8391
#define L2_MOD_FIFO_ENABLE_PPA_DELETEf 8392
#define L2_MOD_FIFO_ENABLE_PPA_REPLACEf 8393
#define L2_MOD_FIFO_FULLf 8394
#define L2_MOD_FIFO_INTRf 8395
#define L2_MOD_FIFO_LOCKf 8396
#define L2_MOD_FIFO_NOT_EMPTYf 8397
#define L2_MOD_FIFO_PMf 8398
#define L2_MOD_FIFO_RECORDf 8399
#define L2_MOD_FIFO_TMf 8400
#define L2_N0_CORRECTED_ERRORf 8401
#define L2_N0_CORRECTED_ERROR_DISINTf 8402
#define L2_N0_ECC_ERROR_ADDRESSf 8403
#define L2_N0_ENABLE_ECCf 8404
#define L2_N0_FORCE_UNCORRECTABLE_ERRORf 8405
#define L2_N0_TMf 8406
#define L2_N0_UNCORRECTED_ERRORf 8407
#define L2_N0_UNCORRECTED_ERROR_DISINTf 8408
#define L2_N1_CORRECTED_ERRORf 8409
#define L2_N1_CORRECTED_ERROR_DISINTf 8410
#define L2_N1_ECC_ERROR_ADDRESSf 8411
#define L2_N1_ENABLE_ECCf 8412
#define L2_N1_FORCE_UNCORRECTABLE_ERRORf 8413
#define L2_N1_TMf 8414
#define L2_N1_UNCORRECTED_ERRORf 8415
#define L2_N1_UNCORRECTED_ERROR_DISINTf 8416
#define L2_N2_CORRECTED_ERRORf 8417
#define L2_N2_CORRECTED_ERROR_DISINTf 8418
#define L2_N2_ECC_ERROR_ADDRESSf 8419
#define L2_N2_ENABLE_ECCf 8420
#define L2_N2_FORCE_UNCORRECTABLE_ERRORf 8421
#define L2_N2_TMf 8422
#define L2_N2_UNCORRECTED_ERRORf 8423
#define L2_N2_UNCORRECTED_ERROR_DISINTf 8424
#define L2_NG_CORRECTED_ERRORf 8425
#define L2_NG_CORRECTED_ERROR_DISINTf 8426
#define L2_NG_ECC_ERROR_ADDRESSf 8427
#define L2_NG_ENABLE_ECCf 8428
#define L2_NG_FORCE_UNCORRECTABLE_ERRORf 8429
#define L2_NG_TMf 8430
#define L2_NG_UNCORRECTED_ERRORf 8431
#define L2_NG_UNCORRECTED_ERROR_DISINTf 8432
#define L2_NM_CORRECTED_ERRORf 8433
#define L2_NM_CORRECTED_ERROR_DISINTf 8434
#define L2_NM_ECC_ERROR_ADDRESSf 8435
#define L2_NM_ENABLE_ECCf 8436
#define L2_NM_FORCE_UNCORRECTABLE_ERRORf 8437
#define L2_NM_TMf 8438
#define L2_NM_UNCORRECTED_ERRORf 8439
#define L2_NM_UNCORRECTED_ERROR_DISINTf 8440
#define L2_NON_UCAST_DROPf 8441
#define L2_NON_UCAST_TOCPUf 8442
#define L2_PACKET_FORMATf 8443
#define L2_PFMf 8444
#define L2_PROTOCOL_PKTf 8445
#define L2_PROTOCOL_PKT_DROPf 8446
#define L2_PROTOCOL_TO_CPUf 8447
#define L2_RECORD_OVERFLOW_ENABLEf 8448
#define L2_SA_REPLACEf 8449
#define L2_SRC_HASH_ENABLEf 8450
#define L2_SWITCHf 8451
#define L2_TABLE_MBIST_DONEf 8452
#define L2_TABLE_MBIST_ENf 8453
#define L2_TABLE_MBIST_GOf 8454
#define L2_TAGGED_ENABLEf 8455
#define L2_TAG_STATUSf 8456
#define L2_TAG_STATUS_MASKf 8457
#define L2_TUNNEL_PAYLOAD_IGMP_ENABLEf 8458
#define L2_TYPEf 8459
#define L2_TYPE_MASKf 8460
#define L2_USER_ENTRY_CAM_BIST_DONE_STATUSf 8461
#define L2_USER_ENTRY_CAM_BIST_ENABLE_BITf 8462
#define L2_USER_ENTRY_CAM_BIST_GO_STATUSf 8463
#define L2_USER_ENTRY_CAM_S10_STATUSf 8464
#define L2_USER_ENTRY_CAM_S2_STATUSf 8465
#define L2_USER_ENTRY_CAM_S3_STATUSf 8466
#define L2_USER_ENTRY_CAM_S5_STATUSf 8467
#define L2_USER_ENTRY_CAM_S6_STATUSf 8468
#define L2_USER_ENTRY_CAM_S8_STATUSf 8469
#define L2_USER_ENTRY_DATA_INTRf 8470
#define L2_USER_SAM_BITSf 8471
#define L2_VLAN_HASH_ENABLEf 8472
#define L2_VLAN_ID_ENABLEf 8473
#define L2_VLAN_PRI_ENABLEf 8474
#define L3f 8475
#define L32Bf 8476
#define L3__EH_QUEUE_TAGf 8477
#define L3__EH_TAG_TYPEf 8478
#define L3__EH_TMf 8479
#define L3__HG_LEARN_OVERRIDEf 8480
#define L3__INTF_NUMf 8481
#define L3__IVIDf 8482
#define L3__L3_UC_DA_DISABLEf 8483
#define L3__L3_UC_SA_DISABLEf 8484
#define L3__L3_UC_TTL_DISABLEf 8485
#define L3__L3_UC_VLAN_DISABLEf 8486
#define L3__MAC_ADDRESSf 8487
#define L3__OVIDf 8488
#define L3__RESERVEDf 8489
#define L3__RESERVED_0f 8490
#define L3__USE_VINTF_CTR_IDXf 8491
#define L3__VINTF_CTR_IDXf 8492
#define L3DSTMISS_TOCPUf 8493
#define L3ERR_CPU_COSf 8494
#define L3ERR_TOCPUf 8495
#define L3IIF_URPF_SELECTf 8496
#define L3IPMCf 8497
#define L3LU_ERB_INTRf 8498
#define L3MC_INDEXf 8499
#define L3MC_INDEX_0f 8500
#define L3MC_INDEX_1f 8501
#define L3MC_INDEX_2f 8502
#define L3MC_INDEX_3f 8503
#define L3MC_MH_PFMf 8504
#define L3MC_PAR_ERRf 8505
#define L3PKT_ERR_CPU_COSf 8506
#define L3PKT_ERR_TOCPUf 8507
#define L3SH_ENf 8508
#define L3SRCHIT_ENABLEf 8509
#define L3SRC_HIT_ENABLEf 8510
#define L3SRC_URPF_ERR_TOCPUf 8511
#define L3SW_CHANGE_MACDA_OR_VLANf 8512
#define L3SW_CHANGE_MACDA_VLANf 8513
#define L3TUNNEL_PMf 8514
#define L3TUNNEL_TMf 8515
#define L3TUNNEL_WWf 8516
#define L3UCf 8517
#define L3UC_TTL1_ERR_TOCPUf 8518
#define L3UC_TTL_ERR_TOCPUf 8519
#define L3UC_TUNNEL_TYPEf 8520
#define L3_BITMAPf 8521
#define L3_BITMAP0f 8522
#define L3_BITMAP1f 8523
#define L3_BITMAP2f 8524
#define L3_BITMAP_HIf 8525
#define L3_BITMAP_LOf 8526
#define L3_BITMAP_M0f 8527
#define L3_BITMAP_M1f 8528
#define L3_BITMAP_W0f 8529
#define L3_BITMAP_W1f 8530
#define L3_BITMAP_W2f 8531
#define L3_BK_CORRECTED_ERRORf 8532
#define L3_BK_CORRECTED_ERROR_DISINTf 8533
#define L3_BK_ECC_ERROR_ADDRESSf 8534
#define L3_BK_ENABLE_ECCf 8535
#define L3_BK_FORCE_UNCORRECTABLE_ERRORf 8536
#define L3_BK_TMf 8537
#define L3_BK_UNCORRECTED_ERRORf 8538
#define L3_BK_UNCORRECTED_ERROR_DISINTf 8539
#define L3_BP_CORRECTED_ERRORf 8540
#define L3_BP_CORRECTED_ERROR_DISINTf 8541
#define L3_BP_ECC_ERROR_ADDRESSf 8542
#define L3_BP_ENABLE_ECCf 8543
#define L3_BP_FORCE_UNCORRECTABLE_ERRORf 8544
#define L3_BP_TMf 8545
#define L3_BP_UNCORRECTED_ERRORf 8546
#define L3_BP_UNCORRECTED_ERROR_DISINTf 8547
#define L3_DEFIP_128_DATA_PAR_ERRf 8548
#define L3_DEFIP_DATA_INTRf 8549
#define L3_DEFIP_DATA_PAR_ERRf 8550
#define L3_ECMP_COUNT_TMf 8551
#define L3_ECMP_GROUP_DST_PMf 8552
#define L3_ECMP_GROUP_DST_TMf 8553
#define L3_ECMP_GROUP_PAR_ERRf 8554
#define L3_ECMP_GROUP_SRC_PMf 8555
#define L3_ECMP_GROUP_SRC_TMf 8556
#define L3_ECMP_PAR_ERRf 8557
#define L3_ECMP_PMf 8558
#define L3_ECMP_TMf 8559
#define L3_ECMP_WWf 8560
#define L3_ENABLEf 8561
#define L3_ENTRY_INTRf 8562
#define L3_ENTRY_PAR_ERRf 8563
#define L3_FIELDSf 8564
#define L3_FIELDS_MASKf 8565
#define L3_HALF_SIZEf 8566
#define L3_HASH_ENABLEf 8567
#define L3_HASH_SELECTf 8568
#define L3_HITf 8569
#define L3_HIT_DCMf 8570
#define L3_HIT_PMf 8571
#define L3_HIT_TMf 8572
#define L3_IIFf 8573
#define L3_IIF_PAR_ERRf 8574
#define L3_IIF_PMf 8575
#define L3_IIF_TMf 8576
#define L3_INDEXf 8577
#define L3_INDEX_HIf 8578
#define L3_INTFf 8579
#define L3_INTF_INTRf 8580
#define L3_INTF_NUMf 8581
#define L3_INTF_NUM_0f 8582
#define L3_INTF_NUM_1f 8583
#define L3_INTF_NUM_2f 8584
#define L3_INTF_NUM_3f 8585
#define L3_INTF_NUM_HIf 8586
#define L3_INTF_TMf 8587
#define L3_INTF_WWf 8588
#define L3_IPMC_1_PAR_ERRf 8589
#define L3_IPMC_1_PMf 8590
#define L3_IPMC_1_TMf 8591
#define L3_IPMC_DCMf 8592
#define L3_IPMC_INDEXf 8593
#define L3_IPMC_INTRf 8594
#define L3_IPMC_PAR_ERRf 8595
#define L3_IPMC_PMf 8596
#define L3_IPMC_REMAP_PAR_ERRf 8597
#define L3_IPMC_REMAP_PMf 8598
#define L3_IPMC_REMAP_TMf 8599
#define L3_IPMC_TMf 8600
#define L3_IPMC_VALID_AS_HITf 8601
#define L3_IPV4_PFMf 8602
#define L3_IPV6_PFMf 8603
#define L3_MTU_FAILEDf 8604
#define L3_MTU_FAIL_TOCPUf 8605
#define L3_MTU_SIZEf 8606
#define L3_MTU_VALUES_PAR_ERRf 8607
#define L3_MTU_VALUES_PMf 8608
#define L3_MTU_VALUES_TMf 8609
#define L3_N0_CORRECTED_ERRORf 8610
#define L3_N0_CORRECTED_ERROR_DISINTf 8611
#define L3_N0_ECC_ERROR_ADDRESSf 8612
#define L3_N0_ENABLE_ECCf 8613
#define L3_N0_FORCE_UNCORRECTABLE_ERRORf 8614
#define L3_N0_TMf 8615
#define L3_N0_UNCORRECTED_ERRORf 8616
#define L3_N0_UNCORRECTED_ERROR_DISINTf 8617
#define L3_N1_CORRECTED_ERRORf 8618
#define L3_N1_CORRECTED_ERROR_DISINTf 8619
#define L3_N1_ECC_ERROR_ADDRESSf 8620
#define L3_N1_ENABLE_ECCf 8621
#define L3_N1_FORCE_UNCORRECTABLE_ERRORf 8622
#define L3_N1_TMf 8623
#define L3_N1_UNCORRECTED_ERRORf 8624
#define L3_N1_UNCORRECTED_ERROR_DISINTf 8625
#define L3_N2_CORRECTED_ERRORf 8626
#define L3_N2_CORRECTED_ERROR_DISINTf 8627
#define L3_N2_ECC_ERROR_ADDRESSf 8628
#define L3_N2_ENABLE_ECCf 8629
#define L3_N2_FORCE_UNCORRECTABLE_ERRORf 8630
#define L3_N2_TMf 8631
#define L3_N2_UNCORRECTED_ERRORf 8632
#define L3_N2_UNCORRECTED_ERROR_DISINTf 8633
#define L3_NEXT_HOP_INTRf 8634
#define L3_NG_CORRECTED_ERRORf 8635
#define L3_NG_CORRECTED_ERROR_DISINTf 8636
#define L3_NG_ECC_ERROR_ADDRESSf 8637
#define L3_NG_ENABLE_ECCf 8638
#define L3_NG_FORCE_UNCORRECTABLE_ERRORf 8639
#define L3_NG_TMf 8640
#define L3_NG_UNCORRECTED_ERRORf 8641
#define L3_NG_UNCORRECTED_ERROR_DISINTf 8642
#define L3_NM_CORRECTED_ERRORf 8643
#define L3_NM_CORRECTED_ERROR_DISINTf 8644
#define L3_NM_ECC_ERROR_ADDRESSf 8645
#define L3_NM_ENABLE_ECCf 8646
#define L3_NM_FORCE_UNCORRECTABLE_ERRORf 8647
#define L3_NM_TMf 8648
#define L3_NM_UNCORRECTED_ERRORf 8649
#define L3_NM_UNCORRECTED_ERROR_DISINTf 8650
#define L3_OIFf 8651
#define L3_OIF_0f 8652
#define L3_OIF_0_TYPEf 8653
#define L3_OIF_1f 8654
#define L3_OIF_1_TYPEf 8655
#define L3_OIF_2f 8656
#define L3_OIF_2_TYPEf 8657
#define L3_OIF_3f 8658
#define L3_OIF_3_TYPEf 8659
#define L3_OIF_4f 8660
#define L3_OIF_4_TYPEf 8661
#define L3_OIF_5f 8662
#define L3_OIF_5_TYPEf 8663
#define L3_OIF_6f 8664
#define L3_OIF_6_TYPEf 8665
#define L3_OIF_7f 8666
#define L3_OIF_7_TYPEf 8667
#define L3_PARITYf 8668
#define L3_PAYLOADf 8669
#define L3_SLOWPATH_TOCPUf 8670
#define L3_STATSf 8671
#define L3_TABLE_MBIST_DONEf 8672
#define L3_TABLE_MBIST_ENf 8673
#define L3_TABLE_MBIST_GOf 8674
#define L3_TUNNEL_PAR_ERRf 8675
#define L3_TUNNEL_RAM_PARITY_ERRf 8676
#define L3_UC_DA_DISABLEf 8677
#define L3_UC_SA_DISABLEf 8678
#define L3_UC_TTL_DISABLEf 8679
#define L3_UC_VLAN_DISABLEf 8680
#define L3_VALIDf 8681
#define L4_BK_CORRECTED_ERRORf 8682
#define L4_BK_CORRECTED_ERROR_DISINTf 8683
#define L4_BK_ECC_ERROR_ADDRESSf 8684
#define L4_BK_ENABLE_ECCf 8685
#define L4_BK_FORCE_UNCORRECTABLE_ERRORf 8686
#define L4_BK_TMf 8687
#define L4_BK_UNCORRECTED_ERRORf 8688
#define L4_BK_UNCORRECTED_ERROR_DISINTf 8689
#define L4_BP_CORRECTED_ERRORf 8690
#define L4_BP_CORRECTED_ERROR_DISINTf 8691
#define L4_BP_ECC_ERROR_ADDRESSf 8692
#define L4_BP_ENABLE_ECCf 8693
#define L4_BP_FORCE_UNCORRECTABLE_ERRORf 8694
#define L4_BP_TMf 8695
#define L4_BP_UNCORRECTED_ERRORf 8696
#define L4_BP_UNCORRECTED_ERROR_DISINTf 8697
#define L4_DATAf 8698
#define L4_DATA_MASKf 8699
#define L4_DEST_PORTf 8700
#define L4_DEST_PORT_MASKf 8701
#define L4_N0_CORRECTED_ERRORf 8702
#define L4_N0_CORRECTED_ERROR_DISINTf 8703
#define L4_N0_ECC_ERROR_ADDRESSf 8704
#define L4_N0_ENABLE_ECCf 8705
#define L4_N0_FORCE_UNCORRECTABLE_ERRORf 8706
#define L4_N0_TMf 8707
#define L4_N0_UNCORRECTED_ERRORf 8708
#define L4_N0_UNCORRECTED_ERROR_DISINTf 8709
#define L4_N1_CORRECTED_ERRORf 8710
#define L4_N1_CORRECTED_ERROR_DISINTf 8711
#define L4_N1_ECC_ERROR_ADDRESSf 8712
#define L4_N1_ENABLE_ECCf 8713
#define L4_N1_FORCE_UNCORRECTABLE_ERRORf 8714
#define L4_N1_TMf 8715
#define L4_N1_UNCORRECTED_ERRORf 8716
#define L4_N1_UNCORRECTED_ERROR_DISINTf 8717
#define L4_N2_CORRECTED_ERRORf 8718
#define L4_N2_CORRECTED_ERROR_DISINTf 8719
#define L4_N2_ECC_ERROR_ADDRESSf 8720
#define L4_N2_ENABLE_ECCf 8721
#define L4_N2_FORCE_UNCORRECTABLE_ERRORf 8722
#define L4_N2_TMf 8723
#define L4_N2_UNCORRECTED_ERRORf 8724
#define L4_N2_UNCORRECTED_ERROR_DISINTf 8725
#define L4_NG_CORRECTED_ERRORf 8726
#define L4_NG_CORRECTED_ERROR_DISINTf 8727
#define L4_NG_ECC_ERROR_ADDRESSf 8728
#define L4_NG_ENABLE_ECCf 8729
#define L4_NG_FORCE_UNCORRECTABLE_ERRORf 8730
#define L4_NG_TMf 8731
#define L4_NG_UNCORRECTED_ERRORf 8732
#define L4_NG_UNCORRECTED_ERROR_DISINTf 8733
#define L4_NM_CORRECTED_ERRORf 8734
#define L4_NM_CORRECTED_ERROR_DISINTf 8735
#define L4_NM_ECC_ERROR_ADDRESSf 8736
#define L4_NM_ENABLE_ECCf 8737
#define L4_NM_FORCE_UNCORRECTABLE_ERRORf 8738
#define L4_NM_TMf 8739
#define L4_NM_UNCORRECTED_ERRORf 8740
#define L4_NM_UNCORRECTED_ERROR_DISINTf 8741
#define L4_PORT_CHECK_ENABLEf 8742
#define L4_SRC_PORTf 8743
#define L4_SRC_PORT_MASKf 8744
#define L5_BK_CORRECTED_ERRORf 8745
#define L5_BK_CORRECTED_ERROR_DISINTf 8746
#define L5_BK_ECC_ERROR_ADDRESSf 8747
#define L5_BK_ENABLE_ECCf 8748
#define L5_BK_FORCE_UNCORRECTABLE_ERRORf 8749
#define L5_BK_TMf 8750
#define L5_BK_UNCORRECTED_ERRORf 8751
#define L5_BK_UNCORRECTED_ERROR_DISINTf 8752
#define L5_BP_CORRECTED_ERRORf 8753
#define L5_BP_CORRECTED_ERROR_DISINTf 8754
#define L5_BP_ECC_ERROR_ADDRESSf 8755
#define L5_BP_ENABLE_ECCf 8756
#define L5_BP_FORCE_UNCORRECTABLE_ERRORf 8757
#define L5_BP_TMf 8758
#define L5_BP_UNCORRECTED_ERRORf 8759
#define L5_BP_UNCORRECTED_ERROR_DISINTf 8760
#define L5_N0_CORRECTED_ERRORf 8761
#define L5_N0_CORRECTED_ERROR_DISINTf 8762
#define L5_N0_ECC_ERROR_ADDRESSf 8763
#define L5_N0_ENABLE_ECCf 8764
#define L5_N0_FORCE_UNCORRECTABLE_ERRORf 8765
#define L5_N0_TMf 8766
#define L5_N0_UNCORRECTED_ERRORf 8767
#define L5_N0_UNCORRECTED_ERROR_DISINTf 8768
#define L5_N1_CORRECTED_ERRORf 8769
#define L5_N1_CORRECTED_ERROR_DISINTf 8770
#define L5_N1_ECC_ERROR_ADDRESSf 8771
#define L5_N1_ENABLE_ECCf 8772
#define L5_N1_FORCE_UNCORRECTABLE_ERRORf 8773
#define L5_N1_TMf 8774
#define L5_N1_UNCORRECTED_ERRORf 8775
#define L5_N1_UNCORRECTED_ERROR_DISINTf 8776
#define LABELf 8777
#define LAG0_0f 8778
#define LAG0_1f 8779
#define LAG0_2f 8780
#define LAG0_3f 8781
#define LAG0_4f 8782
#define LAG1_0f 8783
#define LAG1_1f 8784
#define LAG1_2f 8785
#define LAG1_3f 8786
#define LAG1_4f 8787
#define LAGLUPf 8788
#define LAGLUPDf 8789
#define LAG_FAILOVERf 8790
#define LAG_FAILOVER_ENf 8791
#define LAG_FAILOVER_LOOPBACKf 8792
#define LAG_RES_ENf 8793
#define LANEf 8794
#define LANE_MODE_STRAPf 8795
#define LASTf 8796
#define LAST_64_REGf 8797
#define LAST_AGED_Qf 8798
#define LAST_CELL_GT32LE48f 8799
#define LAST_CELL_LE32f 8800
#define LAST_CHILD_OFFSETf 8801
#define LAST_COPYf 8802
#define LAST_DEQf 8803
#define LAST_ENTRY_IN_PBLKf 8804
#define LAST_HEC_ERRORED_Qf 8805
#define LAST_MASKf 8806
#define LAST_NODEf 8807
#define LAST_PBLKf 8808
#define LAST_RD_PTRf 8809
#define LAST_REQf 8810
#define LAST_SATURATED_VOQf 8811
#define LAST_TAIL_DROP_Qf 8812
#define LAST_TRIGGER_PTRf 8813
#define LAST_VALUEf 8814
#define LAST_WR_PTRf 8815
#define LATE_COL_FIXf 8816
#define LBACKf 8817
#define LBA_STATE_TIMEf 8818
#define LBIDf 8819
#define LBID_RTAGf 8820
#define LBIST_CKDISf 8821
#define LBIST_CTL_DONEf 8822
#define LBIST_CTL_PASSf 8823
#define LBIST_DAT_DONEf 8824
#define LBIST_DAT_PASSf 8825
#define LBIST_ENf 8826
#define LBIST_SEEDf 8827
#define LBP_ECC_ENf 8828
#define LBP_PAR_ERRf 8829
#define LB_AVGQSIZEf 8830
#define LB_AVGQSIZE_CELLf 8831
#define LB_CAP_AVERAGEf 8832
#define LB_ECC_ENf 8833
#define LB_ENABLEf 8834
#define LB_RESETf 8835
#define LB_TIME_DOMAINf 8836
#define LB_TMf 8837
#define LB_WEIGHTf 8838
#define LCCOUNTf 8839
#define LCLLOOPf 8840
#define LCPLL0_SYS_RESET_Nf 8841
#define LCPLL1_SYS_RESET_Nf 8842
#define LCPLL2_SYS_RESET_Nf 8843
#define LCPLL_PWRDWNf 8844
#define LCP_CTRLf 8845
#define LCREFENf 8846
#define LCREF_ENf 8847
#define LDO_CTRLf 8848
#define LEAFf 8849
#define LEAF_BG_PERIODf 8850
#define LEAF_CREDITOR_STATE_MAPf 8851
#define LEAF_DQ_SPACINGf 8852
#define LEAF_FIELDf 8853
#define LEAF_MASKf 8854
#define LEAF_THRESHf 8855
#define LEAF_VALUEf 8856
#define LEAK_CYCLESf 8857
#define LEARNf 8858
#define LEARN_DISABLEf 8859
#define LEARN_LOCALf 8860
#define LEARN_VIDf 8861
#define LEDCLK_HALF_PERIODf 8862
#define LEDUP_ENf 8863
#define LEDUP_INITIALISINGf 8864
#define LEDUP_RUNNINGf 8865
#define LEDUP_SCAN_INTRA_PORT_DELAYf 8866
#define LEDUP_SCAN_START_DELAYf 8867
#define LEDUP_SKIP_PROCESSORf 8868
#define LEDUP_SKIP_SCAN_INf 8869
#define LEDUP_SKIP_SCAN_OUTf 8870
#define LED_MEM_TMf 8871
#define LENGTHf 8872
#define LENGTHERRORPOINTERf 8873
#define LENGTH_FIFO_OVERFLOWf 8874
#define LENGTH_FIFO_OVERFLOW_DISINTf 8875
#define LENGTH_FIFO_UNDERRUNf 8876
#define LENGTH_FIFO_UNDERRUN_DISINTf 8877
#define LENGTH_MODEf 8878
#define LENGTH_SUM_ADJUSTf 8879
#define LENGTH_TYPEf 8880
#define LEN_ADJf 8881
#define LEN_ADJ_IDXf 8882
#define LEN_ADJ_LENGTHf 8883
#define LEN_ADJ_OFFSETf 8884
#define LEN_ADJ_ON_SHAPINGf 8885
#define LEN_QUEUEf 8886
#define LEVELf 8887
#define LE_DMA_ENf 8888
#define LFSRf 8889
#define LF_ORDERf 8890
#define LF_QD_CORRECTED_ERRORf 8891
#define LF_QD_CORRECTED_ERROR_DISINTf 8892
#define LF_QD_ECC_ERROR_ADDRESSf 8893
#define LF_QD_ENABLE_ECCf 8894
#define LF_QD_FORCE_UNCORRECTABLE_ERRORf 8895
#define LF_QD_TMf 8896
#define LF_QD_UNCORRECTED_ERRORf 8897
#define LF_QD_UNCORRECTED_ERROR_DISINTf 8898
#define LF_QP_CORRECTED_ERRORf 8899
#define LF_QP_CORRECTED_ERROR_DISINTf 8900
#define LF_QP_ECC_ERROR_ADDRESSf 8901
#define LF_QP_ENABLE_ECCf 8902
#define LF_QP_FORCE_UNCORRECTABLE_ERRORf 8903
#define LF_QP_TMf 8904
#define LF_QP_UNCORRECTED_ERRORf 8905
#define LF_QP_UNCORRECTED_ERROR_DISINTf 8906
#define LGf 8907
#define LG_CHKf 8908
#define LIMITf 8909
#define LIMITEDf 8910
#define LIMIT_COUNTEDf 8911
#define LIMIT_RED_CELLf 8912
#define LIMIT_RESUME_YELLOW_CELLf 8913
#define LIMIT_RESUME_YELLOW_PACKETf 8914
#define LIMIT_STATEf 8915
#define LIMIT_YELLOW_CELLf 8916
#define LINECOUNTf 8917
#define LINE_LOCAL_LPBKf 8918
#define LINE_LOOPBACKf 8919
#define LINE_REMOTE_LPBKf 8920
#define LINKf 8921
#define LINK10Gf 8922
#define LINK40G_ENABLEf 8923
#define LINKENf 8924
#define LINKEN_MASKf 8925
#define LINKEN_VALUEf 8926
#define LINKOKf 8927
#define LINKOREDf 8928
#define LINKSERDESf 8929
#define LINK_CONSTf 8930
#define LINK_CRC_ERRORf 8931
#define LINK_DOWNf 8932
#define LINK_DOWN_ENf 8933
#define LINK_ENABLE_REMAP_0f 8934
#define LINK_ENABLE_REMAP_1f 8935
#define LINK_ENABLE_REMAP_10f 8936
#define LINK_ENABLE_REMAP_11f 8937
#define LINK_ENABLE_REMAP_12f 8938
#define LINK_ENABLE_REMAP_13f 8939
#define LINK_ENABLE_REMAP_14f 8940
#define LINK_ENABLE_REMAP_15f 8941
#define LINK_ENABLE_REMAP_16f 8942
#define LINK_ENABLE_REMAP_17f 8943
#define LINK_ENABLE_REMAP_18f 8944
#define LINK_ENABLE_REMAP_19f 8945
#define LINK_ENABLE_REMAP_2f 8946
#define LINK_ENABLE_REMAP_20f 8947
#define LINK_ENABLE_REMAP_21f 8948
#define LINK_ENABLE_REMAP_22f 8949
#define LINK_ENABLE_REMAP_23f 8950
#define LINK_ENABLE_REMAP_3f 8951
#define LINK_ENABLE_REMAP_4f 8952
#define LINK_ENABLE_REMAP_5f 8953
#define LINK_ENABLE_REMAP_6f 8954
#define LINK_ENABLE_REMAP_7f 8955
#define LINK_ENABLE_REMAP_8f 8956
#define LINK_ENABLE_REMAP_9f 8957
#define LINK_SCAN_GIGf 8958
#define LINK_STATUSf 8959
#define LINK_STATUS_CHANGEf 8960
#define LINK_STATUS_DEBOUNCE_TIMEOUTf 8961
#define LINK_STATUS_GLITCH_DETECTf 8962
#define LINK_STATUS_SELf 8963
#define LINK_STATUS_TIMERf 8964
#define LINK_STATUS_UPf 8965
#define LINK_STATUS_UPDATE_ENABLEf 8966
#define LINK_STAT_ENf 8967
#define LINK_STAT_MODf 8968
#define LINK_STAT_MSGf 8969
#define LINK_UPf 8970
#define LINK_UP_CLRf 8971
#define LINK_UP_DOWNf 8972
#define LINK_UP_ENf 8973
#define LKUPFF_CORRECTED_ERRORf 8974
#define LKUPFF_CORRECTED_ERROR_MASKf 8975
#define LKUPFF_ENABLE_ECCf 8976
#define LKUPFF_UNCORRECTED_ERRORf 8977
#define LKUPFF_UNCORRECTED_ERROR_MASKf 8978
#define LLATRANSE_UNCORRECTED_ERRORf 8979
#define LLATRANSE_UNCORRECTED_ERROR_DISINTf 8980
#define LLATRANS_CORRECTED_ERRORf 8981
#define LLATRANS_CORRECTED_ERROR_DISINTf 8982
#define LLATRANS_ENABLE_ECCf 8983
#define LLATRANS_FORCE_UNCORRECTABLE_ERRORf 8984
#define LLATRANS_MEM_TMf 8985
#define LLA_OFFSETf 8986
#define LLA_PEf 8987
#define LLA_PE_CLRf 8988
#define LLA_PE_ENf 8989
#define LLCf 8990
#define LLFC_CRC_IGNOREf 8991
#define LLFC_CUT_THROUGH_MODEf 8992
#define LLFC_ENf 8993
#define LLFC_ENABLEf 8994
#define LLFC_FC_OBJ_LOGICALf 8995
#define LLFC_FC_OBJ_PHYSICALf 8996
#define LLFC_IMGf 8997
#define LLFC_IN_IPG_ONLYf 8998
#define LLFC_MSG_TYPE_LOGICALf 8999
#define LLFC_MSG_TYPE_PHYSICALf 9000
#define LLFC_PAUSE_POLARITYf 9001
#define LLFC_XOFF_TIMEf 9002
#define LMAC0_MATCHf 9003
#define LMAC1_MATCHf 9004
#define LMD_1000BASEX_ENABLEf 9005
#define LMD_ENABLEf 9006
#define LMD_RSTBf 9007
#define LMEP__CCM_ENABLEf 9008
#define LMEP__DM_ENABLEf 9009
#define LMEP__FWD_LMEP_PKTf 9010
#define LMEP__LB_ENABLEf 9011
#define LMEP__LT_ENABLEf 9012
#define LMEP__MA_BASE_PTRf 9013
#define LMEP__MDL_BITMAPf 9014
#define LMEP__RESERVEDf 9015
#define LMEP__SGLPf 9016
#define LMEP__VIDf 9017
#define LMEP_1_TMf 9018
#define LMEP_PAR_ERRf 9019
#define LMEP_PMf 9020
#define LMEP_TMf 9021
#define LN2Q_BASE_QUEUEf 9022
#define LOAD_DATAf 9023
#define LOAD_EN_CHf 9024
#define LOAREFLIMITf 9025
#define LOCALCOPYCOUNTf 9026
#define LOCALFAULTDISABLEf 9027
#define LOCALFAULTSTATf 9028
#define LOCAL_BOUNDARYf 9029
#define LOCAL_BURST_SIZEf 9030
#define LOCAL_FAULT_DISABLEf 9031
#define LOCAL_FAULT_STATUSf 9032
#define LOCAL_GRANT_REQ_STATUSf 9033
#define LOCAL_GRANT_REQ_STATUS_DISINTf 9034
#define LOCAL_LPBK_LEAK_ENBf 9035
#define LOCAL_SAf 9036
#define LOCAL_SA_0f 9037
#define LOCAL_SA_1f 9038
#define LOCAL_SA_2f 9039
#define LOCAL_SA_3f 9040
#define LOCAL_SA_4f 9041
#define LOCAL_SA_5f 9042
#define LOCAL_SA_6f 9043
#define LOCAL_SA_7f 9044
#define LOCAL_SW_DISABLEf 9045
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PAR_ERRf 9046
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_TMf 9047
#define LOCAL_SW_DISABLE_DEFAULT_PBM_PAR_ERRf 9048
#define LOCAL_SW_DISABLE_DEFAULT_PBM_TMf 9049
#define LOCAL_SW_DISABLE_HGTRUNK_RES_ENf 9050
#define LOCKf 9051
#define LOCK_CHANGEf 9052
#define LOCK_DETf 9053
#define LOCK_DETECTf 9054
#define LOGICAL_PORT_NUMBERf 9055
#define LOGIC_PORTf 9056
#define LONGPf 9057
#define LONG_PREf 9058
#define LOOKUP_BASE0f 9059
#define LOOKUP_BASE1f 9060
#define LOOKUP_BASE2f 9061
#define LOOKUP_ENABLE_SLICE_0f 9062
#define LOOKUP_ENABLE_SLICE_1f 9063
#define LOOKUP_ENABLE_SLICE_2f 9064
#define LOOKUP_ENABLE_SLICE_3f 9065
#define LOOKUP_L2MC_WITH_FID_IDf 9066
#define LOOKUP_WITH_MH_SRC_PORTf 9067
#define LOOPBACK_ENf 9068
#define LOOPBACK_FIFO_THRESHOLDf 9069
#define LOOPBACK_PKT_TYPEf 9070
#define LOOPBACK_PKT_TYPE_MASKf 9071
#define LOOP_COUNTf 9072
#define LOOP_ENAf 9073
#define LOOP_MODEf 9074
#define LOSSLESSENf 9075
#define LOSSLESS_COUNTf 9076
#define LOSS_OF_SYNC_EVENTf 9077
#define LOST_BYTE_ALIGNMENT_EVENTf 9078
#define LOST_LOCKf 9079
#define LOST_TIME_ALIGNMENT_EVEN_EVENTf 9080
#define LOST_TIME_ALIGNMENT_ODD_EVENTf 9081
#define LOWCUR_ENf 9082
#define LOWER_BOUNDSf 9083
#define LOWER_IDLEf 9084
#define LOWER_IDLE_KBITf 9085
#define LOWER_LIMITf 9086
#define LOWESTALARMPRIf 9087
#define LOWSIG_ASSERT_FILTERf 9088
#define LOWSIG_NEGATE_FILTERf 9089
#define LOW_AREF_READYf 9090
#define LOW_WATERMARKf 9091
#define LO_MASKf 9092
#define LO_PUP_FIFO_OVERFLOWf 9093
#define LO_PUP_FIFO_OVERFLOW_DISINTf 9094
#define LPACK2f 9095
#define LPANERRf 9096
#define LPASMDRf 9097
#define LPBK_SEO_LFALLf 9098
#define LPCFf 9099
#define LPFDf 9100
#define LPMSGf 9101
#define LPM_END_ADDRf 9102
#define LPM_ENTRY_DUP_AVAIL_BITSf 9103
#define LPM_ENTRY_DUP_BITSf 9104
#define LPM_ENTRY_DUP_BLKCNT_BITSf 9105
#define LPM_ENTRY_SRCH_AVAIL_BITSf 9106
#define LPM_ENTRY_SRCH_BLKCNT_BITSf 9107
#define LPM_ENTRY_VLD_BITSf 9108
#define LPM_START_ADDRf 9109
#define LPM_TOTAL_ADDRf 9110
#define LPNEXTPf 9111
#define LPNPf 9112
#define LPORT_PAR_ERRf 9113
#define LPORT_PROFILE_IDXf 9114
#define LPORT_TMf 9115
#define LPPAUSEf 9116
#define LPTOGf 9117
#define LP_HIGH_PRI_REQf 9118
#define LP_HIGH_PRI_REQ_DISINTf 9119
#define LP_IDLE_PREDICTION_MODEf 9120
#define LQ_PDROPMAX0f 9121
#define LQ_PDROPMAX1f 9122
#define LQ_PDROPMAX2f 9123
#define LQ_PDROPMAX3f 9124
#define LRU_ENf 9125
#define LSBf 9126
#define LSB_RAM_OUTPUTf 9127
#define LSB_VLAN_BMf 9128
#define LSB_VLAN_BM_LOWERf 9129
#define LSB_VLAN_BM_UPPERf 9130
#define LS_ERR_CNTf 9131
#define LS_ERR_THRESHf 9132
#define LS_ERR_WINDOWf 9133
#define LS_NEXTPRIORITYf 9134
#define LS_PIMSM_HDRf 9135
#define LS_PRIORITYf 9136
#define LS_START_ID0f 9137
#define LS_VECTORf 9138
#define LUREQFIFOCOUNT_GTE_HITHRf 9139
#define LUREQFIFO_FULLf 9140
#define LUREQMEM0_TMf 9141
#define LUREQMEM1_TMf 9142
#define LUREQMEM2_TMf 9143
#define LUREQMEM3_TMf 9144
#define LUREQMEM4_TMf 9145
#define LUREQMEM_TMf 9146
#define LWR_S_RF_BITSf 9147
#define L_STAT_REGf 9148
#define L_STAT_REG_64Bf 9149
#define M1DIVf 9150
#define M2DIVf 9151
#define M3DIVf 9152
#define MAC0_HIf 9153
#define MAC0_LOf 9154
#define MAC1_HIf 9155
#define MAC1_LOf 9156
#define MACDAf 9157
#define MACLMTf 9158
#define MACLMT_DROPf 9159
#define MACLMT_STNMV_TOCPUf 9160
#define MACRO_FLOW_HASH_BYTE_SELf 9161
#define MACRO_FLOW_HASH_FUNC_SELf 9162
#define MACSAf 9163
#define MACSA0f 9164
#define MACSA0_DROPf 9165
#define MACSA0_DROP_DISINTf 9166
#define MACSA0_DROP_SELf 9167
#define MACSA_ALL_ZERO_DROPf 9168
#define MACSA_EQUALS_MACDA_DROPf 9169
#define MACSEC_ENABLEf 9170
#define MACSEC_PROG_TX_CRCf 9171
#define MACSEC_SCIf 9172
#define MAC_ADDRf 9173
#define MAC_ADDR0f 9174
#define MAC_ADDR1f 9175
#define MAC_ADDR40f 9176
#define MAC_ADDR40_SHADOWf 9177
#define MAC_ADDRESSf 9178
#define MAC_ADDR_MASKf 9179
#define MAC_BASED_VID_ENABLEf 9180
#define MAC_BIND_FAILf 9181
#define MAC_BLOCK_INDEXf 9182
#define MAC_BLOCK_INDEX_OVERLAYf 9183
#define MAC_BLOCK_MASKf 9184
#define MAC_BLOCK_MASK_HIf 9185
#define MAC_BLOCK_MASK_LOf 9186
#define MAC_BLOCK_MASK_M0f 9187
#define MAC_BLOCK_MASK_M1f 9188
#define MAC_BLOCK_MASK_W0f 9189
#define MAC_BLOCK_MASK_W1f 9190
#define MAC_BLOCK_MASK_W2f 9191
#define MAC_BLOCK_TABLE_PAR_ERRf 9192
#define MAC_BLOCK_TABLE_TMf 9193
#define MAC_CONTROL_FRAME_ENABLEf 9194
#define MAC_CRS_SELf 9195
#define MAC_DA_LOWERf 9196
#define MAC_DA_PROFILE_INDEXf 9197
#define MAC_DA_UPPERf 9198
#define MAC_DUPLEXf 9199
#define MAC_G_STAT_COUNTERS_NUMf 9200
#define MAC_HIf 9201
#define MAC_IP_BIND__DATAf 9202
#define MAC_IP_BIND__HPAE_MAC_ADDRf 9203
#define MAC_IP_BIND__IPFIX_FLOW_METER_IDf 9204
#define MAC_IP_BIND__KEYf 9205
#define MAC_IP_BIND__RESERVED_0f 9206
#define MAC_IP_BIND__SIPf 9207
#define MAC_IP_BIND__SRC_MODIDf 9208
#define MAC_IP_BIND__SRC_PORTf 9209
#define MAC_IP_BIND__SRC_Tf 9210
#define MAC_LIMIT_USE_SYS_ACTIONf 9211
#define MAC_LOf 9212
#define MAC_LOOP_CONf 9213
#define MAC_RATE_LIMITf 9214
#define MAC_RX_PAUSEf 9215
#define MAC_SPEEDf 9216
#define MAC_STATS_PIPELINE_STAGE_NUMf 9217
#define MAC_TX_PAUSEf 9218
#define MAC_X_STAT_COUNTERS_NUMf 9219
#define MAIDf 9220
#define MAID_INDEXf 9221
#define MAID_PAR_ERRf 9222
#define MAID_REDUCTION_PAR_ERRf 9223
#define MAID_REDUCTION_TMf 9224
#define MAID_TMf 9225
#define MAPPED_PORT_NUMf 9226
#define MAP_0f 9227
#define MAP_1f 9228
#define MAP_10f 9229
#define MAP_11f 9230
#define MAP_12f 9231
#define MAP_13f 9232
#define MAP_14f 9233
#define MAP_15f 9234
#define MAP_2f 9235
#define MAP_3f 9236
#define MAP_4f 9237
#define MAP_5f 9238
#define MAP_6f 9239
#define MAP_7f 9240
#define MAP_8f 9241
#define MAP_9f 9242
#define MAP_FID_ID_TO_INNER_TAGf 9243
#define MAP_FID_ID_TO_OUTER_TAGf 9244
#define MAP_INDEXf 9245
#define MAP_TAG_PKT_PRIORITYf 9246
#define MARTIAN_ADDR_TOCPUf 9247
#define MARTINI_MC_TYPEf 9248
#define MASKf 9249
#define MASK0f 9250
#define MASK1f 9251
#define MASK_BITMAPf 9252
#define MASK_BKT_OVFLWf 9253
#define MASK_CELL_ERRORf 9254
#define MASK_FOR_VFI_11_10f 9255
#define MASK_FREEf 9256
#define MASK_IP_ADDRf 9257
#define MASK_IP_ADDR_HIf 9258
#define MASK_IP_ADDR_LOf 9259
#define MASK_KEY_TYPE_VFIf 9260
#define MASK_MAC_ADDRf 9261
#define MASK_PARITY_ERRf 9262
#define MASK_RESERVEDf 9263
#define MASK_VFIf 9264
#define MASK_VLAN_IDf 9265
#define MASK_VRF_HIf 9266
#define MASK_VRF_LOf 9267
#define MASK_Xf 9268
#define MATCHf 9269
#define MATCHED_INDEXf 9270
#define MATCHED_RULEf 9271
#define MATCHFAILf 9272
#define MATCHLOWERf 9273
#define MATCHUPPERf 9274
#define MATCH_FIELDf 9275
#define MATCH_STATUSf 9276
#define MAXf 9277
#define MAX0f 9278
#define MAX1f 9279
#define MAX2f 9280
#define MAXBWf 9281
#define MAXBWCG0f 9282
#define MAXBWCG1f 9283
#define MAXDROPRATEf 9284
#define MAXFRf 9285
#define MAXFULLSETf 9286
#define MAXPRIf 9287
#define MAX_8B10B_PACKLETSf 9288
#define MAX_ADDITION_SIZEf 9289
#define MAX_ARL_LATENCYf 9290
#define MAX_ARRIVAL_BYTESf 9291
#define MAX_BKTf 9292
#define MAX_BUBBLEf 9293
#define MAX_BUCKETf 9294
#define MAX_BUFFSf 9295
#define MAX_BUF_DEPTHf 9296
#define MAX_BWf 9297
#define MAX_CIf 9298
#define MAX_CONTEXTf 9299
#define MAX_DEPTH_EXPf 9300
#define MAX_DEPTH_MANTf 9301
#define MAX_DROP_RATEf 9302
#define MAX_FIFO_DEPTHf 9303
#define MAX_FIFO_ENTRIESf 9304
#define MAX_GRANT_TO_DEQf 9305
#define MAX_IDLE_AGEf 9306
#define MAX_IDLE_AGE_PROFILEf 9307
#define MAX_IDXf 9308
#define MAX_LATENCYf 9309
#define MAX_LATENCY_EMPTYf 9310
#define MAX_LIVE_TIME_PROFILEf 9311
#define MAX_OVQ_BLOCK_CNTf 9312
#define MAX_PACKET_LATENCYf 9313
#define MAX_RECORD_LIFEf 9314
#define MAX_REFRESHf 9315
#define MAX_REF_RATEf 9316
#define MAX_SEQVALUEf 9317
#define MAX_SPf 9318
#define MAX_THDf 9319
#define MAX_THD_SELf 9320
#define MAX_THLDf 9321
#define MAX_THRESHOLDf 9322
#define MAX_TICK_COUNTf 9323
#define MAX_TOTAL_COUNTf 9324
#define MAX_USED_ENTRIESf 9325
#define MAX_USED_ENTRIES_Af 9326
#define MAX_USED_ENTRIES_Bf 9327
#define MAX_WRITE_POINTERf 9328
#define MAX_WRITE_PTRSf 9329
#define MA_INDEX_PAR_ERRf 9330
#define MA_INDEX_PMf 9331
#define MA_INDEX_TMf 9332
#define MA_PTRf 9333
#define MA_STATE_DCMf 9334
#define MA_STATE_PAR_ERRf 9335
#define MA_STATE_PMf 9336
#define MA_STATE_TMf 9337
#define MBISTMASTERENf 9338
#define MBIST_DONEf 9339
#define MBIST_GOf 9340
#define MBUFFS_CORRECTED_ERRORf 9341
#define MBUFFS_CORRECTED_ERROR_DISINTf 9342
#define MBUFFS_ENABLE_ECCf 9343
#define MBUFFS_FORCE_UNCORRECTABLE_ERRORf 9344
#define MBUFFS_UNCORRECTED_ERRORf 9345
#define MBUFFS_UNCORRECTED_ERROR_DISINTf 9346
#define MBUFF_MEM_TMf 9347
#define MCf 9348
#define MCASTf 9349
#define MCAST_ENABLEf 9350
#define MCBITMAPf 9351
#define MCFIFOERRf 9352
#define MCFIFOERRORINSTANCEf 9353
#define MCFIFOERRORPOINTERf 9354
#define MCIDXEf 9355
#define MCPTR_RDYf 9356
#define MCQ_FIFO_QEMPTYf 9357
#define MCSTf 9358
#define MCU_ENf 9359
#define MCU_ENABLEf 9360
#define MCU_REQ_FIFO_ERRf 9361
#define MC_BASEf 9362
#define MC_CLEARf 9363
#define MC_COS0_5_BMPf 9364
#define MC_COS1f 9365
#define MC_COS2f 9366
#define MC_COS_ENf 9367
#define MC_DROPCNTf 9368
#define MC_ENf 9369
#define MC_ENABLEf 9370
#define MC_FIELDf 9371
#define MC_FLAGf 9372
#define MC_FLOW_CTL_METHODf 9373
#define MC_INDEXf 9374
#define MC_INDEX_ERROR_TOCPUf 9375
#define MC_MASKf 9376
#define MC_METER_INDEXf 9377
#define MC_SC_ENf 9378
#define MC_SELf 9379
#define MC_TBL_LKUPf 9380
#define MC_TMf 9381
#define MC_TYPEf 9382
#define MC_USE_GLOBAL_LEN_ADJ_IDXf 9383
#define MC_VALUEf 9384
#define MDB_A_CORRECTED_ERRORf 9385
#define MDB_A_CORRECTED_ERROR_DISINTf 9386
#define MDB_A_UNCORRECTED_ERRORf 9387
#define MDB_A_UNCORRECTED_ERROR_DISINTf 9388
#define MDB_B_CORRECTED_ERRORf 9389
#define MDB_B_CORRECTED_ERROR_DISINTf 9390
#define MDB_B_UNCORRECTED_ERRORf 9391
#define MDB_B_UNCORRECTED_ERROR_DISINTf 9392
#define MDB_ENABLE_ECCf 9393
#define MDB_FORCE_UNCORRECTABLE_ERRORf 9394
#define MDB_TMf 9395
#define MDC1_OEB_CTRLf 9396
#define MDC2_OEB_CTRLf 9397
#define MDIOREGS_RESETf 9398
#define MDIO_OUT_DELAYf 9399
#define MDIO_SELf 9400
#define MDIVf 9401
#define MDLf 9402
#define MD_DEVADf 9403
#define MD_STf 9404
#define MEASUREMENT_CALLIBRATIONf 9405
#define MEM0_TMf 9406
#define MEM1_IPMC_TBL_PAR_ERRf 9407
#define MEM1_IPMC_TBL_PAR_ERR_ENf 9408
#define MEM1_TMf 9409
#define MEM1_VLAN_TBL_PAR_ERRf 9410
#define MEM1_VLAN_TBL_PAR_ERR_ENf 9411
#define MEM2_RESERVEDf 9412
#define MEM2_TMf 9413
#define MEM3_TMf 9414
#define MEM4_TMf 9415
#define MEMCNTWIDTHf 9416
#define MEMFAILERRORf 9417
#define MEMFAILINTCOUNTf 9418
#define MEMFAILMSGCOUNTf 9419
#define MEMFAILSHUTDOWNENf 9420
#define MEMFAIL_SHUTDOWNf 9421
#define MEMIDf 9422
#define MEMINIT_DONEf 9423
#define MEMORYf 9424
#define MEMORY_CELL_DATAf 9425
#define MEMORY_GROUP_ENABLEf 9426
#define MEMORY_IDf 9427
#define MEMORY_IDXf 9428
#define MEM_000_ECC_ERROR_ADDRESSf 9429
#define MEM_001_ECC_ERROR_ADDRESSf 9430
#define MEM_010_ECC_ERROR_ADDRESSf 9431
#define MEM_011_ECC_ERROR_ADDRESSf 9432
#define MEM_100_ECC_ERROR_ADDRESSf 9433
#define MEM_101_ECC_ERROR_ADDRESSf 9434
#define MEM_110_ECC_ERROR_ADDRESSf 9435
#define MEM_111_ECC_ERROR_ADDRESSf 9436
#define MEM_ACC_ACKf 9437
#define MEM_ACC_ADDRf 9438
#define MEM_ACC_RD_WR_Nf 9439
#define MEM_ACC_REQf 9440
#define MEM_ACC_USE_DYN_VDLf 9441
#define MEM_ADDRESSf 9442
#define MEM_A_ECC_ERROR_ADDRESSf 9443
#define MEM_B_ECC_ERROR_ADDRESSf 9444
#define MEM_CH0_RDYf 9445
#define MEM_CH1_RDYf 9446
#define MEM_CONFIGf 9447
#define MEM_C_ECC_ERROR_ADDRESSf 9448
#define MEM_FAILf 9449
#define MEM_RESET_COMPLETEf 9450
#define MEM_SELf 9451
#define MEM_START_ADDRf 9452
#define MEPIDf 9453
#define MERGE_ST_BMPf 9454
#define MESSAGE_MODEf 9455
#define MESSAGE_READYf 9456
#define MESSAGE_READY_DISINTf 9457
#define MESSAGE_SIZEf 9458
#define META_SELf 9459
#define METERIDf 9460
#define METERINGPERIODf 9461
#define METERING_CLK_ENf 9462
#define METER_BG_DISf 9463
#define METER_CNT_FP2_ENABLEf 9464
#define METER_COUNT_BYTESf 9465
#define METER_ENf 9466
#define METER_EVEN_SLICE_0_CORRECTED_ERRORf 9467
#define METER_EVEN_SLICE_0_CORRECTED_ERROR_DISINTf 9468
#define METER_EVEN_SLICE_0_ENABLE_ECCf 9469
#define METER_EVEN_SLICE_0_ERROR_ADDRf 9470
#define METER_EVEN_SLICE_0_FORCE_UNCORRECTABLE_ERRORf 9471
#define METER_EVEN_SLICE_0_INITf 9472
#define METER_EVEN_SLICE_0_INIT_DONEf 9473
#define METER_EVEN_SLICE_0_INIT_DONE_DISINTf 9474
#define METER_EVEN_SLICE_0_UNCORRECTED_ERRORf 9475
#define METER_EVEN_SLICE_0_UNCORRECTED_ERROR_DISINTf 9476
#define METER_EVEN_SLICE_1_CORRECTED_ERRORf 9477
#define METER_EVEN_SLICE_1_CORRECTED_ERROR_DISINTf 9478
#define METER_EVEN_SLICE_1_ENABLE_ECCf 9479
#define METER_EVEN_SLICE_1_ERROR_ADDRf 9480
#define METER_EVEN_SLICE_1_FORCE_UNCORRECTABLE_ERRORf 9481
#define METER_EVEN_SLICE_1_INITf 9482
#define METER_EVEN_SLICE_1_INIT_DONEf 9483
#define METER_EVEN_SLICE_1_INIT_DONE_DISINTf 9484
#define METER_EVEN_SLICE_1_UNCORRECTED_ERRORf 9485
#define METER_EVEN_SLICE_1_UNCORRECTED_ERROR_DISINTf 9486
#define METER_EVEN_SLICE_2_CORRECTED_ERRORf 9487
#define METER_EVEN_SLICE_2_CORRECTED_ERROR_DISINTf 9488
#define METER_EVEN_SLICE_2_ENABLE_ECCf 9489
#define METER_EVEN_SLICE_2_ERROR_ADDRf 9490
#define METER_EVEN_SLICE_2_FORCE_UNCORRECTABLE_ERRORf 9491
#define METER_EVEN_SLICE_2_INITf 9492
#define METER_EVEN_SLICE_2_INIT_DONEf 9493
#define METER_EVEN_SLICE_2_INIT_DONE_DISINTf 9494
#define METER_EVEN_SLICE_2_UNCORRECTED_ERRORf 9495
#define METER_EVEN_SLICE_2_UNCORRECTED_ERROR_DISINTf 9496
#define METER_EVEN_SLICE_3_CORRECTED_ERRORf 9497
#define METER_EVEN_SLICE_3_CORRECTED_ERROR_DISINTf 9498
#define METER_EVEN_SLICE_3_ENABLE_ECCf 9499
#define METER_EVEN_SLICE_3_ERROR_ADDRf 9500
#define METER_EVEN_SLICE_3_FORCE_UNCORRECTABLE_ERRORf 9501
#define METER_EVEN_SLICE_3_INITf 9502
#define METER_EVEN_SLICE_3_INIT_DONEf 9503
#define METER_EVEN_SLICE_3_INIT_DONE_DISINTf 9504
#define METER_EVEN_SLICE_3_UNCORRECTED_ERRORf 9505
#define METER_EVEN_SLICE_3_UNCORRECTED_ERROR_DISINTf 9506
#define METER_GRANf 9507
#define METER_GRANULARITYf 9508
#define METER_GROUP_TRAFFIC_COUNTER_NUMBERf 9509
#define METER_INDEX_EVENf 9510
#define METER_INDEX_ODDf 9511
#define METER_MODE_EXTf 9512
#define METER_MODE_INTf 9513
#define METER_ODD_SLICE_0_CORRECTED_ERRORf 9514
#define METER_ODD_SLICE_0_CORRECTED_ERROR_DISINTf 9515
#define METER_ODD_SLICE_0_ENABLE_ECCf 9516
#define METER_ODD_SLICE_0_ERROR_ADDRf 9517
#define METER_ODD_SLICE_0_FORCE_UNCORRECTABLE_ERRORf 9518
#define METER_ODD_SLICE_0_INITf 9519
#define METER_ODD_SLICE_0_INIT_DONEf 9520
#define METER_ODD_SLICE_0_INIT_DONE_DISINTf 9521
#define METER_ODD_SLICE_0_UNCORRECTED_ERRORf 9522
#define METER_ODD_SLICE_0_UNCORRECTED_ERROR_DISINTf 9523
#define METER_ODD_SLICE_1_CORRECTED_ERRORf 9524
#define METER_ODD_SLICE_1_CORRECTED_ERROR_DISINTf 9525
#define METER_ODD_SLICE_1_ENABLE_ECCf 9526
#define METER_ODD_SLICE_1_ERROR_ADDRf 9527
#define METER_ODD_SLICE_1_FORCE_UNCORRECTABLE_ERRORf 9528
#define METER_ODD_SLICE_1_INITf 9529
#define METER_ODD_SLICE_1_INIT_DONEf 9530
#define METER_ODD_SLICE_1_INIT_DONE_DISINTf 9531
#define METER_ODD_SLICE_1_UNCORRECTED_ERRORf 9532
#define METER_ODD_SLICE_1_UNCORRECTED_ERROR_DISINTf 9533
#define METER_ODD_SLICE_2_CORRECTED_ERRORf 9534
#define METER_ODD_SLICE_2_CORRECTED_ERROR_DISINTf 9535
#define METER_ODD_SLICE_2_ENABLE_ECCf 9536
#define METER_ODD_SLICE_2_ERROR_ADDRf 9537
#define METER_ODD_SLICE_2_FORCE_UNCORRECTABLE_ERRORf 9538
#define METER_ODD_SLICE_2_INITf 9539
#define METER_ODD_SLICE_2_INIT_DONEf 9540
#define METER_ODD_SLICE_2_INIT_DONE_DISINTf 9541
#define METER_ODD_SLICE_2_UNCORRECTED_ERRORf 9542
#define METER_ODD_SLICE_2_UNCORRECTED_ERROR_DISINTf 9543
#define METER_ODD_SLICE_3_CORRECTED_ERRORf 9544
#define METER_ODD_SLICE_3_CORRECTED_ERROR_DISINTf 9545
#define METER_ODD_SLICE_3_ENABLE_ECCf 9546
#define METER_ODD_SLICE_3_ERROR_ADDRf 9547
#define METER_ODD_SLICE_3_FORCE_UNCORRECTABLE_ERRORf 9548
#define METER_ODD_SLICE_3_INITf 9549
#define METER_ODD_SLICE_3_INIT_DONEf 9550
#define METER_ODD_SLICE_3_INIT_DONE_DISINTf 9551
#define METER_ODD_SLICE_3_UNCORRECTED_ERRORf 9552
#define METER_ODD_SLICE_3_UNCORRECTED_ERROR_DISINTf 9553
#define METER_PAIR_INDEXf 9554
#define METER_PAIR_INDEX_EVENf 9555
#define METER_PAIR_INDEX_ODDf 9556
#define METER_PAIR_MODEf 9557
#define METER_PAIR_MODE_MODIFIERf 9558
#define METER_PORT_NUMf 9559
#define METER_SHARING_MODEf 9560
#define METER_SHARING_MODE_MODIFIERf 9561
#define METER_SPAREf 9562
#define METER_TEST_EVENf 9563
#define METER_TEST_ODDf 9564
#define METER_UPDATE_EVENf 9565
#define METER_UPDATE_ODDf 9566
#define METHODf 9567
#define MGMT_CONTEXTf 9568
#define MGMT_FRAME_COSf 9569
#define MGMT_FRAME_DPf 9570
#define MGMT_UPDATE_HITf 9571
#define MHf 9572
#define MH0f 9573
#define MH1f 9574
#define MH2f 9575
#define MHMf 9576
#define MH_BYTES_0_3f 9577
#define MH_BYTES_12_15f 9578
#define MH_BYTES_4_7f 9579
#define MH_BYTES_8_11f 9580
#define MH_INBANDf 9581
#define MH_INGRESS_TAGGED_SELf 9582
#define MH_L3f 9583
#define MH_OPCODEf 9584
#define MH_OPCODE_5f 9585
#define MH_OPCODE_OVERLAYf 9586
#define MH_PFMf 9587
#define MH_PRI0f 9588
#define MH_PRI1f 9589
#define MH_PRI10f 9590
#define MH_PRI11f 9591
#define MH_PRI12f 9592
#define MH_PRI13f 9593
#define MH_PRI14f 9594
#define MH_PRI15f 9595
#define MH_PRI2f 9596
#define MH_PRI3f 9597
#define MH_PRI4f 9598
#define MH_PRI5f 9599
#define MH_PRI6f 9600
#define MH_PRI7f 9601
#define MH_PRI8f 9602
#define MH_PRI9f 9603
#define MH_PRIORITYf 9604
#define MH_SRC_PID_ENABLEf 9605
#define MH_TCf 9606
#define MH_TC_MAP_ENABLEf 9607
#define MIB1_CORRECTED_ERRORf 9608
#define MIB1_CORRECTED_ERROR_MASKf 9609
#define MIB1_ENABLE_ECCf 9610
#define MIB1_FORCE_UNCORRECTABLE_ERRORf 9611
#define MIB1_UNCORRECTED_ERRORf 9612
#define MIB1_UNCORRECTED_ERROR_MASKf 9613
#define MIB2_CORRECTED_ERRORf 9614
#define MIB2_CORRECTED_ERROR_MASKf 9615
#define MIB2_ENABLE_ECCf 9616
#define MIB2_FORCE_UNCORRECTABLE_ERRORf 9617
#define MIB2_UNCORRECTED_ERRORf 9618
#define MIB2_UNCORRECTED_ERROR_MASKf 9619
#define MIB3_CORRECTED_ERRORf 9620
#define MIB3_CORRECTED_ERROR_MASKf 9621
#define MIB3_ENABLE_ECCf 9622
#define MIB3_FORCE_UNCORRECTABLE_ERRORf 9623
#define MIB3_UNCORRECTED_ERRORf 9624
#define MIB3_UNCORRECTED_ERROR_MASKf 9625
#define MIB4_CORRECTED_ERRORf 9626
#define MIB4_CORRECTED_ERROR_MASKf 9627
#define MIB4_ENABLE_ECCf 9628
#define MIB4_FORCE_UNCORRECTABLE_ERRORf 9629
#define MIB4_UNCORRECTED_ERRORf 9630
#define MIB4_UNCORRECTED_ERROR_MASKf 9631
#define MIB5_CORRECTED_ERRORf 9632
#define MIB5_CORRECTED_ERROR_MASKf 9633
#define MIB5_ENABLE_ECCf 9634
#define MIB5_FORCE_UNCORRECTABLE_ERRORf 9635
#define MIB5_UNCORRECTED_ERRORf 9636
#define MIB5_UNCORRECTED_ERROR_MASKf 9637
#define MIB_RSC_MEM0f 9638
#define MIB_RSC_MEM0_ERRf 9639
#define MIB_RSC_MEM0_TMf 9640
#define MIB_RSC_MEM1f 9641
#define MIB_RSC_MEM1_ERRf 9642
#define MIB_RSC_MEM1_TMf 9643
#define MIB_RSC_MEM2f 9644
#define MIB_RSC_MEM2_ERRf 9645
#define MIB_RSC_MEM2_TMf 9646
#define MIB_RSC_MEM3f 9647
#define MIB_RSC_MEM3_ERRf 9648
#define MIB_RSC_MEM4f 9649
#define MIB_RSC_MEM4_ERRf 9650
#define MIB_RSC_MEM_ENf 9651
#define MIB_TSC_MEM0f 9652
#define MIB_TSC_MEM0_ERRf 9653
#define MIB_TSC_MEM0_TMf 9654
#define MIB_TSC_MEM1f 9655
#define MIB_TSC_MEM1_ERRf 9656
#define MIB_TSC_MEM1_TMf 9657
#define MIB_TSC_MEM2f 9658
#define MIB_TSC_MEM2_ERRf 9659
#define MIB_TSC_MEM2_TMf 9660
#define MIB_TSC_MEM3f 9661
#define MIB_TSC_MEM3_ERRf 9662
#define MIB_TSC_MEM_ENf 9663
#define MIDL_RX_ENf 9664
#define MIDL_TX_ENf 9665
#define MIFGf 9666
#define MIIM_ADDR_MAP_ENABLEf 9667
#define MIIM_CYCLEf 9668
#define MIIM_DEVICE_ADDRESSf 9669
#define MIIM_DEVICE_ADDRESS_ENABLEf 9670
#define MIIM_FLIP_STATUS_BITf 9671
#define MIIM_LINK_SCAN_ENf 9672
#define MIIM_LINK_STATUS_BIT_POSITIONf 9673
#define MIIM_OP_DONEf 9674
#define MIIM_PAUSE_SCAN_ENf 9675
#define MIIM_RD_STARTf 9676
#define MIIM_SCAN_BUSYf 9677
#define MIIM_WR_STARTf 9678
#define MIM__ADD_ISID_TO_MACDAf 9679
#define MIM__BC_DROPf 9680
#define MIM__BVIDf 9681
#define MIM__BVID_VALIDf 9682
#define MIM__DELETE_VNTAGf 9683
#define MIM__DOT1P_MAPPING_PTRf 9684
#define MIM__DOT1P_PRI_SELECTf 9685
#define MIM__DVPf 9686
#define MIM__DVP_IS_NETWORK_PORTf 9687
#define MIM__EH_QUEUE_TAGf 9688
#define MIM__EH_TAG_TYPEf 9689
#define MIM__EH_TMf 9690
#define MIM__HG_ADD_SYS_RSVD_VIDf 9691
#define MIM__HG_HDR_SELf 9692
#define MIM__HG_L3_OVERRIDEf 9693
#define MIM__HG_LEARN_OVERRIDEf 9694
#define MIM__HG_MC_DST_MODIDf 9695
#define MIM__HG_MC_DST_PORT_NUMf 9696
#define MIM__HG_MODIFY_ENABLEf 9697
#define MIM__INTF_NUMf 9698
#define MIM__ISID_LOOKUP_TYPEf 9699
#define MIM__MAC_DA_PROFILE_INDEXf 9700
#define MIM__NEW_CFIf 9701
#define MIM__NEW_PRIf 9702
#define MIM__RESERVED_0f 9703
#define MIM__RESERVED_1f 9704
#define MIM__RESERVED_2f 9705
#define MIM__RESERVED_3f 9706
#define MIM__UMC_DROPf 9707
#define MIM__USE_VINTF_CTR_IDXf 9708
#define MIM__UUC_DROPf 9709
#define MIM__VINTF_CTR_IDXf 9710
#define MIM_ENABLE_DEFAULT_NETWORK_SVPf 9711
#define MIM_EN_DEF_NETWORK_SVPf 9712
#define MIM_ISID__DATAf 9713
#define MIM_ISID__DOT1P_MAPPING_PTRf 9714
#define MIM_ISID__DVPf 9715
#define MIM_ISID__ISIDf 9716
#define MIM_ISID__ISID_DOT1P_PRI_SELECTf 9717
#define MIM_ISID__KEYf 9718
#define MIM_ISID__NEW_CFIf 9719
#define MIM_ISID__NEW_PRIf 9720
#define MIM_ISID__RESERVEDf 9721
#define MIM_ISID__RESERVED_0f 9722
#define MIM_ISID__RESERVED_1f 9723
#define MIM_ISID__SD_TAG_ACTION_IF_NOT_PRESENTf 9724
#define MIM_ISID__SD_TAG_ACTION_IF_PRESENTf 9725
#define MIM_ISID__SD_TAG_DOT1P_PRI_SELECTf 9726
#define MIM_ISID__SD_TAG_REMARK_CFIf 9727
#define MIM_ISID__SD_TAG_TPID_INDEXf 9728
#define MIM_ISID__SD_TAG_VIDf 9729
#define MIM_ISID__SVPf 9730
#define MIM_ISID__VFIf 9731
#define MIM_MC_PROXY_ENABLEf 9732
#define MIM_MC_TERM_ENABLEf 9733
#define MIM_NVP__BMACSAf 9734
#define MIM_NVP__BVIDf 9735
#define MIM_NVP__DATAf 9736
#define MIM_NVP__ISID_LOOKUP_TYPEf 9737
#define MIM_NVP__KEYf 9738
#define MIM_NVP__MODULE_IDf 9739
#define MIM_NVP__PORT_NUMf 9740
#define MIM_NVP__RESERVED_0f 9741
#define MIM_NVP__SVPf 9742
#define MIM_NVP__Tf 9743
#define MIM_NVP__TGIDf 9744
#define MIM_OUTER_BITMAP_Af 9745
#define MIM_OUTER_BITMAP_Bf 9746
#define MIM_PAYLOAD_BITMAP_Af 9747
#define MIM_PAYLOAD_BITMAP_Bf 9748
#define MIM_PAYLOAD_TPID_ENABLEf 9749
#define MIM_TERMINATION_ALLOWEDf 9750
#define MIM_TERM_ENABLEf 9751
#define MIN_BKTf 9752
#define MIN_BUCKETf 9753
#define MIN_BUFFSf 9754
#define MIN_BWf 9755
#define MIN_BW_MASKf 9756
#define MIN_BW_VALUEf 9757
#define MIN_FIRST_READ_DELAYf 9758
#define MIN_FRM_SIZEf 9759
#define MIN_HI_THD_SELf 9760
#define MIN_IDXf 9761
#define MIN_INCOMING_HOPCOUNTf 9762
#define MIN_LATENCYf 9763
#define MIN_LIVE_TIME_PROFILEf 9764
#define MIN_LO_THD_SELf 9765
#define MIN_MTUf 9766
#define MIN_RECORD_LIFEf 9767
#define MIN_REFRESHf 9768
#define MIN_REF_RATEf 9769
#define MIN_RESETf 9770
#define MIN_SPf 9771
#define MIN_TCPHDR_SIZEf 9772
#define MIN_THDf 9773
#define MIN_THD_SELf 9774
#define MIN_THLDf 9775
#define MIN_THRESH1f 9776
#define MIN_THRESH2f 9777
#define MIP_HDR_NEXT_HDRf 9778
#define MIP_HDR_RESERVEDf 9779
#define MIP_HDR_TYPEf 9780
#define MIP_NHf 9781
#define MIP_TYPEf 9782
#define MIRRORf 9783
#define MIRROR0f 9784
#define MIRROR1f 9785
#define MIRROR_CHECKS_DISABLEf 9786
#define MIRROR_COUNTf 9787
#define MIRROR_ENf 9788
#define MIRROR_ENCAP_ENABLEf 9789
#define MIRROR_ENCAP_INDEXf 9790
#define MIRROR_INVALID_VLAN_DROPf 9791
#define MIRROR_OVERRIDEf 9792
#define MIRR_COSf 9793
#define MIRR_PKT_KEYf 9794
#define MIRR_PKT_MASKf 9795
#define MISCf 9796
#define MISC_PCIE_PARITY_MODEf 9797
#define MISMATCHEDf 9798
#define MISSED_REFRESHf 9799
#define MISSED_REFRESH_DISINTf 9800
#define MISSING_GRANT_ERRORf 9801
#define MISSING_GRANT_ERROR_DISINTf 9802
#define MISSING_SOP_EOP_DROPf 9803
#define MISSING_SOP_EOP_DROP_DISINTf 9804
#define MISSING_SOP_EOP_DROP_SELf 9805
#define MISSING_START_ERRf 9806
#define MISSING_START_ERR_DISINTf 9807
#define MIS_ALIGN_DMA_MRD_ADDR_ENf 9808
#define MLD_CHECKS_ENABLEf 9809
#define MLD_ENABLEf 9810
#define MLD_PKTS_UNICAST_IGNOREf 9811
#define MLD_PKT_DROPf 9812
#define MLD_PKT_TO_CPUf 9813
#define MLD_QUERY_FWD_ACTIONf 9814
#define MLD_QUERY_TO_CPUf 9815
#define MLD_REP_DONE_FWD_ACTIONf 9816
#define MLD_REP_DONE_TO_CPUf 9817
#define MMRP_FWD_ACTIONf 9818
#define MMRP_PKT_TO_CPUf 9819
#define MMU0f 9820
#define MMU0_SYS_RESET_Nf 9821
#define MMU1f 9822
#define MMU2f 9823
#define MMU3f 9824
#define MMU4f 9825
#define MMU5f 9826
#define MMU6f 9827
#define MMU7f 9828
#define MMU8f 9829
#define MMUBKP_LOOPBACK_ENf 9830
#define MMUECCOVERRIDEf 9831
#define MMUPORTENABLEf 9832
#define MMUPORTTXENABLEf 9833
#define MMU_CPU_COS_MEM_STBYf 9834
#define MMU_CPU_COS_MEM_TMf 9835
#define MMU_CREDIT_DELAYf 9836
#define MMU_FULL_UPDATE_ENABLEf 9837
#define MMU_GROUP_INTRf 9838
#define MMU_MEMFAILSTATUSf 9839
#define MMU_PARITYERRORf 9840
#define MMU_PARITYERROR_CCPf 9841
#define MMU_PARITYERROR_CFAPf 9842
#define MMU_PARITYERROR_XQ0f 9843
#define MMU_PARITYERROR_XQ1f 9844
#define MMU_PARITYERROR_XQ2f 9845
#define MMU_PASSTHRU_0f 9846
#define MMU_PASSTHRU_1f 9847
#define MMU_PASSTHRU_2f 9848
#define MMU_PP_NONPC_STATS_REGS_BMAPf 9849
#define MMU_PP_PC_STATS_REGS_BMAPf 9850
#define MMU_SOFT_RESET_Lf 9851
#define MMU_SOFT_RESET_Nf 9852
#define MMU_STATS_COS_BMAPf 9853
#define MMU_STATS_ENf 9854
#define MMU_STATS_PORTS_BMAPf 9855
#define MMU_TO_CMIC_MEMFAIL_INTRf 9856
#define MMU_XQEG_ERRf 9857
#define MM_STPf 9858
#define MM_STRTf 9859
#define MODf 9860
#define MOD1_SELf 9861
#define MODEf 9862
#define MODE0f 9863
#define MODE1f 9864
#define MODEFORCEf 9865
#define MODE_1_BITMAPf 9866
#define MODE_2f 9867
#define MODE_4f 9868
#define MODE_BITf 9869
#define MODE_MASKf 9870
#define MODE_MASK0f 9871
#define MODE_MASK1f 9872
#define MODE_RBf 9873
#define MODIDf 9874
#define MODID0f 9875
#define MODID1f 9876
#define MODID2f 9877
#define MODID3f 9878
#define MODID_0f 9879
#define MODID_1f 9880
#define MODID_2f 9881
#define MODID_3f 9882
#define MODID_EN0f 9883
#define MODID_EN1f 9884
#define MODID_EN2f 9885
#define MODID_EN3f 9886
#define MODPORT_MAP_EM_PAR_ERRf 9887
#define MODPORT_MAP_EM_TMf 9888
#define MODPORT_MAP_EM_WWf 9889
#define MODPORT_MAP_IM_PAR_ERRf 9890
#define MODPORT_MAP_IM_TMf 9891
#define MODPORT_MAP_IM_WWf 9892
#define MODPORT_MAP_INDEX_UPPERf 9893
#define MODPORT_MAP_M0_PAR_ERRf 9894
#define MODPORT_MAP_M0_PMf 9895
#define MODPORT_MAP_M0_TMf 9896
#define MODPORT_MAP_M1_PAR_ERRf 9897
#define MODPORT_MAP_M1_PMf 9898
#define MODPORT_MAP_M1_TMf 9899
#define MODPORT_MAP_M2_PAR_ERRf 9900
#define MODPORT_MAP_M2_PMf 9901
#define MODPORT_MAP_M2_TMf 9902
#define MODPORT_MAP_M3_PAR_ERRf 9903
#define MODPORT_MAP_M3_PMf 9904
#define MODPORT_MAP_M3_TMf 9905
#define MODPORT_MAP_MIRROR_1_PAR_ERRf 9906
#define MODPORT_MAP_MIRROR_PAR_ERRf 9907
#define MODPORT_MAP_SELf 9908
#define MODPORT_MAP_SW_PAR_ERRf 9909
#define MODPORT_MAP_SW_PMf 9910
#define MODPORT_MAP_SW_TMf 9911
#define MODPORT_MAP_SW_WWf 9912
#define MODPORT_TABLE_SELf 9913
#define MODULE0f 9914
#define MODULE1f 9915
#define MODULE2f 9916
#define MODULE3f 9917
#define MODULE4f 9918
#define MODULE5f 9919
#define MODULE6f 9920
#define MODULE7f 9921
#define MODULEID_OFFSETf 9922
#define MODULE_HEADERf 9923
#define MODULE_IDf 9924
#define MODULE_ID_0f 9925
#define MODULE_ID_1f 9926
#define MODULE_ID_2f 9927
#define MODULE_ID_3f 9928
#define MODULE_ID_4f 9929
#define MODULE_ID_5f 9930
#define MODULE_ID_6f 9931
#define MODULE_ID_7f 9932
#define MODULE_ID_OFFSETf 9933
#define MOD_64_MODEf 9934
#define MOD_Af 9935
#define MOD_Bf 9936
#define MOD_Cf 9937
#define MOD_Df 9938
#define MOD_IDf 9939
#define MOD_MAPf 9940
#define MOD_MAP_PARITY_ENf 9941
#define MOD_MAP_PAR_ERRf 9942
#define MOD_MAP_TMf 9943
#define MOD_MAP_WWf 9944
#define MOLEf 9945
#define MOLE_MASKf 9946
#define MOLE_VALUEf 9947
#define MONTHf 9948
#define MON_DLL_MODEf 9949
#define MON_SLICE_NUMf 9950
#define MON_TX_DLLf 9951
#define MOP_POLICYf 9952
#define MOTP_CHECKSUM_ERRf 9953
#define MOTP_CHECKSUM_ORf 9954
#define MOVE_RSVD_ENABLEf 9955
#define MPBERRORPOINTERf 9956
#define MPLS__BC_DROPf 9957
#define MPLS__DELETE_VNTAGf 9958
#define MPLS__DVPf 9959
#define MPLS__DVP_IS_NETWORK_PORTf 9960
#define MPLS__EH_QUEUE_TAGf 9961
#define MPLS__EH_TAG_TYPEf 9962
#define MPLS__EH_TMf 9963
#define MPLS__HG_ADD_SYS_RSVD_VIDf 9964
#define MPLS__HG_HDR_SELf 9965
#define MPLS__HG_L3_OVERRIDEf 9966
#define MPLS__HG_LEARN_OVERRIDEf 9967
#define MPLS__HG_MC_DST_MODIDf 9968
#define MPLS__HG_MC_DST_PORT_NUMf 9969
#define MPLS__HG_MODIFY_ENABLEf 9970
#define MPLS__INTF_NUMf 9971
#define MPLS__MAC_DA_PROFILE_INDEXf 9972
#define MPLS__PW_INIT_NUMf 9973
#define MPLS__RESERVEDf 9974
#define MPLS__RESERVED_0f 9975
#define MPLS__RESERVED_1f 9976
#define MPLS__RESERVED_2f 9977
#define MPLS__UMC_DROPf 9978
#define MPLS__USE_VINTF_CTR_IDXf 9979
#define MPLS__UUC_DROPf 9980
#define MPLS__VC_AND_SWAP_INDEXf 9981
#define MPLS__VINTF_CTR_IDXf 9982
#define MPLSERR_TOCPUf 9983
#define MPLS_ACTIONf 9984
#define MPLS_ACTION_IF_BOSf 9985
#define MPLS_ACTION_IF_NOT_BOSf 9986
#define MPLS_DECAPf 9987
#define MPLS_DONOT_CHANGE_INNER_L2f 9988
#define MPLS_DONT_CHANGE_INNER_EXPf 9989
#define MPLS_ENABLEf 9990
#define MPLS_ENTRY_0f 9991
#define MPLS_ENTRY_1f 9992
#define MPLS_ENTRY_2f 9993
#define MPLS_ENTRY_3f 9994
#define MPLS_ENTRY_PAR_ERRf 9995
#define MPLS_ETHERTYPE0f 9996
#define MPLS_ETHERTYPE1f 9997
#define MPLS_EXPf 9998
#define MPLS_EXP_0f 9999
#define MPLS_EXP_1f 10000
#define MPLS_EXP_2f 10001
#define MPLS_EXP_3f 10002
#define MPLS_EXP_MAPPING_PTRf 10003
#define MPLS_EXP_MAPPING_PTR_0f 10004
#define MPLS_EXP_MAPPING_PTR_1f 10005
#define MPLS_EXP_MAPPING_PTR_2f 10006
#define MPLS_EXP_MAPPING_PTR_3f 10007
#define MPLS_EXP_SELECTf 10008
#define MPLS_EXP_SELECT_0f 10009
#define MPLS_EXP_SELECT_1f 10010
#define MPLS_EXP_SELECT_2f 10011
#define MPLS_EXP_SELECT_3f 10012
#define MPLS_EXP_SOURCEf 10013
#define MPLS_FIELD_BITMAP_Af 10014
#define MPLS_FIELD_BITMAP_Bf 10015
#define MPLS_HASH_ENABLEf 10016
#define MPLS_IINTFf 10017
#define MPLS_INVALID_ACTIONf 10018
#define MPLS_INVALID_PAYLOADf 10019
#define MPLS_L2_PAYLOAD_BITMAP_Af 10020
#define MPLS_L2_PAYLOAD_BITMAP_Bf 10021
#define MPLS_L3_PAYLOAD_BITMAP_Af 10022
#define MPLS_L3_PAYLOAD_BITMAP_Bf 10023
#define MPLS_LABELf 10024
#define MPLS_LABEL1f 10025
#define MPLS_LABEL2f 10026
#define MPLS_LABEL_0f 10027
#define MPLS_LABEL_1f 10028
#define MPLS_LABEL_2f 10029
#define MPLS_LABEL_3f 10030
#define MPLS_LABEL_ACTIONf 10031
#define MPLS_LABEL_HASH_ENABLEf 10032
#define MPLS_LABEL_MISSf 10033
#define MPLS_LABEL_PRIf 10034
#define MPLS_LSR_PEf 10035
#define MPLS_MODIFY_INNER_TTLf 10036
#define MPLS_NEW_LABELf 10037
#define MPLS_OUTER_BITMAP_Af 10038
#define MPLS_OUTER_BITMAP_Bf 10039
#define MPLS_PER_VLAN_ENABLEf 10040
#define MPLS_PORT_CHECKf 10041
#define MPLS_PUSH_ACTION_0f 10042
#define MPLS_PUSH_ACTION_1f 10043
#define MPLS_PUSH_ACTION_2f 10044
#define MPLS_PUSH_ACTION_3f 10045
#define MPLS_SEQ_NUM_FAIL_TOCPUf 10046
#define MPLS_STAGEf 10047
#define MPLS_TERMINATION_ALLOWEDf 10048
#define MPLS_TTLf 10049
#define MPLS_TTL_0f 10050
#define MPLS_TTL_1f 10051
#define MPLS_TTL_2f 10052
#define MPLS_TTL_3f 10053
#define MPLS_TTL_CHECK_FAILf 10054
#define MPLS_TUNNEL_INDEXf 10055
#define MPLS_TUNNEL_LABEL1f 10056
#define MPLS_TUNNEL_LABEL2f 10057
#define MPLS_TUNNEL_LABEL_QOS_INDEXf 10058
#define MPLS_UNUSED_0f 10059
#define MPLS_UNUSED_1f 10060
#define MPLS_UNUSED_2f 10061
#define MPLS_USE_OUTER_EXPf 10062
#define MPLS_USE_OUTER_TTLf 10063
#define MPLS_USE_PRIf 10064
#define MPLS_VLAN_HASH_ENABLEf 10065
#define MP_OFFSETf 10066
#define MP_PRIf 10067
#define MR0f 10068
#define MR1f 10069
#define MR2f 10070
#define MR3f 10071
#define MRST_COMPLETEf 10072
#define MRS_SELECTf 10073
#define MRU_IN_LINES_DIV_BUFFSIZEf 10074
#define MRU_IN_LINES_MOD_BUFFSIZEf 10075
#define MS0_PORT_MODEf 10076
#define MS0_RESETf 10077
#define MS0_SYS_RESET_Nf 10078
#define MS1_PORT_MODEf 10079
#define MS1_RESETf 10080
#define MS1_SYS_RESET_Nf 10081
#define MSBf 10082
#define MSBMIDL_OFFSET_RXf 10083
#define MSBMIDL_OFFSET_TXf 10084
#define MSB_RAM_OUTPUTf 10085
#define MSB_VLANf 10086
#define MSGPOLLINGPERIODf 10087
#define MSG_DONEf 10088
#define MSG_PORTf 10089
#define MSG_REGf 10090
#define MSG_STARTf 10091
#define MSG_TYPEf 10092
#define MSINVSEf 10093
#define MSINVSE_DISINTf 10094
#define MSINVSE_SELf 10095
#define MSI_PACING_DELAYf 10096
#define MSM_LOST_BYTE_ALIGNMENTf 10097
#define MSM_OFFf 10098
#define MSM_RUN_BYTE_ALIGNMENTf 10099
#define MSM_RUN_TIME_ALIGNf 10100
#define MSTATEf 10101
#define MSTP_PKT_DROP_CTRf 10102
#define MSTP_TBLf 10103
#define MSTR_KAf 10104
#define MSTR_KIf 10105
#define MSTR_KPf 10106
#define MSTR_Q_MAX_ENf 10107
#define MST_ENf 10108
#define MST_MODEf 10109
#define MSYS_CELL_0_ERRf 10110
#define MSYS_CELL_1_ERRf 10111
#define MSYS_COPYCNT_COUNT_ERRf 10112
#define MSYS_COPYCNT_PTR_ERRf 10113
#define MSYS_INGBUF_CELL_INCONSISTENCY_ERRf 10114
#define MSYS_INGBUF_OVERFLOW_ERRf 10115
#define MSYS_ING_STAT_ERRf 10116
#define MSYS_IPMC_IF_NO_ERRf 10117
#define MSYS_IPMC_PTR_ERRf 10118
#define MSYS_NXTPTR_0_ERRf 10119
#define MSYS_NXTPTR_1_ERRf 10120
#define MSYS_PKT_0_ERRf 10121
#define MSYS_PKT_1_ERRf 10122
#define MSYS_PTR_BLOCK_0_ERRf 10123
#define MSYS_PTR_BLOCK_1_ERRf 10124
#define MSYS_PTR_CTRL0_ERRf 10125
#define MSYS_PTR_CTRL1_ERRf 10126
#define MSYS_PTR_RELEASE_MGR_ERRf 10127
#define MS_ICV_FAILED_DROPf 10128
#define MS_ICV_FAILED_DROP_DISINTf 10129
#define MS_ICV_FAILED_DROP_SELf 10130
#define MS_NO_SA_SC_ERR_DROPf 10131
#define MS_NO_SA_SC_ERR_DROP_DISINTf 10132
#define MS_NO_SA_SC_ERR_DROP_SELf 10133
#define MS_PIMSM_HDRf 10134
#define MS_REPLAY_FAILED_DROPf 10135
#define MS_REPLAY_FAILED_DROP_DISINTf 10136
#define MS_REPLAY_FAILED_DROP_SELf 10137
#define MS_STARTCNTf 10138
#define MS_UPORT_DROPf 10139
#define MS_UPORT_DROP_DISINTf 10140
#define MS_UPORT_DROP_SELf 10141
#define MS_VECTORf 10142
#define MTP_0f 10143
#define MTP_1f 10144
#define MTP_2f 10145
#define MTP_3f 10146
#define MTP_COSf 10147
#define MTP_COS_ENABLEf 10148
#define MTP_DST_MODIDf 10149
#define MTP_DST_PORTf 10150
#define MTP_INDEXf 10151
#define MTP_INDEX0f 10152
#define MTP_INDEX1f 10153
#define MTP_INDEX2f 10154
#define MTP_INDEX3f 10155
#define MTP_INDEX_SPAREf 10156
#define MTP_MODEf 10157
#define MTP_TYPEf 10158
#define MTP_USE_MODEf 10159
#define MTRIf 10160
#define MTRI_ERRORf 10161
#define MTRI_ERROR_DISINTf 10162
#define MTRI_PRI_BKPf 10163
#define MTRO_CPU_PKT_CORRECTED_ERRORf 10164
#define MTRO_CPU_PKT_CORRECTED_ERROR_DISINTf 10165
#define MTRO_CPU_PKT_ENABLE_ECCf 10166
#define MTRO_CPU_PKT_FORCE_UNCORRECTABLE_ERRORf 10167
#define MTRO_CPU_PKT_UNCORRECTED_ERRORf 10168
#define MTRO_CPU_PKT_UNCORRECTED_ERROR_DISINTf 10169
#define MTRO_ERRORf 10170
#define MTRO_ERROR_DISINTf 10171
#define MTRO_PARITY_CHK_ENf 10172
#define MTRO_PAR_ERRf 10173
#define MTRO_PAR_ERR_ENf 10174
#define MTRO_SHAPE_G0_BUCKET_CORRECTED_ERRORf 10175
#define MTRO_SHAPE_G0_BUCKET_CORRECTED_ERROR_DISINTf 10176
#define MTRO_SHAPE_G0_BUCKET_ENABLE_ECCf 10177
#define MTRO_SHAPE_G0_BUCKET_FORCE_UNCORRECTABLE_ERRORf 10178
#define MTRO_SHAPE_G0_BUCKET_UNCORRECTED_ERRORf 10179
#define MTRO_SHAPE_G0_BUCKET_UNCORRECTED_ERROR_DISINTf 10180
#define MTRO_SHAPE_G0_CONFIG_CORRECTED_ERRORf 10181
#define MTRO_SHAPE_G0_CONFIG_CORRECTED_ERROR_DISINTf 10182
#define MTRO_SHAPE_G0_CONFIG_ENABLE_ECCf 10183
#define MTRO_SHAPE_G0_CONFIG_FORCE_UNCORRECTABLE_ERRORf 10184
#define MTRO_SHAPE_G0_CONFIG_UNCORRECTED_ERRORf 10185
#define MTRO_SHAPE_G0_CONFIG_UNCORRECTED_ERROR_DISINTf 10186
#define MTRO_SHAPE_G1_BUCKET_CORRECTED_ERRORf 10187
#define MTRO_SHAPE_G1_BUCKET_CORRECTED_ERROR_DISINTf 10188
#define MTRO_SHAPE_G1_BUCKET_ENABLE_ECCf 10189
#define MTRO_SHAPE_G1_BUCKET_FORCE_UNCORRECTABLE_ERRORf 10190
#define MTRO_SHAPE_G1_BUCKET_UNCORRECTED_ERRORf 10191
#define MTRO_SHAPE_G1_BUCKET_UNCORRECTED_ERROR_DISINTf 10192
#define MTRO_SHAPE_G1_CONFIG_CORRECTED_ERRORf 10193
#define MTRO_SHAPE_G1_CONFIG_CORRECTED_ERROR_DISINTf 10194
#define MTRO_SHAPE_G1_CONFIG_ENABLE_ECCf 10195
#define MTRO_SHAPE_G1_CONFIG_FORCE_UNCORRECTABLE_ERRORf 10196
#define MTRO_SHAPE_G1_CONFIG_UNCORRECTED_ERRORf 10197
#define MTRO_SHAPE_G1_CONFIG_UNCORRECTED_ERROR_DISINTf 10198
#define MTRO_SHAPE_G2_BUCKET_CORRECTED_ERRORf 10199
#define MTRO_SHAPE_G2_BUCKET_CORRECTED_ERROR_DISINTf 10200
#define MTRO_SHAPE_G2_BUCKET_ENABLE_ECCf 10201
#define MTRO_SHAPE_G2_BUCKET_FORCE_UNCORRECTABLE_ERRORf 10202
#define MTRO_SHAPE_G2_BUCKET_UNCORRECTED_ERRORf 10203
#define MTRO_SHAPE_G2_BUCKET_UNCORRECTED_ERROR_DISINTf 10204
#define MTRO_SHAPE_G2_CONFIG_CORRECTED_ERRORf 10205
#define MTRO_SHAPE_G2_CONFIG_CORRECTED_ERROR_DISINTf 10206
#define MTRO_SHAPE_G2_CONFIG_ENABLE_ECCf 10207
#define MTRO_SHAPE_G2_CONFIG_FORCE_UNCORRECTABLE_ERRORf 10208
#define MTRO_SHAPE_G2_CONFIG_UNCORRECTED_ERRORf 10209
#define MTRO_SHAPE_G2_CONFIG_UNCORRECTED_ERROR_DISINTf 10210
#define MTRO_SHAPE_G3_BUCKET_CORRECTED_ERRORf 10211
#define MTRO_SHAPE_G3_BUCKET_CORRECTED_ERROR_DISINTf 10212
#define MTRO_SHAPE_G3_BUCKET_ENABLE_ECCf 10213
#define MTRO_SHAPE_G3_BUCKET_FORCE_UNCORRECTABLE_ERRORf 10214
#define MTRO_SHAPE_G3_BUCKET_UNCORRECTED_ERRORf 10215
#define MTRO_SHAPE_G3_BUCKET_UNCORRECTED_ERROR_DISINTf 10216
#define MTRO_SHAPE_G3_CONFIG_CORRECTED_ERRORf 10217
#define MTRO_SHAPE_G3_CONFIG_CORRECTED_ERROR_DISINTf 10218
#define MTRO_SHAPE_G3_CONFIG_ENABLE_ECCf 10219
#define MTRO_SHAPE_G3_CONFIG_FORCE_UNCORRECTABLE_ERRORf 10220
#define MTRO_SHAPE_G3_CONFIG_UNCORRECTED_ERRORf 10221
#define MTRO_SHAPE_G3_CONFIG_UNCORRECTED_ERROR_DISINTf 10222
#define MTUf 10223
#define MTUERRf 10224
#define MTU_CPU_COSf 10225
#define MTU_ENABLEf 10226
#define MTU_LENf 10227
#define MTU_QUANTAf 10228
#define MTU_QUANTA_SELECTf 10229
#define MTU_SIZEf 10230
#define MTU_TOCPUf 10231
#define MTU_VALUEf 10232
#define MULT1f 10233
#define MULT2f 10234
#define MULTIf 10235
#define MULTICASTf 10236
#define MULTIPLE_ACCOUNTING_FIX_ENf 10237
#define MULTIPLE_ERRf 10238
#define MULTIPLE_ERR_0f 10239
#define MULTIPLE_ERR_1f 10240
#define MULTIPLE_ITERf 10241
#define MULTIPLE_SBUS_CMD_SPACINGf 10242
#define MULTIPRTS_DEFf 10243
#define MULTI_USEf 10244
#define MUXED_STATUSf 10245
#define MUX_CTRLf 10246
#define MVRPf 10247
#define MVR_ENTRYf 10248
#define MY_MODIDf 10249
#define MY_MODID0f 10250
#define MY_MODID1f 10251
#define MY_MODULE_IDf 10252
#define MY_STATIONf 10253
#define MY_STATION_DATA_PAR_INTRf 10254
#define MY_STATION_DATA_PMf 10255
#define MY_STATION_DATA_TMf 10256
#define MY_TGIDf 10257
#define M_ENABLEf 10258
#define M_ON_PORTf 10259
#define M_PORTf 10260
#define M_PRESERVE_FMTf 10261
#define M_STACKf 10262
#define M_UNTAGf 10263
#define N1DIVf 10264
#define NACKf 10265
#define NDIV_DITHER_MFBf 10266
#define NDIV_INTf 10267
#define NDIV_MODEf 10268
#define NDIV_PWRDNf 10269
#define NDRIVER_PVT_DONEf 10270
#define ND_PKT_DROPf 10271
#define ND_PKT_TO_CPUf 10272
#define NEIGHBOR_DISCf 10273
#define NETLOGIC_XYf 10274
#define NETWORK_PORTf 10275
#define NEWCMDf 10276
#define NEWDSCP_TOSf 10277
#define NEWPRIf 10278
#define NEW_CFIf 10279
#define NEW_CFI_0f 10280
#define NEW_CFI_1f 10281
#define NEW_CFI_2f 10282
#define NEW_CFI_3f 10283
#define NEW_CNGf 10284
#define NEW_COSf 10285
#define NEW_CPU_COSf 10286
#define NEW_DOT1Pf 10287
#define NEW_DSCPf 10288
#define NEW_ICFIf 10289
#define NEW_INNER_CFIf 10290
#define NEW_INNER_DOT1Pf 10291
#define NEW_INNER_VLANf 10292
#define NEW_INT_PRIf 10293
#define NEW_INT_PRIORITYf 10294
#define NEW_IPRIf 10295
#define NEW_IRPEf 10296
#define NEW_IVIDf 10297
#define NEW_IVID_SPAREf 10298
#define NEW_IVID_SVPGf 10299
#define NEW_IVID_SVPG_SELf 10300
#define NEW_MAX_LATENCYf 10301
#define NEW_OCFIf 10302
#define NEW_OPRIf 10303
#define NEW_ORPEf 10304
#define NEW_OTAG_VPTAGf 10305
#define NEW_OTAG_VPTAG_SELf 10306
#define NEW_OUTER_CFIf 10307
#define NEW_OUTER_DOT1Pf 10308
#define NEW_OUTER_VLANf 10309
#define NEW_OVIDf 10310
#define NEW_PKT_PRIORITYf 10311
#define NEW_PRIf 10312
#define NEW_PRIORITYf 10313
#define NEW_PRI_0f 10314
#define NEW_PRI_1f 10315
#define NEW_PRI_2f 10316
#define NEW_PRI_3f 10317
#define NEW_TCP_FLAGSf 10318
#define NEW_TTLf 10319
#define NEW_VIDf 10320
#define NEW_VLANf 10321
#define NEW_VLAN_IDf 10322
#define NEW_VPTAGf 10323
#define NEXTCELLPOINTERf 10324
#define NEXTPf 10325
#define NEXTPOINTERCRCERRORf 10326
#define NEXTPOINTERCRCERRORSf 10327
#define NEXTPTRf 10328
#define NEXT_BUFFERf 10329
#define NEXT_CELL_ENDf 10330
#define NEXT_CELL_PTRf 10331
#define NEXT_CELL_SHAREDf 10332
#define NEXT_FRAG_PKTf 10333
#define NEXT_HOPf 10334
#define NEXT_HOP_INDEXf 10335
#define NEXT_HOP_INDEX0f 10336
#define NEXT_HOP_INDEX1f 10337
#define NEXT_HOP_INDEX_0f 10338
#define NEXT_HOP_INDEX_1f 10339
#define NEXT_HOP_INDEX_UNUSEDf 10340
#define NEXT_HOP_INDEX_UNUSED_0f 10341
#define NEXT_HOP_INDEX_UNUSED_1f 10342
#define NEXT_HOP_INDEX_UNUSED_2f 10343
#define NEXT_HOP_INDEX_UNUSED_3f 10344
#define NEXT_HOP_TMf 10345
#define NEXT_HOP_WWf 10346
#define NEXT_PKTf 10347
#define NEXT_PNf 10348
#define NEXT_POINTERf 10349
#define NEXT_PRIf 10350
#define NEXT_PTRf 10351
#define NEXT_PTR_HIf 10352
#define NEXT_SCPf 10353
#define NEXT_XQ_POINTERf 10354
#define NEXT_XQ_POINTER_ECCf 10355
#define NHG_ERRORSf 10356
#define NHIf 10357
#define NHI_TMf 10358
#define NHOP_INDEXf 10359
#define NHOP_INDXf 10360
#define NHOP_PAR_ERRf 10361
#define NH_OFFSETf 10362
#define NIP_L3ERR_TOCPUf 10363
#define NIV_ERROR_DROP_PAR_ERRf 10364
#define NIV_FORWARDING_DROP_PAR_ERRf 10365
#define NIV_FORWARDING_DROP_TOCPUf 10366
#define NIV_NAMESPACEf 10367
#define NIV_PRUNE_ENABLEf 10368
#define NIV_RPF_CHECK_ENABLEf 10369
#define NIV_RPF_CHECK_FAIL_TOCPUf 10370
#define NIV_UPLINK_PORTf 10371
#define NIV_VIF_IDf 10372
#define NIV_VIF_LOOKUP_ENABLEf 10373
#define NIV_VLAN_TAGGED_PAR_ERRf 10374
#define NL7K_350_MODEf 10375
#define NMP_PRIf 10376
#define NNIf 10377
#define NNI_PORTf 10378
#define NOCOPY_ON_OVERFLOWf 10379
#define NODE_PROFILE_PTRf 10380
#define NODE_TYPEf 10381
#define NOHEAD_DPf 10382
#define NOHEAD_ECNf 10383
#define NOHEAD_ECTf 10384
#define NOHEAD_LBIDf 10385
#define NOHEAD_LEN_ADJ_IDXf 10386
#define NOHEAD_MCf 10387
#define NOHEAD_QUEUEf 10388
#define NOHEAD_SIDf 10389
#define NOHEAD_Tf 10390
#define NOHEAD_TYPEf 10391
#define NOMATCHACTIONf 10392
#define NONCPU_CELL_WAIT_COUNTf 10393
#define NONFRAGMCNTf 10394
#define NONSTATICMOVE_TOCPUf 10395
#define NONTCP_DROPENDPOINTf 10396
#define NONTCP_DROPSTARTPOINTf 10397
#define NONTCP_DROP_THDf 10398
#define NONTCP_MAXDROPRATEf 10399
#define NONTCP_RED_DROP_THDf 10400
#define NONTCP_YELLOW_DROP_THDf 10401
#define NONUCAST_TRUNK_BLOCK_MASK_PAR_ERRf 10402
#define NONUCAST_TRUNK_BLOCK_MASK_PMf 10403
#define NONUCAST_TRUNK_BLOCK_MASK_TMf 10404
#define NONUC_VLAN_SHAPING_ENABLEf 10405
#define NONZERO_CBLOCKSf 10406
#define NON_FRAGMENT_MASKf 10407
#define NON_UC_EM_MTP_INDEXf 10408
#define NON_UC_EM_MTP_INDEX0f 10409
#define NON_UC_EM_MTP_INDEX1f 10410
#define NON_UC_EM_MTP_INDEX2f 10411
#define NON_UC_EM_MTP_INDEX3f 10412
#define NON_UC_TRUNK_HASH_DST_ENABLEf 10413
#define NON_UC_TRUNK_HASH_MOD_PORT_ENABLEf 10414
#define NON_UC_TRUNK_HASH_SRC_ENABLEf 10415
#define NON_UC_TRUNK_HASH_USE_RTAG7f 10416
#define NOPRIf 10417
#define NOP_CLOCKSf 10418
#define NOT_FOUNDf 10419
#define NOT_USEDf 10420
#define NOW_LOCKEDf 10421
#define NO_BOFFf 10422
#define NO_CONNECTf 10423
#define NO_L2MPLS_ENCAPf 10424
#define NO_LGTH_CHECKf 10425
#define NO_MPLS_DECAPf 10426
#define NO_PKT_MODf 10427
#define NO_SOM_FOR_CRC_HCFCf 10428
#define NO_SOM_FOR_CRC_LLFCf 10429
#define NO_SOP_FOR_CRC_HGf 10430
#define NO_SW_COPYf 10431
#define NO_UDP_TNL_CSf 10432
#define NO_USE_1f 10433
#define NPLPCFf 10434
#define NSf 10435
#define NS_COUNTf 10436
#define NS_INVALID_CHILD_NUMf 10437
#define NS_INVLAID_CHILD_NUM_DISINTf 10438
#define NS_RST_Lf 10439
#define NTH_CAPTf 10440
#define NTH_CAPTUREf 10441
#define NULL_FIELDf 10442
#define NULL_GRANTf 10443
#define NULL_MASKf 10444
#define NULL_MVR_DROP_COUNTf 10445
#define NULL_VALUEf 10446
#define NUMBYTESf 10447
#define NUM_BK2BK_CRWf 10448
#define NUM_BUFFSf 10449
#define NUM_COL_BITSf 10450
#define NUM_GRANTSf 10451
#define NUM_INST_DOPSf 10452
#define NUM_OF_CELLSf 10453
#define NUM_OF_ENTRIESf 10454
#define NUM_PORTSf 10455
#define NUM_PRE_DNOPSf 10456
#define NUM_PST_DNOPSf 10457
#define NUM_R2W_NOPSf 10458
#define NUM_W2R_NOPSf 10459
#define NVM_SADBYPf 10460
#define NVM_TMf 10461
#define NXTMAXPRIf 10462
#define NXTMAXPRI_MASKf 10463
#define NXTMAXPRI_VALUEf 10464
#define NXTPRIf 10465
#define NXTPRI_MASKf 10466
#define NXTPRI_VALUEf 10467
#define NXT_PTRf 10468
#define OACf 10469
#define OAM_DM_ENf 10470
#define OAM_DO_NOT_MODIFYf 10471
#define OAM_DO_NOT_MODIFY_PBMf 10472
#define OAM_ENABLEf 10473
#define OAM_HEADER_ERROR_TOCPUf 10474
#define OAM_LCPU_RX_CNT_DISABLEf 10475
#define OAM_LCPU_TX_CNT_DISABLEf 10476
#define OAM_LMEP_ENf 10477
#define OAM_LMEP_MDLf 10478
#define OAM_LM_BASE_PTRf 10479
#define OAM_LM_COUNTERS_TMf 10480
#define OAM_LM_ENf 10481
#define OAM_MESSAGEf 10482
#define OAM_PACKETf 10483
#define OAM_PBBTE_LOOKUP_ENABLEf 10484
#define OAM_SERVICE_PRI_MAPPING_PTRf 10485
#define OAM_SRCPORT0_RX_CNT_DISABLEf 10486
#define OAM_SRCPORT0_TX_CNT_DISABLEf 10487
#define OAM_TXf 10488
#define OAM_UNEXPECTED_PKT_TOCPUf 10489
#define OAM_UNKNOWN_OPCODE_VERSION_DROPf 10490
#define OAM_UNKNOWN_OPCODE_VERSION_TOCPUf 10491
#define OAM_UP_MEPf 10492
#define OBSERVATION_TIMESTAMPf 10493
#define OCFIf 10494
#define OCST_ENf 10495
#define ODD_BUFFER_CNTf 10496
#define ODD_HEAD_PCKT_LENGTHf 10497
#define ODD_METER_TMf 10498
#define ODD_PARITYf 10499
#define ODD_PARITY_0f 10500
#define ODD_PARITY_1f 10501
#define ODD_PARITY_2f 10502
#define ODD_PARITY_3f 10503
#define ODD_TAIL_PTRf 10504
#define ODP_MISSING_EOP_ERRORf 10505
#define ODP_MISSING_EOP_ERROR_DISINTf 10506
#define ODP_MISSING_EOP_ERROR_MASKf 10507
#define ODP_UNEXPECTED_EOP_ERRORf 10508
#define ODP_UNEXPECTED_EOP_ERROR_DISINTf 10509
#define ODP_UNEXPECTED_EOP_ERROR_MASKf 10510
#define ODT_CLK500_If 10511
#define ODT_ENABLEf 10512
#define ODT_PVT_DONEf 10513
#define OFFSETf 10514
#define OFFSET_BITSf 10515
#define OFFSET_ECMPf 10516
#define OFFSET_ENABLEf 10517
#define OFFSET_NONUCf 10518
#define OFFSET_PAGEf 10519
#define OFFSET_UCf 10520
#define OFFSET_VALUE0f 10521
#define OFFSET_VALUE1f 10522
#define OFFSET_VALUE2f 10523
#define OFFSET_VALUE3f 10524
#define OFFSET_VALUE4f 10525
#define OFFSET_VALUE5f 10526
#define OFFSET_VALUE6f 10527
#define OFFSET_VALUE7f 10528
#define OI2QB_TMf 10529
#define OI_INDEX_OFFSETf 10530
#define OI_RD_LENGTHf 10531
#define OI_RD_OFFSETf 10532
#define OI_WR_LENGTHf 10533
#define OI_WR_OFFSETf 10534
#define OLD_VLAN_IDf 10535
#define ONDIETERMf 10536
#define ONEK_TESTf 10537
#define ONLY_CLEAR_VALIDf 10538
#define OOBFC_CH_BASE0f 10539
#define OOBFC_CH_BASE1f 10540
#define OOBFC_CH_BASE2f 10541
#define OOBFC_CH_EN0f 10542
#define OOBFC_CH_EN1f 10543
#define OOBFC_CH_EN2f 10544
#define OOBFC_RX_ENABLEf 10545
#define OOBIF_IDf 10546
#define OOB_FC_SELf 10547
#define OOR_LOWER_POINTERf 10548
#define OOR_UPPER_POINTERf 10549
#define OPCODEf 10550
#define OPCODEWIDTHf 10551
#define OPERf 10552
#define OPERATIONf 10553
#define OPER_POINTTOPOINT_MACf 10554
#define OPER_REASONf 10555
#define OPRIf 10556
#define OPRI_CFI_SELf 10557
#define OPRI_MAPPING_PTRf 10558
#define OPRI_OCFI_MAPPING_PROFILEf 10559
#define OPRI_OCFI_SELf 10560
#define OPTIMAL_CANDIDATEf 10561
#define OPTIMAL_CANDIDATE_VALIDf 10562
#define OP_BUFFER_LIMIT_PRI0f 10563
#define OP_BUFFER_LIMIT_REDf 10564
#define OP_BUFFER_LIMIT_RED_CELLf 10565
#define OP_BUFFER_LIMIT_RED_PACKETf 10566
#define OP_BUFFER_LIMIT_RESUME_REDf 10567
#define OP_BUFFER_LIMIT_RESUME_RED_CELLf 10568
#define OP_BUFFER_LIMIT_RESUME_RED_PACKETf 10569
#define OP_BUFFER_LIMIT_RESUME_YELLOWf 10570
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLf 10571
#define OP_BUFFER_LIMIT_RESUME_YELLOW_PACKETf 10572
#define OP_BUFFER_LIMIT_YELLOWf 10573
#define OP_BUFFER_LIMIT_YELLOW_CELLf 10574
#define OP_BUFFER_LIMIT_YELLOW_PACKETf 10575
#define OP_BUFFER_SHARED_COUNTf 10576
#define OP_BUFFER_SHARED_COUNT_CELLf 10577
#define OP_BUFFER_SHARED_COUNT_OVERFLOWf 10578
#define OP_BUFFER_SHARED_COUNT_OVERFLOW_DISINTf 10579
#define OP_BUFFER_SHARED_COUNT_PACKETf 10580
#define OP_BUFFER_SHARED_COUNT_UNDERRUNf 10581
#define OP_BUFFER_SHARED_COUNT_UNDERRUN_DISINTf 10582
#define OP_BUFFER_SHARED_LIMITf 10583
#define OP_BUFFER_SHARED_LIMIT_CELLf 10584
#define OP_BUFFER_SHARED_LIMIT_PACKETf 10585
#define OP_BUFFER_SHARED_LIMIT_RESUMEf 10586
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLf 10587
#define OP_BUFFER_SHARED_LIMIT_RESUME_PACKETf 10588
#define OP_BUFFER_TOTAL_COUNTf 10589
#define OP_BUFFER_TOTAL_COUNT_CELLf 10590
#define OP_BUFFER_TOTAL_COUNT_PACKETf 10591
#define OP_CODEf 10592
#define OP_LIMIT_PRI0f 10593
#define OP_LIMIT_REDf 10594
#define OP_LIMIT_YELLOWf 10595
#define OP_MODE0f 10596
#define OP_MODE1f 10597
#define OP_MODE_RESETDLLf 10598
#define OP_PORT_1_8_COS0f 10599
#define OP_PORT_1_8_COS1f 10600
#define OP_PORT_1_8_COS2f 10601
#define OP_PORT_1_8_COS3f 10602
#define OP_PORT_1_8_COS4f 10603
#define OP_PORT_1_8_COS5f 10604
#define OP_PORT_1_8_COS6f 10605
#define OP_PORT_1_8_COS7f 10606
#define OP_PORT_1_8_COS8f 10607
#define OP_PORT_1_8_COS9f 10608
#define OP_PORT_9_16_COS0f 10609
#define OP_PORT_9_16_COS1f 10610
#define OP_PORT_9_16_COS2f 10611
#define OP_PORT_9_16_COS3f 10612
#define OP_PORT_9_16_COS4f 10613
#define OP_PORT_9_16_COS5f 10614
#define OP_PORT_9_16_COS6f 10615
#define OP_PORT_9_16_COS7f 10616
#define OP_PORT_9_16_COS8f 10617
#define OP_PORT_9_16_COS9f 10618
#define OP_PORT_DROP_STATE_BMPf 10619
#define OP_PORT_DROP_STATE_CELL_BMP0f 10620
#define OP_PORT_DROP_STATE_CELL_BMP1f 10621
#define OP_PORT_DROP_STATE_PACKET_BMP0f 10622
#define OP_PORT_DROP_STATE_PACKET_BMP1f 10623
#define OP_PORT_LIMIT_RED_CELLf 10624
#define OP_PORT_LIMIT_RED_PACKETf 10625
#define OP_PORT_LIMIT_RESUME_RED_CELLf 10626
#define OP_PORT_LIMIT_RESUME_RED_PACKETf 10627
#define OP_PORT_LIMIT_RESUME_YELLOW_CELLf 10628
#define OP_PORT_LIMIT_RESUME_YELLOW_PACKETf 10629
#define OP_PORT_LIMIT_YELLOW_CELLf 10630
#define OP_PORT_LIMIT_YELLOW_PACKETf 10631
#define OP_PORT_SHARED_COUNTf 10632
#define OP_PORT_SHARED_COUNT_CELLf 10633
#define OP_PORT_SHARED_COUNT_OVERFLOWf 10634
#define OP_PORT_SHARED_COUNT_OVERFLOW_DISINTf 10635
#define OP_PORT_SHARED_COUNT_PACKETf 10636
#define OP_PORT_SHARED_COUNT_UNDERRUNf 10637
#define OP_PORT_SHARED_COUNT_UNDERRUN_DISINTf 10638
#define OP_PORT_TOTAL_COUNTf 10639
#define OP_PORT_TOTAL_COUNT_CELLf 10640
#define OP_PORT_TOTAL_COUNT_PACKETf 10641
#define OP_QUEUE_MIN_COUNT_OVERFLOWf 10642
#define OP_QUEUE_MIN_COUNT_OVERFLOW_DISINTf 10643
#define OP_QUEUE_MIN_COUNT_UNDERRUNf 10644
#define OP_QUEUE_MIN_COUNT_UNDERRUN_DISINTf 10645
#define OP_QUEUE_SHARED_COUNT_OVERFLOWf 10646
#define OP_QUEUE_SHARED_COUNT_OVERFLOW_DISINTf 10647
#define OP_QUEUE_SHARED_COUNT_UNDERRUNf 10648
#define OP_QUEUE_SHARED_COUNT_UNDERRUN_DISINTf 10649
#define OP_SHARED_LIMITf 10650
#define OP_SHARED_LIMIT_CELLf 10651
#define OP_SHARED_LIMIT_PACKETf 10652
#define OP_SHARED_RESET_VALUEf 10653
#define OP_SHARED_RESET_VALUE_CELLf 10654
#define OP_SHARED_RESET_VALUE_PACKETf 10655
#define OP_TYPf 10656
#define OP_UC_PORT_DROP_STATE_CELL_BMP0f 10657
#define OP_UC_PORT_DROP_STATE_CELL_BMP1f 10658
#define OP_UC_PORT_SHARED_COUNT_CELLf 10659
#define ORDERf 10660
#define ORIGINAL_PKTf 10661
#define ORPEf 10662
#define OSC_0_SELf 10663
#define OSC_1_SELf 10664
#define OSC_CNT_RSTBf 10665
#define OSC_CNT_STARTf 10666
#define OSC_ENABLEf 10667
#define OSC_PW_ENf 10668
#define OSC_SELf 10669
#define OSC_TEST_ENABLEf 10670
#define OTAGf 10671
#define OTAG_VPTAGf 10672
#define OTAG_VPTAG_SELf 10673
#define OTHER_CW_TYPE_TOCPUf 10674
#define OTIMEf 10675
#define OTPC_CPU_ADDRESSf 10676
#define OTPC_MODEf 10677
#define OTPC_SFT_RSTf 10678
#define OTPC_WRITE_DATAf 10679
#define OTP_CPU_DATAf 10680
#define OTP_DEBUG_MODEf 10681
#define OTP_PROG_ENf 10682
#define OTP_STBY_REGf 10683
#define OUIf 10684
#define OUI_BASED_Q_ASSIGNMENTf 10685
#define OUTCOUNTERf 10686
#define OUTENf 10687
#define OUTER_IP_TYPEf 10688
#define OUTER_IP_TYPE_MASKf 10689
#define OUTER_TPIDf 10690
#define OUTER_TPID_ENABLEf 10691
#define OUTER_TPID_INDEXf 10692
#define OUTER_TPID_SELf 10693
#define OUTER_TPID_VERIFYf 10694
#define OUTER_VLAN_ACTIONSf 10695
#define OUTER_VLAN_TAGf 10696
#define OUTER_VLAN_TAG_ENABLEf 10697
#define OUTPUTMODf 10698
#define OUTPUTMODMASKf 10699
#define OUTPUTPORTf 10700
#define OUTPUT_CODEf 10701
#define OUTPUT_PORT_RX_ENABLEf 10702
#define OUTPUT_PORT_RX_ENABLE0f 10703
#define OUTPUT_PORT_RX_ENABLE0_HIf 10704
#define OUTPUT_PORT_RX_ENABLE0_LOf 10705
#define OUTPUT_PORT_RX_ENABLE1f 10706
#define OUTPUT_PORT_RX_ENABLE1_HIf 10707
#define OUTPUT_PORT_RX_ENABLE1_LOf 10708
#define OUTPUT_PORT_RX_ENABLE_HIf 10709
#define OUTPUT_PORT_RX_ENABLE_LOf 10710
#define OUTPUT_THRESHOLD_BYPASSf 10711
#define OUTSTANDING_MMU_REQUESTSf 10712
#define OUTSTANDING_PORT_REQUESTSf 10713
#define OUT_ACTIONSf 10714
#define OUT_DBUS_CTLf 10715
#define OUT_DPR_ODD_FALLf 10716
#define OUT_DPR_ODD_RISEf 10717
#define OUT_DSCPf 10718
#define OUT_ECNf 10719
#define OUT_IBUS_CTLf 10720
#define OUT_PROFILE_FLAGf 10721
#define OVERFLOW_ADDR_Af 10722
#define OVERFLOW_ADDR_Bf 10723
#define OVERFLOW_BUCKET_ENABLEf 10724
#define OVERFLOW_ENf 10725
#define OVERFLOW_UNDERFLOW_ERRORf 10726
#define OVERLAPSf 10727
#define OVERRIDEf 10728
#define OVERRIDE_IARB_BLOCK_EOPf 10729
#define OVERWRITE_DESTf 10730
#define OVER_LIMIT_DROPf 10731
#define OVER_LIMIT_TOCPUf 10732
#define OVER_RIDE_EXT_MDIO_MSTR_CNTRLf 10733
#define OVF_DISf 10734
#define OVIDf 10735
#define OVQ_ADDRESS_RANGE0_DISABLEf 10736
#define OVQ_ADDRESS_RANGE0_HIGf 10737
#define OVQ_ADDRESS_RANGE0_LOWf 10738
#define OVQ_ADDRESS_RANGE1_DISABLEf 10739
#define OVQ_ADDRESS_RANGE1_HIGf 10740
#define OVQ_ADDRESS_RANGE1_LOWf 10741
#define OVQ_ADDRESS_RANGE2_DISABLEf 10742
#define OVQ_ADDRESS_RANGE2_HIGf 10743
#define OVQ_ADDRESS_RANGE2_LOWf 10744
#define OVQ_ADDRESS_RANGE3_DISABLEf 10745
#define OVQ_ADDRESS_RANGE3_HIGf 10746
#define OVQ_ADDRESS_RANGE3_LOWf 10747
#define OVQ_BLOCK_CNTf 10748
#define OVQ_BUBBLE_SIZEf 10749
#define OVQ_BUBBLE_THRESHOLDf 10750
#define OVQ_BUBBLE_THRESHOLD_ENABLEf 10751
#define OVQ_DCMf 10752
#define OVQ_DIST_FIX_ECC_ENf 10753
#define OVQ_DIST_STBYf 10754
#define OVQ_DIST_TMf 10755
#define OVQ_DROP_THRESHOLDf 10756
#define OVQ_DROP_THRESHOLD0f 10757
#define OVQ_DROP_THRESHOLD_RESET_LIMITf 10758
#define OVQ_FC_ENABLEf 10759
#define OVQ_FC_THRESHOLDf 10760
#define OVQ_FC_THRESHOLD_RESET_LIMITf 10761
#define OVQ_FIX_ECC_ENf 10762
#define OVQ_FLOWCONTROL_COUNTERf 10763
#define OVQ_HEADf 10764
#define OVQ_LINKED_NEXT_PTRf 10765
#define OVQ_LINKED_REG_NUMf 10766
#define OVQ_LL_SELECTIONf 10767
#define OVQ_MAX_BUBBLE_SIZEf 10768
#define OVQ_PARITY_CHK_ENf 10769
#define OVQ_PAR_ERRf 10770
#define OVQ_PAR_ERR_ENf 10771
#define OVQ_PAUSE_ENABLEf 10772
#define OVQ_PMf 10773
#define OVQ_TAILf 10774
#define OVQ_TMf 10775
#define OVRD_ADDR_SM_ENf 10776
#define OVRD_DRIVER_PVTf 10777
#define OVRD_EN_DRIVER_PVTf 10778
#define OVRD_EN_ODTRES_PVTf 10779
#define OVRD_EN_SLEW_PVTf 10780
#define OVRD_ODTRES_PVTf 10781
#define OVRD_SLEW_PVTf 10782
#define OVRD_SM0_ENf 10783
#define OVRD_SM1_ENf 10784
#define OVRD_SM2_ENf 10785
#define OVRD_SM3_ENf 10786
#define OVRD_SM_ENf 10787
#define OVRFLWf 10788
#define OVWR_DSTf 10789
#define P0XG_BURST_ENABLEf 10790
#define P0XG_BURST_THRESHOLDf 10791
#define P0_EP_BP_DETECTf 10792
#define P10_EP_BP_DETECTf 10793
#define P11_EP_BP_DETECTf 10794
#define P12_EP_BP_DETECTf 10795
#define P12_HIG_HDR_UDF20_ENf 10796
#define P12_HIG_HDR_UDF21_ENf 10797
#define P12_HIG_HDR_UDF22_ENf 10798
#define P13_EP_BP_DETECTf 10799
#define P14_EP_BP_DETECTf 10800
#define P15_EP_BP_DETECTf 10801
#define P16_EP_BP_DETECTf 10802
#define P1DIVf 10803
#define P1_DIVIDERf 10804
#define P1_EP_BP_DETECTf 10805
#define P26f 10806
#define P27f 10807
#define P28f 10808
#define P29f 10809
#define P2DIVf 10810
#define P2_DIVIDERf 10811
#define P2_EP_BP_DETECTf 10812
#define P30f 10813
#define P31f 10814
#define P34f 10815
#define P38f 10816
#define P39f 10817
#define P3_EP_BP_DETECTf 10818
#define P42f 10819
#define P43f 10820
#define P46f 10821
#define P4_EP_BP_DETECTf 10822
#define P50f 10823
#define P51f 10824
#define P54f 10825
#define P5_EP_BP_DETECTf 10826
#define P6_EP_BP_DETECTf 10827
#define P7_EP_BP_DETECTf 10828
#define P8_EP_BP_DETECTf 10829
#define P9_EP_BP_DETECTf 10830
#define PACKET_COUNTf 10831
#define PACKET_COUNT0f 10832
#define PACKET_COUNT1f 10833
#define PACKET_COUNT2f 10834
#define PACKET_COUNT3f 10835
#define PACKET_COUNT4f 10836
#define PACKET_COUNT5f 10837
#define PACKET_COUNT6f 10838
#define PACKET_COUNT7f 10839
#define PACKET_COUNTERf 10840
#define PACKET_COUNT_LOWf 10841
#define PACKET_DROP_COUNTf 10842
#define PACKET_DROP_COUNT_REDf 10843
#define PACKET_DROP_COUNT_YELLOWf 10844
#define PACKET_IFG_BYTESf 10845
#define PACKET_IFG_BYTES_2f 10846
#define PACKET_PORT_BITMAPf 10847
#define PACKET_QUANTUMf 10848
#define PACKET_REDIRECTIONf 10849
#define PADDING_IPV4f 10850
#define PADDING_TO_MINIMUMf 10851
#define PADENf 10852
#define PAD_ENf 10853
#define PAD_THRESHOLDf 10854
#define PAIRING_F1f 10855
#define PAIRING_F1_MASKf 10856
#define PAIRING_F2f 10857
#define PAIRING_F2_MASKf 10858
#define PAIRING_F3f 10859
#define PAIRING_F3_MASKf 10860
#define PAIRING_F4f 10861
#define PAIRING_F4_MASKf 10862
#define PAIRING_FIXEDf 10863
#define PAIRING_FIXED_MASKf 10864
#define PAIRING_RESERVEDf 10865
#define PAIRING_RESERVED_MASKf 10866
#define PAR0f 10867
#define PAR1f 10868
#define PAR2f 10869
#define PAR3f 10870
#define PARENT_NODEf 10871
#define PARFf 10872
#define PARITYf 10873
#define PARITY0f 10874
#define PARITY0_0f 10875
#define PARITY0_1f 10876
#define PARITY0_2f 10877
#define PARITY0_DATAf 10878
#define PARITY1f 10879
#define PARITY1_0f 10880
#define PARITY1_1f 10881
#define PARITY1_2f 10882
#define PARITY1_DATAf 10883
#define PARITY2f 10884
#define PARITY3f 10885
#define PARITY4f 10886
#define PARITY5f 10887
#define PARITY6f 10888
#define PARITY7f 10889
#define PARITY8f 10890
#define PARITYDf 10891
#define PARITYD_DISINTf 10892
#define PARITYD_SELf 10893
#define PARITYERRORPTRf 10894
#define PARITY_0f 10895
#define PARITY_1f 10896
#define PARITY_10f 10897
#define PARITY_11f 10898
#define PARITY_2f 10899
#define PARITY_3f 10900
#define PARITY_4f 10901
#define PARITY_8f 10902
#define PARITY_9f 10903
#define PARITY_BITf 10904
#define PARITY_BIT_WRITE_ACCESSf 10905
#define PARITY_CHECK_ENf 10906
#define PARITY_CHECK_FAIL_CNTf 10907
#define PARITY_CHK_ENf 10908
#define PARITY_DATAf 10909
#define PARITY_DIAGf 10910
#define PARITY_DIAGNOSIS_ENf 10911
#define PARITY_DIAG_ENABLEf 10912
#define PARITY_DISf 10913
#define PARITY_ENf 10914
#define PARITY_ERRf 10915
#define PARITY_ERRORf 10916
#define PARITY_ERROR_ENABLEf 10917
#define PARITY_ERROR_STATUSf 10918
#define PARITY_ERR_BMf 10919
#define PARITY_ERR_BM_0f 10920
#define PARITY_ERR_BM_1f 10921
#define PARITY_ERR_TOCPUf 10922
#define PARITY_GEN_ENf 10923
#define PARITY_IRQ_ENf 10924
#define PARITY_STAT_CLEARf 10925
#define PARITY_XQf 10926
#define PARITY_XQTf 10927
#define PARSE_IPV4_PAYLOADf 10928
#define PARSE_IPV6_PAYLOADf 10929
#define PARSE_Q_LEN_ERRORf 10930
#define PARSE_Q_LEN_ERROR_DISINTf 10931
#define PARSE_Q_LEN_ERROR_MASKf 10932
#define PARSE_STATS_LEN_ERRORf 10933
#define PARSE_STATS_LEN_ERROR_DISINTf 10934
#define PARSE_STATS_LEN_ERROR_MASKf 10935
#define PARTIAL_PKT_CNTf 10936
#define PARTIAL_PKT_LINESf 10937
#define PASSALLf 10938
#define PASSTHRUf 10939
#define PASSTHRU_MODE_ENABLEf 10940
#define PASS_CONTROL_FRAMESf 10941
#define PASS_CRC_ERR_PKTSf 10942
#define PAUSEf 10943
#define PAUSEENf 10944
#define PAUSE_ENf 10945
#define PAUSE_FWDf 10946
#define PAUSE_IGNOREf 10947
#define PAUSE_REFRESH_ENf 10948
#define PAUSE_REFRESH_TIMERf 10949
#define PAUSE_SCAN_PORTSf 10950
#define PAUSE_STATf 10951
#define PAUSE_STATEf 10952
#define PAUSE_THDf 10953
#define PAYLOAD_IPV4f 10954
#define PAYLOAD_IPV6f 10955
#define PAYLOAD_LENGTH_ADJUSTMENTf 10956
#define PB20f 10957
#define PBI_CAPTUREDf 10958
#define PBI_DATAf 10959
#define PBI_DISCARDf 10960
#define PBI_ILLEGAL_COSf 10961
#define PBI_ILLEGAL_COS_DISINTf 10962
#define PBI_ILLEGAL_DST_PORTf 10963
#define PBI_ILLEGAL_DST_PORT_DISINTf 10964
#define PBI_ILLEGAL_SRC_PORTf 10965
#define PBI_ILLEGAL_SRC_PORT_DISINTf 10966
#define PBI_RESERVEDf 10967
#define PBI_RESERVED_BIT_0f 10968
#define PBI_RESERVED_BIT_1f 10969
#define PBI_RESERVED_BIT_2f 10970
#define PBI_RESERVED_BIT_3f 10971
#define PBI_SRC_PORT_GAPf 10972
#define PBI_SRC_PORT_GAP_DISINTf 10973
#define PBMf 10974
#define PBMPf 10975
#define PBM_MACRO_TMf 10976
#define PB_CMD_CNTf 10977
#define PCIE_CORE_RB_PMf 10978
#define PCIE_DLP2TLP_BUF_STBYf 10979
#define PCIE_DLP2TLP_STBYf 10980
#define PCIE_LINK_IN_L23f 10981
#define PCIE_LINK_UPf 10982
#define PCIE_PARITY_MODEf 10983
#define PCIE_PHYLINKUPf 10984
#define PCIE_PHY_LINKUPf 10985
#define PCIE_RCV_FIFO_STBYf 10986
#define PCIE_RCV_FIFO_TMf 10987
#define PCIE_REPLAY_ADDR_STBYf 10988
#define PCIE_REPLAY_MEM_STBYf 10989
#define PCIE_REPLAY_PERRf 10990
#define PCIE_RX_FIFO_TMf 10991
#define PCIE_TX_FIFO_TMf 10992
#define PCIE_XMT_FIFO_STBYf 10993
#define PCIE_XMT_FIFO_TMf 10994
#define PCI_FATAL_ERRf 10995
#define PCI_PARITY_ERRf 10996
#define PCP_BASED_Q_ASSIGNMENTf 10997
#define PDAf 10998
#define PDAHf 10999
#define PDAH_MBXf 11000
#define PDAH_MBYf 11001
#define PDCFF_CORRECTED_ERRORf 11002
#define PDCFF_CORRECTED_ERROR_MASKf 11003
#define PDCFF_ENABLE_ECCf 11004
#define PDCFF_UNCORRECTED_ERRORf 11005
#define PDCFF_UNCORRECTED_ERROR_MASKf 11006
#define PDISCf 11007
#define PDISC_CAUSEf 11008
#define PDISC_DISINTf 11009
#define PDISC_SELf 11010
#define PDIVf 11011
#define PDRIVER_PVT_DONEf 11012
#define PDROP0f 11013
#define PDROP1f 11014
#define PDROP2f 11015
#define PDROP_MAXf 11016
#define PDU0_CORRECTED_ERRORf 11017
#define PDU0_CORRECTED_ERROR_DISINTf 11018
#define PDU0_ENABLE_ECCf 11019
#define PDU0_FORCE_UNCORRECTABLE_ERRORf 11020
#define PDU0_UNCORRECTED_ERRORf 11021
#define PDU0_UNCORRECTED_ERROR_DISINTf 11022
#define PDU1_CORRECTED_ERRORf 11023
#define PDU1_CORRECTED_ERROR_DISINTf 11024
#define PDU1_ENABLE_ECCf 11025
#define PDU1_FORCE_UNCORRECTABLE_ERRORf 11026
#define PDU1_UNCORRECTED_ERRORf 11027
#define PDU1_UNCORRECTED_ERROR_DISINTf 11028
#define PDU2_CORRECTED_ERRORf 11029
#define PDU2_CORRECTED_ERROR_DISINTf 11030
#define PDU2_ENABLE_ECCf 11031
#define PDU2_FORCE_UNCORRECTABLE_ERRORf 11032
#define PDU2_UNCORRECTED_ERRORf 11033
#define PDU2_UNCORRECTED_ERROR_DISINTf 11034
#define PDU3_CORRECTED_ERRORf 11035
#define PDU3_CORRECTED_ERROR_DISINTf 11036
#define PDU3_ENABLE_ECCf 11037
#define PDU3_FORCE_UNCORRECTABLE_ERRORf 11038
#define PDU3_UNCORRECTED_ERRORf 11039
#define PDU3_UNCORRECTED_ERROR_DISINTf 11040
#define PDU4_CORRECTED_ERRORf 11041
#define PDU4_CORRECTED_ERROR_DISINTf 11042
#define PDU4_ENABLE_ECCf 11043
#define PDU4_FORCE_UNCORRECTABLE_ERRORf 11044
#define PDU4_UNCORRECTED_ERRORf 11045
#define PDU4_UNCORRECTED_ERROR_DISINTf 11046
#define PDU5_CORRECTED_ERRORf 11047
#define PDU5_CORRECTED_ERROR_DISINTf 11048
#define PDU5_ENABLE_ECCf 11049
#define PDU5_FORCE_UNCORRECTABLE_ERRORf 11050
#define PDU5_UNCORRECTED_ERRORf 11051
#define PDU5_UNCORRECTED_ERROR_DISINTf 11052
#define PDU_TMf 11053
#define PD_SYS_RESET_Nf 11054
#define PE0_LOGIC_RESET_Nf 11055
#define PE0_SYS_RESET_Nf 11056
#define PE1_SYS_RESET_Nf 11057
#define PEAK_TEMP_DATAf 11058
#define PENDINGf 11059
#define PENDING_AREF_COUNTf 11060
#define PERQ_BASE_ADDR_PAR_ENf 11061
#define PERQ_PAR_ENf 11062
#define PERRf 11063
#define PERR_DISABLEf 11064
#define PER_Q_ENf 11065
#define PFAPFULLRESETPOINTf 11066
#define PFAPFULLSETPOINTf 11067
#define PFAPPARITYERRORPTRf 11068
#define PFAPPOOLSIZEf 11069
#define PFAPREADPOINTERf 11070
#define PFAP_MEM_FAILf 11071
#define PFAP_MEM_FAIL_ENf 11072
#define PFAP_PAR_ERRf 11073
#define PFAP_PAR_ERR_ENf 11074
#define PFCf 11075
#define PFC_CONCAT_MODEf 11076
#define PFC_COS_ENABLEf 11077
#define PFC_COS_MAPPING0f 11078
#define PFC_COS_MAPPING1f 11079
#define PFC_COS_MAPPING2f 11080
#define PFC_COS_MAPPING3f 11081
#define PFC_COS_MAPPING4f 11082
#define PFC_COS_MAPPING5f 11083
#define PFC_COS_MAPPING6f 11084
#define PFC_COS_MAPPING7f 11085
#define PFC_EIGHT_CLASSf 11086
#define PFC_ENf 11087
#define PFC_ENABLEf 11088
#define PFC_ETH_TYPEf 11089
#define PFC_LOSSLESS_ENf 11090
#define PFC_LOSSLESS_RESERVEDf 11091
#define PFC_MACDAf 11092
#define PFC_MACDA_0f 11093
#define PFC_MACDA_1f 11094
#define PFC_MACDA_HIf 11095
#define PFC_MACDA_LOf 11096
#define PFC_OPCODEf 11097
#define PFC_REFRESH_ENf 11098
#define PFC_REFRESH_TIMERf 11099
#define PFC_RX_ENBLf 11100
#define PFC_STATS_ENf 11101
#define PFC_TX_ENBLf 11102
#define PFC_XOFF_TIMERf 11103
#define PFMf 11104
#define PFM_RULE_APPLYf 11105
#define PG0f 11106
#define PG0_GRPf 11107
#define PG0_HDRM_LIMIT_OFFSETf 11108
#define PG0_RESET_SELf 11109
#define PG0_SPIDf 11110
#define PG0_THRESH_SELf 11111
#define PG1f 11112
#define PG10_GRPf 11113
#define PG11_GRPf 11114
#define PG12_GRPf 11115
#define PG13_GRPf 11116
#define PG1_GRPf 11117
#define PG1_HDRM_LIMIT_OFFSETf 11118
#define PG1_RESET_SELf 11119
#define PG1_SPIDf 11120
#define PG1_THRESH_SELf 11121
#define PG2_GRPf 11122
#define PG2_HDRM_LIMIT_OFFSETf 11123
#define PG2_RESET_SELf 11124
#define PG2_SPIDf 11125
#define PG2_THRESH_SELf 11126
#define PG3_GRPf 11127
#define PG3_HDRM_LIMIT_OFFSETf 11128
#define PG3_SPIDf 11129
#define PG3_THRESH_SELf 11130
#define PG4_GRPf 11131
#define PG4_HDRM_LIMIT_OFFSETf 11132
#define PG4_ISO_ENABLEf 11133
#define PG4_PERR_INTRf 11134
#define PG4_SPIDf 11135
#define PG4_THRESH_SELf 11136
#define PG5_GRPf 11137
#define PG5_HDRM_LIMIT_OFFSETf 11138
#define PG5_ISO_ENABLEf 11139
#define PG5_PERR_INTRf 11140
#define PG5_SPIDf 11141
#define PG5_THRESH_SELf 11142
#define PG6_GRPf 11143
#define PG6_HDRM_LIMIT_OFFSETf 11144
#define PG6_SPIDf 11145
#define PG6_THRESH_SELf 11146
#define PG7_GRPf 11147
#define PG7_HDRM_LIMIT_OFFSETf 11148
#define PG7_SPIDf 11149
#define PG7_THRESH_SELf 11150
#define PG8_GRPf 11151
#define PG9_GRPf 11152
#define PGQUEUESTATf 11153
#define PGRXf 11154
#define PG_BITMAPf 11155
#define PG_BMPf 11156
#define PG_COUNTf 11157
#define PG_COUNT_ERR_PGf 11158
#define PG_COUNT_ERR_PORTf 11159
#define PG_COUNT_OVERFLOWf 11160
#define PG_COUNT_OVERFLOW_DISINTf 11161
#define PG_COUNT_UNDERRUNf 11162
#define PG_COUNT_UNDERRUN_DISINTf 11163
#define PG_GBL_COUNT_ERR_PGf 11164
#define PG_GBL_COUNT_ERR_PORTf 11165
#define PG_GBL_COUNT_OVERFLOWf 11166
#define PG_GBL_COUNT_OVERFLOW_DISINTf 11167
#define PG_GBL_COUNT_UNDERRUNf 11168
#define PG_GBL_COUNT_UNDERRUN_DISINTf 11169
#define PG_GBL_HDRM_COUNTf 11170
#define PG_GEf 11171
#define PG_HDRM_COUNTf 11172
#define PG_HDRM_COUNT_ERR_PGf 11173
#define PG_HDRM_COUNT_ERR_PORTf 11174
#define PG_HDRM_COUNT_OVERFLOWf 11175
#define PG_HDRM_COUNT_OVERFLOW_DISINTf 11176
#define PG_HDRM_COUNT_UNDERRUNf 11177
#define PG_HDRM_COUNT_UNDERRUN_DISINTf 11178
#define PG_HDRM_LIMITf 11179
#define PG_IBP_DROP_STATEf 11180
#define PG_LIMIT_STATEf 11181
#define PG_MINf 11182
#define PG_MIN_COUNTf 11183
#define PG_MIN_COUNT_ERR_PGf 11184
#define PG_MIN_COUNT_ERR_PORTf 11185
#define PG_MIN_COUNT_OVERFLOWf 11186
#define PG_MIN_COUNT_OVERFLOW_DISINTf 11187
#define PG_MIN_COUNT_UNDERRUNf 11188
#define PG_MIN_COUNT_UNDERRUN_DISINTf 11189
#define PG_PORT_MIN_COUNTf 11190
#define PG_PORT_MIN_COUNT_ERR_PGf 11191
#define PG_PORT_MIN_COUNT_ERR_PORTf 11192
#define PG_PORT_MIN_COUNT_MSBf 11193
#define PG_PORT_MIN_COUNT_OVERFLOWf 11194
#define PG_PORT_MIN_COUNT_OVERFLOW_DISINTf 11195
#define PG_PORT_MIN_COUNT_UNDERRUNf 11196
#define PG_PORT_MIN_COUNT_UNDERRUN_DISINTf 11197
#define PG_RESET_FLOORf 11198
#define PG_RESET_OFFSETf 11199
#define PG_RESET_VALUEf 11200
#define PG_SHARED_COUNTf 11201
#define PG_SHARED_COUNT_ERR_PGf 11202
#define PG_SHARED_COUNT_ERR_PORTf 11203
#define PG_SHARED_COUNT_OVERFLOWf 11204
#define PG_SHARED_COUNT_OVERFLOW_DISINTf 11205
#define PG_SHARED_COUNT_UNDERRUNf 11206
#define PG_SHARED_COUNT_UNDERRUN_DISINTf 11207
#define PG_SHARED_DYNAMICf 11208
#define PG_SHARED_LIMITf 11209
#define PG_WDRR_CREDIT_OVFLf 11210
#define PG_WDRR_CREDIT_OVFL_MASKf 11211
#define PG_WDRR_CREDIT_UNDERf 11212
#define PG_WDRR_CREDIT_UNDER_MASKf 11213
#define PG_WDRR_MTU_QUANTA_SELECTf 11214
#define PG_WDRR_OVFL_PORT_NUMf 11215
#define PG_WDRR_UNDER_PORT_NUMf 11216
#define PH0ERRORPOINTERf 11217
#define PH1ERRORPOINTERf 11218
#define PH2ERRORPOINTERf 11219
#define PHASEf 11220
#define PHASE_CTLf 11221
#define PHASE_SELf 11222
#define PHASE_SEL0f 11223
#define PHASE_SEL1f 11224
#define PHASE_SEL2f 11225
#define PHASE_SEL3f 11226
#define PHASE_SELADDRf 11227
#define PHB2_COS_MODEf 11228
#define PHB2_DOT1P_MAPPING_PTRf 11229
#define PHB2_ENABLEf 11230
#define PHB2_USE_INNER_DOT1Pf 11231
#define PHERRORPOINTERf 11232
#define PHYMODf 11233
#define PHYSICALf 11234
#define PHYSICAL_PORT_NUMf 11235
#define PHYSICAL_PORT_NUMBERf 11236
#define PHYS_PORT_IDf 11237
#define PHY_DATAf 11238
#define PHY_DYN_VDL_TIMERf 11239
#define PHY_IDf 11240
#define PHY_ID_0f 11241
#define PHY_ID_1f 11242
#define PHY_ID_10f 11243
#define PHY_ID_11f 11244
#define PHY_ID_12f 11245
#define PHY_ID_13f 11246
#define PHY_ID_14f 11247
#define PHY_ID_15f 11248
#define PHY_ID_16f 11249
#define PHY_ID_17f 11250
#define PHY_ID_18f 11251
#define PHY_ID_19f 11252
#define PHY_ID_2f 11253
#define PHY_ID_20f 11254
#define PHY_ID_21f 11255
#define PHY_ID_22f 11256
#define PHY_ID_23f 11257
#define PHY_ID_24f 11258
#define PHY_ID_25f 11259
#define PHY_ID_26f 11260
#define PHY_ID_27f 11261
#define PHY_ID_28f 11262
#define PHY_ID_29f 11263
#define PHY_ID_3f 11264
#define PHY_ID_30f 11265
#define PHY_ID_31f 11266
#define PHY_ID_32f 11267
#define PHY_ID_33f 11268
#define PHY_ID_34f 11269
#define PHY_ID_35f 11270
#define PHY_ID_36f 11271
#define PHY_ID_37f 11272
#define PHY_ID_38f 11273
#define PHY_ID_39f 11274
#define PHY_ID_4f 11275
#define PHY_ID_40f 11276
#define PHY_ID_41f 11277
#define PHY_ID_42f 11278
#define PHY_ID_43f 11279
#define PHY_ID_44f 11280
#define PHY_ID_45f 11281
#define PHY_ID_46f 11282
#define PHY_ID_47f 11283
#define PHY_ID_48f 11284
#define PHY_ID_49f 11285
#define PHY_ID_5f 11286
#define PHY_ID_50f 11287
#define PHY_ID_51f 11288
#define PHY_ID_52f 11289
#define PHY_ID_53f 11290
#define PHY_ID_54f 11291
#define PHY_ID_55f 11292
#define PHY_ID_56f 11293
#define PHY_ID_57f 11294
#define PHY_ID_58f 11295
#define PHY_ID_59f 11296
#define PHY_ID_6f 11297
#define PHY_ID_60f 11298
#define PHY_ID_61f 11299
#define PHY_ID_62f 11300
#define PHY_ID_63f 11301
#define PHY_ID_64f 11302
#define PHY_ID_65f 11303
#define PHY_ID_66f 11304
#define PHY_ID_67f 11305
#define PHY_ID_68f 11306
#define PHY_ID_69f 11307
#define PHY_ID_7f 11308
#define PHY_ID_70f 11309
#define PHY_ID_71f 11310
#define PHY_ID_72f 11311
#define PHY_ID_73f 11312
#define PHY_ID_74f 11313
#define PHY_ID_75f 11314
#define PHY_ID_76f 11315
#define PHY_ID_77f 11316
#define PHY_ID_78f 11317
#define PHY_ID_79f 11318
#define PHY_ID_8f 11319
#define PHY_ID_80f 11320
#define PHY_ID_81f 11321
#define PHY_ID_82f 11322
#define PHY_ID_83f 11323
#define PHY_ID_84f 11324
#define PHY_ID_85f 11325
#define PHY_ID_86f 11326
#define PHY_ID_87f 11327
#define PHY_ID_88f 11328
#define PHY_ID_89f 11329
#define PHY_ID_9f 11330
#define PHY_ID_90f 11331
#define PHY_ID_91f 11332
#define PHY_ID_92f 11333
#define PHY_ID_93f 11334
#define PHY_ID_94f 11335
#define PHY_ID_95f 11336
#define PHY_LSSf 11337
#define PHY_PORTf 11338
#define PHY_PORT_MODEf 11339
#define PHY_REG_ACKf 11340
#define PHY_REG_ADDRf 11341
#define PHY_REG_OFFSETf 11342
#define PHY_REG_RD_WR_Nf 11343
#define PHY_REG_REQf 11344
#define PHY_SW_RESETf 11345
#define PHY_UPD_VDL_ADDRf 11346
#define PHY_UPD_VDL_BL0f 11347
#define PHY_UPD_VDL_BL1f 11348
#define PH_DET_DISf 11349
#define PIDQ_EMPTYf 11350
#define PIDQ_ENTRY_0f 11351
#define PIDQ_ENTRY_1f 11352
#define PIDQ_ENTRY_2f 11353
#define PIDQ_ENTRY_3f 11354
#define PIDQ_FULLf 11355
#define PIDQ_POP_ERRORf 11356
#define PIDQ_PUSH_ERRORf 11357
#define PIDQ_READ_PTRf 11358
#define PIDQ_WRITE_PTRf 11359
#define PID_COUNTER_INDEXf 11360
#define PID_COUNTER_MODEf 11361
#define PID_INCR_COUNTERf 11362
#define PID_IPFIX_ACTIONSf 11363
#define PID_NEW_INNER_PRIf 11364
#define PID_NEW_INNER_VIDf 11365
#define PID_NEW_OUTER_VIDf 11366
#define PID_OUTER_TPID_INDEXf 11367
#define PID_REPLACE_INNER_PRIf 11368
#define PID_REPLACE_INNER_VIDf 11369
#define PID_REPLACE_OUTER_TPIDf 11370
#define PID_REPLACE_OUTER_VIDf 11371
#define PID_TPID_INDEXf 11372
#define PIM_DM_SM_ENABLEf 11373
#define PIM_RPf 11374
#define PIM_VER1f 11375
#define PIM_VER2f 11376
#define PIO_WAIT_CYCLESf 11377
#define PIPE_SELECTf 11378
#define PI_CI_FIFO_OVERFLOWf 11379
#define PI_CI_FIFO_OVERFLOW_DISINTf 11380
#define PI_OC_FIFO_OVERFLOWf 11381
#define PI_OC_FIFO_OVERFLOW_DISINTf 11382
#define PKTAGETIMERf 11383
#define PKTCNGSTATUSf 11384
#define PKTCOUNTf 11385
#define PKTDISCARDSTATUSf 11386
#define PKTDISCARDSTATUS_HG0f 11387
#define PKTDISCARDSTATUS_HG12f 11388
#define PKTERRORPOINTERf 11389
#define PKTFORMATf 11390
#define PKTFORMATMASKf 11391
#define PKTHDR0_CORRECTED_ERRORf 11392
#define PKTHDR0_CORRECTED_ERROR_DISINTf 11393
#define PKTHDR0_ENABLE_ECCf 11394
#define PKTHDR0_FORCE_UNCORRECTABLE_ERRORf 11395
#define PKTHDR0_UNCORRECTED_ERRORf 11396
#define PKTHDR0_UNCORRECTED_ERROR_DISINTf 11397
#define PKTHOLSTATUSf 11398
#define PKTIBPSTATUSf 11399
#define PKTIBPSTATUS_HG0f 11400
#define PKTIBPSTATUS_HG12f 11401
#define PKTLENf 11402
#define PKTLENGTHf 11403
#define PKTLENGTH_CORRECTED_ERRORf 11404
#define PKTLENGTH_CORRECTED_ERROR_DISINTf 11405
#define PKTLENGTH_ENABLE_ECCf 11406
#define PKTLENGTH_FORCE_UNCORRECTABLE_ERRORf 11407
#define PKTLENGTH_UNCORRECTED_ERRORf 11408
#define PKTLENGTH_UNCORRECTED_ERROR_DISINTf 11409
#define PKTLERRf 11410
#define PKTLINKf 11411
#define PKTLINK_CORRECTED_ERRORf 11412
#define PKTLINK_CORRECTED_ERROR_DISINTf 11413
#define PKTLINK_ENABLE_ECCf 11414
#define PKTLINK_FORCE_UNCORRECTABLE_ERRORf 11415
#define PKTLINK_UNCORRECTED_ERRORf 11416
#define PKTLINK_UNCORRECTED_ERROR_DISINTf 11417
#define PKTPTRf 11418
#define PKTREDSTATUSf 11419
#define PKTREQUESTCOUNTf 11420
#define PKTRESETLIMITf 11421
#define PKTSf 11422
#define PKTSETLIMITf 11423
#define PKTS_BYTESf 11424
#define PKTYELLOWSTATUSf 11425
#define PKT_AGEDf 11426
#define PKT_AGED_MASKf 11427
#define PKT_AGED_VALUEf 11428
#define PKT_AMOUNTf 11429
#define PKT_BUF_PTRf 11430
#define PKT_BUF_TMf 11431
#define PKT_BVf 11432
#define PKT_CFIf 11433
#define PKT_CHf 11434
#define PKT_CNTf 11435
#define PKT_CNT_MODEf 11436
#define PKT_CNT_WRAPf 11437
#define PKT_COUNTf 11438
#define PKT_DATAf 11439
#define PKT_DCMf 11440
#define PKT_DISC_LIMITf 11441
#define PKT_DROP_ENABLEf 11442
#define PKT_EOPf 11443
#define PKT_ERRf 11444
#define PKT_ERRORf 11445
#define PKT_HDR_ADJUST0f 11446
#define PKT_HDR_ADJUST1f 11447
#define PKT_HDR_ADJUST10f 11448
#define PKT_HDR_ADJUST11f 11449
#define PKT_HDR_ADJUST12f 11450
#define PKT_HDR_ADJUST13f 11451
#define PKT_HDR_ADJUST14f 11452
#define PKT_HDR_ADJUST15f 11453
#define PKT_HDR_ADJUST2f 11454
#define PKT_HDR_ADJUST3f 11455
#define PKT_HDR_ADJUST4f 11456
#define PKT_HDR_ADJUST5f 11457
#define PKT_HDR_ADJUST6f 11458
#define PKT_HDR_ADJUST7f 11459
#define PKT_HDR_ADJUST8f 11460
#define PKT_HDR_ADJUST9f 11461
#define PKT_HDR_ADJUST_SIGN0f 11462
#define PKT_HDR_ADJUST_SIGN1f 11463
#define PKT_HDR_ADJUST_SIGN10f 11464
#define PKT_HDR_ADJUST_SIGN11f 11465
#define PKT_HDR_ADJUST_SIGN12f 11466
#define PKT_HDR_ADJUST_SIGN13f 11467
#define PKT_HDR_ADJUST_SIGN14f 11468
#define PKT_HDR_ADJUST_SIGN15f 11469
#define PKT_HDR_ADJUST_SIGN2f 11470
#define PKT_HDR_ADJUST_SIGN3f 11471
#define PKT_HDR_ADJUST_SIGN4f 11472
#define PKT_HDR_ADJUST_SIGN5f 11473
#define PKT_HDR_ADJUST_SIGN6f 11474
#define PKT_HDR_ADJUST_SIGN7f 11475
#define PKT_HDR_ADJUST_SIGN8f 11476
#define PKT_HDR_ADJUST_SIGN9f 11477
#define PKT_HG_LOOKUPf 11478
#define PKT_LENGTHf 11479
#define PKT_MAX_BUCKETf 11480
#define PKT_MAX_REFRESHf 11481
#define PKT_MAX_THD_SELf 11482
#define PKT_PMf 11483
#define PKT_PORT_MAX_BUCKETf 11484
#define PKT_PORT_MAX_REFRESHf 11485
#define PKT_PORT_MAX_THD_SELf 11486
#define PKT_PRIf 11487
#define PKT_PTRf 11488
#define PKT_RD_PTRf 11489
#define PKT_RESET_LIMITf 11490
#define PKT_SCPf 11491
#define PKT_SENTf 11492
#define PKT_SET_LIMITf 11493
#define PKT_SHAREDf 11494
#define PKT_SIZE_SO_FARf 11495
#define PKT_SOPf 11496
#define PKT_SOP_PTRf 11497
#define PKT_TEST_CNT_Af 11498
#define PKT_TEST_CNT_Bf 11499
#define PKT_TMf 11500
#define PKT_TYPEf 11501
#define PKT_TYPE_MASKf 11502
#define PKT_VIDf 11503
#define PKT_VLAN_TAGf 11504
#define PKT_WR_PTRf 11505
#define PLAf 11506
#define PLANEf 11507
#define PLANE_A_EMPTY_QUEUE_GRANTf 11508
#define PLANE_A_NODETYPE_8B10Bf 11509
#define PLANE_A_NODETYPE_TESTf 11510
#define PLANE_B_EMPTY_QUEUE_GRANTf 11511
#define PLANE_B_NODETYPE_8B10Bf 11512
#define PLANE_B_NODETYPE_TESTf 11513
#define PLANE_CROSSOVER_LINKSf 11514
#define PLANE_CROSSOVER_LINKS_ENABLEf 11515
#define PLANE_MASKf 11516
#define PLANE_VALUEf 11517
#define PLA_8_0_0f 11518
#define PLA_COL3_1f 11519
#define PLEERRf 11520
#define PLERRORPOINTERf 11521
#define PLFS_TMf 11522
#define PLL468_BYPEN1f 11523
#define PLL468_LOCKEDf 11524
#define PLL468_PDNf 11525
#define PLL468_RESETf 11526
#define PLL468_VOLTAGEf 11527
#define PLL600_BYPENf 11528
#define PLL600_PWRDNf 11529
#define PLL600_SLOWCLK_ENf 11530
#define PLLBYPf 11531
#define PLLCTRL127_96f 11532
#define PLLCTRL31_0f 11533
#define PLLCTRL63_32f 11534
#define PLLCTRL95_64f 11535
#define PLLFORCECAPDONEf 11536
#define PLLFORCECAPDONE_ENf 11537
#define PLLFORCECAPPASSf 11538
#define PLLFORCECAPPASS_ENf 11539
#define PLLFORCEDONE_ENf 11540
#define PLLFORCEFDONEf 11541
#define PLLFORCEFPASSf 11542
#define PLL_CONTROL_0f 11543
#define PLL_CONTROL_10f 11544
#define PLL_CONTROL_11f 11545
#define PLL_CONTROL_12f 11546
#define PLL_CONTROL_124_96f 11547
#define PLL_CONTROL_13f 11548
#define PLL_CONTROL_14_5f 11549
#define PLL_CONTROL_20_15f 11550
#define PLL_CONTROL_26_21f 11551
#define PLL_CONTROL_31_14f 11552
#define PLL_CONTROL_31_27f 11553
#define PLL_CONTROL_43_32f 11554
#define PLL_CONTROL_4_1f 11555
#define PLL_CONTROL_63_32f 11556
#define PLL_CONTROL_95_64f 11557
#define PLL_CONTROL_9_0f 11558
#define PLL_CONTROL_9_1f 11559
#define PLL_CTRL_RSVf 11560
#define PLL_MODE_DEF_S0f 11561
#define PLL_MODE_DEF_S1f 11562
#define PLL_OBSERVEf 11563
#define PLL_RESETf 11564
#define PLL_SEQSTARTf 11565
#define PLL_SM_FREQ_PASSf 11566
#define PLL_STATUSf 11567
#define PLL_STATUS_SELf 11568
#define PLL_STAT_OUTf 11569
#define PMf 11570
#define PM_0f 11571
#define PM_1f 11572
#define PM_2f 11573
#define PM_3f 11574
#define PM_4f 11575
#define PM_5f 11576
#define PM_6f 11577
#define PM_7f 11578
#define PM_CTRf 11579
#define PM_EXPf 11580
#define PM_MBXf 11581
#define PM_MBYf 11582
#define PM_MEM0f 11583
#define PM_MEM1f 11584
#define PM_MEM2f 11585
#define PM_MEM3f 11586
#define PM_MEM4f 11587
#define PM_UC0f 11588
#define PM_UC1f 11589
#define PM_UCSP0f 11590
#define PM_UCSP1f 11591
#define PN_EXPIRE_THDf 11592
#define POINTERf 11593
#define POINTERBLOCKCRCERRORf 11594
#define POINTERBLOCKCRCERRORSf 11595
#define POLICYTABLE_TM_0f 11596
#define POLICYTABLE_TM_1f 11597
#define POLICYTABLE_TM_2f 11598
#define POLICYTABLE_TM_3f 11599
#define POLICYTABLE_TM_4f 11600
#define POLICYTABLE_TM_5f 11601
#define POLICYTABLE_TM_6f 11602
#define POLICYTABLE_TM_7f 11603
#define POLICY_SLICE_0_CORRECTED_ERRORf 11604
#define POLICY_SLICE_0_CORRECTED_ERROR_DISINTf 11605
#define POLICY_SLICE_0_ENABLE_ECCf 11606
#define POLICY_SLICE_0_ERROR_ADDRf 11607
#define POLICY_SLICE_0_FORCE_UNCORRECTABLE_ERRORf 11608
#define POLICY_SLICE_0_INITf 11609
#define POLICY_SLICE_0_INIT_DONEf 11610
#define POLICY_SLICE_0_INIT_DONE_DISINTf 11611
#define POLICY_SLICE_0_TMf 11612
#define POLICY_SLICE_0_UNCORRECTED_ERRORf 11613
#define POLICY_SLICE_0_UNCORRECTED_ERROR_DISINTf 11614
#define POLICY_SLICE_1_CORRECTED_ERRORf 11615
#define POLICY_SLICE_1_CORRECTED_ERROR_DISINTf 11616
#define POLICY_SLICE_1_ENABLE_ECCf 11617
#define POLICY_SLICE_1_ERROR_ADDRf 11618
#define POLICY_SLICE_1_FORCE_UNCORRECTABLE_ERRORf 11619
#define POLICY_SLICE_1_INITf 11620
#define POLICY_SLICE_1_INIT_DONEf 11621
#define POLICY_SLICE_1_INIT_DONE_DISINTf 11622
#define POLICY_SLICE_1_TMf 11623
#define POLICY_SLICE_1_UNCORRECTED_ERRORf 11624
#define POLICY_SLICE_1_UNCORRECTED_ERROR_DISINTf 11625
#define POLICY_SLICE_2_CORRECTED_ERRORf 11626
#define POLICY_SLICE_2_CORRECTED_ERROR_DISINTf 11627
#define POLICY_SLICE_2_ENABLE_ECCf 11628
#define POLICY_SLICE_2_ERROR_ADDRf 11629
#define POLICY_SLICE_2_FORCE_UNCORRECTABLE_ERRORf 11630
#define POLICY_SLICE_2_INITf 11631
#define POLICY_SLICE_2_INIT_DONEf 11632
#define POLICY_SLICE_2_INIT_DONE_DISINTf 11633
#define POLICY_SLICE_2_TMf 11634
#define POLICY_SLICE_2_UNCORRECTED_ERRORf 11635
#define POLICY_SLICE_2_UNCORRECTED_ERROR_DISINTf 11636
#define POLICY_SLICE_3_CORRECTED_ERRORf 11637
#define POLICY_SLICE_3_CORRECTED_ERROR_DISINTf 11638
#define POLICY_SLICE_3_ENABLE_ECCf 11639
#define POLICY_SLICE_3_ERROR_ADDRf 11640
#define POLICY_SLICE_3_FORCE_UNCORRECTABLE_ERRORf 11641
#define POLICY_SLICE_3_INITf 11642
#define POLICY_SLICE_3_INIT_DONEf 11643
#define POLICY_SLICE_3_INIT_DONE_DISINTf 11644
#define POLICY_SLICE_3_TMf 11645
#define POLICY_SLICE_3_UNCORRECTED_ERRORf 11646
#define POLICY_SLICE_3_UNCORRECTED_ERROR_DISINTf 11647
#define POLLING_SWITCH_ENABLEf 11648
#define POLLING_SWITCH_QUEUEf 11649
#define POLLING_SWITCH_SELECTf 11650
#define POLY_SELECTf 11651
#define POL_START_ADDRf 11652
#define POOL_0f 11653
#define POOL_1f 11654
#define POOL_2f 11655
#define POOL_3f 11656
#define POPERRf 11657
#define PORTf 11658
#define PORT0f 11659
#define PORT0_1STPTRf 11660
#define PORT0_COSARBf 11661
#define PORT0_FC_INDEXf 11662
#define PORT0_LASTf 11663
#define PORT0_LINKDOWN_CLEARf 11664
#define PORT0_LINKSTATUSf 11665
#define PORT0_MAC_MODEf 11666
#define PORT0_RESETLIMITf 11667
#define PORT1f 11668
#define PORT10f 11669
#define PORT10_1STPTRf 11670
#define PORT10_COSARBf 11671
#define PORT10_LASTf 11672
#define PORT10_MAPPINGf 11673
#define PORT10_RESETLIMITf 11674
#define PORT11f 11675
#define PORT11_1STPTRf 11676
#define PORT11_COSARBf 11677
#define PORT11_LASTf 11678
#define PORT11_MAPPINGf 11679
#define PORT11_RESETLIMITf 11680
#define PORT12f 11681
#define PORT12_1STPTRf 11682
#define PORT12_LASTf 11683
#define PORT12_MAPPINGf 11684
#define PORT13f 11685
#define PORT13_1STPTRf 11686
#define PORT13_BUSY_BIT_OFFSETf 11687
#define PORT13_LASTf 11688
#define PORT13_MAPPINGf 11689
#define PORT14f 11690
#define PORT14_1STPTRf 11691
#define PORT14_BUSY_BIT_OFFSETf 11692
#define PORT14_LASTf 11693
#define PORT14_MAPPINGf 11694
#define PORT15f 11695
#define PORT15_1STPTRf 11696
#define PORT15_BUSY_BIT_OFFSETf 11697
#define PORT15_LASTf 11698
#define PORT15_MAPPINGf 11699
#define PORT16_1STPTRf 11700
#define PORT16_BUSY_BIT_OFFSETf 11701
#define PORT16_LASTf 11702
#define PORT16_MAPPINGf 11703
#define PORT17_1STPTRf 11704
#define PORT17_LASTf 11705
#define PORT18_1STPTRf 11706
#define PORT18_LASTf 11707
#define PORT19_1STPTRf 11708
#define PORT19_LASTf 11709
#define PORT1_1STPTRf 11710
#define PORT1_COSARBf 11711
#define PORT1_FC_INDEXf 11712
#define PORT1_LASTf 11713
#define PORT1_LINKDOWN_CLEARf 11714
#define PORT1_LINKSTATUSf 11715
#define PORT1_MAC_MODEf 11716
#define PORT1_MAPPINGf 11717
#define PORT1_RESETLIMITf 11718
#define PORT2f 11719
#define PORT20_1STPTRf 11720
#define PORT20_LASTf 11721
#define PORT21_1STPTRf 11722
#define PORT21_LASTf 11723
#define PORT22_1STPTRf 11724
#define PORT22_LASTf 11725
#define PORT23_1STPTRf 11726
#define PORT23_LASTf 11727
#define PORT24_1STPTRf 11728
#define PORT24_LASTf 11729
#define PORT24_LMD_ENABLEf 11730
#define PORT25_1STPTRf 11731
#define PORT25_LASTf 11732
#define PORT25_LMD_ENABLEf 11733
#define PORT26_1STPTRf 11734
#define PORT26_LASTf 11735
#define PORT26_LMD_ENABLEf 11736
#define PORT27_1STPTRf 11737
#define PORT27_LASTf 11738
#define PORT27_LMD_ENABLEf 11739
#define PORT28_1STPTRf 11740
#define PORT28_LASTf 11741
#define PORT29_1STPTRf 11742
#define PORT29_LASTf 11743
#define PORT2_1STPTRf 11744
#define PORT2_COSARBf 11745
#define PORT2_LASTf 11746
#define PORT2_LINKDOWN_CLEARf 11747
#define PORT2_LINKSTATUSf 11748
#define PORT2_MAC_MODEf 11749
#define PORT2_MAPPINGf 11750
#define PORT2_RESETLIMITf 11751
#define PORT3f 11752
#define PORT30_1STPTRf 11753
#define PORT30_LASTf 11754
#define PORT31_1STPTRf 11755
#define PORT31_LASTf 11756
#define PORT32_1STPTRf 11757
#define PORT32_LASTf 11758
#define PORT33_1STPTRf 11759
#define PORT33_LASTf 11760
#define PORT34_1STPTRf 11761
#define PORT34_LASTf 11762
#define PORT35_1STPTRf 11763
#define PORT35_LASTf 11764
#define PORT36_1STPTRf 11765
#define PORT36_LASTf 11766
#define PORT37_1STPTRf 11767
#define PORT37_LASTf 11768
#define PORT38_1STPTRf 11769
#define PORT38_LASTf 11770
#define PORT39_1STPTRf 11771
#define PORT39_LASTf 11772
#define PORT3_1STPTRf 11773
#define PORT3_COSARBf 11774
#define PORT3_LASTf 11775
#define PORT3_LINKDOWN_CLEARf 11776
#define PORT3_LINKSTATUSf 11777
#define PORT3_MAC_MODEf 11778
#define PORT3_MAPPINGf 11779
#define PORT3_RESETLIMITf 11780
#define PORT4f 11781
#define PORT40_1STPTRf 11782
#define PORT40_LASTf 11783
#define PORT41_1STPTRf 11784
#define PORT41_LASTf 11785
#define PORT42_1STPTRf 11786
#define PORT42_LASTf 11787
#define PORT43_1STPTRf 11788
#define PORT43_LASTf 11789
#define PORT44_1STPTRf 11790
#define PORT44_LASTf 11791
#define PORT45_1STPTRf 11792
#define PORT45_LASTf 11793
#define PORT46_1STPTRf 11794
#define PORT46_LASTf 11795
#define PORT47_1STPTRf 11796
#define PORT47_LASTf 11797
#define PORT48_1STPTRf 11798
#define PORT48_LASTf 11799
#define PORT49_1STPTRf 11800
#define PORT49_LASTf 11801
#define PORT4_1STPTRf 11802
#define PORT4_COSARBf 11803
#define PORT4_LASTf 11804
#define PORT4_MAPPINGf 11805
#define PORT4_RESETLIMITf 11806
#define PORT5f 11807
#define PORT50_1STPTRf 11808
#define PORT50_LASTf 11809
#define PORT51_1STPTRf 11810
#define PORT51_LASTf 11811
#define PORT52_1STPTRf 11812
#define PORT52_LASTf 11813
#define PORT53_1STPTRf 11814
#define PORT53_LASTf 11815
#define PORT5_1STPTRf 11816
#define PORT5_COSARBf 11817
#define PORT5_LASTf 11818
#define PORT5_MAPPINGf 11819
#define PORT5_RESETLIMITf 11820
#define PORT6f 11821
#define PORT6_1STPTRf 11822
#define PORT6_COSARBf 11823
#define PORT6_LASTf 11824
#define PORT6_MAPPINGf 11825
#define PORT6_RESETLIMITf 11826
#define PORT7f 11827
#define PORT7_1STPTRf 11828
#define PORT7_COSARBf 11829
#define PORT7_LASTf 11830
#define PORT7_MAPPINGf 11831
#define PORT7_RESETLIMITf 11832
#define PORT8f 11833
#define PORT8_1STPTRf 11834
#define PORT8_COSARBf 11835
#define PORT8_LASTf 11836
#define PORT8_MAPPINGf 11837
#define PORT8_RESETLIMITf 11838
#define PORT9f 11839
#define PORT9_1STPTRf 11840
#define PORT9_COSARBf 11841
#define PORT9_LASTf 11842
#define PORT9_MAPPINGf 11843
#define PORT9_RESETLIMITf 11844
#define PORTCPU_COSARBf 11845
#define PORTCPU_RESETLIMITf 11846
#define PORTGROUP_BUCKET_OVERFLOWf 11847
#define PORTGROUP_BUCKET_OVERFLOW_MASKf 11848
#define PORTIDf 11849
#define PORTIPIC_COSARBf 11850
#define PORTIPIC_RESETLIMITf 11851
#define PORTLINK_E2ECC_CONTOLf 11852
#define PORTNUMf 11853
#define PORTOFF_Af 11854
#define PORTOFF_Bf 11855
#define PORTOFF_Cf 11856
#define PORTOFF_Df 11857
#define PORTSf 11858
#define PORTSPEEDf 11859
#define PORTSPEED24f 11860
#define PORTSPEED25f 11861
#define PORTSPEED26f 11862
#define PORTSPEED27f 11863
#define PORTSPEED28f 11864
#define PORTS_HIf 11865
#define PORTWEIGHTSf 11866
#define PORT_0_5_BLOCK_MASKf 11867
#define PORT_0_BUS_NUMf 11868
#define PORT_0_CAPT_DONEf 11869
#define PORT_10_BUS_NUMf 11870
#define PORT_11_BUS_NUMf 11871
#define PORT_12_BUS_NUMf 11872
#define PORT_13_BUS_NUMf 11873
#define PORT_14_BUS_NUMf 11874
#define PORT_15_BUS_NUMf 11875
#define PORT_16_BUS_NUMf 11876
#define PORT_17_1_IN_3_VIOLf 11877
#define PORT_17_1_IN_3_VIOL_DISINTf 11878
#define PORT_17_BUS_NUMf 11879
#define PORT_17_UNDERRUN_OVERFLOWf 11880
#define PORT_17_UNDERRUN_OVERFLOW_DISINTf 11881
#define PORT_18_1_IN_3_VIOLf 11882
#define PORT_18_1_IN_3_VIOL_DISINTf 11883
#define PORT_18_BUS_NUMf 11884
#define PORT_18_UNDERRUN_OVERFLOWf 11885
#define PORT_18_UNDERRUN_OVERFLOW_DISINTf 11886
#define PORT_19_BUS_NUMf 11887
#define PORT_1STPTRf 11888
#define PORT_1_BUS_NUMf 11889
#define PORT_1_CAPT_DONEf 11890
#define PORT_20_BUS_NUMf 11891
#define PORT_21_BUS_NUMf 11892
#define PORT_22_BUS_NUMf 11893
#define PORT_23_BUS_NUMf 11894
#define PORT_24_BUS_NUMf 11895
#define PORT_25_BUS_NUMf 11896
#define PORT_26_BUS_NUMf 11897
#define PORT_27_BUS_NUMf 11898
#define PORT_28_BUS_NUMf 11899
#define PORT_29_BUS_NUMf 11900
#define PORT_2_BUS_NUMf 11901
#define PORT_2_CAPT_DONEf 11902
#define PORT_30_BUS_NUMf 11903
#define PORT_31_BUS_NUMf 11904
#define PORT_32_BUS_NUMf 11905
#define PORT_33_BUS_NUMf 11906
#define PORT_34_BUS_NUMf 11907
#define PORT_35_BUS_NUMf 11908
#define PORT_36_BUS_NUMf 11909
#define PORT_37_BUS_NUMf 11910
#define PORT_38_BUS_NUMf 11911
#define PORT_39_BUS_NUMf 11912
#define PORT_3_BUS_NUMf 11913
#define PORT_3_CAPT_DONEf 11914
#define PORT_40_BUS_NUMf 11915
#define PORT_41_BUS_NUMf 11916
#define PORT_42_BUS_NUMf 11917
#define PORT_43_BUS_NUMf 11918
#define PORT_44_BUS_NUMf 11919
#define PORT_45_BUS_NUMf 11920
#define PORT_46_BUS_NUMf 11921
#define PORT_47_BUS_NUMf 11922
#define PORT_48_BUS_NUMf 11923
#define PORT_49_BUS_NUMf 11924
#define PORT_4_BUS_NUMf 11925
#define PORT_50_BUS_NUMf 11926
#define PORT_51_BUS_NUMf 11927
#define PORT_52_BUS_NUMf 11928
#define PORT_53_BUS_NUMf 11929
#define PORT_54_BUS_NUMf 11930
#define PORT_55_BUS_NUMf 11931
#define PORT_56_BUS_NUMf 11932
#define PORT_57_BUS_NUMf 11933
#define PORT_58_BUS_NUMf 11934
#define PORT_59_BUS_NUMf 11935
#define PORT_5_BUS_NUMf 11936
#define PORT_60_BUS_NUMf 11937
#define PORT_61_BUS_NUMf 11938
#define PORT_62_BUS_NUMf 11939
#define PORT_63_BUS_NUMf 11940
#define PORT_64_BUS_NUMf 11941
#define PORT_65_BUS_NUMf 11942
#define PORT_66_BUS_NUMf 11943
#define PORT_67_BUS_NUMf 11944
#define PORT_68_BUS_NUMf 11945
#define PORT_69_BUS_NUMf 11946
#define PORT_6_BUS_NUMf 11947
#define PORT_70_BUS_NUMf 11948
#define PORT_71_BUS_NUMf 11949
#define PORT_72_BUS_NUMf 11950
#define PORT_73_BUS_NUMf 11951
#define PORT_74_BUS_NUMf 11952
#define PORT_75_BUS_NUMf 11953
#define PORT_76_BUS_NUMf 11954
#define PORT_77_BUS_NUMf 11955
#define PORT_78_BUS_NUMf 11956
#define PORT_79_BUS_NUMf 11957
#define PORT_7_BUS_NUMf 11958
#define PORT_8_BUS_NUMf 11959
#define PORT_9_BUS_NUMf 11960
#define PORT_ACTIVATE_PIPE0f 11961
#define PORT_ACTIVATE_PIPE1f 11962
#define PORT_ALLOW_MASKf 11963
#define PORT_ASSIGNMENT_MODEf 11964
#define PORT_BITMAPf 11965
#define PORT_BITMAP_0f 11966
#define PORT_BITMAP_1f 11967
#define PORT_BITMAP_HIf 11968
#define PORT_BITMAP_LOf 11969
#define PORT_BITMAP_M0f 11970
#define PORT_BITMAP_M1f 11971
#define PORT_BITMAP_W0f 11972
#define PORT_BITMAP_W1f 11973
#define PORT_BITMAP_W2f 11974
#define PORT_BLOCK_ENf 11975
#define PORT_BLOCK_MASK_BITMAPf 11976
#define PORT_BLOCK_MASK_BITMAP_HIf 11977
#define PORT_BLOCK_MASK_BITMAP_LOf 11978
#define PORT_BLOCK_MASK_BITMAP_W0f 11979
#define PORT_BLOCK_MASK_BITMAP_W1f 11980
#define PORT_BLOCK_MASK_BITMAP_W2f 11981
#define PORT_BRIDGEf 11982
#define PORT_BUCKET_OVERFLOWf 11983
#define PORT_BUCKET_OVERFLOW_MASKf 11984
#define PORT_CBL_MODBASE_PAR_ERRf 11985
#define PORT_CBL_PAR_ERRf 11986
#define PORT_CBL_TABLE_PAR_ERRf 11987
#define PORT_CBL_TABLE_TMf 11988
#define PORT_CBL_TABLE_WWf 11989
#define PORT_CNGf 11990
#define PORT_CNTf 11991
#define PORT_COLOR_RESUME_INDEXf 11992
#define PORT_COUNTf 11993
#define PORT_COUNT_ERR_PORTf 11994
#define PORT_COUNT_OVERFLOWf 11995
#define PORT_COUNT_OVERFLOW_DISINTf 11996
#define PORT_COUNT_UNDERRUNf 11997
#define PORT_COUNT_UNDERRUN_DISINTf 11998
#define PORT_DIS_ALLf 11999
#define PORT_DIS_TAGf 12000
#define PORT_DIS_UNTAGf 12001
#define PORT_DROP_STATEf 12002
#define PORT_ENABLEf 12003
#define PORT_ENABLE_0f 12004
#define PORT_ENABLE_1f 12005
#define PORT_ENABLE_2f 12006
#define PORT_ENABLE_3f 12007
#define PORT_ENABLE_4f 12008
#define PORT_FIELD_SEL_INDEXf 12009
#define PORT_FIELD_SEL_INDEX0f 12010
#define PORT_FIELD_SEL_INDEX1f 12011
#define PORT_FIELD_SEL_INDEX_MASKf 12012
#define PORT_FOR_MOD0f 12013
#define PORT_FOR_MOD1f 12014
#define PORT_FOR_MOD10f 12015
#define PORT_FOR_MOD11f 12016
#define PORT_FOR_MOD12f 12017
#define PORT_FOR_MOD13f 12018
#define PORT_FOR_MOD14f 12019
#define PORT_FOR_MOD15f 12020
#define PORT_FOR_MOD16f 12021
#define PORT_FOR_MOD17f 12022
#define PORT_FOR_MOD18f 12023
#define PORT_FOR_MOD19f 12024
#define PORT_FOR_MOD2f 12025
#define PORT_FOR_MOD20f 12026
#define PORT_FOR_MOD21f 12027
#define PORT_FOR_MOD22f 12028
#define PORT_FOR_MOD23f 12029
#define PORT_FOR_MOD24f 12030
#define PORT_FOR_MOD25f 12031
#define PORT_FOR_MOD26f 12032
#define PORT_FOR_MOD27f 12033
#define PORT_FOR_MOD28f 12034
#define PORT_FOR_MOD29f 12035
#define PORT_FOR_MOD3f 12036
#define PORT_FOR_MOD30f 12037
#define PORT_FOR_MOD31f 12038
#define PORT_FOR_MOD32f 12039
#define PORT_FOR_MOD33f 12040
#define PORT_FOR_MOD34f 12041
#define PORT_FOR_MOD35f 12042
#define PORT_FOR_MOD36f 12043
#define PORT_FOR_MOD37f 12044
#define PORT_FOR_MOD38f 12045
#define PORT_FOR_MOD39f 12046
#define PORT_FOR_MOD4f 12047
#define PORT_FOR_MOD40f 12048
#define PORT_FOR_MOD41f 12049
#define PORT_FOR_MOD42f 12050
#define PORT_FOR_MOD43f 12051
#define PORT_FOR_MOD44f 12052
#define PORT_FOR_MOD45f 12053
#define PORT_FOR_MOD46f 12054
#define PORT_FOR_MOD47f 12055
#define PORT_FOR_MOD48f 12056
#define PORT_FOR_MOD49f 12057
#define PORT_FOR_MOD5f 12058
#define PORT_FOR_MOD50f 12059
#define PORT_FOR_MOD51f 12060
#define PORT_FOR_MOD52f 12061
#define PORT_FOR_MOD53f 12062
#define PORT_FOR_MOD54f 12063
#define PORT_FOR_MOD55f 12064
#define PORT_FOR_MOD56f 12065
#define PORT_FOR_MOD57f 12066
#define PORT_FOR_MOD58f 12067
#define PORT_FOR_MOD59f 12068
#define PORT_FOR_MOD6f 12069
#define PORT_FOR_MOD60f 12070
#define PORT_FOR_MOD61f 12071
#define PORT_FOR_MOD62f 12072
#define PORT_FOR_MOD63f 12073
#define PORT_FOR_MOD7f 12074
#define PORT_FOR_MOD8f 12075
#define PORT_FOR_MOD9f 12076
#define PORT_GBL_CELLS_NEEDEDf 12077
#define PORT_GROUPf 12078
#define PORT_GROUP4_XLPORT0_BOD_FIFO_FULL_ERR_STATUSf 12079
#define PORT_GROUP4_XLPORT0_CTRL_FIFO_FULL_ERR_STATUSf 12080
#define PORT_GROUP4_XLPORT0_POWER_DOWN_ENABLEf 12081
#define PORT_GROUP4_XLPORT1_BOD_FIFO_FULL_ERR_STATUSf 12082
#define PORT_GROUP4_XLPORT1_CTRL_FIFO_FULL_ERR_STATUSf 12083
#define PORT_GROUP4_XLPORT1_POWER_DOWN_ENABLEf 12084
#define PORT_GROUP4_XLPORT2_BOD_FIFO_FULL_ERR_STATUSf 12085
#define PORT_GROUP4_XLPORT2_CTRL_FIFO_FULL_ERR_STATUSf 12086
#define PORT_GROUP4_XLPORT2_POWER_DOWN_ENABLEf 12087
#define PORT_GROUP4_XLPORT3_BOD_FIFO_FULL_ERR_STATUSf 12088
#define PORT_GROUP4_XLPORT3_CTRL_FIFO_FULL_ERR_STATUSf 12089
#define PORT_GROUP4_XLPORT3_POWER_DOWN_ENABLEf 12090
#define PORT_GROUP5_XLPORT0_BOD_FIFO_FULL_ERR_STATUSf 12091
#define PORT_GROUP5_XLPORT0_CTRL_FIFO_FULL_ERR_STATUSf 12092
#define PORT_GROUP5_XLPORT0_POWER_DOWN_ENABLEf 12093
#define PORT_GROUP5_XLPORT1_BOD_FIFO_FULL_ERR_STATUSf 12094
#define PORT_GROUP5_XLPORT1_CTRL_FIFO_FULL_ERR_STATUSf 12095
#define PORT_GROUP5_XLPORT1_POWER_DOWN_ENABLEf 12096
#define PORT_GROUP5_XLPORT2_BOD_FIFO_FULL_ERR_STATUSf 12097
#define PORT_GROUP5_XLPORT2_CTRL_FIFO_FULL_ERR_STATUSf 12098
#define PORT_GROUP5_XLPORT2_POWER_DOWN_ENABLEf 12099
#define PORT_GROUP5_XLPORT3_BOD_FIFO_FULL_ERR_STATUSf 12100
#define PORT_GROUP5_XLPORT3_CTRL_FIFO_FULL_ERR_STATUSf 12101
#define PORT_GROUP5_XLPORT3_POWER_DOWN_ENABLEf 12102
#define PORT_GROUP5_XLPORT4_BOD_FIFO_FULL_ERR_STATUSf 12103
#define PORT_GROUP5_XLPORT4_CTRL_FIFO_FULL_ERR_STATUSf 12104
#define PORT_GROUP5_XLPORT4_POWER_DOWN_ENABLEf 12105
#define PORT_GROUP_IDf 12106
#define PORT_HDRM_COUNTf 12107
#define PORT_HDRM_COUNT_ERR_PORTf 12108
#define PORT_HDRM_COUNT_OVERFLOWf 12109
#define PORT_HDRM_COUNT_OVERFLOW_DISINTf 12110
#define PORT_HDRM_COUNT_UNDERRUNf 12111
#define PORT_HDRM_COUNT_UNDERRUN_DISINTf 12112
#define PORT_HDRM_ENABLE_0f 12113
#define PORT_HDRM_ENABLE_1f 12114
#define PORT_HDRM_ENABLE_10f 12115
#define PORT_HDRM_ENABLE_11f 12116
#define PORT_HDRM_ENABLE_12f 12117
#define PORT_HDRM_ENABLE_13f 12118
#define PORT_HDRM_ENABLE_14f 12119
#define PORT_HDRM_ENABLE_15f 12120
#define PORT_HDRM_ENABLE_16f 12121
#define PORT_HDRM_ENABLE_2f 12122
#define PORT_HDRM_ENABLE_3f 12123
#define PORT_HDRM_ENABLE_4f 12124
#define PORT_HDRM_ENABLE_5f 12125
#define PORT_HDRM_ENABLE_6f 12126
#define PORT_HDRM_ENABLE_7f 12127
#define PORT_HDRM_ENABLE_8f 12128
#define PORT_HDRM_ENABLE_9f 12129
#define PORT_IDXf 12130
#define PORT_INACT_STATUS_PIPE0f 12131
#define PORT_INACT_STATUS_PIPE1f 12132
#define PORT_INT_PRIf 12133
#define PORT_L3_INTFf 12134
#define PORT_LAG_FAILOVER_SET_PAR_ERRf 12135
#define PORT_LASTf 12136
#define PORT_LB_WREDAVGQSIZE_CELL_REGf 12137
#define PORT_LEARNING_CLASSf 12138
#define PORT_LEARNING_PRIORITYf 12139
#define PORT_LIMIT_ENABLEf 12140
#define PORT_LIMIT_ENABLE_CELLf 12141
#define PORT_LIMIT_ENABLE_PACKETf 12142
#define PORT_LIMIT_PROFILEf 12143
#define PORT_LIMIT_STATEf 12144
#define PORT_LMSTATf 12145
#define PORT_LOADING_THRESHOLD_1f 12146
#define PORT_LOADING_THRESHOLD_2f 12147
#define PORT_LOADING_THRESHOLD_3f 12148
#define PORT_LOADING_THRESHOLD_4f 12149
#define PORT_LOADING_THRESHOLD_5f 12150
#define PORT_LOADING_THRESHOLD_6f 12151
#define PORT_LOADING_THRESHOLD_7f 12152
#define PORT_LOADING_THRESHOLD_SCALING_FACTORf 12153
#define PORT_LOADING_WEIGHTf 12154
#define PORT_MAPf 12155
#define PORT_MAPPING_ENf 12156
#define PORT_MAP_W0f 12157
#define PORT_MAP_W1f 12158
#define PORT_MAP_W2f 12159
#define PORT_MASKf 12160
#define PORT_MAXf 12161
#define PORT_MAX_PKT_SIZEf 12162
#define PORT_MINf 12163
#define PORT_MIN_ALLf 12164
#define PORT_MIN_COUNTf 12165
#define PORT_MIN_COUNT_ALLf 12166
#define PORT_MIN_COUNT_ERR_PORTf 12167
#define PORT_MIN_COUNT_MSBf 12168
#define PORT_MIN_COUNT_OVERFLOWf 12169
#define PORT_MIN_COUNT_OVERFLOW_DISINTf 12170
#define PORT_MIN_COUNT_UNDERRUNf 12171
#define PORT_MIN_COUNT_UNDERRUN_DISINTf 12172
#define PORT_MIN_MSBf 12173
#define PORT_MULTICELL_STR_TDM_ENf 12174
#define PORT_NOT_EMPTY_PIPE0f 12175
#define PORT_NOT_EMPTY_PIPE1f 12176
#define PORT_NO_0f 12177
#define PORT_NO_1f 12178
#define PORT_NO_2f 12179
#define PORT_NO_3f 12180
#define PORT_NUMf 12181
#define PORT_NUM_0f 12182
#define PORT_NUM_1f 12183
#define PORT_NUM_2f 12184
#define PORT_NUM_3f 12185
#define PORT_NUM_4f 12186
#define PORT_NUM_5f 12187
#define PORT_NUM_6f 12188
#define PORT_NUM_7f 12189
#define PORT_OFFf 12190
#define PORT_OFFSETf 12191
#define PORT_OPERATIONf 12192
#define PORT_OR_TRUNK_MAC_COUNT_INTRf 12193
#define PORT_OR_TRUNK_MAC_COUNT_TMf 12194
#define PORT_OR_TRUNK_MAC_LIMIT_INTRf 12195
#define PORT_OR_TRUNK_MAC_LIMIT_TMf 12196
#define PORT_PAUSE_ENABLEf 12197
#define PORT_PAUSE_ENABLE_HIf 12198
#define PORT_PAUSE_ENABLE_LOf 12199
#define PORT_PG2PAUSE_DISABLEf 12200
#define PORT_PG7PAUSE_DISABLEf 12201
#define PORT_PG_PAUSE_DISABLEf 12202
#define PORT_PRIf 12203
#define PORT_PRI_XON_ENABLEf 12204
#define PORT_QMIN_DROP_STATE_CELLf 12205
#define PORT_QMIN_DROP_STATE_PACKETf 12206
#define PORT_QMIN_DSf 12207
#define PORT_QMIN_HYS_SELf 12208
#define PORT_QMIN_HYS_SEL_CELLf 12209
#define PORT_QMIN_HYS_SEL_PACKETf 12210
#define PORT_QM_MINf 12211
#define PORT_QM_MIN_COUNTf 12212
#define PORT_QM_MIN_COUNT_ERR_PORTf 12213
#define PORT_QM_MIN_COUNT_OVERFLOWf 12214
#define PORT_QM_MIN_COUNT_OVERFLOW_DISINTf 12215
#define PORT_QM_MIN_COUNT_UNDERRUNf 12216
#define PORT_QM_MIN_COUNT_UNDERRUN_DISINTf 12217
#define PORT_QM_SHARED_COUNTf 12218
#define PORT_QM_SHARED_COUNT_ERR_PORTf 12219
#define PORT_QM_SHARED_COUNT_OVERFLOWf 12220
#define PORT_QM_SHARED_COUNT_OVERFLOW_DISINTf 12221
#define PORT_QM_SHARED_COUNT_UNDERRUNf 12222
#define PORT_QM_SHARED_COUNT_UNDERRUN_DISINTf 12223
#define PORT_QSIZE_THRESHOLD_1f 12224
#define PORT_QSIZE_THRESHOLD_2f 12225
#define PORT_QSIZE_THRESHOLD_3f 12226
#define PORT_QSIZE_THRESHOLD_4f 12227
#define PORT_QSIZE_THRESHOLD_5f 12228
#define PORT_QSIZE_THRESHOLD_6f 12229
#define PORT_QSIZE_THRESHOLD_7f 12230
#define PORT_QSIZE_THRESHOLD_SCALING_FACTORf 12231
#define PORT_QSIZE_WEIGHTf 12232
#define PORT_QSTATf 12233
#define PORT_QSTAT_MASKf 12234
#define PORT_QUALITY_MAPPING_PROFILE_PTRf 12235
#define PORT_RESET_FLOORf 12236
#define PORT_RESET_OFFSETf 12237
#define PORT_RESET_VALUEf 12238
#define PORT_RESURRECTf 12239
#define PORT_SC_MINf 12240
#define PORT_SC_MIN_COUNTf 12241
#define PORT_SC_MIN_COUNT_ERR_PORTf 12242
#define PORT_SC_MIN_COUNT_OVERFLOWf 12243
#define PORT_SC_MIN_COUNT_OVERFLOW_DISINTf 12244
#define PORT_SC_MIN_COUNT_UNDERRUNf 12245
#define PORT_SC_MIN_COUNT_UNDERRUN_DISINTf 12246
#define PORT_SC_SHARED_COUNTf 12247
#define PORT_SC_SHARED_COUNT_ERR_PORTf 12248
#define PORT_SC_SHARED_COUNT_OVERFLOWf 12249
#define PORT_SC_SHARED_COUNT_OVERFLOW_DISINTf 12250
#define PORT_SC_SHARED_COUNT_UNDERRUNf 12251
#define PORT_SC_SHARED_COUNT_UNDERRUN_DISINTf 12252
#define PORT_SEGMENTf 12253
#define PORT_SHARED_COUNTf 12254
#define PORT_SHARED_COUNT_ERR_PORTf 12255
#define PORT_SHARED_COUNT_OVERFLOWf 12256
#define PORT_SHARED_COUNT_OVERFLOW_DISINTf 12257
#define PORT_SHARED_COUNT_UNDERRUNf 12258
#define PORT_SHARED_COUNT_UNDERRUN_DISINTf 12259
#define PORT_SHARED_DYNAMICf 12260
#define PORT_SHARED_LIMITf 12261
#define PORT_SIDf 12262
#define PORT_SPEEDf 12263
#define PORT_TABLE_PAR_ERRf 12264
#define PORT_TABLE_TMf 12265
#define PORT_TDM_ERRORf 12266
#define PORT_TDM_ERROR_MASKf 12267
#define PORT_TGIDf 12268
#define PORT_TGID_0f 12269
#define PORT_TGID_1f 12270
#define PORT_TGID_2f 12271
#define PORT_TGID_3f 12272
#define PORT_TLVf 12273
#define PORT_TRUNK_MAC_COUNTf 12274
#define PORT_TRUNK_MAC_LIMITf 12275
#define PORT_TYPEf 12276
#define PORT_USED_PRI0_SHAREDf 12277
#define PORT_USED_RED_SHAREDf 12278
#define PORT_USED_YELLOW_SHAREDf 12279
#define PORT_VECTORf 12280
#define PORT_VFIf 12281
#define PORT_VIDf 12282
#define PORT_VRFf 12283
#define PORT_WREDAVGQSIZE_CELL_REGf 12284
#define PORT_WREDCONFIG_CELL_REGf 12285
#define PORT_WREDCONFIG_ECCP_REGf 12286
#define PORT_WREDPARAM_GREEN_END_CELL_REGf 12287
#define PORT_WREDPARAM_GREEN_START_CELL_REGf 12288
#define PORT_WREDPARAM_PRI0_END_CELL_REGf 12289
#define PORT_WREDPARAM_PRI0_START_CELL_REGf 12290
#define PORT_WREDPARAM_RED_END_CELL_REGf 12291
#define PORT_WREDPARAM_RED_START_CELL_REGf 12292
#define PORT_WREDPARAM_YELLOW_END_CELL_REGf 12293
#define PORT_WREDPARAM_YELLOW_START_CELL_REGf 12294
#define PORT_WRED_THD_0_ECCP_REGf 12295
#define PORT_WRED_THD_1_ECCP_REGf 12296
#define PORT_XON_ENABLEf 12297
#define POR_BYPASSf 12298
#define POST_STATf 12299
#define POST_TRIGGERf 12300
#define POWER_DOWNf 12301
#define PPA_CMD_COMPLETEf 12302
#define PPA_COMPLETEf 12303
#define PPA_ENf 12304
#define PPA_MODEf 12305
#define PPA_VPG_TYPEf 12306
#define PPD0_ADD_SYSTEM_SRC_PORTf 12307
#define PPD1_CLASS_TAGf 12308
#define PPD2_ADD_SYSTEM_SRC_PORTf 12309
#define PPD3_CLASS_TAGf 12310
#define PPFC_FEATURE_ENf 12311
#define PPFC_TX_PRIORITY_0_ENf 12312
#define PPFC_TX_PRIORITY_1_ENf 12313
#define PPFC_TX_PRIORITY_2_ENf 12314
#define PPFC_TX_PRIORITY_3_ENf 12315
#define PPFC_TX_PRIORITY_4_ENf 12316
#define PPFC_TX_PRIORITY_5_ENf 12317
#define PPFC_TX_PRIORITY_6_ENf 12318
#define PPFC_TX_PRIORITY_7_ENf 12319
#define PPP_ENABLEf 12320
#define PPP_EN_RXf 12321
#define PPP_EN_TXf 12322
#define PPP_REFRESH_ENf 12323
#define PPP_REFRESH_TIMERf 12324
#define PP_DBEf 12325
#define PP_DBE_CLRf 12326
#define PP_DBE_ENf 12327
#define PP_EIGHT_CLASSf 12328
#define PP_REFRESH_ENf 12329
#define PP_REFRESH_TIMERf 12330
#define PP_RX_ENABLEf 12331
#define PP_RX_ENBLf 12332
#define PP_SBEf 12333
#define PP_SBE_CLRf 12334
#define PP_SBE_ENf 12335
#define PP_TX_ENABLEf 12336
#define PP_TX_ENBLf 12337
#define PQf 12338
#define PQEPARITYERRADRf 12339
#define PQEPARITYERRMEMIDf 12340
#define PQE_ERR_ENf 12341
#define PQE_PARITY_CHK_ENf 12342
#define PQE_PAR_ERRf 12343
#define PQE_PAR_ERR_ENf 12344
#define PRBL_ENAf 12345
#define PRBS_ERROR_OCCUREDf 12346
#define PRBS_ERR_CNTf 12347
#define PRBS_GENERATOR_ENABLEf 12348
#define PRBS_INVERTf 12349
#define PRBS_MONITOR_ENABLEf 12350
#define PRBS_PASS_ERRORSf 12351
#define PRBS_POLY_SELECTf 12352
#define PRCPWIDTHf 12353
#define PRED0_FIELD_OFFSETf 12354
#define PRED0_HI_DATAf 12355
#define PRED0_LO_MASKf 12356
#define PRED0_METAf 12357
#define PRED0_RANGEf 12358
#define PRED1_FIELD_OFFSETf 12359
#define PRED1_HI_DATAf 12360
#define PRED1_LO_MASKf 12361
#define PRED1_METAf 12362
#define PRED1_RANGEf 12363
#define PRED2_FIELD_OFFSETf 12364
#define PRED2_HI_DATAf 12365
#define PRED2_LO_MASKf 12366
#define PRED2_METAf 12367
#define PRED2_RANGEf 12368
#define PRED3_FIELD_OFFSETf 12369
#define PRED3_HI_DATAf 12370
#define PRED3_LO_MASKf 12371
#define PRED3_METAf 12372
#define PRED3_RANGEf 12373
#define PRED4_FIELD_OFFSETf 12374
#define PRED4_HI_DATAf 12375
#define PRED4_LO_MASKf 12376
#define PRED4_METAf 12377
#define PRED4_RANGEf 12378
#define PRED5_FIELD_OFFSETf 12379
#define PRED5_HI_DATAf 12380
#define PRED5_LO_MASKf 12381
#define PRED5_METAf 12382
#define PRED5_RANGEf 12383
#define PRED6_FIELD_OFFSETf 12384
#define PRED6_HI_DATAf 12385
#define PRED6_LO_MASKf 12386
#define PRED6_METAf 12387
#define PRED6_RANGEf 12388
#define PRED7_FIELD_OFFSETf 12389
#define PRED7_HI_DATAf 12390
#define PRED7_LO_MASKf 12391
#define PRED7_METAf 12392
#define PRED7_RANGEf 12393
#define PRED8_FIELD_OFFSETf 12394
#define PRED8_HI_DATAf 12395
#define PRED8_LO_MASKf 12396
#define PRED8_METAf 12397
#define PRED8_RANGEf 12398
#define PRED9_FIELD_OFFSETf 12399
#define PRED9_HI_DATAf 12400
#define PRED9_LO_MASKf 12401
#define PRED9_METAf 12402
#define PRED9_RANGEf 12403
#define PREFIX_LENGTHf 12404
#define PREMATURE_EXPORT_ENABLEf 12405
#define PRESCALEf 12406
#define PRESERVECRCf 12407
#define PRESERVE_CPU_TAGf 12408
#define PRESERVE_DOT1Pf 12409
#define PRESERVE_DSCPf 12410
#define PRESERVE_FMTf 12411
#define PRESERVE_SECTAGf 12412
#define PREV_EPOCH_STATEf 12413
#define PREV_FAILOVERf 12414
#define PRG_ENf 12415
#define PRIf 12416
#define PRI0f 12417
#define PRI0_BKPf 12418
#define PRI0_DROPENDPOINTf 12419
#define PRI0_DROPSTARTPOINTf 12420
#define PRI0_GRPf 12421
#define PRI0_MAPPING_COSf 12422
#define PRI0_MARKEDf 12423
#define PRI0_MAXDROPRATEf 12424
#define PRI0_XOFF_STATUSf 12425
#define PRI1f 12426
#define PRI10f 12427
#define PRI10_BKPf 12428
#define PRI10_GRPf 12429
#define PRI10_MAPPING_COSf 12430
#define PRI10_XOFF_STATUSf 12431
#define PRI11f 12432
#define PRI11_BKPf 12433
#define PRI11_GRPf 12434
#define PRI11_MAPPING_COSf 12435
#define PRI11_XOFF_STATUSf 12436
#define PRI12f 12437
#define PRI12_BKPf 12438
#define PRI12_GRPf 12439
#define PRI12_MAPPING_COSf 12440
#define PRI12_XOFF_STATUSf 12441
#define PRI13f 12442
#define PRI13_BKPf 12443
#define PRI13_GRPf 12444
#define PRI13_MAPPING_COSf 12445
#define PRI13_XOFF_STATUSf 12446
#define PRI14f 12447
#define PRI14_BKPf 12448
#define PRI14_GRPf 12449
#define PRI14_MAPPING_COSf 12450
#define PRI14_XOFF_STATUSf 12451
#define PRI15f 12452
#define PRI15_0_BKPf 12453
#define PRI15_BKPf 12454
#define PRI15_GRPf 12455
#define PRI15_MAPPING_COSf 12456
#define PRI15_XOFF_STATUSf 12457
#define PRI1_BKPf 12458
#define PRI1_GRPf 12459
#define PRI1_MAPPING_COSf 12460
#define PRI1_XOFF_STATUSf 12461
#define PRI2f 12462
#define PRI2_BKPf 12463
#define PRI2_GRPf 12464
#define PRI2_MAPPING_COSf 12465
#define PRI2_XOFF_STATUSf 12466
#define PRI3f 12467
#define PRI3_BKPf 12468
#define PRI3_GRPf 12469
#define PRI3_MAPPING_COSf 12470
#define PRI3_XOFF_STATUSf 12471
#define PRI4f 12472
#define PRI4_BKPf 12473
#define PRI4_GRPf 12474
#define PRI4_MAPPING_COSf 12475
#define PRI4_XOFF_STATUSf 12476
#define PRI5f 12477
#define PRI5_BKPf 12478
#define PRI5_GRPf 12479
#define PRI5_MAPPING_COSf 12480
#define PRI5_XOFF_STATUSf 12481
#define PRI6f 12482
#define PRI6_BKPf 12483
#define PRI6_GRPf 12484
#define PRI6_MAPPING_COSf 12485
#define PRI6_XOFF_STATUSf 12486
#define PRI7f 12487
#define PRI7_BKPf 12488
#define PRI7_GRPf 12489
#define PRI7_MAPPING_COSf 12490
#define PRI7_XOFF_STATUSf 12491
#define PRI8f 12492
#define PRI8_BKPf 12493
#define PRI8_GRPf 12494
#define PRI8_MAPPING_COSf 12495
#define PRI8_XOFF_STATUSf 12496
#define PRI9f 12497
#define PRI9_BKPf 12498
#define PRI9_GRPf 12499
#define PRI9_MAPPING_COSf 12500
#define PRI9_XOFF_STATUSf 12501
#define PRILUT_ADDRf 12502
#define PRIO2COS_SELf 12503
#define PRIORITYf 12504
#define PRIORITY0_CNGf 12505
#define PRIORITY1_CNGf 12506
#define PRIORITY2_CNGf 12507
#define PRIORITY3_CNGf 12508
#define PRIORITY4_CNGf 12509
#define PRIORITY5_CNGf 12510
#define PRIORITY6_CNGf 12511
#define PRIORITY7_CNGf 12512
#define PRIORITY_IBP_DROP_STATEf 12513
#define PRIORITY_THRESH0f 12514
#define PRIORITY_THRESH1f 12515
#define PRIORITY_THRESH2f 12516
#define PRIORITY_THRESH3f 12517
#define PRIO_0f 12518
#define PRIO_1f 12519
#define PRIO_2f 12520
#define PRIO_3f 12521
#define PRIO_4f 12522
#define PRIO_5f 12523
#define PRIO_6f 12524
#define PRIO_7f 12525
#define PRIO_8f 12526
#define PRIO_9f 12527
#define PRIUPD1f 12528
#define PRIUPD2f 12529
#define PRIUPD3f 12530
#define PRI_0f 12531
#define PRI_1f 12532
#define PRI_2f 12533
#define PRI_3f 12534
#define PRI_BITMAPf 12535
#define PRI_BKPf 12536
#define PRI_BMPf 12537
#define PRI_CNG_MAP_PMf 12538
#define PRI_CNG_MAP_TMf 12539
#define PRI_CNG_MAP_WWf 12540
#define PRI_FIFO_OVERFLOWf 12541
#define PRI_FIFO_OVERFLOW_DISINTf 12542
#define PRI_GRPf 12543
#define PRI_MAPPINGf 12544
#define PRI_MAP_MEM_TMf 12545
#define PRI_MASKf 12546
#define PRI_MODEf 12547
#define PRI_PGf 12548
#define PRI_PORT_SELf 12549
#define PRI_STATUSf 12550
#define PRI_STATUS_DISINTf 12551
#define PRI_STBf 12552
#define PRI_UPD_FIFO_OVERFLOWf 12553
#define PRI_UPD_FIFO_OVERFLOW_DISINTf 12554
#define PRI_UPD_FIFO_PURGEDf 12555
#define PRI_UPD_FIFO_PURGED_DISINTf 12556
#define PRI_UPD_FIFO_UNDERRUNf 12557
#define PRI_UPD_FIFO_UNDERRUN_DISINTf 12558
#define PRI_VALUEf 12559
#define PROB_SIGNALSf 12560
#define PROCESS_LOOPED_BITf 12561
#define PROD_CFGf 12562
#define PROD_CFG_VLDf 12563
#define PROFILE_INDEXf 12564
#define PROFILE_PTRf 12565
#define PROGRAM_COUNTERf 12566
#define PROG_BLOCKEDf 12567
#define PROG_DOZEN_SERDES_PLLDIV_CTRL_DEFf 12568
#define PROG_RESISTORf 12569
#define PROHIBITED_DOT1Pf 12570
#define PROMIS_ENf 12571
#define PROTECT_FRAMEf 12572
#define PROTOCOLf 12573
#define PROTOCOL0f 12574
#define PROTOCOL1f 12575
#define PROTOCOL_IDf 12576
#define PROTOCOL_MASKf 12577
#define PROTOCOL_PKTf 12578
#define PROTOCOL_PKT_DROPf 12579
#define PROTOCOL_PKT_DROP_DISINTf 12580
#define PROTOCOL_PKT_DROP_SELf 12581
#define PROTOCOL_PKT_INDEXf 12582
#define PROTOCOL_PKT_INDEX_PRECEDENCE_MODEf 12583
#define PROT_GROUPf 12584
#define PROT_NEXT_HOP_INDEXf 12585
#define PROT_NHI_PAR_ERRf 12586
#define PROT_NHI_TMf 12587
#define PROXY__EH_QUEUE_TAGf 12588
#define PROXY__EH_TAG_TYPEf 12589
#define PROXY__EH_TMf 12590
#define PROXY__HG_ADD_SYS_RSVD_VIDf 12591
#define PROXY__HG_HDR_SELf 12592
#define PROXY__HG_L3_OVERRIDEf 12593
#define PROXY__HG_LEARN_OVERRIDEf 12594
#define PROXY__HG_MC_DST_MODIDf 12595
#define PROXY__HG_MC_DST_PORT_NUMf 12596
#define PROXY__HG_MODIFY_ENABLEf 12597
#define PROXY__INTF_NUMf 12598
#define PROXY__MAC_DA_PROFILE_INDEXf 12599
#define PROXY__RESERVEDf 12600
#define PROXY__RESERVED_1f 12601
#define PROXY__RESERVED_2f 12602
#define PROXY__USE_VINTF_CTR_IDXf 12603
#define PROXY__VINTF_CTR_IDXf 12604
#define PROXY_MODEf 12605
#define PRT_ENABLEf 12606
#define PRUNE_CPU_COSf 12607
#define PRUNE_ENABLEf 12608
#define PRUNE_TOCPUf 12609
#define PSMVDDf 12610
#define PSM_VDDf 12611
#define PTf 12612
#define PT2PT_ENf 12613
#define PTABLE_TMf 12614
#define PTAP_ADJf 12615
#define PTHRESHf 12616
#define PTRf 12617
#define PTRCOUNTf 12618
#define PTRERRORSf 12619
#define PTR_0f 12620
#define PTR_1f 12621
#define PTR_2f 12622
#define PTR_3f 12623
#define PTR_BLOCK_START_ADDRf 12624
#define PTR_COUNTf 12625
#define PTR_DONEf 12626
#define PTR_ERRORSf 12627
#define PTR_HG0f 12628
#define PTR_HG12f 12629
#define PTR_RANGEf 12630
#define PT_BITSf 12631
#define PUP_ACR_CAL_CTXT_TO_HIGHf 12632
#define PUP_DISABLE_HOLDDOFF_PRI_UPDATES_UNTIL_CUPDf 12633
#define PUREPf 12634
#define PURE_PADf 12635
#define PURGEf 12636
#define PURGE_CELLf 12637
#define PUSHERRf 12638
#define PVIDf 12639
#define PVLAN_ENABLEf 12640
#define PVLAN_OR_DEFAULT_VID_CONTROLf 12641
#define PVLAN_PRIf 12642
#define PVLAN_PVIDf 12643
#define PVLAN_RPEf 12644
#define PVLAN_UNTAGf 12645
#define PVLAN_VIDf 12646
#define PVLAN_VID_MISMATCH_TOCPUf 12647
#define PVTMON_POWREDOWNf 12648
#define PVTMON_RESET_Nf 12649
#define PVTMON_SELECTf 12650
#define PVT_COMP_PAD_ENf 12651
#define PVT_NDRIVE_VALf 12652
#define PVT_ODTRES_VALf 12653
#define PVT_ODT_VALf 12654
#define PVT_PDRIVE_VALf 12655
#define PVT_RESTARTf 12656
#define PVT_SLEW_VALf 12657
#define PWACH_TOCPUf 12658
#define PWDNf 12659
#define PWN_RATEf 12660
#define PWRDNf 12661
#define PWRDN_CH1f 12662
#define PWRDN_CH2f 12663
#define PWRDN_CH3f 12664
#define PWRDN_CK_DRIVERf 12665
#define PWRDWNf 12666
#define PWRDWN_PLLf 12667
#define PWRUP_STATE_0f 12668
#define PWRUP_STATE_1f 12669
#define PWRUP_STATE_2f 12670
#define PWRUP_STATE_3f 12671
#define PW_COUNT_ALLf 12672
#define PW_INIT_COUNTER_DCMf 12673
#define PW_INIT_COUNTER_PMf 12674
#define PW_INIT_COUNTER_TMf 12675
#define PW_INIT_NUMf 12676
#define PW_TERM_NUMf 12677
#define PW_TERM_NUM_VALIDf 12678
#define Q0_ENABLEf 12679
#define Q0_SPIDf 12680
#define Q10_ENABLEf 12681
#define Q10_SPIDf 12682
#define Q11_ENABLEf 12683
#define Q11_SPIDf 12684
#define Q12_ENABLEf 12685
#define Q12_SPIDf 12686
#define Q13_ENABLEf 12687
#define Q13_SPIDf 12688
#define Q14_ENABLEf 12689
#define Q14_SPIDf 12690
#define Q15_ENABLEf 12691
#define Q15_SPIDf 12692
#define Q16_ENABLEf 12693
#define Q16_SPIDf 12694
#define Q17_ENABLEf 12695
#define Q17_SPIDf 12696
#define Q18_ENABLEf 12697
#define Q18_SPIDf 12698
#define Q19_ENABLEf 12699
#define Q19_SPIDf 12700
#define Q1_ENABLEf 12701
#define Q1_SPIDf 12702
#define Q20_ENABLEf 12703
#define Q20_SPIDf 12704
#define Q21_ENABLEf 12705
#define Q21_SPIDf 12706
#define Q22_ENABLEf 12707
#define Q22_SPIDf 12708
#define Q23_ENABLEf 12709
#define Q23_SPIDf 12710
#define Q24_ENABLEf 12711
#define Q24_SPIDf 12712
#define Q25_ENABLEf 12713
#define Q25_SPIDf 12714
#define Q26_ENABLEf 12715
#define Q26_SPIDf 12716
#define Q27_ENABLEf 12717
#define Q27_SPIDf 12718
#define Q28_ENABLEf 12719
#define Q28_SPIDf 12720
#define Q29_ENABLEf 12721
#define Q29_SPIDf 12722
#define Q2_ENABLEf 12723
#define Q2_SPIDf 12724
#define Q30_ENABLEf 12725
#define Q30_SPIDf 12726
#define Q31_ENABLEf 12727
#define Q31_SPIDf 12728
#define Q32_ENABLEf 12729
#define Q32_SPIDf 12730
#define Q33_ENABLEf 12731
#define Q33_SPIDf 12732
#define Q34_ENABLEf 12733
#define Q34_SPIDf 12734
#define Q35_ENABLEf 12735
#define Q35_SPIDf 12736
#define Q36_ENABLEf 12737
#define Q36_SPIDf 12738
#define Q37_ENABLEf 12739
#define Q37_SPIDf 12740
#define Q38_ENABLEf 12741
#define Q38_SPIDf 12742
#define Q39_ENABLEf 12743
#define Q39_SPIDf 12744
#define Q3_ENABLEf 12745
#define Q3_SPIDf 12746
#define Q40_ENABLEf 12747
#define Q40_SPIDf 12748
#define Q41_ENABLEf 12749
#define Q41_SPIDf 12750
#define Q42_ENABLEf 12751
#define Q42_SPIDf 12752
#define Q43_ENABLEf 12753
#define Q43_SPIDf 12754
#define Q44_ENABLEf 12755
#define Q44_SPIDf 12756
#define Q45_ENABLEf 12757
#define Q45_SPIDf 12758
#define Q46_ENABLEf 12759
#define Q46_SPIDf 12760
#define Q47_ENABLEf 12761
#define Q47_SPIDf 12762
#define Q48_ENABLEf 12763
#define Q48_SPIDf 12764
#define Q49_ENABLEf 12765
#define Q49_SPIDf 12766
#define Q4_ENABLEf 12767
#define Q4_SPIDf 12768
#define Q50_ENABLEf 12769
#define Q50_SPIDf 12770
#define Q51_ENABLEf 12771
#define Q51_SPIDf 12772
#define Q52_ENABLEf 12773
#define Q52_SPIDf 12774
#define Q53_ENABLEf 12775
#define Q53_SPIDf 12776
#define Q54_ENABLEf 12777
#define Q54_SPIDf 12778
#define Q55_ENABLEf 12779
#define Q55_SPIDf 12780
#define Q56_ENABLEf 12781
#define Q56_SPIDf 12782
#define Q57_ENABLEf 12783
#define Q57_SPIDf 12784
#define Q58_ENABLEf 12785
#define Q58_SPIDf 12786
#define Q59_ENABLEf 12787
#define Q59_SPIDf 12788
#define Q5_ENABLEf 12789
#define Q5_SPIDf 12790
#define Q60_ENABLEf 12791
#define Q60_SPIDf 12792
#define Q61_ENABLEf 12793
#define Q61_SPIDf 12794
#define Q62_ENABLEf 12795
#define Q62_SPIDf 12796
#define Q63_ENABLEf 12797
#define Q63_SPIDf 12798
#define Q64_ENABLEf 12799
#define Q64_SPIDf 12800
#define Q65_ENABLEf 12801
#define Q65_SPIDf 12802
#define Q66_ENABLEf 12803
#define Q66_SPIDf 12804
#define Q67_ENABLEf 12805
#define Q67_SPIDf 12806
#define Q68_ENABLEf 12807
#define Q68_SPIDf 12808
#define Q69_ENABLEf 12809
#define Q69_SPIDf 12810
#define Q6_ENABLEf 12811
#define Q6_SPIDf 12812
#define Q70_ENABLEf 12813
#define Q70_SPIDf 12814
#define Q71_ENABLEf 12815
#define Q71_SPIDf 12816
#define Q72_ENABLEf 12817
#define Q72_SPIDf 12818
#define Q73_ENABLEf 12819
#define Q73_SPIDf 12820
#define Q7_ENABLEf 12821
#define Q7_SPIDf 12822
#define Q8_ENABLEf 12823
#define Q8_SPIDf 12824
#define Q9_ENABLEf 12825
#define Q9_SPIDf 12826
#define QAVG_CORRECTED_ERRORf 12827
#define QAVG_CORRECTED_ERROR_DISINTf 12828
#define QAVG_CURRENT_FIFO_OVERFLOWf 12829
#define QAVG_CURRENT_FIFO_OVERFLOW_DISINTf 12830
#define QAVG_ENABLEf 12831
#define QAVG_ENABLE_ECCf 12832
#define QAVG_EXPONENTf 12833
#define QAVG_FORCE_UNCORRECTABLE_ERRORf 12834
#define QAVG_GAIN_FIFO_OVERFLOWf 12835
#define QAVG_GAIN_FIFO_OVERFLOW_DISINTf 12836
#define QAVG_MANTISSAf 12837
#define QAVG_MEM_TMf 12838
#define QAVG_PENDING_FIFO_OVERFLOWf 12839
#define QAVG_PENDING_FIFO_OVERFLOW_DISINTf 12840
#define QAVG_QLEN_FIFO_OVERFLOWf 12841
#define QAVG_QLEN_FIFO_OVERFLOW_DISINTf 12842
#define QAVG_TAIL_QUEUEf 12843
#define QAVG_UNCORRECTED_ERRORf 12844
#define QAVG_UNCORRECTED_ERROR_DISINTf 12845
#define QBUFFSPROFILE_A_CORRECTED_ERRORf 12846
#define QBUFFSPROFILE_A_CORRECTED_ERROR_DISINTf 12847
#define QBUFFSPROFILE_A_UNCORRECTED_ERRORf 12848
#define QBUFFSPROFILE_A_UNCORRECTED_ERROR_DISINTf 12849
#define QBUFFSPROFILE_B_CORRECTED_ERRORf 12850
#define QBUFFSPROFILE_B_CORRECTED_ERROR_DISINTf 12851
#define QBUFFSPROFILE_B_UNCORRECTED_ERRORf 12852
#define QBUFFSPROFILE_B_UNCORRECTED_ERROR_DISINTf 12853
#define QBUFFSPROFILE_ENABLE_ECCf 12854
#define QBUFFSPROFILE_FORCE_UNCORRECTABLE_ERRORf 12855
#define QBUSf 12856
#define QCN_CNM_CHANGE_INNER_CFIf 12857
#define QCN_CNM_CHANGE_INNER_DOT1Pf 12858
#define QCN_CNM_CHANGE_OUTER_CFIf 12859
#define QCN_CNM_CHANGE_OUTER_DOT1Pf 12860
#define QCN_CNM_CNGf 12861
#define QCN_CNM_CPID_MODEf 12862
#define QCN_CNM_CPID_PORT_PREFIXf 12863
#define QCN_CNM_DEFAULT_OUTER_TPIDf 12864
#define QCN_CNM_DEFAULT_OUTER_VLAN_IDf 12865
#define QCN_CNM_INNER_CFIf 12866
#define QCN_CNM_INNER_DOT1Pf 12867
#define QCN_CNM_INTERNAL_PRIORITYf 12868
#define QCN_CNM_MESSAGE_DRAFT_24f 12869
#define QCN_CNM_OUTER_CFIf 12870
#define QCN_CNM_OUTER_DOT1Pf 12871
#define QCN_CNM_RESERVEDf 12872
#define QCN_CNM_SRC_MODIDf 12873
#define QCN_CNM_SRC_PORTf 12874
#define QCN_CNM_SRC_SELf 12875
#define QCN_CNM_SWITCH_MAC_ADDRESSf 12876
#define QCN_CNM_USE_DEFAULT_OUTER_TPIDf 12877
#define QCN_CNM_USE_DEFAULT_OUTER_VLAN_IDf 12878
#define QCN_CNM_VERSIONf 12879
#define QCN_CPID_PREFIXf 12880
#define QCN_CP_INDEXf 12881
#define QCN_CP_PORTf 12882
#define QCN_CP_QUEUEf 12883
#define QCN_DO_NOT_GENERATE_CNM_IF_NO_CNTAGf 12884
#define QCN_ENCAPSULATED_PRIORITY_MAPf 12885
#define QCN_MSGf 12886
#define QCN_OPERATION_MODEf 12887
#define QCN_PARITY_CHK_ENf 12888
#define QCN_PAR_ERRf 12889
#define QCN_PAR_ERR_ENf 12890
#define QCN_QNTZ_FBf 12891
#define QCN_Q_DELTAf 12892
#define QCN_Q_OFFSETf 12893
#define QCN_SEND_NULL_CNTAG_IF_NO_CNTAGf 12894
#define QDELTAf 12895
#define QDRP_RESETf 12896
#define QEMPTYf 12897
#define QE_INTEROP_ENf 12898
#define QE_PKLT_CRC_ERR_CNT_Af 12899
#define QE_PKLT_CRC_ERR_CNT_Bf 12900
#define QE_TYPEf 12901
#define QE_TYPE_CHANNEL_MASK_A0f 12902
#define QE_TYPE_CHANNEL_MASK_A1f 12903
#define QE_TYPE_CHANNEL_MASK_A2f 12904
#define QE_TYPE_CHANNEL_MASK_A3f 12905
#define QE_TYPE_CHANNEL_MASK_B0f 12906
#define QE_TYPE_CHANNEL_MASK_B1f 12907
#define QE_TYPE_CHANNEL_MASK_B2f 12908
#define QE_TYPE_CHANNEL_MASK_B3f 12909
#define QFABSRANGEf 12910
#define QFULLf 12911
#define QGI_ENABLEf 12912
#define QGPHY0_PLL_LOCKf 12913
#define QGPHY1_PLL_LOCKf 12914
#define QGPHY_EEE_DISABLEf 12915
#define QGPHY_ENABLE_BIAS_10BTEf 12916
#define QGPHY_MODE_SEL_DEFf 12917
#define QGPORT_ENABLEf 12918
#define QGP_RST_Lf 12919
#define QID_BASEf 12920
#define QINQ_PROXYf 12921
#define QINQ_PROXY_UNTAG_AS_TWO_TAGf 12922
#define QKB_DLL90_LOCKEDf 12923
#define QKB_DLLDSKW_LOCKEDf 12924
#define QK_DLL90_LOCKEDf 12925
#define QK_DLLDSKW_LOCKEDf 12926
#define QK_DLLDSK_LOCKEDf 12927
#define QLENGTHf 12928
#define QLOCSRANGEf 12929
#define QMf 12930
#define QMAP0_CORRECTED_ERRORf 12931
#define QMAP0_CORRECTED_ERROR_DISINTf 12932
#define QMAP0_ECC_ERROR_ADDRESSf 12933
#define QMAP0_UNCORRECTED_ERRORf 12934
#define QMAP0_UNCORRECTED_ERROR_DISINTf 12935
#define QMAP1_CORRECTED_ERRORf 12936
#define QMAP1_CORRECTED_ERROR_DISINTf 12937
#define QMAP1_ECC_ERROR_ADDRESSf 12938
#define QMAP1_UNCORRECTED_ERRORf 12939
#define QMAP1_UNCORRECTED_ERROR_DISINTf 12940
#define QMAPLOOKUP_ENABLE_ECCf 12941
#define QMAPLOOKUP_FORCE_UNCORRECTABLE_ERRORf 12942
#define QMAP_MEM_TMf 12943
#define QMA_ENQR_MOLEf 12944
#define QMA_ENQR_STARTf 12945
#define QMA_HALT_DELAYf 12946
#define QMA_HALT_ENf 12947
#define QMA_HALT_MODEf 12948
#define QMA_HALT_STATUSf 12949
#define QMA_LAST_QUEUEf 12950
#define QMA_TREX2_DEBUG_ENABLEf 12951
#define QMB_ENQR_DROP_CODEf 12952
#define QMB_HALT_DELAYf 12953
#define QMB_HALT_ENf 12954
#define QMB_HALT_MODEf 12955
#define QMB_HALT_STATUSf 12956
#define QMB_LAST_QUEUEf 12957
#define QMB_TREX2_DEBUG_ENABLEf 12958
#define QMC_QAVG_FIFO_OVERFLOWf 12959
#define QMC_QAVG_FIFO_OVERFLOW_DISINTf 12960
#define QMC_TREX2_DEBUG_ENABLEf 12961
#define QMIF_ERROR_DEQ_DONE_OUTSTANDINGf 12962
#define QMIF_ERROR_DEQ_DONE_OUTSTANDING_DISINTf 12963
#define QMIN_THD_METf 12964
#define QMIN_THD_MET_CELLf 12965
#define QMIN_THD_MET_PACKETf 12966
#define QMI_DRR_QUANTUM0f 12967
#define QMI_DRR_QUANTUM1f 12968
#define QMI_DRR_QUANTUM2f 12969
#define QMI_DRR_QUANTUM3f 12970
#define QMI_DRR_QUANTUM4f 12971
#define QMI_DRR_QUANTUM5f 12972
#define QMI_DRR_QUANTUM6f 12973
#define QM_BP_BURST_SIZEf 12974
#define QM_CONTINUATION_CLEARED_TXf 12975
#define QM_CONTINUATION_ERRORf 12976
#define QM_CONTINUATION_ERROR_DISINTf 12977
#define QM_CONTINUATION_ERROR_MASKf 12978
#define QM_CS_ENf 12979
#define QM_PHASE_SYNCf 12980
#define QM_QS_RATE_READ_STATUSf 12981
#define QM_QS_RATE_READ_STATUS_DISINTf 12982
#define QM_QS_TAG_BP_HALT_ENf 12983
#define QM_RI_ENABLEf 12984
#define QNTZFBf 12985
#define QNTZ_ACT_OFFSET0f 12986
#define QNTZ_ACT_OFFSET1f 12987
#define QOFFSETf 12988
#define QOS_FIFO_OVERFLOWf 12989
#define QOS_FIFO_OVERFLOW_DISINTf 12990
#define QOS_INDEXf 12991
#define QRED_RESETf 12992
#define QREVERSEf 12993
#define QRSTf 12994
#define QSA_HALT_DELAYf 12995
#define QSA_HALT_ENf 12996
#define QSA_HALT_MODEf 12997
#define QSA_HALT_STATUSf 12998
#define QSA_PHASE_SYNCf 12999
#define QSA_QPP_ENABLEf 13000
#define QSA_TREX2_DEBUG_ENABLEf 13001
#define QSB_BAAf 13002
#define QSB_GGPf 13003
#define QSB_HALT_DELAYf 13004
#define QSB_HALT_ENf 13005
#define QSB_HALT_MODEf 13006
#define QSB_HALT_STATUSf 13007
#define QSB_PUPf 13008
#define QSB_QPPf 13009
#define QSB_QPP_HZ_BLOCK_B2B_QUEUEf 13010
#define QSB_QPP_HZ_BLOCK_B2B_SYSPORTf 13011
#define QSB_SHAPERf 13012
#define QSB_SPPf 13013
#define QSB_TREX2_DEBUG_ENABLEf 13014
#define QSGMII_RX_TERM_STRAPf 13015
#define QS_SC_PU_CAPTf 13016
#define QS_SC_PU_MASKf 13017
#define QS_SC_PU_STATUSf 13018
#define QS_SC_PU_STATUS_DISINTf 13019
#define QS_SC_PU_VALUEf 13020
#define QS_SHAPER_LIMIT_ENABLEf 13021
#define QS_TAGBP_THRESHOLDf 13022
#define QS_TO_SC_FIFO_OVERFLOWf 13023
#define QS_TO_SC_FIFO_OVERFLOW_DISINTf 13024
#define QS_TS_QT_HIPRIf 13025
#define QTMASKf 13026
#define QTYPEf 13027
#define QUAD_PORT_TX_CREDITSf 13028
#define QUALITYf 13029
#define QUANTIZED_PORT_LOADINGf 13030
#define QUANTIZED_PORT_QSIZEf 13031
#define QUERESETf 13032
#define QUEUEf 13033
#define QUEUEDEPTHf 13034
#define QUEUEDEPTH_MASKf 13035
#define QUEUEDEPTH_VALUEf 13036
#define QUEUEEMPTY_CPUPURGEQf 13037
#define QUEUEEMPTY_Q23_TO_Q8f 13038
#define QUEUEEMPTY_Q23_TO_Q9f 13039
#define QUEUEEMPTY_Q24_OR_HGPUGREQf 13040
#define QUEUEEMPTY_Q31_TO_Q24f 13041
#define QUEUEEMPTY_Q31_TO_Q25f 13042
#define QUEUEEMPTY_Q47_TO_Q32f 13043
#define QUEUEEMPTY_Q7_TO_Q0f 13044
#define QUEUEEMPTY_Q8_OR_GEPUGREQf 13045
#define QUEUESTATf 13046
#define QUEUE_AGED_CNTf 13047
#define QUEUE_AGED_CNT_DISINTf 13048
#define QUEUE_A_ENf 13049
#define QUEUE_BASEf 13050
#define QUEUE_B_ENf 13051
#define QUEUE_EARLY_E2E_STATEf 13052
#define QUEUE_MASKf 13053
#define QUEUE_MODEf 13054
#define QUEUE_NUMBERf 13055
#define QUEUE_OUT_OF_BAA_RANGEf 13056
#define QUEUE_OUT_OF_BAA_RANGE_DISINTf 13057
#define QUEUE_RANGE_FIRSTf 13058
#define QUEUE_RANGE_LASTf 13059
#define QUEUE_RESETf 13060
#define QUEUE_VALUEf 13061
#define QU_CNTR_GRP0f 13062
#define QU_CNTR_GRP1f 13063
#define QU_CNTR_GRP10f 13064
#define QU_CNTR_GRP11f 13065
#define QU_CNTR_GRP12f 13066
#define QU_CNTR_GRP13f 13067
#define QU_CNTR_GRP14f 13068
#define QU_CNTR_GRP15f 13069
#define QU_CNTR_GRP2f 13070
#define QU_CNTR_GRP3f 13071
#define QU_CNTR_GRP4f 13072
#define QU_CNTR_GRP5f 13073
#define QU_CNTR_GRP6f 13074
#define QU_CNTR_GRP7f 13075
#define QU_CNTR_GRP8f 13076
#define QU_CNTR_GRP9f 13077
#define QVLAN_SPF_L3IF_MBIST_DONEf 13078
#define QVLAN_SPF_L3IF_MBIST_ENf 13079
#define QVLAN_SPF_L3IF_MBIST_GOf 13080
#define QYEL_RESETf 13081
#define Q_BIT_OFFSET0f 13082
#define Q_BIT_OFFSET1f 13083
#define Q_BYTE_OFFSET0f 13084
#define Q_BYTE_OFFSET1f 13085
#define Q_COLOR_DYNAMIC_CELLf 13086
#define Q_COLOR_DYNAMIC_PACKETf 13087
#define Q_COLOR_ENABLEf 13088
#define Q_COLOR_ENABLE_CELLf 13089
#define Q_COLOR_ENABLE_PACKETf 13090
#define Q_COLOR_LIMIT_DYNAMIC_CELLf 13091
#define Q_COLOR_LIMIT_DYNAMIC_PACKETf 13092
#define Q_COLOR_RESUME_INDEXf 13093
#define Q_DEPTH_THRESH0f 13094
#define Q_DEPTH_THRESH1f 13095
#define Q_DEPTH_THRESH10f 13096
#define Q_DEPTH_THRESH11f 13097
#define Q_DEPTH_THRESH12f 13098
#define Q_DEPTH_THRESH13f 13099
#define Q_DEPTH_THRESH14f 13100
#define Q_DEPTH_THRESH15f 13101
#define Q_DEPTH_THRESH2f 13102
#define Q_DEPTH_THRESH3f 13103
#define Q_DEPTH_THRESH4f 13104
#define Q_DEPTH_THRESH5f 13105
#define Q_DEPTH_THRESH6f 13106
#define Q_DEPTH_THRESH7f 13107
#define Q_DEPTH_THRESH8f 13108
#define Q_DEPTH_THRESH9f 13109
#define Q_DROP_STATEf 13110
#define Q_DROP_STATE_CELLf 13111
#define Q_DROP_STATE_HIf 13112
#define Q_DROP_STATE_LOf 13113
#define Q_DROP_STATE_PACKETf 13114
#define Q_E2E_DS_ENf 13115
#define Q_E2E_DS_ENABLEf 13116
#define Q_E2E_DS_EN_CELLf 13117
#define Q_E2E_DS_EN_PACKETf 13118
#define Q_EARLY_E2E_STATE_CELLf 13119
#define Q_EARLY_E2E_STATE_PACKETf 13120
#define Q_LENGTH0f 13121
#define Q_LENGTH1f 13122
#define Q_LIMIT_DYNAMICf 13123
#define Q_LIMIT_DYNAMIC_CELLf 13124
#define Q_LIMIT_DYNAMIC_PACKETf 13125
#define Q_LIMIT_ENABLEf 13126
#define Q_LIMIT_ENABLE_CELLf 13127
#define Q_LIMIT_ENABLE_PACKETf 13128
#define Q_LIMIT_PRI0f 13129
#define Q_LIMIT_REDf 13130
#define Q_LIMIT_RED_CELLf 13131
#define Q_LIMIT_RED_PACKETf 13132
#define Q_LIMIT_YELLOWf 13133
#define Q_LIMIT_YELLOW_CELLf 13134
#define Q_LIMIT_YELLOW_PACKETf 13135
#define Q_MCQ_FIFO_BASEf 13136
#define Q_MINf 13137
#define Q_MIN_CELLf 13138
#define Q_MIN_COUNTf 13139
#define Q_MIN_COUNT_ALLf 13140
#define Q_MIN_COUNT_CELLf 13141
#define Q_MIN_COUNT_MSBf 13142
#define Q_MIN_COUNT_PACKETf 13143
#define Q_MIN_MSBf 13144
#define Q_MIN_PACKETf 13145
#define Q_NUM0f 13146
#define Q_NUM1f 13147
#define Q_NUM2f 13148
#define Q_NUM3f 13149
#define Q_RED_DROP_STATE_CELLf 13150
#define Q_RESET_OFFSETf 13151
#define Q_RESET_OFFSET_CELLf 13152
#define Q_RESET_OFFSET_PACKETf 13153
#define Q_RESET_SELf 13154
#define Q_RESET_VALUEf 13155
#define Q_RESET_VALUE_CELLf 13156
#define Q_RESET_VALUE_PACKETf 13157
#define Q_SEL_P1f 13158
#define Q_SEL_P2f 13159
#define Q_SEL_P3f 13160
#define Q_SEL_P34f 13161
#define Q_SEL_P35f 13162
#define Q_SEL_P36f 13163
#define Q_SEL_P37f 13164
#define Q_SEL_P4f 13165
#define Q_SHARED_ALPHA_CELLf 13166
#define Q_SHARED_ALPHA_PACKETf 13167
#define Q_SHARED_COUNTf 13168
#define Q_SHARED_COUNT_CELLf 13169
#define Q_SHARED_COUNT_PACKETf 13170
#define Q_SHARED_LIMITf 13171
#define Q_SHARED_LIMIT_CELLf 13172
#define Q_SHARED_LIMIT_PACKETf 13173
#define Q_SPIDf 13174
#define Q_TOTAL_COUNTf 13175
#define Q_TOTAL_COUNT_CELLf 13176
#define Q_TOTAL_COUNT_PACKETf 13177
#define Q_VLD0f 13178
#define Q_VLD1f 13179
#define Q_VLD2f 13180
#define Q_VLD3f 13181
#define Q_WAS_FLUSHEDf 13182
#define Q_WR_LENGTHf 13183
#define Q_WR_OFFSETf 13184
#define Q_YELLOW_DROP_STATE_CELLf 13185
#define R2R_ERR_CHAR_CNTf 13186
#define R2R_ERR_CHAR_CNT_RESETf 13187
#define R2W_NOPSf 13188
#define RAf 13189
#define RAM0_0_TMf 13190
#define RAM0_1_TMf 13191
#define RAM0_CT0f 13192
#define RAM0_CT1f 13193
#define RAM0_CT2f 13194
#define RAM0_DCMf 13195
#define RAM0_PMf 13196
#define RAM0_PSM_VDDf 13197
#define RAM0_SAMf 13198
#define RAM0_TMf 13199
#define RAM0_WWf 13200
#define RAM10_DCMf 13201
#define RAM10_PMf 13202
#define RAM10_PSM_VDDf 13203
#define RAM10_TMf 13204
#define RAM11_DCMf 13205
#define RAM11_PMf 13206
#define RAM11_PSM_VDDf 13207
#define RAM11_TMf 13208
#define RAM12_DCMf 13209
#define RAM12_PMf 13210
#define RAM12_PSM_VDDf 13211
#define RAM12_TMf 13212
#define RAM13_DCMf 13213
#define RAM13_PMf 13214
#define RAM13_PSM_VDDf 13215
#define RAM13_TMf 13216
#define RAM14_DCMf 13217
#define RAM14_PMf 13218
#define RAM14_PSM_VDDf 13219
#define RAM14_TMf 13220
#define RAM15_DCMf 13221
#define RAM15_PMf 13222
#define RAM15_PSM_VDDf 13223
#define RAM15_TMf 13224
#define RAM1_0_TMf 13225
#define RAM1_1_TMf 13226
#define RAM1_CT0f 13227
#define RAM1_CT1f 13228
#define RAM1_CT2f 13229
#define RAM1_DCMf 13230
#define RAM1_PMf 13231
#define RAM1_PSM_VDDf 13232
#define RAM1_SAMf 13233
#define RAM1_TMf 13234
#define RAM2_0_TMf 13235
#define RAM2_1_TMf 13236
#define RAM2_CT0f 13237
#define RAM2_CT1f 13238
#define RAM2_CT2f 13239
#define RAM2_DCMf 13240
#define RAM2_PMf 13241
#define RAM2_PSM_VDDf 13242
#define RAM2_SAMf 13243
#define RAM2_TMf 13244
#define RAM3_0_TMf 13245
#define RAM3_1_TMf 13246
#define RAM3_CT0f 13247
#define RAM3_CT1f 13248
#define RAM3_CT2f 13249
#define RAM3_DCMf 13250
#define RAM3_PMf 13251
#define RAM3_PSM_VDDf 13252
#define RAM3_SAMf 13253
#define RAM3_TMf 13254
#define RAM4_0_TMf 13255
#define RAM4_1_TMf 13256
#define RAM4_DCMf 13257
#define RAM4_PMf 13258
#define RAM4_PSM_VDDf 13259
#define RAM4_TMf 13260
#define RAM5_0_TMf 13261
#define RAM5_1_TMf 13262
#define RAM5_DCMf 13263
#define RAM5_PMf 13264
#define RAM5_PSM_VDDf 13265
#define RAM5_TMf 13266
#define RAM6_0_TMf 13267
#define RAM6_1_TMf 13268
#define RAM6_DCMf 13269
#define RAM6_PMf 13270
#define RAM6_PSM_VDDf 13271
#define RAM6_TMf 13272
#define RAM7_0_TMf 13273
#define RAM7_1_TMf 13274
#define RAM7_DCMf 13275
#define RAM7_PMf 13276
#define RAM7_PSM_VDDf 13277
#define RAM7_TMf 13278
#define RAM8_DCMf 13279
#define RAM8_PMf 13280
#define RAM8_PSM_VDDf 13281
#define RAM8_TMf 13282
#define RAM9_DCMf 13283
#define RAM9_PMf 13284
#define RAM9_PSM_VDDf 13285
#define RAM9_TMf 13286
#define RAM_0_DCMf 13287
#define RAM_0_PMf 13288
#define RAM_0_TMf 13289
#define RAM_1_DCMf 13290
#define RAM_1_PMf 13291
#define RAM_1_TMf 13292
#define RAM_2_DCMf 13293
#define RAM_2_PMf 13294
#define RAM_2_TMf 13295
#define RAM_3_DCMf 13296
#define RAM_3_PMf 13297
#define RAM_3_TMf 13298
#define RAM_BOTTOM_PDAHf 13299
#define RAM_DONEf 13300
#define RAM_PDAHf 13301
#define RAM_TESTf 13302
#define RAM_TEST_FAILf 13303
#define RAM_TMf 13304
#define RAM_TOP_PDAHf 13305
#define RANDGEN_A_CORRECTED_ERRORf 13306
#define RANDGEN_A_CORRECTED_ERROR_DISINTf 13307
#define RANDGEN_A_FORCE_UNCORRECTABLE_ERRORf 13308
#define RANDGEN_A_UNCORRECTED_ERRORf 13309
#define RANDGEN_A_UNCORRECTED_ERROR_DISINTf 13310
#define RANDGEN_B_CORRECTED_ERRORf 13311
#define RANDGEN_B_CORRECTED_ERROR_DISINTf 13312
#define RANDGEN_B_FORCE_UNCORRECTABLE_ERRORf 13313
#define RANDGEN_B_UNCORRECTED_ERRORf 13314
#define RANDGEN_B_UNCORRECTED_ERROR_DISINTf 13315
#define RANDGEN_C_CORRECTED_ERRORf 13316
#define RANDGEN_C_CORRECTED_ERROR_DISINTf 13317
#define RANDGEN_C_FORCE_UNCORRECTABLE_ERRORf 13318
#define RANDGEN_C_UNCORRECTED_ERRORf 13319
#define RANDGEN_C_UNCORRECTED_ERROR_DISINTf 13320
#define RANDGEN_ENABLE_ECCf 13321
#define RANDGEN_MEM_TMf 13322
#define RAND_ENTRYf 13323
#define RAND_NUMf 13324
#define RANGEf 13325
#define RANGE_0_PARITY_BITSf 13326
#define RANGE_10_PARITY_BITSf 13327
#define RANGE_11_PARITY_BITSf 13328
#define RANGE_12_PARITY_BITSf 13329
#define RANGE_13_PARITY_BITSf 13330
#define RANGE_14_PARITY_BITSf 13331
#define RANGE_15_PARITY_BITSf 13332
#define RANGE_1_PARITY_BITSf 13333
#define RANGE_2_PARITY_BITSf 13334
#define RANGE_3_PARITY_BITSf 13335
#define RANGE_4_PARITY_BITSf 13336
#define RANGE_5_PARITY_BITSf 13337
#define RANGE_6_PARITY_BITSf 13338
#define RANGE_7_PARITY_BITSf 13339
#define RANGE_8_PARITY_BITSf 13340
#define RANGE_9_PARITY_BITSf 13341
#define RARP_ETHERTYPEf 13342
#define RATEf 13343
#define RATE20f 13344
#define RATE_CMD_CNTf 13345
#define RATE_DELTA_MAX_INDEXf 13346
#define RATE_MASKf 13347
#define RATE_MAX_DELTAf 13348
#define RATE_SHIFTf 13349
#define RATE_SHIFT_MSBf 13350
#define RATE_UPDATE_SCALEf 13351
#define RATE_UPDATE_SCALE_DIRf 13352
#define RATE_VALUEf 13353
#define RAW_LINK_STATUSf 13354
#define RAW_LINK_STATUS_CHANGEf 13355
#define RAW_LINK_STATUS_DISINTf 13356
#define RAW_LINK_STATUS_STICKYf 13357
#define RBCf 13358
#define RBC_DISINTf 13359
#define RBC_SELf 13360
#define RBENQR_CORRECTED_ERRORf 13361
#define RBENQR_CORRECTED_ERROR_DISINTf 13362
#define RBENQR_ENABLE_ECCf 13363
#define RBENQR_FORCE_UNCORRECTABLE_ERRORf 13364
#define RBENQR_UNCORRECTED_ERRORf 13365
#define RBENQR_UNCORRECTED_ERROR_DISINTf 13366
#define RBRIDGE_NICKNAMEf 13367
#define RBUSf 13368
#define RBUS0_HITf 13369
#define RBUS0_PERRf 13370
#define RBUS0_VALIDf 13371
#define RBUS1_HITf 13372
#define RBUS1_PERRf 13373
#define RBUS1_VALIDf 13374
#define RBUS_EN_19_12f 13375
#define RBUS_PARf 13376
#define RBUS_SYNC_DLYf 13377
#define RB_ENQREQ_FIFO_THRESHOLDf 13378
#define RB_ENQR_BPf 13379
#define RB_ENQR_FIFO_OVERFLOWf 13380
#define RB_ENQR_FIFO_OVERFLOW_DISINTf 13381
#define RB_ENQR_HIGH_WATERMARKf 13382
#define RB_ENQR_HIGH_WATERMARK_UPDf 13383
#define RB_ENQR_LEVELf 13384
#define RB_ENQ_TMf 13385
#define RB_HALT_STATUSf 13386
#define RB_STATUSf 13387
#define RB_STATUS_DISINTf 13388
#define RB_TAGf 13389
#define RB_TREX2_DEBUG_ENABLEf 13390
#define RCSELf 13391
#define RCV_COS_BYTES_CORRECTED_ERRORf 13392
#define RCV_COS_BYTES_CORRECTED_ERROR_DISINTf 13393
#define RCV_COS_BYTES_ENABLE_ECCf 13394
#define RCV_COS_BYTES_FORCE_UNCORRECTABLE_ERRORf 13395
#define RCV_COS_BYTES_INITf 13396
#define RCV_COS_BYTES_INIT_DONEf 13397
#define RCV_COS_BYTES_UNCORRECTED_ERRORf 13398
#define RCV_COS_BYTES_UNCORRECTED_ERROR_DISINTf 13399
#define RCV_COS_PKTS_CORRECTED_ERRORf 13400
#define RCV_COS_PKTS_CORRECTED_ERROR_DISINTf 13401
#define RCV_COS_PKTS_ENABLE_ECCf 13402
#define RCV_COS_PKTS_FORCE_UNCORRECTABLE_ERRORf 13403
#define RCV_COS_PKTS_INITf 13404
#define RCV_COS_PKTS_INIT_DONEf 13405
#define RCV_COS_PKTS_UNCORRECTED_ERRORf 13406
#define RCV_COS_PKTS_UNCORRECTED_ERROR_DISINTf 13407
#define RCV_DROP_AGG_CORRECTED_ERRORf 13408
#define RCV_DROP_AGG_CORRECTED_ERROR_DISINTf 13409
#define RCV_DROP_AGG_ENABLE_ECCf 13410
#define RCV_DROP_AGG_FORCE_UNCORRECTABLE_ERRORf 13411
#define RCV_DROP_AGG_INITf 13412
#define RCV_DROP_AGG_INIT_DONEf 13413
#define RCV_DROP_AGG_UNCORRECTED_ERRORf 13414
#define RCV_DROP_AGG_UNCORRECTED_ERROR_DISINTf 13415
#define RCV_DROP_BYTES_CORRECTED_ERRORf 13416
#define RCV_DROP_BYTES_CORRECTED_ERROR_DISINTf 13417
#define RCV_DROP_BYTES_ENABLE_ECCf 13418
#define RCV_DROP_BYTES_FORCE_UNCORRECTABLE_ERRORf 13419
#define RCV_DROP_BYTES_INITf 13420
#define RCV_DROP_BYTES_INIT_DONEf 13421
#define RCV_DROP_BYTES_UNCORRECTED_ERRORf 13422
#define RCV_DROP_BYTES_UNCORRECTED_ERROR_DISINTf 13423
#define RCV_DROP_PKTS_CORRECTED_ERRORf 13424
#define RCV_DROP_PKTS_CORRECTED_ERROR_DISINTf 13425
#define RCV_DROP_PKTS_ENABLE_ECCf 13426
#define RCV_DROP_PKTS_FORCE_UNCORRECTABLE_ERRORf 13427
#define RCV_DROP_PKTS_INITf 13428
#define RCV_DROP_PKTS_INIT_DONEf 13429
#define RCV_DROP_PKTS_UNCORRECTED_ERRORf 13430
#define RCV_DROP_PKTS_UNCORRECTED_ERROR_DISINTf 13431
#define RCV_HIGIG_CMD_STATS_CORRECTED_ERRORf 13432
#define RCV_HIGIG_CMD_STATS_CORRECTED_ERROR_DISINTf 13433
#define RCV_HIGIG_CMD_STATS_ENABLE_ECCf 13434
#define RCV_HIGIG_CMD_STATS_FORCE_UNCORRECTABLE_ERRORf 13435
#define RCV_HIGIG_CMD_STATS_INITf 13436
#define RCV_HIGIG_CMD_STATS_INIT_DONEf 13437
#define RCV_HIGIG_CMD_STATS_UNCORRECTED_ERRORf 13438
#define RCV_HIGIG_CMD_STATS_UNCORRECTED_ERROR_DISINTf 13439
#define RCV_IPHCKS_CORRECTED_ERRORf 13440
#define RCV_IPHCKS_CORRECTED_ERROR_DISINTf 13441
#define RCV_IPHCKS_ENABLE_ECCf 13442
#define RCV_IPHCKS_FORCE_UNCORRECTABLE_ERRORf 13443
#define RCV_IPHCKS_INITf 13444
#define RCV_IPHCKS_INIT_DONEf 13445
#define RCV_IPHCKS_UNCORRECTED_ERRORf 13446
#define RCV_IPHCKS_UNCORRECTED_ERROR_DISINTf 13447
#define RCV_IP_STATS_CORRECTED_ERRORf 13448
#define RCV_IP_STATS_CORRECTED_ERROR_DISINTf 13449
#define RCV_IP_STATS_ENABLE_ECCf 13450
#define RCV_IP_STATS_FORCE_UNCORRECTABLE_ERRORf 13451
#define RCV_IP_STATS_INITf 13452
#define RCV_IP_STATS_INIT_DONEf 13453
#define RCV_IP_STATS_UNCORRECTED_ERRORf 13454
#define RCV_IP_STATS_UNCORRECTED_ERROR_DISINTf 13455
#define RCV_L2_BYTES_CORRECTED_ERRORf 13456
#define RCV_L2_BYTES_CORRECTED_ERROR_DISINTf 13457
#define RCV_L2_BYTES_ENABLE_ECCf 13458
#define RCV_L2_BYTES_FORCE_UNCORRECTABLE_ERRORf 13459
#define RCV_L2_BYTES_INITf 13460
#define RCV_L2_BYTES_INIT_DONEf 13461
#define RCV_L2_BYTES_UNCORRECTED_ERRORf 13462
#define RCV_L2_BYTES_UNCORRECTED_ERROR_DISINTf 13463
#define RCV_L2_PKTS_CORRECTED_ERRORf 13464
#define RCV_L2_PKTS_CORRECTED_ERROR_DISINTf 13465
#define RCV_L2_PKTS_ENABLE_ECCf 13466
#define RCV_L2_PKTS_FORCE_UNCORRECTABLE_ERRORf 13467
#define RCV_L2_PKTS_INITf 13468
#define RCV_L2_PKTS_INIT_DONEf 13469
#define RCV_L2_PKTS_UNCORRECTED_ERRORf 13470
#define RCV_L2_PKTS_UNCORRECTED_ERROR_DISINTf 13471
#define RCV_SKIP_STOP_STATS_INITf 13472
#define RCV_SKIP_STOP_STATS_INIT_DONEf 13473
#define RCV_SM_STATEf 13474
#define RCV_VLAN_STATS_CORRECTED_ERRORf 13475
#define RCV_VLAN_STATS_CORRECTED_ERROR_DISINTf 13476
#define RCV_VLAN_STATS_ENABLE_ECCf 13477
#define RCV_VLAN_STATS_FORCE_UNCORRECTABLE_ERRORf 13478
#define RCV_VLAN_STATS_INITf 13479
#define RCV_VLAN_STATS_INIT_DONEf 13480
#define RCV_VLAN_STATS_UNCORRECTED_ERRORf 13481
#define RCV_VLAN_STATS_UNCORRECTED_ERROR_DISINTf 13482
#define RCYC_ENf 13483
#define RD72_IPf 13484
#define RDACKf 13485
#define RDBGC0_CORRECTED_ERRORf 13486
#define RDBGC0_CORRECTED_ERROR_DISINTf 13487
#define RDBGC0_ENABLE_ECCf 13488
#define RDBGC0_FORCE_UNCORRECTABLE_ERRORf 13489
#define RDBGC0_INITf 13490
#define RDBGC0_INIT_DONEf 13491
#define RDBGC0_UNCORRECTED_ERRORf 13492
#define RDBGC0_UNCORRECTED_ERROR_DISINTf 13493
#define RDBGC1_CORRECTED_ERRORf 13494
#define RDBGC1_CORRECTED_ERROR_DISINTf 13495
#define RDBGC1_ENABLE_ECCf 13496
#define RDBGC1_FORCE_UNCORRECTABLE_ERRORf 13497
#define RDBGC1_INITf 13498
#define RDBGC1_INIT_DONEf 13499
#define RDBGC1_UNCORRECTED_ERRORf 13500
#define RDBGC1_UNCORRECTED_ERROR_DISINTf 13501
#define RDBGC2_CORRECTED_ERRORf 13502
#define RDBGC2_CORRECTED_ERROR_DISINTf 13503
#define RDBGC2_ENABLE_ECCf 13504
#define RDBGC2_FORCE_UNCORRECTABLE_ERRORf 13505
#define RDBGC2_INITf 13506
#define RDBGC2_INIT_DONEf 13507
#define RDBGC2_UNCORRECTED_ERRORf 13508
#define RDBGC2_UNCORRECTED_ERROR_DISINTf 13509
#define RDBGC3_CORRECTED_ERRORf 13510
#define RDBGC3_CORRECTED_ERROR_DISINTf 13511
#define RDBGC3_ENABLE_ECCf 13512
#define RDBGC3_FORCE_UNCORRECTABLE_ERRORf 13513
#define RDBGC3_INITf 13514
#define RDBGC3_INIT_DONEf 13515
#define RDBGC3_UNCORRECTED_ERRORf 13516
#define RDBGC3_UNCORRECTED_ERROR_DISINTf 13517
#define RDBGC4_CORRECTED_ERRORf 13518
#define RDBGC4_CORRECTED_ERROR_DISINTf 13519
#define RDBGC4_ENABLE_ECCf 13520
#define RDBGC4_FORCE_UNCORRECTABLE_ERRORf 13521
#define RDBGC4_INITf 13522
#define RDBGC4_INIT_DONEf 13523
#define RDBGC4_UNCORRECTED_ERRORf 13524
#define RDBGC4_UNCORRECTED_ERROR_DISINTf 13525
#define RDBGC5_CORRECTED_ERRORf 13526
#define RDBGC5_CORRECTED_ERROR_DISINTf 13527
#define RDBGC5_ENABLE_ECCf 13528
#define RDBGC5_FORCE_UNCORRECTABLE_ERRORf 13529
#define RDBGC5_INITf 13530
#define RDBGC5_INIT_DONEf 13531
#define RDBGC5_UNCORRECTED_ERRORf 13532
#define RDBGC5_UNCORRECTED_ERROR_DISINTf 13533
#define RDBGC6_CORRECTED_ERRORf 13534
#define RDBGC6_CORRECTED_ERROR_DISINTf 13535
#define RDBGC6_ENABLE_ECCf 13536
#define RDBGC6_FORCE_UNCORRECTABLE_ERRORf 13537
#define RDBGC6_INITf 13538
#define RDBGC6_INIT_DONEf 13539
#define RDBGC6_UNCORRECTED_ERRORf 13540
#define RDBGC6_UNCORRECTED_ERROR_DISINTf 13541
#define RDBGC7_CORRECTED_ERRORf 13542
#define RDBGC7_CORRECTED_ERROR_DISINTf 13543
#define RDBGC7_ENABLE_ECCf 13544
#define RDBGC7_FORCE_UNCORRECTABLE_ERRORf 13545
#define RDBGC7_INITf 13546
#define RDBGC7_INIT_DONEf 13547
#define RDBGC7_UNCORRECTED_ERRORf 13548
#define RDBGC7_UNCORRECTED_ERROR_DISINTf 13549
#define RDBGC8_CORRECTED_ERRORf 13550
#define RDBGC8_CORRECTED_ERROR_DISINTf 13551
#define RDBGC8_ENABLE_ECCf 13552
#define RDBGC8_FORCE_UNCORRECTABLE_ERRORf 13553
#define RDBGC8_INITf 13554
#define RDBGC8_INIT_DONEf 13555
#define RDBGC8_UNCORRECTED_ERRORf 13556
#define RDBGC8_UNCORRECTED_ERROR_DISINTf 13557
#define RDBGC_MEM_INST0_PAR_ERRf 13558
#define RDBGC_MEM_INST1_PAR_ERRf 13559
#define RDBGC_MEM_INST2_PAR_ERRf 13560
#define RDBGC_TRIGGER_RESERVEDf 13561
#define RDDATA72_INST_OPCf 13562
#define RDEERRORPOINTERf 13563
#define RDELTA_CORRECTED_ERRORf 13564
#define RDELTA_CORRECTED_ERROR_DISINTf 13565
#define RDELTA_ENABLE_ECCf 13566
#define RDELTA_FORCE_UNCORRECTABLE_ERRORf 13567
#define RDELTA_MEM_TMf 13568
#define RDELTA_UNCORRECTED_ERRORf 13569
#define RDELTA_UNCORRECTED_ERROR_DISINTf 13570
#define RDEOVERLIMITDROPCNTf 13571
#define RDEPARITYERRORBMf 13572
#define RDEPARITYERRORPTRf 13573
#define RDEQFULLDROPCNTf 13574
#define RDEQPKTCNTf 13575
#define RDERDLIMITf 13576
#define RDETHDIDROPCNTf 13577
#define RDETHDODROPCNTf 13578
#define RDE_ERR_ENf 13579
#define RDE_PAR_ERRf 13580
#define RDISC_CAUSEf 13581
#define RDMASK72_INST_OPCf 13582
#define RDMFf 13583
#define RDMRf 13584
#define RDPTRf 13585
#define RDPTRWRAPf 13586
#define RDPTR_OFFSETf 13587
#define RDROPf 13588
#define RDROP_DISINTf 13589
#define RDROP_SELf 13590
#define RDRTNQ_EMPTYf 13591
#define RDRTNQ_ENDOFCELLf 13592
#define RDRTNQ_ENDOFCELL_FLAGSf 13593
#define RDRTNQ_FULLf 13594
#define RDRTNQ_MARGINf 13595
#define RDRTNQ_POP_ERRORf 13596
#define RDRTNQ_POP_STATE_0f 13597
#define RDRTNQ_POP_STATE_1f 13598
#define RDRTNQ_POP_STATE_2f 13599
#define RDRTNQ_POP_STATE_3f 13600
#define RDRTNQ_PUSH_ERRORf 13601
#define RDRTNQ_PUSH_STATE_0f 13602
#define RDRTNQ_PUSH_STATE_1f 13603
#define RDRTNQ_PUSH_STATE_2f 13604
#define RDRTNQ_PUSH_STATE_3f 13605
#define RDRTNQ_READ_PTRf 13606
#define RDRTNQ_WRITE_PTRf 13607
#define RDRTN_DLY_CYCLESf 13608
#define RDRTN_DLY_ENf 13609
#define RDWR_EQ_FLAGf 13610
#define RDWR_FIFO_EQ_RSTf 13611
#define RD_BRST_ENf 13612
#define RD_DATAf 13613
#define RD_DISABLEf 13614
#define RD_EN_BIST_RSLTSf 13615
#define RD_MARGINf 13616
#define RD_PTRf 13617
#define REf 13618
#define READPOINTERf 13619
#define READ_DATA_READY_QUEUEf 13620
#define READ_DONEf 13621
#define READ_FIFO_EMPTYf 13622
#define READ_FIFO_FULLf 13623
#define READ_FIFO_POP_ERRORf 13624
#define READ_FIFO_PUSH_ERRORf 13625
#define READ_LATENCYf 13626
#define READ_POINTERf 13627
#define READ_PTRSf 13628
#define READ_PTRS_ZEROf 13629
#define READ_STARTf 13630
#define REASMBCNTf 13631
#define REASONSf 13632
#define REASONS_KEY_HIGHf 13633
#define REASONS_KEY_LOWf 13634
#define REASONS_MASKf 13635
#define REASONS_MASK_HIGHf 13636
#define REASONS_MASK_LOWf 13637
#define REASSEMBLY_MATRIX_TMf 13638
#define REASSEMBLY_OVERFLOW_ERR_Af 13639
#define REASSEMBLY_OVERFLOW_ERR_A_DINSTf 13640
#define REASSEMBLY_OVERFLOW_ERR_Bf 13641
#define REASSEMBLY_OVERFLOW_ERR_B_DINSTf 13642
#define REASSIGNMENTSf 13643
#define RECALCf 13644
#define RECORD0_ADDR_SELf 13645
#define RECORD0_EVENT_SELf 13646
#define RECORD0_SEGMENT_SELf 13647
#define RECORD1_ADDR_SELf 13648
#define RECORD1_EVENT_SELf 13649
#define RECORD1_SEGMENT_SELf 13650
#define RECORD2_ADDR_SELf 13651
#define RECORD2_EVENT_SELf 13652
#define RECORD2_SEGMENT_SELf 13653
#define RECORDLOOKUP_CORRECTED_ERRORf 13654
#define RECORDLOOKUP_CORRECTED_ERROR_DISINTf 13655
#define RECORDLOOKUP_ECC_ERROR_ADDRESSf 13656
#define RECORDLOOKUP_ENABLE_ECCf 13657
#define RECORDLOOKUP_FORCE_UNCORRECTABLE_ERRORf 13658
#define RECORDLOOKUP_UNCORRECTED_ERRORf 13659
#define RECORDLOOKUP_UNCORRECTED_ERROR_DISINTf 13660
#define RECORD_MEM_TMf 13661
#define REDf 13662
#define REDIRECTEDf 13663
#define REDIRECTIONf 13664
#define REDIRECTION_DGLPf 13665
#define REDIRECTION_HIf 13666
#define REDIRECTION_LOf 13667
#define REDIRECTION_NHf 13668
#define REDIRECTION_NHIf 13669
#define REDIRECTION_PROFILE_INDEXf 13670
#define REDIRECTION_TYPEf 13671
#define REDIRECT_COSf 13672
#define REDIRECT_DROP_PRECEDENCEf 13673
#define REDIRECT_EGRf 13674
#define REDIRECT_INT_PRIf 13675
#define REDIRECT_INT_PRI_SELf 13676
#define REDIRECT_TO_NHIf 13677
#define REDIRECT_TYPEf 13678
#define REDUCED_MAIDf 13679
#define RED_DROPENDPOINTf 13680
#define RED_DROPSTARTPOINTf 13681
#define RED_MARKEDf 13682
#define RED_MAXDROPRATEf 13683
#define REFCLKOUTf 13684
#define REFCOMP_PWRDNf 13685
#define REFCOUNTf 13686
#define REFMULTICOSf 13687
#define REFPARITYf 13688
#define REFRESHf 13689
#define REFRESHCOUNTf 13690
#define REFRESH_CYCLE_PERIODf 13691
#define REFRESH_ENf 13692
#define REFRESH_ENABLEf 13693
#define REFRESH_ERRORf 13694
#define REFRESH_ERROR_DISINTf 13695
#define REFRESH_GRANf 13696
#define REFRESH_INTERVALf 13697
#define REFRESH_LATENCYf 13698
#define REFRESH_MODEf 13699
#define REFRESH_OVERRIDEf 13700
#define REFRESH_TIMER_MAXf 13701
#define REGEN_CRCf 13702
#define RELATIVE_WFQf 13703
#define RELOCK_DLLf 13704
#define REMAPPED_SFI_NUM_0f 13705
#define REMAP_CLASS_Af 13706
#define REMAP_CLASS_Bf 13707
#define REMAP_LINKENf 13708
#define REMAP_LINKEN_MASKf 13709
#define REMAP_LINKEN_VALUEf 13710
#define REMAP_PORT_0f 13711
#define REMAP_PORT_1f 13712
#define REMAP_PORT_10f 13713
#define REMAP_PORT_11f 13714
#define REMAP_PORT_12f 13715
#define REMAP_PORT_13f 13716
#define REMAP_PORT_14f 13717
#define REMAP_PORT_15f 13718
#define REMAP_PORT_16f 13719
#define REMAP_PORT_17f 13720
#define REMAP_PORT_18f 13721
#define REMAP_PORT_19f 13722
#define REMAP_PORT_2f 13723
#define REMAP_PORT_20f 13724
#define REMAP_PORT_21f 13725
#define REMAP_PORT_22f 13726
#define REMAP_PORT_23f 13727
#define REMAP_PORT_24f 13728
#define REMAP_PORT_25f 13729
#define REMAP_PORT_26f 13730
#define REMAP_PORT_27f 13731
#define REMAP_PORT_28f 13732
#define REMAP_PORT_29f 13733
#define REMAP_PORT_3f 13734
#define REMAP_PORT_30f 13735
#define REMAP_PORT_31f 13736
#define REMAP_PORT_32f 13737
#define REMAP_PORT_33f 13738
#define REMAP_PORT_34f 13739
#define REMAP_PORT_35f 13740
#define REMAP_PORT_36f 13741
#define REMAP_PORT_37f 13742
#define REMAP_PORT_38f 13743
#define REMAP_PORT_39f 13744
#define REMAP_PORT_4f 13745
#define REMAP_PORT_40f 13746
#define REMAP_PORT_41f 13747
#define REMAP_PORT_42f 13748
#define REMAP_PORT_43f 13749
#define REMAP_PORT_44f 13750
#define REMAP_PORT_45f 13751
#define REMAP_PORT_46f 13752
#define REMAP_PORT_47f 13753
#define REMAP_PORT_48f 13754
#define REMAP_PORT_49f 13755
#define REMAP_PORT_5f 13756
#define REMAP_PORT_50f 13757
#define REMAP_PORT_51f 13758
#define REMAP_PORT_52f 13759
#define REMAP_PORT_53f 13760
#define REMAP_PORT_54f 13761
#define REMAP_PORT_55f 13762
#define REMAP_PORT_56f 13763
#define REMAP_PORT_57f 13764
#define REMAP_PORT_58f 13765
#define REMAP_PORT_59f 13766
#define REMAP_PORT_6f 13767
#define REMAP_PORT_60f 13768
#define REMAP_PORT_61f 13769
#define REMAP_PORT_62f 13770
#define REMAP_PORT_63f 13771
#define REMAP_PORT_7f 13772
#define REMAP_PORT_8f 13773
#define REMAP_PORT_9f 13774
#define REMARK_CFIf 13775
#define REMARK_DOT1Pf 13776
#define REMARK_OUTER_DOT1Pf 13777
#define REMARK_OUTER_DSCPf 13778
#define REMOTEf 13779
#define REMOTEFAULTDISABLEf 13780
#define REMOTEFAULTSTATf 13781
#define REMOTE_CPU_ENf 13782
#define REMOTE_FAULT_DISABLEf 13783
#define REMOTE_FAULT_STATUSf 13784
#define REMOTE_LPBK_LEAK_ENBf 13785
#define REMOTE_SRCMODIDf 13786
#define REMOTE_TERM_GPPf 13787
#define REMOTE_TRUNKf 13788
#define REMOTE_TRUNK_1f 13789
#define REMOVE_FAILOVER_LPBKf 13790
#define REMOVE_HG_HDR_SRC_PORTf 13791
#define REMOVE_INNER_TAGf 13792
#define REMOVE_MH_SRC_PORTf 13793
#define REMOVE_SGLP_FROM_L3_BITMAPf 13794
#define REPEAT_MODEf 13795
#define REPLACED_ASSOC_DATAf 13796
#define REPLACE_MODULE_IDf 13797
#define REPLACE_PBM_BC_TYPEf 13798
#define REPLACE_PORT_TGIDf 13799
#define REPLAY_CONTROLf 13800
#define REPLAY_PROTECT_WINDOWf 13801
#define REPLICATIONSf 13802
#define REPLICATION_COSf 13803
#define REPLICATION_COUNTf 13804
#define REPLICATION_COUNT_ENf 13805
#define REPLICATION_ENABLEf 13806
#define REPLICATION_LIMITf 13807
#define REPLICATION_OVER_LIMITf 13808
#define REPLICATION_PORTf 13809
#define REPLICATION_SRCH_FAILf 13810
#define REPLICATION_TYPEf 13811
#define REQf 13812
#define REQP_BUFFER_TMf 13813
#define REQUESTf 13814
#define REQUESTCOUNTf 13815
#define REQ_CNTf 13816
#define REQ_DEMAND_CMD_CNTf 13817
#define REQ_LENGTH_CMD_CNTf 13818
#define REQ_OI_SELf 13819
#define REQ_RESP_ADDED_LATENCYf 13820
#define REQ_TBL_LKUPf 13821
#define RESERVEf 13822
#define RESERVEDf 13823
#define RESERVED0f 13824
#define RESERVED1f 13825
#define RESERVED2f 13826
#define RESERVED20f 13827
#define RESERVED25f 13828
#define RESERVED3f 13829
#define RESERVED4f 13830
#define RESERVEDDWf 13831
#define RESERVEDDW_MASKf 13832
#define RESERVED_0f 13833
#define RESERVED_0_Af 13834
#define RESERVED_0_Bf 13835
#define RESERVED_0_MASKf 13836
#define RESERVED_1f 13837
#define RESERVED_16f 13838
#define RESERVED_19f 13839
#define RESERVED_1_CH0f 13840
#define RESERVED_1_CH1f 13841
#define RESERVED_1_CH2f 13842
#define RESERVED_1_CH3f 13843
#define RESERVED_2f 13844
#define RESERVED_21f 13845
#define RESERVED_29f 13846
#define RESERVED_2_1f 13847
#define RESERVED_2_CH0f 13848
#define RESERVED_2_CH1f 13849
#define RESERVED_2_CH2f 13850
#define RESERVED_2_CH3f 13851
#define RESERVED_3f 13852
#define RESERVED_31_1f 13853
#define RESERVED_3_CH0f 13854
#define RESERVED_3_CH1f 13855
#define RESERVED_3_CH2f 13856
#define RESERVED_3_CH3f 13857
#define RESERVED_4f 13858
#define RESERVED_40f 13859
#define RESERVED_42f 13860
#define RESERVED_43f 13861
#define RESERVED_5f 13862
#define RESERVED_5_4f 13863
#define RESERVED_6f 13864
#define RESERVED_7f 13865
#define RESERVED_AUX_ARB_CONTROL_2f 13866
#define RESERVED_BC_INDEXf 13867
#define RESERVED_BITf 13868
#define RESERVED_BIT6f 13869
#define RESERVED_BITSf 13870
#define RESERVED_BIT_0f 13871
#define RESERVED_BIT_1f 13872
#define RESERVED_BIT_2f 13873
#define RESERVED_BIT_3f 13874
#define RESERVED_BIT_4f 13875
#define RESERVED_CTLf 13876
#define RESERVED_DATAf 13877
#define RESERVED_DEBUGf 13878
#define RESERVED_DISCf 13879
#define RESERVED_ECMP_PTRf 13880
#define RESERVED_ECMP_PTR0f 13881
#define RESERVED_ECMP_PTR1f 13882
#define RESERVED_EOFHf 13883
#define RESERVED_FIELDf 13884
#define RESERVED_HIGIGf 13885
#define RESERVED_IVIDf 13886
#define RESERVED_KEYf 13887
#define RESERVED_KEY0f 13888
#define RESERVED_KEY1f 13889
#define RESERVED_MASKf 13890
#define RESERVED_MASK0f 13891
#define RESERVED_MASK1f 13892
#define RESERVED_MA_INDEX_0f 13893
#define RESERVED_MA_INDEX_1f 13894
#define RESERVED_MBZf 13895
#define RESERVED_MISCf 13896
#define RESERVED_MY_MODIDf 13897
#define RESERVED_NC_1f 13898
#define RESERVED_NNIf 13899
#define RESERVED_PARS_RAM_CONTROLf 13900
#define RESERVED_PRIORITYf 13901
#define RESERVED_PT1f 13902
#define RESERVED_RESETf 13903
#define RESERVED_RSEL2_RAM_CONTROLf 13904
#define RESERVED_RSEL2_RAM_CONTROL_2f 13905
#define RESERVED_RSEL2_RAM_CONTROL_3f 13906
#define RESERVED_SETf 13907
#define RESERVED_SINGLE_WIDEf 13908
#define RESERVED_SINGLE_WIDE_MASKf 13909
#define RESERVED_SWf 13910
#define RESERVED_UNUSEDf 13911
#define RESERVED_UUC_INDEXf 13912
#define RESERVED_VFIf 13913
#define RESERVED_WORDf 13914
#define RESERVED_WORD_10f 13915
#define RESERVED_WORD_11f 13916
#define RESERVED_WORD_9f 13917
#define RESERVERD_WORD_10f 13918
#define RESERVERD_WORD_8f 13919
#define RESERVERD_WORD_9f 13920
#define RESERVE_SLICE0f 13921
#define RESERVE_SLICE1f 13922
#define RESERVE_SLICE10f 13923
#define RESERVE_SLICE11f 13924
#define RESERVE_SLICE12f 13925
#define RESERVE_SLICE13f 13926
#define RESERVE_SLICE14f 13927
#define RESERVE_SLICE15f 13928
#define RESERVE_SLICE2f 13929
#define RESERVE_SLICE3f 13930
#define RESERVE_SLICE4f 13931
#define RESERVE_SLICE5f 13932
#define RESERVE_SLICE6f 13933
#define RESERVE_SLICE7f 13934
#define RESERVE_SLICE8f 13935
#define RESERVE_SLICE9f 13936
#define RESETf 13937
#define RESETBf 13938
#define RESETLIMITf 13939
#define RESETLIMITSELf 13940
#define RESET_ALLf 13941
#define RESET_CNTf 13942
#define RESET_CONTROLf 13943
#define RESET_CPSf 13944
#define RESET_DONEf 13945
#define RESET_FLOOR_ADDRf 13946
#define RESET_FLOOR_DCMf 13947
#define RESET_FLOOR_HITf 13948
#define RESET_FLOOR_PMf 13949
#define RESET_FLOOR_TMf 13950
#define RESET_MRSf 13951
#define RESET_OFFSET_ADDRf 13952
#define RESET_OFFSET_CELLf 13953
#define RESET_OFFSET_DCMf 13954
#define RESET_OFFSET_HITf 13955
#define RESET_OFFSET_PACKETf 13956
#define RESET_OFFSET_PMf 13957
#define RESET_OFFSET_RED_CELLf 13958
#define RESET_OFFSET_TMf 13959
#define RESET_OFFSET_YELLOW_CELLf 13960
#define RESET_OUTf 13961
#define RESET_PCI_ENf 13962
#define RESIDBUF_ECC_ENf 13963
#define RESIDBUF_TMf 13964
#define RESPONSEf 13965
#define RESULTf 13966
#define RESUME_OFFSET_RED_CELLf 13967
#define RESUME_OFFSET_RED_PACKETf 13968
#define RESUME_OFFSET_YELLOW_CELLf 13969
#define RESUME_OFFSET_YELLOW_PACKETf 13970
#define RESUME_OPTION_CELLf 13971
#define RESUME_OPTION_PACKETf 13972
#define RESUME_THDf 13973
#define RESURRECTf 13974
#define RESVf 13975
#define RESVD0f 13976
#define RESVD1f 13977
#define RES_SELf 13978
#define RETRYf 13979
#define REVf 13980
#define REVERSED_BITSf 13981
#define REVIDf 13982
#define REVISION_IDf 13983
#define REV_IDf 13984
#define REV_MODULO_COUNTf 13985
#define REWOUND_LINES_PLANE_A_CNTf 13986
#define REWOUND_LINES_PLANE_B_CNTf 13987
#define RFILDRf 13988
#define RFILDR_DISINTf 13989
#define RFILDR_SELf 13990
#define RFINDf 13991
#define RIDf 13992
#define RIMDRf 13993
#define RINGENf 13994
#define RING_MODEf 13995
#define RING_NUM_SBUS_IDf 13996
#define RING_NUM_SBUS_ID_0f 13997
#define RING_NUM_SBUS_ID_1f 13998
#define RING_NUM_SBUS_ID_10f 13999
#define RING_NUM_SBUS_ID_11f 14000
#define RING_NUM_SBUS_ID_12f 14001
#define RING_NUM_SBUS_ID_13f 14002
#define RING_NUM_SBUS_ID_14f 14003
#define RING_NUM_SBUS_ID_15f 14004
#define RING_NUM_SBUS_ID_16f 14005
#define RING_NUM_SBUS_ID_17f 14006
#define RING_NUM_SBUS_ID_18f 14007
#define RING_NUM_SBUS_ID_19f 14008
#define RING_NUM_SBUS_ID_2f 14009
#define RING_NUM_SBUS_ID_20f 14010
#define RING_NUM_SBUS_ID_21f 14011
#define RING_NUM_SBUS_ID_22f 14012
#define RING_NUM_SBUS_ID_23f 14013
#define RING_NUM_SBUS_ID_24f 14014
#define RING_NUM_SBUS_ID_25f 14015
#define RING_NUM_SBUS_ID_26f 14016
#define RING_NUM_SBUS_ID_27f 14017
#define RING_NUM_SBUS_ID_28f 14018
#define RING_NUM_SBUS_ID_29f 14019
#define RING_NUM_SBUS_ID_3f 14020
#define RING_NUM_SBUS_ID_30f 14021
#define RING_NUM_SBUS_ID_31f 14022
#define RING_NUM_SBUS_ID_32f 14023
#define RING_NUM_SBUS_ID_33f 14024
#define RING_NUM_SBUS_ID_34f 14025
#define RING_NUM_SBUS_ID_35f 14026
#define RING_NUM_SBUS_ID_36f 14027
#define RING_NUM_SBUS_ID_37f 14028
#define RING_NUM_SBUS_ID_38f 14029
#define RING_NUM_SBUS_ID_39f 14030
#define RING_NUM_SBUS_ID_4f 14031
#define RING_NUM_SBUS_ID_40f 14032
#define RING_NUM_SBUS_ID_41f 14033
#define RING_NUM_SBUS_ID_42f 14034
#define RING_NUM_SBUS_ID_43f 14035
#define RING_NUM_SBUS_ID_44f 14036
#define RING_NUM_SBUS_ID_45f 14037
#define RING_NUM_SBUS_ID_46f 14038
#define RING_NUM_SBUS_ID_47f 14039
#define RING_NUM_SBUS_ID_48f 14040
#define RING_NUM_SBUS_ID_49f 14041
#define RING_NUM_SBUS_ID_5f 14042
#define RING_NUM_SBUS_ID_50f 14043
#define RING_NUM_SBUS_ID_51f 14044
#define RING_NUM_SBUS_ID_52f 14045
#define RING_NUM_SBUS_ID_53f 14046
#define RING_NUM_SBUS_ID_54f 14047
#define RING_NUM_SBUS_ID_55f 14048
#define RING_NUM_SBUS_ID_56f 14049
#define RING_NUM_SBUS_ID_57f 14050
#define RING_NUM_SBUS_ID_58f 14051
#define RING_NUM_SBUS_ID_59f 14052
#define RING_NUM_SBUS_ID_6f 14053
#define RING_NUM_SBUS_ID_60f 14054
#define RING_NUM_SBUS_ID_61f 14055
#define RING_NUM_SBUS_ID_62f 14056
#define RING_NUM_SBUS_ID_63f 14057
#define RING_NUM_SBUS_ID_7f 14058
#define RING_NUM_SBUS_ID_8f 14059
#define RING_NUM_SBUS_ID_9f 14060
#define RIPC4f 14061
#define RIPC4_DISINTf 14062
#define RIPC4_SELf 14063
#define RIPD4f 14064
#define RIPD4_DISINTf 14065
#define RIPD4_SELf 14066
#define RIPD6f 14067
#define RIPD6_DISINTf 14068
#define RIPD6_SELf 14069
#define RIPHCKSf 14070
#define RIPHCKS_DISINTf 14071
#define RIPHCKS_SELf 14072
#define RIPHE4f 14073
#define RIPHE4_DISINTf 14074
#define RIPHE4_SELf 14075
#define RLD_STS_UPD_DISf 14076
#define RLSCNT_MASKf 14077
#define RLSCNT_VALUEf 14078
#define RLS_ENf 14079
#define RMf 14080
#define RM72_IPf 14081
#define RMCf 14082
#define RMC_DISINTf 14083
#define RMC_SELf 14084
#define RMEP__CCMf 14085
#define RMEP__MDLf 14086
#define RMEP__MEPIDf 14087
#define RMEP__RESERVEDf 14088
#define RMEP__RMEP_PTRf 14089
#define RMEP__SGLPf 14090
#define RMEP__VIDf 14091
#define RMEP_DCMf 14092
#define RMEP_PAR_ERRf 14093
#define RMEP_PMf 14094
#define RMEP_RECEIVED_CCMf 14095
#define RMEP_TIMESTAMPf 14096
#define RMEP_TIMESTAMP_VALIDf 14097
#define RMEP_TMf 14098
#define RMOD_ID0f 14099
#define RMOD_ID1f 14100
#define RMOD_ID2f 14101
#define RMOD_ID3f 14102
#define RMOD_PTRf 14103
#define RMTFLTf 14104
#define RMTLOOPf 14105
#define RMT_DISC_BMP0f 14106
#define RMT_DISC_BMP1f 14107
#define RMT_IBP_BMP0f 14108
#define RMT_IBP_BMP1f 14109
#define RMT_SRC_PORT_IDf 14110
#define RM_START_ADDRf 14111
#define RNf 14112
#define RNG_EXTENDf 14113
#define RNG_GATEf 14114
#define ROM_TESTf 14115
#define ROOT_BREAK_HOLDPRI_PRIf 14116
#define ROOT_DELAY1f 14117
#define ROOT_DELAY2f 14118
#define ROOT_FULL_MAXf 14119
#define ROOT_FULL_PERIODf 14120
#define ROOT_RBRIDGE_NICKNAMEf 14121
#define ROUTER_ADDRf 14122
#define ROUTE_UC_TO_S2f 14123
#define ROW_ADDR_BITSf 14124
#define ROW_BITSf 14125
#define RPf 14126
#define RPEf 14127
#define RPE0f 14128
#define RPE1f 14129
#define RPE_0f 14130
#define RPE_1f 14131
#define RPE_2f 14132
#define RPE_3f 14133
#define RPF_CHECK_FAIL_DROPf 14134
#define RPIO_PRIORITY_ABOVE_SWPIOf 14135
#define RPORTDf 14136
#define RPORTD_DISINTf 14137
#define RPORTD_SELf 14138
#define RPRERRf 14139
#define RPTRf 14140
#define RP_CHANGE_DOT1Pf 14141
#define RP_CHANGE_DSCPf 14142
#define RP_CHANGE_PRIORITYf 14143
#define RP_COPYTOCPUf 14144
#define RP_COPY_TO_CPUf 14145
#define RP_DROPf 14146
#define RP_DROP_PRECEDENCEf 14147
#define RP_DSCPf 14148
#define RP_NEWPRIf 14149
#define RP_NEW_DOT1Pf 14150
#define RP_NEW_DSCPf 14151
#define RRF_ENf 14152
#define RRF_RDMODEf 14153
#define RR_BANK_SEARCHf 14154
#define RSELf 14155
#define RSH1_ADRf 14156
#define RSPANf 14157
#define RSPAN__ADD_OPTIONAL_HEADERf 14158
#define RSPAN__ADD_TRILL_OUTER_VLANf 14159
#define RSPAN__RSPAN_VLAN_TAGf 14160
#define RSRVf 14161
#define RSRV_0f 14162
#define RSRV_1f 14163
#define RSTANf 14164
#define RSTB_HWf 14165
#define RSTB_MDIOREGSf 14166
#define RSTB_PLLf 14167
#define RSTFLTRBYPf 14168
#define RST_MODEf 14169
#define RST_SIMf 14170
#define RSVf 14171
#define RSVDf 14172
#define RSVD0f 14173
#define RSVD1f 14174
#define RSVD1_ETPAXLAT_WWf 14175
#define RSVD2f 14176
#define RSVD2_SRC_HBIT_WWf 14177
#define RSVD3f 14178
#define RSVD3_DST_HBIT_WWf 14179
#define RSVD4f 14180
#define RSVD_KEYf 14181
#define RSVD_KEY_MASKf 14182
#define RSVEDf 14183
#define RS_SOFT_RESETf 14184
#define RTAGf 14185
#define RTAG7_FLOW_BASED_HASH_PAR_INTRf 14186
#define RTAG7_FLOW_BASED_HASH_PMf 14187
#define RTAG7_FLOW_BASED_HASH_TMf 14188
#define RTAG7_HASH_BIN_0_SELECT_Af 14189
#define RTAG7_HASH_BIN_0_SELECT_Bf 14190
#define RTAG7_HASH_BIN_1_SELECT_Af 14191
#define RTAG7_HASH_BIN_1_SELECT_Bf 14192
#define RTAG7_HASH_CFG_SEL_ECMPf 14193
#define RTAG7_HASH_CFG_SEL_HIGIG_TRUNKf 14194
#define RTAG7_HASH_CFG_SEL_LBIDf 14195
#define RTAG7_HASH_CFG_SEL_TRILL_ECMPf 14196
#define RTAG7_HASH_CFG_SEL_TRUNKf 14197
#define RTAG7_PORT_LBNf 14198
#define RTHRESHf 14199
#define RTUNf 14200
#define RTUNEf 14201
#define RUCf 14202
#define RUC_DISINTf 14203
#define RUC_SELf 14204
#define RULEf 14205
#define RULES_SIZEf 14206
#define RULES_STARTf 14207
#define RULEWIDTHf 14208
#define RUNNINGf 14209
#define RUNT_51B_MODEf 14210
#define RUNT_FILTER_DISf 14211
#define RUNT_THRESHOLDf 14212
#define RVf 14213
#define RXf 14214
#define RX0_ACTf 14215
#define RX0_BIP8_ERR_CNTf 14216
#define RX0_BIP8_ERR_CNT_DISINTf 14217
#define RX0_INVALID_CMD_ERRORf 14218
#define RX0_INVALID_CMD_ERROR_DISINTf 14219
#define RX0_SAMP_ERRf 14220
#define RX0_SOT_ERROR_CNTf 14221
#define RX0_SOT_ERROR_CNT_DISINTf 14222
#define RX0_SOT_WATCHDOG_TIMEOUTf 14223
#define RX0_SOT_WATCHDOG_TIMEOUT_DISINTf 14224
#define RX1_ACTf 14225
#define RX1_BIP8_ERR_CNTf 14226
#define RX1_BIP8_ERR_CNT_DISINTf 14227
#define RX1_INVALID_CMD_ERRORf 14228
#define RX1_INVALID_CMD_ERROR_DISINTf 14229
#define RX1_SAMP_ERRf 14230
#define RX1_SOT_ERROR_CNTf 14231
#define RX1_SOT_ERROR_CNT_DISINTf 14232
#define RX1_SOT_WATCHDOG_TIMEOUTf 14233
#define RX1_SOT_WATCHDOG_TIMEOUT_DISINTf 14234
#define RX2_ACTf 14235
#define RX2_SAMP_ERRf 14236
#define RX3_ACTf 14237
#define RX3_SAMP_ERRf 14238
#define RXACTf 14239
#define RXENf 14240
#define RXEN0f 14241
#define RXERRDSCRDSPKTS_CORRECTED_ERRf 14242
#define RXERRDSCRDSPKTS_CORRECTED_ERR_DISINTf 14243
#define RXERRDSCRDSPKTS_EN_ECCf 14244
#define RXERRDSCRDSPKTS_FORCE_UNCORRECTABLE_ERRf 14245
#define RXERRDSCRDSPKTS_UNCORRECTED_ERRf 14246
#define RXERRDSCRDSPKTS_UNCORRECTED_ERR_DISINTf 14247
#define RXFIFO_OVERRUNf 14248
#define RXFIFO_UNDERRUNf 14249
#define RXLANESWAPf 14250
#define RXPACKETTYPE_CORRECTED_ERRf 14251
#define RXPACKETTYPE_CORRECTED_ERR_DISINTf 14252
#define RXPACKETTYPE_EN_ECCf 14253
#define RXPACKETTYPE_FORCE_UNCORRECTABLE_ERRf 14254
#define RXPACKETTYPE_UNCORRECTED_ERRf 14255
#define RXPACKETTYPE_UNCORRECTED_ERR_DISINTf 14256
#define RXPASSCTRLf 14257
#define RXPAUSENf 14258
#define RXRESETf 14259
#define RXSASTATSINVALIDPKTS_CORRECTED_ERRf 14260
#define RXSASTATSINVALIDPKTS_CORRECTED_ERR_DISINTf 14261
#define RXSASTATSINVALIDPKTS_EN_ECCf 14262
#define RXSASTATSINVALIDPKTS_FORCE_UNCORRECTABLE_ERRf 14263
#define RXSASTATSINVALIDPKTS_UNCORRECTED_ERRf 14264
#define RXSASTATSINVALIDPKTS_UNCORRECTED_ERR_DISINTf 14265
#define RXSASTATSNOTUSINGSAPKTS_CORRECTED_ERRf 14266
#define RXSASTATSNOTUSINGSAPKTS_CORRECTED_ERR_DISINTf 14267
#define RXSASTATSNOTUSINGSAPKTS_EN_ECCf 14268
#define RXSASTATSNOTUSINGSAPKTS_FORCE_UNCORRECTABLE_ERRf 14269
#define RXSASTATSNOTUSINGSAPKTS_UNCORRECTED_ERRf 14270
#define RXSASTATSNOTUSINGSAPKTS_UNCORRECTED_ERR_DISINTf 14271
#define RXSASTATSNOTVALIDPKTS_CORRECTED_ERRf 14272
#define RXSASTATSNOTVALIDPKTS_CORRECTED_ERR_DISINTf 14273
#define RXSASTATSNOTVALIDPKTS_EN_ECCf 14274
#define RXSASTATSNOTVALIDPKTS_FORCE_UNCORRECTABLE_ERRf 14275
#define RXSASTATSNOTVALIDPKTS_UNCORRECTED_ERRf 14276
#define RXSASTATSNOTVALIDPKTS_UNCORRECTED_ERR_DISINTf 14277
#define RXSASTATSOKPKTS_CORRECTED_ERRf 14278
#define RXSASTATSOKPKTS_CORRECTED_ERR_DISINTf 14279
#define RXSASTATSOKPKTS_EN_ECCf 14280
#define RXSASTATSOKPKTS_FORCE_UNCORRECTABLE_ERRf 14281
#define RXSASTATSOKPKTS_UNCORRECTED_ERRf 14282
#define RXSASTATSOKPKTS_UNCORRECTED_ERR_DISINTf 14283
#define RXSASTATSUNUSEDSAPKTS_CORRECTED_ERRf 14284
#define RXSASTATSUNUSEDSAPKTS_CORRECTED_ERR_DISINTf 14285
#define RXSASTATSUNUSEDSAPKTS_EN_ECCf 14286
#define RXSASTATSUNUSEDSAPKTS_FORCE_UNCORRECTABLE_ERRf 14287
#define RXSASTATSUNUSEDSAPKTS_UNCORRECTED_ERRf 14288
#define RXSASTATSUNUSEDSAPKTS_UNCORRECTED_ERR_DISINTf 14289
#define RXSCIUNKNOWNNONEPKTS_CORRECTED_ERRf 14290
#define RXSCIUNKNOWNNONEPKTS_CORRECTED_ERR_DISINTf 14291
#define RXSCIUNKNOWNNONEPKTS_EN_ECCf 14292
#define RXSCIUNKNOWNNONEPKTS_FORCE_UNCORRECTABLE_ERRf 14293
#define RXSCIUNKNOWNNONEPKTS_UNCORRECTED_ERRf 14294
#define RXSCIUNKNOWNNONEPKTS_UNCORRECTED_ERR_DISINTf 14295
#define RXSCSTATSDELAYEDPKTS_CORRECTED_ERRf 14296
#define RXSCSTATSDELAYEDPKTS_CORRECTED_ERR_DISINTf 14297
#define RXSCSTATSDELAYEDPKTS_EN_ECCf 14298
#define RXSCSTATSDELAYEDPKTS_FORCE_UNCORRECTABLE_ERRf 14299
#define RXSCSTATSDELAYEDPKTS_UNCORRECTED_ERRf 14300
#define RXSCSTATSDELAYEDPKTS_UNCORRECTED_ERR_DISINTf 14301
#define RXSCSTATSINVALIDPKTS_CORRECTED_ERRf 14302
#define RXSCSTATSINVALIDPKTS_CORRECTED_ERR_DISINTf 14303
#define RXSCSTATSINVALIDPKTS_EN_ECCf 14304
#define RXSCSTATSINVALIDPKTS_FORCE_UNCORRECTABLE_ERRf 14305
#define RXSCSTATSINVALIDPKTS_UNCORRECTED_ERRf 14306
#define RXSCSTATSINVALIDPKTS_UNCORRECTED_ERR_DISINTf 14307
#define RXSCSTATSLATEPKTS_CORRECTED_ERRf 14308
#define RXSCSTATSLATEPKTS_CORRECTED_ERR_DISINTf 14309
#define RXSCSTATSLATEPKTS_EN_ECCf 14310
#define RXSCSTATSLATEPKTS_FORCE_UNCORRECTABLE_ERRf 14311
#define RXSCSTATSLATEPKTS_UNCORRECTED_ERRf 14312
#define RXSCSTATSLATEPKTS_UNCORRECTED_ERR_DISINTf 14313
#define RXSCSTATSNOTUSINGSAPKTS_CORRECTED_ERRf 14314
#define RXSCSTATSNOTUSINGSAPKTS_CORRECTED_ERR_DISINTf 14315
#define RXSCSTATSNOTUSINGSAPKTS_EN_ECCf 14316
#define RXSCSTATSNOTUSINGSAPKTS_FORCE_UNCORRECTABLE_ERRf 14317
#define RXSCSTATSNOTUSINGSAPKTS_UNCORRECTED_ERRf 14318
#define RXSCSTATSNOTUSINGSAPKTS_UNCORRECTED_ERR_DISINTf 14319
#define RXSCSTATSNOTVALIDPKTS_CORRECTED_ERRf 14320
#define RXSCSTATSNOTVALIDPKTS_CORRECTED_ERR_DISINTf 14321
#define RXSCSTATSNOTVALIDPKTS_EN_ECCf 14322
#define RXSCSTATSNOTVALIDPKTS_FORCE_UNCORRECTABLE_ERRf 14323
#define RXSCSTATSNOTVALIDPKTS_UNCORRECTED_ERRf 14324
#define RXSCSTATSNOTVALIDPKTS_UNCORRECTED_ERR_DISINTf 14325
#define RXSCSTATSOCTETSDECRYPTED_CORRECTED_ERRf 14326
#define RXSCSTATSOCTETSDECRYPTED_CORRECTED_ERR_DISINTf 14327
#define RXSCSTATSOCTETSDECRYPTED_EN_ECCf 14328
#define RXSCSTATSOCTETSDECRYPTED_FORCE_UNCORRECTABLE_ERRf 14329
#define RXSCSTATSOCTETSDECRYPTED_UNCORRECTED_ERRf 14330
#define RXSCSTATSOCTETSDECRYPTED_UNCORRECTED_ERR_DISINTf 14331
#define RXSCSTATSOCTETSVALIDATED_CORRECTED_ERRf 14332
#define RXSCSTATSOCTETSVALIDATED_CORRECTED_ERR_DISINTf 14333
#define RXSCSTATSOCTETSVALIDATED_EN_ECCf 14334
#define RXSCSTATSOCTETSVALIDATED_FORCE_UNCORRECTABLE_ERRf 14335
#define RXSCSTATSOCTETSVALIDATED_UNCORRECTED_ERRf 14336
#define RXSCSTATSOCTETSVALIDATED_UNCORRECTED_ERR_DISINTf 14337
#define RXSCSTATSOKPKTS_CORRECTED_ERRf 14338
#define RXSCSTATSOKPKTS_CORRECTED_ERR_DISINTf 14339
#define RXSCSTATSOKPKTS_EN_ECCf 14340
#define RXSCSTATSOKPKTS_FORCE_UNCORRECTABLE_ERRf 14341
#define RXSCSTATSOKPKTS_UNCORRECTED_ERRf 14342
#define RXSCSTATSOKPKTS_UNCORRECTED_ERR_DISINTf 14343
#define RXSCSTATSUNCHECKEDPKTS_CORRECTED_ERRf 14344
#define RXSCSTATSUNCHECKEDPKTS_CORRECTED_ERR_DISINTf 14345
#define RXSCSTATSUNCHECKEDPKTS_EN_ECCf 14346
#define RXSCSTATSUNCHECKEDPKTS_FORCE_UNCORRECTABLE_ERRf 14347
#define RXSCSTATSUNCHECKEDPKTS_UNCORRECTED_ERRf 14348
#define RXSCSTATSUNCHECKEDPKTS_UNCORRECTED_ERR_DISINTf 14349
#define RXSCSTATSUNUSEDSAPKTS_CORRECTED_ERRf 14350
#define RXSCSTATSUNUSEDSAPKTS_CORRECTED_ERR_DISINTf 14351
#define RXSCSTATSUNUSEDSAPKTS_EN_ECCf 14352
#define RXSCSTATSUNUSEDSAPKTS_FORCE_UNCORRECTABLE_ERRf 14353
#define RXSCSTATSUNUSEDSAPKTS_UNCORRECTED_ERRf 14354
#define RXSCSTATSUNUSEDSAPKTS_UNCORRECTED_ERR_DISINTf 14355
#define RXTAGUNTAGNONEBAD_CORRECTED_ERRf 14356
#define RXTAGUNTAGNONEBAD_CORRECTED_ERR_DISINTf 14357
#define RXTAGUNTAGNONEBAD_EN_ECCf 14358
#define RXTAGUNTAGNONEBAD_FORCE_UNCORRECTABLE_ERRf 14359
#define RXTAGUNTAGNONEBAD_UNCORRECTED_ERRf 14360
#define RXTAGUNTAGNONEBAD_UNCORRECTED_ERR_DISINTf 14361
#define RXTRIMf 14362
#define RXTYPEf 14363
#define RX_ANY_STARTf 14364
#define RX_BYTE_SWAPf 14365
#define RX_CODE_GROUP_BADf 14366
#define RX_COMMA_DETECTEDf 14367
#define RX_E2E_MAXTIMER_SELf 14368
#define RX_ENf 14369
#define RX_ENAf 14370
#define RX_ENABLEf 14371
#define RX_ERR_CNTf 14372
#define RX_ERR_DISCf 14373
#define RX_FIFO_CHECKf 14374
#define RX_FIFO_MEMf 14375
#define RX_FIFO_MEM0_TMf 14376
#define RX_FIFO_MEM1_TMf 14377
#define RX_FIFO_MEM_ECC_ENf 14378
#define RX_FIFO_MEM_ERRf 14379
#define RX_FORCE_LOCKf 14380
#define RX_HCFC_ENf 14381
#define RX_LLFC_ENf 14382
#define RX_LLFC_FC_OBJ_LOGICALf 14383
#define RX_LLFC_FC_OBJ_PHYSICALf 14384
#define RX_LLFC_MSG_TYPE_LOGICALf 14385
#define RX_LLFC_MSG_TYPE_PHYSICALf 14386
#define RX_LOS_EVENTf 14387
#define RX_MAX_SIZEf 14388
#define RX_MH_D0f 14389
#define RX_MH_D1f 14390
#define RX_MH_D2f 14391
#define RX_MH_D3f 14392
#define RX_MH_M0f 14393
#define RX_MH_M1f 14394
#define RX_MH_M2f 14395
#define RX_MH_M3f 14396
#define RX_MIB_COUNTER_MEM0_TMf 14397
#define RX_MIB_COUNTER_MEM1_TMf 14398
#define RX_MSG_OVERFLOWf 14399
#define RX_MSM_LBA_DEBUGf 14400
#define RX_OAM_DROPf 14401
#define RX_PASS_CTRLf 14402
#define RX_PASS_PAUSEf 14403
#define RX_PASS_PFCf 14404
#define RX_PASS_PFC_FRMf 14405
#define RX_PAUf 14406
#define RX_PAUSE_BIT_POSf 14407
#define RX_PAUSE_CAPABILITYf 14408
#define RX_PAUSE_ENf 14409
#define RX_PAUSE_OVERRIDE_CONTROLf 14410
#define RX_PAUSE_STATUS_CHANGEf 14411
#define RX_PAUSE_STAT_MODf 14412
#define RX_PFC_ENf 14413
#define RX_PKT_D0f 14414
#define RX_PKT_D1f 14415
#define RX_PKT_D2f 14416
#define RX_PKT_D3f 14417
#define RX_PKT_M0f 14418
#define RX_PKT_M1f 14419
#define RX_PKT_M2f 14420
#define RX_PKT_M3f 14421
#define RX_PKT_OVERFLOWf 14422
#define RX_POLARITYf 14423
#define RX_PWRDWNf 14424
#define RX_SAf 14425
#define RX_SAMP_ERRf 14426
#define RX_SEQ_DONEf 14427
#define RX_STATUSf 14428
#define RX_STAT_BAD_PKT_ILERR_COUNTf 14429
#define RX_STAT_BYTE_COUNTf 14430
#define RX_STAT_EQMTU_PKT_COUNTf 14431
#define RX_STAT_GTMTU_PKT_COUNTf 14432
#define RX_STAT_IEEE_CRCERR_PKT_COUNTf 14433
#define RX_STAT_PKT_COUNTf 14434
#define RX_SYNC_STATUSf 14435
#define RX_TEST_CNTf 14436
#define RX_XOFF_LHf 14437
#define RZf 14438
#define R_CHANGE_COS_OR_INT_PRIf 14439
#define R_CHANGE_DOT1Pf 14440
#define R_CHANGE_DSCPf 14441
#define R_CHANGE_ECNf 14442
#define R_CHANGE_INNER_CFIf 14443
#define R_CHANGE_OUTER_CFIf 14444
#define R_CHANGE_PKT_PRIf 14445
#define R_CHANGE_REDIR_INT_PRIf 14446
#define R_COPY_TO_CPUf 14447
#define R_COS_INT_PRIf 14448
#define R_DROPf 14449
#define R_DROP_PRECEDENCEf 14450
#define R_EXTEND_RANDOM_NUMBER_GENERATORf 14451
#define R_NEW_DOT1Pf 14452
#define R_NEW_DSCPf 14453
#define R_NEW_INNER_CFIf 14454
#define R_NEW_INNER_PRIf 14455
#define R_NEW_OUTER_CFIf 14456
#define R_NEW_PKT_PRIf 14457
#define R_NEW_REDIR_INT_PRIf 14458
#define R_REDIR_DROP_PRECEDENCEf 14459
#define R_REPLACE_INNER_PRIf 14460
#define R_RNG_GATEf 14461
#define S0_CNTf 14462
#define S10_STATUSf 14463
#define S12_STATUSf 14464
#define S144_IPf 14465
#define S1_CNTf 14466
#define S2N_NODEf 14467
#define S2Q_BASE_QUEUEf 14468
#define S2_ACTUAL_ADDROUTf 14469
#define S2_ACTUAL_BITPOSf 14470
#define S2_MATCH_STATUSf 14471
#define S2_STATUSf 14472
#define S3MII_LOOPBACK_CTRLf 14473
#define S3_ACTUAL_ADDROUTf 14474
#define S3_ADDROUT_STATUSf 14475
#define S3_CNTf 14476
#define S3_ENf 14477
#define S3_EXPECT_ADDROUTf 14478
#define S3_GROUP_NO_I0f 14479
#define S3_GROUP_NO_I1f 14480
#define S3_GROUP_NO_I2f 14481
#define S3_GROUP_NO_I3f 14482
#define S3_GROUP_NO_I4f 14483
#define S3_GROUP_NO_I5f 14484
#define S3_GROUP_NO_I6f 14485
#define S3_GROUP_NO_I7f 14486
#define S3_GROUP_NO_I8f 14487
#define S3_MATCH_STATUSf 14488
#define S3_STATUSf 14489
#define S4_CNTf 14490
#define S5_ACTUAL_ADDROUTf 14491
#define S5_ACTUAL_BITPOSf 14492
#define S5_MATCH_STATUSf 14493
#define S5_STATUSf 14494
#define S6_ACTUAL_ADDROUTf 14495
#define S6_ADDROUT_STATUSf 14496
#define S6_EXPECT_ADDROUTf 14497
#define S6_MATCH_STATUSf 14498
#define S6_STATUSf 14499
#define S72_INS_IPf 14500
#define S72_IPf 14501
#define S8_ACTUAL_ADDROUTf 14502
#define S8_ADDROUT_STATUSf 14503
#define S8_EXPECT_ADDROUTf 14504
#define S8_MATCH_STATUSf 14505
#define S8_STATUSf 14506
#define SAf 14507
#define SA0_INTf 14508
#define SA0_INT_MASKf 14509
#define SA10_INTf 14510
#define SA10_INT_MASKf 14511
#define SA11_INTf 14512
#define SA11_INT_MASKf 14513
#define SA12_INTf 14514
#define SA12_INT_MASKf 14515
#define SA13_INTf 14516
#define SA13_INT_MASKf 14517
#define SA14_INTf 14518
#define SA14_INT_MASKf 14519
#define SA15_INTf 14520
#define SA15_INT_MASKf 14521
#define SA16_INTf 14522
#define SA16_INT_MASKf 14523
#define SA17_INTf 14524
#define SA17_INT_MASKf 14525
#define SA18_INTf 14526
#define SA18_INT_MASKf 14527
#define SA19_INTf 14528
#define SA19_INT_MASKf 14529
#define SA1_CORRECTED_ERRf 14530
#define SA1_CORRECTED_ERR_DISINTf 14531
#define SA1_EN_ECCf 14532
#define SA1_FORCE_UNCORRECTABLE_ERRf 14533
#define SA1_INTf 14534
#define SA1_INT_MASKf 14535
#define SA1_UNCORRECTED_ERRf 14536
#define SA1_UNCORRECTED_ERR_DISINTf 14537
#define SA20_INTf 14538
#define SA20_INT_MASKf 14539
#define SA21_INTf 14540
#define SA21_INT_MASKf 14541
#define SA22_INTf 14542
#define SA22_INT_MASKf 14543
#define SA23_INTf 14544
#define SA23_INT_MASKf 14545
#define SA24_INTf 14546
#define SA24_INT_MASKf 14547
#define SA25_INTf 14548
#define SA25_INT_MASKf 14549
#define SA26_INTf 14550
#define SA26_INT_MASKf 14551
#define SA27_INTf 14552
#define SA27_INT_MASKf 14553
#define SA28_INTf 14554
#define SA28_INT_MASKf 14555
#define SA29_INTf 14556
#define SA29_INT_MASKf 14557
#define SA2_CORRECTED_ERRf 14558
#define SA2_CORRECTED_ERR_DISINTf 14559
#define SA2_EN_ECCf 14560
#define SA2_FORCE_UNCORRECTABLE_ERRf 14561
#define SA2_INTf 14562
#define SA2_INT_MASKf 14563
#define SA2_UNCORRECTED_ERRf 14564
#define SA2_UNCORRECTED_ERR_DISINTf 14565
#define SA30_INTf 14566
#define SA30_INT_MASKf 14567
#define SA31_INTf 14568
#define SA31_INT_MASKf 14569
#define SA3_INTf 14570
#define SA3_INT_MASKf 14571
#define SA4_INTf 14572
#define SA4_INT_MASKf 14573
#define SA5_INTf 14574
#define SA5_INT_MASKf 14575
#define SA6_INTf 14576
#define SA6_INT_MASKf 14577
#define SA7_INTf 14578
#define SA7_INT_MASKf 14579
#define SA8_INTf 14580
#define SA8_INT_MASKf 14581
#define SA9_INTf 14582
#define SA9_INT_MASKf 14583
#define SADB_CORRECTED_ERRORf 14584
#define SADB_CORRECTED_ERROR_MASKf 14585
#define SADB_ENABLE_ECCf 14586
#define SADB_FORCE_UNCORRECTABLE_ERRORf 14587
#define SADB_UNCORRECTED_ERRORf 14588
#define SADB_UNCORRECTED_ERROR_MASKf 14589
#define SAFC_RX_ENf 14590
#define SAKf 14591
#define SAKEY_CORRECTED_ERRORf 14592
#define SAKEY_CORRECTED_ERROR_MASKf 14593
#define SAKEY_ENABLE_ECCf 14594
#define SAKEY_FORCE_UNCORRECTABLE_ERRORf 14595
#define SAKEY_UNCORRECTED_ERRORf 14596
#define SAKEY_UNCORRECTED_ERROR_MASKf 14597
#define SAMf 14598
#define SAMPLING_LIMITf 14599
#define SAMPLING_LIMIT_PROFILEf 14600
#define SAMPLING_PERIODf 14601
#define SAM_SLICE0f 14602
#define SAM_SLICE1f 14603
#define SAM_SLICE10f 14604
#define SAM_SLICE11f 14605
#define SAM_SLICE12f 14606
#define SAM_SLICE13f 14607
#define SAM_SLICE14f 14608
#define SAM_SLICE15f 14609
#define SAM_SLICE2f 14610
#define SAM_SLICE3f 14611
#define SAM_SLICE4f 14612
#define SAM_SLICE5f 14613
#define SAM_SLICE6f 14614
#define SAM_SLICE7f 14615
#define SAM_SLICE8f 14616
#define SAM_SLICE9f 14617
#define SAND_COS_ENABLEf 14618
#define SAP_VALUE0f 14619
#define SAP_VALUE1f 14620
#define SATISFIEDf 14621
#define SATISFIED_MISMATCHf 14622
#define SATISFIED_MISMATCH_DISINTf 14623
#define SATISFIED_OVERRUNf 14624
#define SATISFIED_OVERRUN_DISINTf 14625
#define SATISFIED_UNDERRUNf 14626
#define SATISFIED_UNDERRUN_DISINTf 14627
#define SA_BYTE1_0f 14628
#define SA_BYTE5_2f 14629
#define SA_HIf 14630
#define SA_LOf 14631
#define SA_START_TIMERf 14632
#define SA_STOP_TIMERf 14633
#define SBUS_ADDRESSf 14634
#define SBUS_ADDR_INCREMENT_STEPf 14635
#define SBUS_ARB_BLOCK_CNTf 14636
#define SBUS_BLKNUM_0f 14637
#define SBUS_BLKNUM_1f 14638
#define SBUS_BLKNUM_10f 14639
#define SBUS_BLKNUM_11f 14640
#define SBUS_BLKNUM_12f 14641
#define SBUS_BLKNUM_13f 14642
#define SBUS_BLKNUM_14f 14643
#define SBUS_BLKNUM_15f 14644
#define SBUS_BLKNUM_16f 14645
#define SBUS_BLKNUM_17f 14646
#define SBUS_BLKNUM_18f 14647
#define SBUS_BLKNUM_19f 14648
#define SBUS_BLKNUM_2f 14649
#define SBUS_BLKNUM_20f 14650
#define SBUS_BLKNUM_21f 14651
#define SBUS_BLKNUM_22f 14652
#define SBUS_BLKNUM_23f 14653
#define SBUS_BLKNUM_24f 14654
#define SBUS_BLKNUM_25f 14655
#define SBUS_BLKNUM_26f 14656
#define SBUS_BLKNUM_27f 14657
#define SBUS_BLKNUM_28f 14658
#define SBUS_BLKNUM_29f 14659
#define SBUS_BLKNUM_3f 14660
#define SBUS_BLKNUM_30f 14661
#define SBUS_BLKNUM_31f 14662
#define SBUS_BLKNUM_32f 14663
#define SBUS_BLKNUM_33f 14664
#define SBUS_BLKNUM_34f 14665
#define SBUS_BLKNUM_35f 14666
#define SBUS_BLKNUM_36f 14667
#define SBUS_BLKNUM_37f 14668
#define SBUS_BLKNUM_38f 14669
#define SBUS_BLKNUM_39f 14670
#define SBUS_BLKNUM_4f 14671
#define SBUS_BLKNUM_40f 14672
#define SBUS_BLKNUM_41f 14673
#define SBUS_BLKNUM_42f 14674
#define SBUS_BLKNUM_43f 14675
#define SBUS_BLKNUM_44f 14676
#define SBUS_BLKNUM_45f 14677
#define SBUS_BLKNUM_46f 14678
#define SBUS_BLKNUM_47f 14679
#define SBUS_BLKNUM_48f 14680
#define SBUS_BLKNUM_49f 14681
#define SBUS_BLKNUM_5f 14682
#define SBUS_BLKNUM_50f 14683
#define SBUS_BLKNUM_51f 14684
#define SBUS_BLKNUM_52f 14685
#define SBUS_BLKNUM_53f 14686
#define SBUS_BLKNUM_54f 14687
#define SBUS_BLKNUM_55f 14688
#define SBUS_BLKNUM_56f 14689
#define SBUS_BLKNUM_57f 14690
#define SBUS_BLKNUM_58f 14691
#define SBUS_BLKNUM_59f 14692
#define SBUS_BLKNUM_6f 14693
#define SBUS_BLKNUM_60f 14694
#define SBUS_BLKNUM_61f 14695
#define SBUS_BLKNUM_62f 14696
#define SBUS_BLKNUM_63f 14697
#define SBUS_BLKNUM_64f 14698
#define SBUS_BLKNUM_65f 14699
#define SBUS_BLKNUM_66f 14700
#define SBUS_BLKNUM_67f 14701
#define SBUS_BLKNUM_68f 14702
#define SBUS_BLKNUM_69f 14703
#define SBUS_BLKNUM_7f 14704
#define SBUS_BLKNUM_70f 14705
#define SBUS_BLKNUM_71f 14706
#define SBUS_BLKNUM_72f 14707
#define SBUS_BLKNUM_73f 14708
#define SBUS_BLKNUM_74f 14709
#define SBUS_BLKNUM_75f 14710
#define SBUS_BLKNUM_76f 14711
#define SBUS_BLKNUM_77f 14712
#define SBUS_BLKNUM_78f 14713
#define SBUS_BLKNUM_79f 14714
#define SBUS_BLKNUM_8f 14715
#define SBUS_BLKNUM_80f 14716
#define SBUS_BLKNUM_81f 14717
#define SBUS_BLKNUM_82f 14718
#define SBUS_BLKNUM_83f 14719
#define SBUS_BLKNUM_84f 14720
#define SBUS_BLKNUM_85f 14721
#define SBUS_BLKNUM_86f 14722
#define SBUS_BLKNUM_87f 14723
#define SBUS_BLKNUM_88f 14724
#define SBUS_BLKNUM_89f 14725
#define SBUS_BLKNUM_9f 14726
#define SBUS_BLKNUM_90f 14727
#define SBUS_BLKNUM_91f 14728
#define SBUS_BLKNUM_92f 14729
#define SBUS_BLKNUM_93f 14730
#define SBUS_BLKNUM_94f 14731
#define SBUS_BLKNUM_95f 14732
#define SBUS_BLOCK_INTERRUPTf 14733
#define SBUS_BLOCK_INTERRUPT_MASKf 14734
#define SBUS_CMD_ERRf 14735
#define SBUS_CMD_SECf 14736
#define SBUS_DMAf 14737
#define SBUS_ON_ESM_ELIGIBLEf 14738
#define SBUS_PORTNUM_0f 14739
#define SBUS_PORTNUM_1f 14740
#define SBUS_PORTNUM_10f 14741
#define SBUS_PORTNUM_11f 14742
#define SBUS_PORTNUM_12f 14743
#define SBUS_PORTNUM_13f 14744
#define SBUS_PORTNUM_14f 14745
#define SBUS_PORTNUM_15f 14746
#define SBUS_PORTNUM_16f 14747
#define SBUS_PORTNUM_17f 14748
#define SBUS_PORTNUM_18f 14749
#define SBUS_PORTNUM_19f 14750
#define SBUS_PORTNUM_2f 14751
#define SBUS_PORTNUM_20f 14752
#define SBUS_PORTNUM_21f 14753
#define SBUS_PORTNUM_22f 14754
#define SBUS_PORTNUM_23f 14755
#define SBUS_PORTNUM_24f 14756
#define SBUS_PORTNUM_25f 14757
#define SBUS_PORTNUM_26f 14758
#define SBUS_PORTNUM_27f 14759
#define SBUS_PORTNUM_28f 14760
#define SBUS_PORTNUM_29f 14761
#define SBUS_PORTNUM_3f 14762
#define SBUS_PORTNUM_30f 14763
#define SBUS_PORTNUM_31f 14764
#define SBUS_PORTNUM_32f 14765
#define SBUS_PORTNUM_33f 14766
#define SBUS_PORTNUM_34f 14767
#define SBUS_PORTNUM_35f 14768
#define SBUS_PORTNUM_36f 14769
#define SBUS_PORTNUM_37f 14770
#define SBUS_PORTNUM_38f 14771
#define SBUS_PORTNUM_39f 14772
#define SBUS_PORTNUM_4f 14773
#define SBUS_PORTNUM_40f 14774
#define SBUS_PORTNUM_41f 14775
#define SBUS_PORTNUM_42f 14776
#define SBUS_PORTNUM_43f 14777
#define SBUS_PORTNUM_44f 14778
#define SBUS_PORTNUM_45f 14779
#define SBUS_PORTNUM_46f 14780
#define SBUS_PORTNUM_47f 14781
#define SBUS_PORTNUM_48f 14782
#define SBUS_PORTNUM_49f 14783
#define SBUS_PORTNUM_5f 14784
#define SBUS_PORTNUM_50f 14785
#define SBUS_PORTNUM_51f 14786
#define SBUS_PORTNUM_52f 14787
#define SBUS_PORTNUM_53f 14788
#define SBUS_PORTNUM_54f 14789
#define SBUS_PORTNUM_55f 14790
#define SBUS_PORTNUM_56f 14791
#define SBUS_PORTNUM_57f 14792
#define SBUS_PORTNUM_58f 14793
#define SBUS_PORTNUM_59f 14794
#define SBUS_PORTNUM_6f 14795
#define SBUS_PORTNUM_60f 14796
#define SBUS_PORTNUM_61f 14797
#define SBUS_PORTNUM_62f 14798
#define SBUS_PORTNUM_63f 14799
#define SBUS_PORTNUM_64f 14800
#define SBUS_PORTNUM_65f 14801
#define SBUS_PORTNUM_66f 14802
#define SBUS_PORTNUM_67f 14803
#define SBUS_PORTNUM_68f 14804
#define SBUS_PORTNUM_69f 14805
#define SBUS_PORTNUM_7f 14806
#define SBUS_PORTNUM_70f 14807
#define SBUS_PORTNUM_71f 14808
#define SBUS_PORTNUM_72f 14809
#define SBUS_PORTNUM_73f 14810
#define SBUS_PORTNUM_74f 14811
#define SBUS_PORTNUM_75f 14812
#define SBUS_PORTNUM_76f 14813
#define SBUS_PORTNUM_77f 14814
#define SBUS_PORTNUM_78f 14815
#define SBUS_PORTNUM_79f 14816
#define SBUS_PORTNUM_8f 14817
#define SBUS_PORTNUM_80f 14818
#define SBUS_PORTNUM_81f 14819
#define SBUS_PORTNUM_82f 14820
#define SBUS_PORTNUM_83f 14821
#define SBUS_PORTNUM_84f 14822
#define SBUS_PORTNUM_85f 14823
#define SBUS_PORTNUM_86f 14824
#define SBUS_PORTNUM_87f 14825
#define SBUS_PORTNUM_88f 14826
#define SBUS_PORTNUM_89f 14827
#define SBUS_PORTNUM_9f 14828
#define SBUS_PORTNUM_90f 14829
#define SBUS_PORTNUM_91f 14830
#define SBUS_PORTNUM_92f 14831
#define SBUS_PORTNUM_93f 14832
#define SBUS_PORTNUM_94f 14833
#define SBUS_PORTNUM_95f 14834
#define SBUS_REQACK_ERRf 14835
#define SBUS_SPACINGf 14836
#define SBUS_START_ADDRESS_GPORTf 14837
#define SBUS_START_ADDRESS_XPORTf 14838
#define SBUS_TIMEOUT_CNTf 14839
#define SBUS_TIMEOUT_ENf 14840
#define SCf 14841
#define SCALEf 14842
#define SCALE_CONTROLf 14843
#define SCALE_FIXf 14844
#define SCALE_VALUEf 14845
#define SCANCHAIN_ASSEMBLY_ST_ADDRf 14846
#define SCDB_CORRECTED_ERRORf 14847
#define SCDB_CORRECTED_ERROR_MASKf 14848
#define SCDB_ENABLE_ECCf 14849
#define SCDB_FORCE_UNCORRECTABLE_ERRORf 14850
#define SCDB_UNCORRECTED_ERRORf 14851
#define SCDB_UNCORRECTED_ERROR_MASKf 14852
#define SCHAN_ABORTf 14853
#define SCHAN_ERRf 14854
#define SCHEDULER_MODEf 14855
#define SCHEDULING_SELECTf 14856
#define SCHEDULING_SELECT_Bf 14857
#define SCH_MSG_DONEf 14858
#define SCH_REMAP_DROPf 14859
#define SCH_REMAP_DROP_DISINTf 14860
#define SCIf 14861
#define SCI_ASSGN_ENABLEf 14862
#define SCI_INDEXf 14863
#define SCI_MASKf 14864
#define SCI_MUX_ENABLE_0f 14865
#define SCI_MUX_ENABLE_1f 14866
#define SCI_MUX_ENABLE_2f 14867
#define SCI_MUX_ENABLE_3f 14868
#define SCI_QS_RATE_UPD_STATUSf 14869
#define SCI_QS_RATE_UPD_STATUS_DISINTf 14870
#define SCI_RI_ENABLEf 14871
#define SCI_SI0_MUX_INPUT_SELf 14872
#define SCI_SI1_MUX_INPUT_SELf 14873
#define SCI_TBL_PMf 14874
#define SCI_TBL_TMf 14875
#define SCLTf 14876
#define SCPf 14877
#define SCPB_IF_FIFO_OVERFLOWf 14878
#define SCPB_IF_FIFO_OVERFLOW_DISINTf 14879
#define SCPB_STATUSf 14880
#define SCPB_STATUS_DISINTf 14881
#define SC_BROADCAST_DROPf 14882
#define SC_BROADCAST_DROP_DISINTf 14883
#define SC_BROADCAST_DROP_SELf 14884
#define SC_CPU_PRI_MODEf 14885
#define SC_DEFAULT_EPOCH_PERIODf 14886
#define SC_DEFAULT_GRANT_PERIODf 14887
#define SC_DMND_EG_FIFO_OVERFLOWf 14888
#define SC_DMND_EG_FIFO_OVERFLOW_DISINTf 14889
#define SC_DMND_IG_FIFO_OVERFLOWf 14890
#define SC_DMND_IG_FIFO_OVERFLOW_DISINTf 14891
#define SC_ENABLE_SI_PORT0_BACKPRESSUREf 14892
#define SC_ENABLE_SI_PORT1_BACKPRESSUREf 14893
#define SC_GRANTS_TO_OK_GRANT_LOSSf 14894
#define SC_GRANT_TOLERANCEf 14895
#define SC_LEN_FORMATf 14896
#define SC_LINK_ENABLE_REMAP00f 14897
#define SC_LINK_ENABLE_REMAP01f 14898
#define SC_LINK_ENABLE_REMAP02f 14899
#define SC_LINK_ENABLE_REMAP03f 14900
#define SC_LINK_ENABLE_REMAP04f 14901
#define SC_LINK_ENABLE_REMAP05f 14902
#define SC_LINK_ENABLE_REMAP06f 14903
#define SC_LINK_ENABLE_REMAP07f 14904
#define SC_LINK_ENABLE_REMAP08f 14905
#define SC_LINK_ENABLE_REMAP09f 14906
#define SC_LINK_ENABLE_REMAP10f 14907
#define SC_LINK_ENABLE_REMAP11f 14908
#define SC_LINK_ENABLE_REMAP12f 14909
#define SC_LINK_ENABLE_REMAP13f 14910
#define SC_LINK_ENABLE_REMAP14f 14911
#define SC_LINK_ENABLE_REMAP15f 14912
#define SC_LINK_ENABLE_REMAP16f 14913
#define SC_LINK_ENABLE_REMAP17f 14914
#define SC_LINK_ENABLE_REMAP18f 14915
#define SC_LINK_ENABLE_REMAP19f 14916
#define SC_LINK_ENABLE_REMAP20f 14917
#define SC_LINK_ENABLE_REMAP21f 14918
#define SC_LINK_ENABLE_REMAP22f 14919
#define SC_LINK_ENABLE_REMAP23f 14920
#define SC_LINK_STATUS_REMAP00f 14921
#define SC_LINK_STATUS_REMAP01f 14922
#define SC_LINK_STATUS_REMAP02f 14923
#define SC_LINK_STATUS_REMAP03f 14924
#define SC_LINK_STATUS_REMAP04f 14925
#define SC_LINK_STATUS_REMAP05f 14926
#define SC_LINK_STATUS_REMAP06f 14927
#define SC_LINK_STATUS_REMAP07f 14928
#define SC_LINK_STATUS_REMAP08f 14929
#define SC_LINK_STATUS_REMAP09f 14930
#define SC_LINK_STATUS_REMAP10f 14931
#define SC_LINK_STATUS_REMAP11f 14932
#define SC_LINK_STATUS_REMAP12f 14933
#define SC_LINK_STATUS_REMAP13f 14934
#define SC_LINK_STATUS_REMAP14f 14935
#define SC_LINK_STATUS_REMAP15f 14936
#define SC_LINK_STATUS_REMAP16f 14937
#define SC_LINK_STATUS_REMAP17f 14938
#define SC_LINK_STATUS_REMAP18f 14939
#define SC_LINK_STATUS_REMAP19f 14940
#define SC_LINK_STATUS_REMAP20f 14941
#define SC_LINK_STATUS_REMAP21f 14942
#define SC_LINK_STATUS_REMAP22f 14943
#define SC_LINK_STATUS_REMAP23f 14944
#define SC_LINK_STATUS_REMAP24f 14945
#define SC_LINK_STATUS_REMAP25f 14946
#define SC_LINK_STATUS_REMAP26f 14947
#define SC_LINK_STATUS_REMAP27f 14948
#define SC_LINK_STATUS_REMAP28f 14949
#define SC_LINK_STATUS_REMAP29f 14950
#define SC_LINK_STATUS_REMAP30f 14951
#define SC_LINK_STATUS_REMAP31f 14952
#define SC_MIN_TIMESLOTf 14953
#define SC_MULTICAST_DROPf 14954
#define SC_MULTICAST_DROP_DISINTf 14955
#define SC_MULTICAST_DROP_SELf 14956
#define SC_PRI_UPD_CORRECTED_ERRORf 14957
#define SC_PRI_UPD_CORRECTED_ERROR_DISINTf 14958
#define SC_PRI_UPD_ECC_ENABLEf 14959
#define SC_PRI_UPD_ECC_ERROR_ADDRESSf 14960
#define SC_PRI_UPD_FORCE_UNCORRECTABLE_ERRORf 14961
#define SC_PRI_UPD_RF_TMf 14962
#define SC_PRI_UPD_UNCORRECTED_ERRORf 14963
#define SC_PRI_UPD_UNCORRECTED_ERROR_DISINTf 14964
#define SC_QLEN_EG_FIFO_OVERFLOWf 14965
#define SC_QLEN_EG_FIFO_OVERFLOW_DISINTf 14966
#define SC_QLEN_IG_FIFO_OVERFLOWf 14967
#define SC_QLEN_IG_FIFO_OVERFLOW_DISINTf 14968
#define SC_RX_BYTE_SWAPf 14969
#define SC_SWITCH_DEMAND_WORD_ORDERf 14970
#define SC_SWITCH_LENGTH_WORD_ORDERf 14971
#define SC_TO_QS_FIFO_OVERFLOWf 14972
#define SC_TO_QS_FIFO_OVERFLOW_DISINTf 14973
#define SC_TO_QS_RATE_FIFO_OVERFLOWf 14974
#define SC_TO_QS_RATE_FIFO_OVERFLOW_DISINTf 14975
#define SC_TREX2_DEBUG_ENABLEf 14976
#define SC_TX_BYTE_SWAPf 14977
#define SC_UNICAST_DROPf 14978
#define SC_UNICAST_DROP_DISINTf 14979
#define SC_UNICAST_DROP_SELf 14980
#define SDATAf 14981
#define SD_TAG__BC_DROPf 14982
#define SD_TAG__DVPf 14983
#define SD_TAG__DVP_IS_NETWORK_PORTf 14984
#define SD_TAG__EH_QUEUE_TAGf 14985
#define SD_TAG__EH_TAG_TYPEf 14986
#define SD_TAG__EH_TMf 14987
#define SD_TAG__HG_ADD_SYS_RSVD_VIDf 14988
#define SD_TAG__HG_HDR_SELf 14989
#define SD_TAG__HG_L3_OVERRIDEf 14990
#define SD_TAG__HG_LEARN_OVERRIDEf 14991
#define SD_TAG__HG_MC_DST_MODIDf 14992
#define SD_TAG__HG_MC_DST_PORT_NUMf 14993
#define SD_TAG__HG_MODIFY_ENABLEf 14994
#define SD_TAG__NEW_CFIf 14995
#define SD_TAG__NEW_PRIf 14996
#define SD_TAG__RESERVEDf 14997
#define SD_TAG__RESERVED_1f 14998
#define SD_TAG__RESERVED_2f 14999
#define SD_TAG__RESERVED_3f 15000
#define SD_TAG__SD_TAG_ACTION_IF_NOT_PRESENTf 15001
#define SD_TAG__SD_TAG_ACTION_IF_PRESENTf 15002
#define SD_TAG__SD_TAG_DOT1P_MAPPING_PTRf 15003
#define SD_TAG__SD_TAG_DOT1P_PRI_SELECTf 15004
#define SD_TAG__SD_TAG_REMARK_CFIf 15005
#define SD_TAG__SD_TAG_TPID_INDEXf 15006
#define SD_TAG__SD_TAG_VIDf 15007
#define SD_TAG__UMC_DROPf 15008
#define SD_TAG__USE_VINTF_CTR_IDXf 15009
#define SD_TAG__UUC_DROPf 15010
#define SD_TAG__VINTF_CTR_IDXf 15011
#define SD_TAG__VNTAG_ACTIONSf 15012
#define SD_TAG__VNTAG_DST_VIFf 15013
#define SD_TAG__VNTAG_FORCE_Lf 15014
#define SD_TAG__VNTAG_Pf 15015
#define SD_TAG_ACTION_IF_NOT_PRESENTf 15016
#define SD_TAG_ACTION_IF_PRESENTf 15017
#define SD_TAG_DOT1P_MAPPING_PTRf 15018
#define SD_TAG_DOT1P_PRI_SELECTf 15019
#define SD_TAG_MODEf 15020
#define SD_TAG_NEW_CFIf 15021
#define SD_TAG_NEW_PRIf 15022
#define SD_TAG_PRESENTf 15023
#define SD_TAG_REMARK_CFIf 15024
#define SD_TAG_TPID_INDEXf 15025
#define SD_TAG_VFI_ENABLEf 15026
#define SD_TAG_VIDf 15027
#define SEARCH0_ERR_CNTf 15028
#define SEARCH1_ERR_CNTf 15029
#define SEARCH_TYPf 15030
#define SECf 15031
#define SECINFOf 15032
#define SECONDf 15033
#define SECONDENDf 15034
#define SECRET_CHAIN_MODEf 15035
#define SECTAG_TCIf 15036
#define SEC_COUNTf 15037
#define SEEDf 15038
#define SEGMENTf 15039
#define SEGMENT_BASE_1f 15040
#define SEGMENT_BASE_2f 15041
#define SEGMENT_BASE_3f 15042
#define SEGMENT_BASE_4f 15043
#define SEGMENT_BASE_5f 15044
#define SEGMENT_BASE_6f 15045
#define SEGMENT_BASE_7f 15046
#define SEGMENT_SELf 15047
#define SELECTf 15048
#define SELECT0f 15049
#define SELECT1f 15050
#define SELECT2f 15051
#define SELECT3f 15052
#define SELECT4f 15053
#define SELECT5f 15054
#define SELECT6f 15055
#define SELECT7f 15056
#define SELECTED_BMf 15057
#define SELECTED_Qf 15058
#define SELECT_0f 15059
#define SELECT_1f 15060
#define SELECT_TEST_PATHf 15061
#define SEL_ADDR_HISTf 15062
#define SEL_AVG_ALGf 15063
#define SEL_COMBO_SERDES_0_REF_CLK_SRCf 15064
#define SEL_COMBO_SERDES_1_REF_CLK_SRCf 15065
#define SEL_COSf 15066
#define SEL_DIFF_CLOCKf 15067
#define SEL_DOZEN_SERDES_0_REF_CLK_SRCf 15068
#define SEL_DOZEN_SERDES_1_REF_CLK_SRCf 15069
#define SEL_DSFRAGf 15070
#define SEL_DSICMPf 15071
#define SEL_DSL3HEf 15072
#define SEL_DSL4HEf 15073
#define SEL_EARLY1_0f 15074
#define SEL_EARLY1_1f 15075
#define SEL_EARLY1_2f 15076
#define SEL_EARLY1_3f 15077
#define SEL_EARLY2_0f 15078
#define SEL_EARLY2_1f 15079
#define SEL_EARLY2_2f 15080
#define SEL_EARLY2_3f 15081
#define SEL_FCf 15082
#define SEL_FILT_CNT_0f 15083
#define SEL_FILT_CNT_1f 15084
#define SEL_HIST0f 15085
#define SEL_HIST1f 15086
#define SEL_HIST2f 15087
#define SEL_HIST3f 15088
#define SEL_HISTORYf 15089
#define SEL_IMBPf 15090
#define SEL_IMRP4f 15091
#define SEL_IMRP6f 15092
#define SEL_IRPSEf 15093
#define SEL_LCPLL_S0f 15094
#define SEL_LCPLL_S1f 15095
#define SEL_LEDRAM_SERIAL_DATAf 15096
#define SEL_LTEf 15097
#define SEL_MPLSf 15098
#define SEL_MPLS_ERRf 15099
#define SEL_MTUERRf 15100
#define SEL_PDISCf 15101
#define SEL_PORTf 15102
#define SEL_QSGMII_REF_CLK_SRCf 15103
#define SEL_RDISCf 15104
#define SEL_RDROPf 15105
#define SEL_RFILDRf 15106
#define SEL_RIMDRf 15107
#define SEL_RIPC4f 15108
#define SEL_RIPC6f 15109
#define SEL_RIPD4f 15110
#define SEL_RIPD6f 15111
#define SEL_RIPHE4f 15112
#define SEL_RIPHE6f 15113
#define SEL_RPORTDf 15114
#define SEL_RSV1f 15115
#define SEL_RSV2f 15116
#define SEL_RTUNf 15117
#define SEL_RTUNEf 15118
#define SEL_RUCf 15119
#define SEL_RX_CLKDLY_BLKf 15120
#define SEL_S3MII_REF_CLK_SRCf 15121
#define SEL_SWAP_LED_LINK_ACT_STATUSf 15122
#define SEL_TX_CLKDLY_BLKf 15123
#define SEL_TX_CORECLK_MONf 15124
#define SEL_URPF_ERRORf 15125
#define SEL_VLANDRf 15126
#define SEL_WRFIFO_PTR_CLKf 15127
#define SEND_EARLY_E2E_CC_SELf 15128
#define SEND_RSP_WORD_DYNAMICf 15129
#define SEND_RSP_WORD_RDf 15130
#define SEND_RSP_WORD_WRf 15131
#define SEND_RX_E2E_BKP_ENf 15132
#define SEQDONEf 15133
#define SEQNUMf 15134
#define SEQ_DPEO_ERRf 15135
#define SEQ_NUMf 15136
#define SEQ_READMASK0f 15137
#define SEQ_READMASK1f 15138
#define SEQ_READMASK2f 15139
#define SEQ_READMASK3f 15140
#define SEQ_START_2ND_HALF0f 15141
#define SEQ_START_2ND_HALF1f 15142
#define SEQ_START_2ND_HALF2f 15143
#define SEQ_START_2ND_HALF3f 15144
#define SEQ_STATEf 15145
#define SERVICE_CTR_IDXf 15146
#define SER_CHECK_FAILf 15147
#define SER_MEM_TMf 15148
#define SESSION_IDf 15149
#define SESSION_INDEXf 15150
#define SESSION_INFOf 15151
#define SESSION_TMf 15152
#define SESSION_TM0f 15153
#define SESSION_TM1f 15154
#define SETf 15155
#define SETLIMITf 15156
#define SET_INVALID_IPf 15157
#define SET_PPD2_OPCODEf 15158
#define SET_SCI_INDEXf 15159
#define SET_VALID_IPf 15160
#define SFD_OFFSETf 15161
#define SFI_8B10B_CAP_ERRORf 15162
#define SFI_8B10B_CAP_ERROR_DISINTf 15163
#define SFI_CBUFFER_A_CORRECTED_ERRORf 15164
#define SFI_CBUFFER_A_CORRECTED_ERROR_DISINTf 15165
#define SFI_CBUFFER_A_ECC_ERROR_ADDRESSf 15166
#define SFI_CBUFFER_A_UNCORRECTED_ERRORf 15167
#define SFI_CBUFFER_A_UNCORRECTED_ERROR_DISINTf 15168
#define SFI_CBUFFER_B_CORRECTED_ERRORf 15169
#define SFI_CBUFFER_B_CORRECTED_ERROR_DISINTf 15170
#define SFI_CBUFFER_B_ECC_ERROR_ADDRESSf 15171
#define SFI_CBUFFER_B_UNCORRECTED_ERRORf 15172
#define SFI_CBUFFER_B_UNCORRECTED_ERROR_DISINTf 15173
#define SFI_CBUFFER_ENABLE_ECCf 15174
#define SFI_CBUFFER_FORCE_UNCORRECTABLE_ERRORf 15175
#define SFI_CBUFFER_OVERFLOWf 15176
#define SFI_CBUFFER_OVERFLOW_DISINTf 15177
#define SFI_CBUFFER_OVERFLOW_MASKf 15178
#define SFI_CBUFFER_TMf 15179
#define SFI_CBUFFER_UNDERRUNf 15180
#define SFI_CBUFFER_UNDERRUN_DISINTf 15181
#define SFI_CBUFFER_UNDERRUN_MASKf 15182
#define SFI_DBUFFER_OVERFLOWf 15183
#define SFI_DBUFFER_OVERFLOW_DISINTf 15184
#define SFI_DBUFFER_OVERFLOW_MASKf 15185
#define SFI_DBUFFER_TMf 15186
#define SFI_DBUFFER_UNDERRUNf 15187
#define SFI_DBUFFER_UNDERRUN_DISINTf 15188
#define SFI_DBUFFER_UNDERRUN_MASKf 15189
#define SFI_FR_RX_ERRf 15190
#define SFI_FR_RX_ERR_0f 15191
#define SFI_FR_RX_ERR_1f 15192
#define SFI_FR_RX_ERR_2f 15193
#define SFI_FR_RX_ERR_3f 15194
#define SFI_FR_RX_PKLT_HDRf 15195
#define SFI_FR_RX_PKLT_HDR_0f 15196
#define SFI_FR_RX_PKLT_HDR_1f 15197
#define SFI_FR_RX_PKLT_HDR_2f 15198
#define SFI_FR_RX_PKLT_HDR_3f 15199
#define SFI_FR_RX_REMAPPED_SFI_NUMf 15200
#define SFI_FR_RX_REMAPPED_SFI_NUM_0f 15201
#define SFI_FR_RX_REMAPPED_SFI_NUM_1f 15202
#define SFI_FR_RX_REMAPPED_SFI_NUM_2f 15203
#define SFI_FR_RX_REMAPPED_SFI_NUM_3f 15204
#define SFI_FR_RX_SOTf 15205
#define SFI_FR_RX_SOT_0f 15206
#define SFI_FR_RX_SOT_1f 15207
#define SFI_FR_RX_SOT_2f 15208
#define SFI_FR_RX_SOT_3f 15209
#define SFI_FR_RX_STATIC_SFI_NUMf 15210
#define SFI_FR_RX_STATIC_SFI_NUM_0f 15211
#define SFI_FR_RX_STATIC_SFI_NUM_1f 15212
#define SFI_FR_RX_STATIC_SFI_NUM_2f 15213
#define SFI_FR_RX_STATIC_SFI_NUM_3f 15214
#define SFI_PLANE_A_CFIFO_HIGH_WATERMARKf 15215
#define SFI_PLANE_A_CFIFO_HIGH_WATERMARK_UPDf 15216
#define SFI_PLANE_B_CFIFO_HIGH_WATERMARKf 15217
#define SFI_PLANE_B_CFIFO_HIGH_WATERMARK_UPDf 15218
#define SFI_READY_ERRORf 15219
#define SFI_READY_ERROR_DISINTf 15220
#define SFI_RND_LENGTH_ERRORf 15221
#define SFI_RND_LENGTH_ERROR_DISINTf 15222
#define SFI_RND_LENGTH_ERROR_MASKf 15223
#define SFI_RND_LENGTH_HIGH_WATERMARKf 15224
#define SFI_RND_LENGTH_HIGH_WATERMARK_UPDf 15225
#define SFI_RND_SIZEf 15226
#define SFI_RX_FIFO_OVERFLOWf 15227
#define SFI_RX_FIFO_OVERFLOW_DISINTf 15228
#define SFI_SKEW_TOLf 15229
#define SFI_TIMER_BUSY_ERRORf 15230
#define SFI_TIMER_BUSY_ERROR_DISINTf 15231
#define SFI_TIMER_BUSY_ERROR_ENf 15232
#define SFI_TIMER_BUSY_ERROR_MASKf 15233
#define SFI_TX_FIFO_OVERFLOWf 15234
#define SFI_TX_FIFO_OVERFLOW_DISINTf 15235
#define SFI_UNEXPECTED_SOTf 15236
#define SFI_UNEXPECTED_SOT_DISINTf 15237
#define SFLOW_RN_PPf 15238
#define SF_BUFFER_A_TMf 15239
#define SF_BUFFER_B_TMf 15240
#define SF_BUFFER_OVERFLOW_ERR_Af 15241
#define SF_BUFFER_OVERFLOW_ERR_A_DINSTf 15242
#define SF_BUFFER_OVERFLOW_ERR_Bf 15243
#define SF_BUFFER_OVERFLOW_ERR_B_DINSTf 15244
#define SF_MODID0f 15245
#define SF_MODID0_VALIDf 15246
#define SF_MODID1f 15247
#define SF_MODID1_VALIDf 15248
#define SF_TOP_TREX2_DEBUG_ENABLEf 15249
#define SGMIIf 15250
#define SGN_DETf 15251
#define SGN_DET_SELf 15252
#define SGPPf 15253
#define SGPP_SVP_SELf 15254
#define SG_ENABLEf 15255
#define SG_RELOAD_ENABLEf 15256
#define SHAPED_BITSf 15257
#define SHAPED_CHANGE_SOON_UPDATE_FROM_QPPf 15258
#define SHAPER_ACKf 15259
#define SHAPER_BACKPRESSUREf 15260
#define SHAPER_ENf 15261
#define SHAPER_EVENT_FIFO_DEPTHf 15262
#define SHAPER_EVENT_FIFO_FULL_HALT_ENf 15263
#define SHAPER_FILL_THRESH_HIT_HALT_ENf 15264
#define SHAPER_FORCE_BACKPRESSURE_FROM_QPPf 15265
#define SHAPER_IDf 15266
#define SHAPER_MAXBURST_EXPf 15267
#define SHAPER_MAXBURST_MANTf 15268
#define SHAPER_MAX_BUCKET_OVERFLOWf 15269
#define SHAPER_MAX_BUCKET_OVERFLOW_MASKf 15270
#define SHAPER_MAX_COSf 15271
#define SHAPER_MAX_PORT_NUMf 15272
#define SHAPER_MIN_BUCKET_OVERFLOWf 15273
#define SHAPER_MIN_BUCKET_OVERFLOW_MASKf 15274
#define SHAPER_MIN_COSf 15275
#define SHAPER_MIN_PORT_NUMf 15276
#define SHAPER_RATE_EXPf 15277
#define SHAPER_RATE_MANTf 15278
#define SHAPER_REQf 15279
#define SHAPE_CHANGE_SOONf 15280
#define SHAPE_LOOP_SIZE_EXP1f 15281
#define SHAPE_LOOP_SIZE_EXP2f 15282
#define SHAPE_RATE_EXPf 15283
#define SHAPE_RATE_MANTf 15284
#define SHAPE_THRESH_EXPf 15285
#define SHAPE_THRESH_MANTf 15286
#define SHAPE_WORKINGf 15287
#define SHAPING_BUS_LENGTH_ADJf 15288
#define SHARED_CELLf 15289
#define SHARED_FRAG_ID_ENABLEf 15290
#define SHARED_LIMIT_ADDRf 15291
#define SHARED_LIMIT_DCMf 15292
#define SHARED_LIMIT_HITf 15293
#define SHARED_LIMIT_PMf 15294
#define SHARED_LIMIT_TMf 15295
#define SHARED_METER_PAIR_INDEXf 15296
#define SHARED_PKTf 15297
#define SHARED_TABLE_IPMC_SIZEf 15298
#define SHARED_TABLE_L2MC_SIZEf 15299
#define SHIFT_SEG0f 15300
#define SHIFT_SEG1f 15301
#define SHIFT_SEG10f 15302
#define SHIFT_SEG11f 15303
#define SHIFT_SEG12f 15304
#define SHIFT_SEG13f 15305
#define SHIFT_SEG14f 15306
#define SHIFT_SEG15f 15307
#define SHIFT_SEG16f 15308
#define SHIFT_SEG17f 15309
#define SHIFT_SEG18f 15310
#define SHIFT_SEG19f 15311
#define SHIFT_SEG2f 15312
#define SHIFT_SEG20f 15313
#define SHIFT_SEG21f 15314
#define SHIFT_SEG22f 15315
#define SHIFT_SEG23f 15316
#define SHIFT_SEG24f 15317
#define SHIFT_SEG25f 15318
#define SHIFT_SEG26f 15319
#define SHIFT_SEG27f 15320
#define SHIFT_SEG28f 15321
#define SHIFT_SEG29f 15322
#define SHIFT_SEG3f 15323
#define SHIFT_SEG30f 15324
#define SHIFT_SEG31f 15325
#define SHIFT_SEG4f 15326
#define SHIFT_SEG5f 15327
#define SHIFT_SEG6f 15328
#define SHIFT_SEG7f 15329
#define SHIFT_SEG8f 15330
#define SHIFT_SEG9f 15331
#define SHORTCIRCUITENf 15332
#define SHORT_QNTAf 15333
#define SHOW_CUR_COUNTf 15334
#define SH_PRUNE_ENABLEf 15335
#define SIGNf 15336
#define SIGNATUREf 15337
#define SIGN_BITf 15338
#define SIMPLEX_MCNTf 15339
#define SINGLEBITKILLf 15340
#define SINGLECELLf 15341
#define SINGLESTEPENf 15342
#define SINGLESTEP_ENABLEDf 15343
#define SINGLE_BIT_ERRf 15344
#define SINGLE_BIT_ERR0f 15345
#define SINGLE_BIT_ERR1f 15346
#define SINGLE_BIT_ERR2f 15347
#define SINGLE_BIT_ERR3f 15348
#define SINGLE_PORT_TX_CREDITSf 15349
#define SIPf 15350
#define SIP_MASKf 15351
#define SIRIUS__CHIP_RST_Nf 15352
#define SIRIUS__XP4_RST_Lf 15353
#define SIRIUS__XP5_5ST_Lf 15354
#define SIRIUS__XP6_RST_Lf 15355
#define SIRIUS__XP7_RST_Lf 15356
#define SITB_SEL0f 15357
#define SITB_SEL1f 15358
#define SIT_ICFI_ACTIONf 15359
#define SIT_IPRI_ACTIONf 15360
#define SIT_ITAG_ACTIONf 15361
#define SIT_OCFI_ACTIONf 15362
#define SIT_OPRI_ACTIONf 15363
#define SIT_OTAG_ACTIONf 15364
#define SIT_PITAG_ACTIONf 15365
#define SIZEf 15366
#define SIZE_Af 15367
#define SIZE_Bf 15368
#define SIZE_SELECTf 15369
#define SI_SC_RX_PORT0_CAPTf 15370
#define SI_SC_RX_PORT0_MASKf 15371
#define SI_SC_RX_PORT0_STATUSf 15372
#define SI_SC_RX_PORT0_STATUS_DISINTf 15373
#define SI_SC_RX_PORT0_VALUEf 15374
#define SI_SC_RX_PORT1_CAPTf 15375
#define SI_SC_RX_PORT1_MASKf 15376
#define SI_SC_RX_PORT1_STATUSf 15377
#define SI_SC_RX_PORT1_STATUS_DISINTf 15378
#define SI_SC_RX_PORT1_VALUEf 15379
#define SKEW_VIOLATION_CH_EN_CNT_Af 15380
#define SKEW_VIOLATION_CH_EN_CNT_Bf 15381
#define SKEW_VIOLATION_ERR_Af 15382
#define SKEW_VIOLATION_ERR_A_DINSTf 15383
#define SKEW_VIOLATION_ERR_Bf 15384
#define SKEW_VIOLATION_ERR_B_DINSTf 15385
#define SKEW_VIOLATION_MEM_Af 15386
#define SKEW_VIOLATION_MEM_Bf 15387
#define SKEW_VIOLATION_PKLT_NUM_Af 15388
#define SKEW_VIOLATION_PKLT_NUM_Bf 15389
#define SKIDMARKERf 15390
#define SKIP_CRC0f 15391
#define SKIP_CRC1f 15392
#define SKIP_CRC2f 15393
#define SKIP_DOS_ATTACK_DROPf 15394
#define SKIP_F_STAT_REGf 15395
#define SKIP_GRE_VER_CHKf 15396
#define SKIP_IG_TBL_INITf 15397
#define SKIP_IPV4_PROT_DROPf 15398
#define SKIP_L_STAT_REGf 15399
#define SKIP_MIP_NH_CHKf 15400
#define SKIP_MIP_TYPE_CHKf 15401
#define SKIP_NUM_BYTES0f 15402
#define SKIP_NUM_BYTES1f 15403
#define SKIP_NUM_BYTES2f 15404
#define SKIP_PIM_NULL_CHKf 15405
#define SKIP_PIM_TYPE_CHKf 15406
#define SKIP_PIM_VER_CHKf 15407
#define SKIP_SOME_STAT_REGSf 15408
#define SKIP_TNL_FRAGf 15409
#define SKIP_TNL_TTLf 15410
#define SKIP_UDP_LEN_CHKf 15411
#define SLAM_DMA_COMPLETEf 15412
#define SLAM_ENf 15413
#define SLAM_MEMf 15414
#define SLDMA_MEM_TMf 15415
#define SLICE0_AUX_TAG_1_SELf 15416
#define SLICE0_AUX_TAG_2_SELf 15417
#define SLICE0_DOUBLE_WIDE_KEY_SELECTf 15418
#define SLICE0_DOUBLE_WIDE_MODEf 15419
#define SLICE0_D_TYPE_SELf 15420
#define SLICE0_F0f 15421
#define SLICE0_F1f 15422
#define SLICE0_F2f 15423
#define SLICE0_F3f 15424
#define SLICE0_F4f 15425
#define SLICE0_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 15426
#define SLICE0_RANGE_CHECK_SELf 15427
#define SLICE0_S_TYPE_SELf 15428
#define SLICE10_DOUBLE_WIDE_KEY_SELECTf 15429
#define SLICE10_DOUBLE_WIDE_MODEf 15430
#define SLICE10_D_TYPE_SELf 15431
#define SLICE10_F0f 15432
#define SLICE10_F1f 15433
#define SLICE10_F2f 15434
#define SLICE10_F3f 15435
#define SLICE10_F4f 15436
#define SLICE10_RANGE_CHECK_SELf 15437
#define SLICE10_S_TYPE_SELf 15438
#define SLICE11_10_PAIRINGf 15439
#define SLICE11_DOUBLE_WIDE_KEY_SELECTf 15440
#define SLICE11_DOUBLE_WIDE_MODEf 15441
#define SLICE11_D_TYPE_SELf 15442
#define SLICE11_F0f 15443
#define SLICE11_F1f 15444
#define SLICE11_F2f 15445
#define SLICE11_F3f 15446
#define SLICE11_F4f 15447
#define SLICE11_RANGE_CHECK_SELf 15448
#define SLICE11_S_TYPE_SELf 15449
#define SLICE12_DOUBLE_WIDE_KEY_SELECTf 15450
#define SLICE12_DOUBLE_WIDE_MODEf 15451
#define SLICE12_D_TYPE_SELf 15452
#define SLICE12_F0f 15453
#define SLICE12_F1f 15454
#define SLICE12_F2f 15455
#define SLICE12_F3f 15456
#define SLICE12_F4f 15457
#define SLICE12_RANGE_CHECK_SELf 15458
#define SLICE12_S_TYPE_SELf 15459
#define SLICE13_12_PAIRINGf 15460
#define SLICE13_DOUBLE_WIDE_KEY_SELECTf 15461
#define SLICE13_DOUBLE_WIDE_MODEf 15462
#define SLICE13_D_TYPE_SELf 15463
#define SLICE13_F0f 15464
#define SLICE13_F1f 15465
#define SLICE13_F2f 15466
#define SLICE13_F3f 15467
#define SLICE13_F4f 15468
#define SLICE13_RANGE_CHECK_SELf 15469
#define SLICE13_S_TYPE_SELf 15470
#define SLICE14_DOUBLE_WIDE_KEY_SELECTf 15471
#define SLICE14_DOUBLE_WIDE_MODEf 15472
#define SLICE14_D_TYPE_SELf 15473
#define SLICE14_F0f 15474
#define SLICE14_F1f 15475
#define SLICE14_F2f 15476
#define SLICE14_F3f 15477
#define SLICE14_F4f 15478
#define SLICE14_RANGE_CHECK_SELf 15479
#define SLICE14_S_TYPE_SELf 15480
#define SLICE15_14_PAIRINGf 15481
#define SLICE15_DOUBLE_WIDE_KEY_SELECTf 15482
#define SLICE15_DOUBLE_WIDE_MODEf 15483
#define SLICE15_D_TYPE_SELf 15484
#define SLICE15_F0f 15485
#define SLICE15_F1f 15486
#define SLICE15_F2f 15487
#define SLICE15_F3f 15488
#define SLICE15_F4f 15489
#define SLICE15_RANGE_CHECK_SELf 15490
#define SLICE15_S_TYPE_SELf 15491
#define SLICE16_F2f 15492
#define SLICE16_F3f 15493
#define SLICE1_0_PAIRINGf 15494
#define SLICE1_AUX_TAG_1_SELf 15495
#define SLICE1_AUX_TAG_2_SELf 15496
#define SLICE1_DOUBLE_WIDE_KEY_SELECTf 15497
#define SLICE1_DOUBLE_WIDE_MODEf 15498
#define SLICE1_D_TYPE_SELf 15499
#define SLICE1_F0f 15500
#define SLICE1_F1f 15501
#define SLICE1_F2f 15502
#define SLICE1_F3f 15503
#define SLICE1_F4f 15504
#define SLICE1_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 15505
#define SLICE1_RANGE_CHECK_SELf 15506
#define SLICE1_S_TYPE_SELf 15507
#define SLICE2_AUX_TAG_1_SELf 15508
#define SLICE2_AUX_TAG_2_SELf 15509
#define SLICE2_DOUBLE_WIDE_KEY_SELECTf 15510
#define SLICE2_DOUBLE_WIDE_MODEf 15511
#define SLICE2_D_TYPE_SELf 15512
#define SLICE2_F0f 15513
#define SLICE2_F1f 15514
#define SLICE2_F2f 15515
#define SLICE2_F3f 15516
#define SLICE2_F4f 15517
#define SLICE2_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 15518
#define SLICE2_RANGE_CHECK_SELf 15519
#define SLICE2_S_TYPE_SELf 15520
#define SLICE3_2_PAIRINGf 15521
#define SLICE3_AUX_TAG_1_SELf 15522
#define SLICE3_AUX_TAG_2_SELf 15523
#define SLICE3_DOUBLE_WIDE_KEY_SELECTf 15524
#define SLICE3_DOUBLE_WIDE_MODEf 15525
#define SLICE3_D_TYPE_SELf 15526
#define SLICE3_F0f 15527
#define SLICE3_F1f 15528
#define SLICE3_F2f 15529
#define SLICE3_F3f 15530
#define SLICE3_F4f 15531
#define SLICE3_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 15532
#define SLICE3_RANGE_CHECK_SELf 15533
#define SLICE3_S_TYPE_SELf 15534
#define SLICE4_AUX_TAG_1_SELf 15535
#define SLICE4_AUX_TAG_2_SELf 15536
#define SLICE4_DOUBLE_WIDE_KEY_SELECTf 15537
#define SLICE4_DOUBLE_WIDE_MODEf 15538
#define SLICE4_D_TYPE_SELf 15539
#define SLICE4_F0f 15540
#define SLICE4_F1f 15541
#define SLICE4_F2f 15542
#define SLICE4_F3f 15543
#define SLICE4_F4f 15544
#define SLICE4_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 15545
#define SLICE4_RANGE_CHECK_SELf 15546
#define SLICE4_S_TYPE_SELf 15547
#define SLICE5_4_PAIRINGf 15548
#define SLICE5_AUX_TAG_1_SELf 15549
#define SLICE5_AUX_TAG_2_SELf 15550
#define SLICE5_DOUBLE_WIDE_KEY_SELECTf 15551
#define SLICE5_DOUBLE_WIDE_MODEf 15552
#define SLICE5_D_TYPE_SELf 15553
#define SLICE5_F0f 15554
#define SLICE5_F1f 15555
#define SLICE5_F2f 15556
#define SLICE5_F3f 15557
#define SLICE5_F4f 15558
#define SLICE5_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 15559
#define SLICE5_RANGE_CHECK_SELf 15560
#define SLICE5_S_TYPE_SELf 15561
#define SLICE6_AUX_TAG_1_SELf 15562
#define SLICE6_AUX_TAG_2_SELf 15563
#define SLICE6_DOUBLE_WIDE_KEY_SELECTf 15564
#define SLICE6_DOUBLE_WIDE_MODEf 15565
#define SLICE6_D_TYPE_SELf 15566
#define SLICE6_F0f 15567
#define SLICE6_F1f 15568
#define SLICE6_F2f 15569
#define SLICE6_F3f 15570
#define SLICE6_F4f 15571
#define SLICE6_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 15572
#define SLICE6_RANGE_CHECK_SELf 15573
#define SLICE6_S_TYPE_SELf 15574
#define SLICE7_6_PAIRINGf 15575
#define SLICE7_AUX_TAG_1_SELf 15576
#define SLICE7_AUX_TAG_2_SELf 15577
#define SLICE7_DOUBLE_WIDE_KEY_SELECTf 15578
#define SLICE7_DOUBLE_WIDE_MODEf 15579
#define SLICE7_D_TYPE_SELf 15580
#define SLICE7_F0f 15581
#define SLICE7_F1f 15582
#define SLICE7_F2f 15583
#define SLICE7_F3f 15584
#define SLICE7_F4f 15585
#define SLICE7_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 15586
#define SLICE7_RANGE_CHECK_SELf 15587
#define SLICE7_S_TYPE_SELf 15588
#define SLICE8_AUX_TAG_1_SELf 15589
#define SLICE8_AUX_TAG_2_SELf 15590
#define SLICE8_DOUBLE_WIDE_KEY_SELECTf 15591
#define SLICE8_DOUBLE_WIDE_MODEf 15592
#define SLICE8_D_TYPE_SELf 15593
#define SLICE8_F0f 15594
#define SLICE8_F1f 15595
#define SLICE8_F2f 15596
#define SLICE8_F3f 15597
#define SLICE8_F4f 15598
#define SLICE8_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 15599
#define SLICE8_RANGE_CHECK_SELf 15600
#define SLICE8_S_TYPE_SELf 15601
#define SLICE9_8_PAIRINGf 15602
#define SLICE9_AUX_TAG_1_SELf 15603
#define SLICE9_AUX_TAG_2_SELf 15604
#define SLICE9_DOUBLE_WIDE_KEY_SELECTf 15605
#define SLICE9_DOUBLE_WIDE_MODEf 15606
#define SLICE9_D_TYPE_SELf 15607
#define SLICE9_F0f 15608
#define SLICE9_F1f 15609
#define SLICE9_F2f 15610
#define SLICE9_F3f 15611
#define SLICE9_F4f 15612
#define SLICE9_RANGE_CHECKER_OR_UDF_CHUNK_VALID_SELf 15613
#define SLICE9_RANGE_CHECK_SELf 15614
#define SLICE9_S_TYPE_SELf 15615
#define SLICE_0f 15616
#define SLICE_0_DOS_ATTACK_ENABLEf 15617
#define SLICE_0_DOUBLE_WIDE_KEY_SELECTf 15618
#define SLICE_0_DOUBLE_WIDE_MODEf 15619
#define SLICE_0_DST_CLASS_ID_SELf 15620
#define SLICE_0_ENABLEf 15621
#define SLICE_0_F2f 15622
#define SLICE_0_F3f 15623
#define SLICE_0_F4f 15624
#define SLICE_0_INTERFACE_CLASS_ID_SELf 15625
#define SLICE_0_IPV6_KEY_MODEf 15626
#define SLICE_0_IP_FIELD_SELECTf 15627
#define SLICE_0_LOWER_TMf 15628
#define SLICE_0_LOWER_TM_9_8f 15629
#define SLICE_0_MODEf 15630
#define SLICE_0_PMf 15631
#define SLICE_0_SRC_CLASS_ID_SELf 15632
#define SLICE_0_TCP_FN_SELf 15633
#define SLICE_0_TMf 15634
#define SLICE_0_TM_9_8f 15635
#define SLICE_0_TOS_FN_SELf 15636
#define SLICE_0_TTL_FN_SELf 15637
#define SLICE_0_UPPER_TMf 15638
#define SLICE_0_UPPER_TM_9_8f 15639
#define SLICE_0_WWf 15640
#define SLICE_1f 15641
#define SLICE_10_DST_CLASS_ID_SELf 15642
#define SLICE_10_ENABLEf 15643
#define SLICE_10_F4f 15644
#define SLICE_10_INTERFACE_CLASS_ID_SELf 15645
#define SLICE_10_LOWER_TM_9_8f 15646
#define SLICE_10_MODEf 15647
#define SLICE_10_SRC_CLASS_ID_SELf 15648
#define SLICE_10_TCP_FN_SELf 15649
#define SLICE_10_TMf 15650
#define SLICE_10_TOS_FN_SELf 15651
#define SLICE_10_TTL_FN_SELf 15652
#define SLICE_10_UPPER_TM_9_8f 15653
#define SLICE_11_DST_CLASS_ID_SELf 15654
#define SLICE_11_ENABLEf 15655
#define SLICE_11_F4f 15656
#define SLICE_11_INTERFACE_CLASS_ID_SELf 15657
#define SLICE_11_LOWER_TM_9_8f 15658
#define SLICE_11_MODEf 15659
#define SLICE_11_SRC_CLASS_ID_SELf 15660
#define SLICE_11_TCP_FN_SELf 15661
#define SLICE_11_TMf 15662
#define SLICE_11_TOS_FN_SELf 15663
#define SLICE_11_TTL_FN_SELf 15664
#define SLICE_11_UPPER_TM_9_8f 15665
#define SLICE_12_DST_CLASS_ID_SELf 15666
#define SLICE_12_ENABLEf 15667
#define SLICE_12_F4f 15668
#define SLICE_12_INTERFACE_CLASS_ID_SELf 15669
#define SLICE_12_LOWER_TM_9_8f 15670
#define SLICE_12_MODEf 15671
#define SLICE_12_SRC_CLASS_ID_SELf 15672
#define SLICE_12_TCP_FN_SELf 15673
#define SLICE_12_TMf 15674
#define SLICE_12_TOS_FN_SELf 15675
#define SLICE_12_TTL_FN_SELf 15676
#define SLICE_12_UPPER_TM_9_8f 15677
#define SLICE_13_DST_CLASS_ID_SELf 15678
#define SLICE_13_ENABLEf 15679
#define SLICE_13_F4f 15680
#define SLICE_13_INTERFACE_CLASS_ID_SELf 15681
#define SLICE_13_LOWER_TM_9_8f 15682
#define SLICE_13_MODEf 15683
#define SLICE_13_SRC_CLASS_ID_SELf 15684
#define SLICE_13_TCP_FN_SELf 15685
#define SLICE_13_TMf 15686
#define SLICE_13_TOS_FN_SELf 15687
#define SLICE_13_TTL_FN_SELf 15688
#define SLICE_13_UPPER_TM_9_8f 15689
#define SLICE_14_DST_CLASS_ID_SELf 15690
#define SLICE_14_ENABLEf 15691
#define SLICE_14_F4f 15692
#define SLICE_14_INTERFACE_CLASS_ID_SELf 15693
#define SLICE_14_LOWER_TM_9_8f 15694
#define SLICE_14_MODEf 15695
#define SLICE_14_SRC_CLASS_ID_SELf 15696
#define SLICE_14_TCP_FN_SELf 15697
#define SLICE_14_TMf 15698
#define SLICE_14_TOS_FN_SELf 15699
#define SLICE_14_TTL_FN_SELf 15700
#define SLICE_14_UPPER_TM_9_8f 15701
#define SLICE_15_DST_CLASS_ID_SELf 15702
#define SLICE_15_ENABLEf 15703
#define SLICE_15_F4f 15704
#define SLICE_15_INTERFACE_CLASS_ID_SELf 15705
#define SLICE_15_LOWER_TM_9_8f 15706
#define SLICE_15_MODEf 15707
#define SLICE_15_SRC_CLASS_ID_SELf 15708
#define SLICE_15_TCP_FN_SELf 15709
#define SLICE_15_TMf 15710
#define SLICE_15_TOS_FN_SELf 15711
#define SLICE_15_TTL_FN_SELf 15712
#define SLICE_15_UPPER_TM_9_8f 15713
#define SLICE_16_ENABLEf 15714
#define SLICE_1_DOS_ATTACK_ENABLEf 15715
#define SLICE_1_DOUBLE_WIDE_KEY_SELECTf 15716
#define SLICE_1_DOUBLE_WIDE_MODEf 15717
#define SLICE_1_DST_CLASS_ID_SELf 15718
#define SLICE_1_ENABLEf 15719
#define SLICE_1_F2f 15720
#define SLICE_1_F3f 15721
#define SLICE_1_F4f 15722
#define SLICE_1_INTERFACE_CLASS_ID_SELf 15723
#define SLICE_1_IPV6_KEY_MODEf 15724
#define SLICE_1_IP_FIELD_SELECTf 15725
#define SLICE_1_LOWER_TMf 15726
#define SLICE_1_LOWER_TM_9_8f 15727
#define SLICE_1_MODEf 15728
#define SLICE_1_PMf 15729
#define SLICE_1_SRC_CLASS_ID_SELf 15730
#define SLICE_1_TCP_FN_SELf 15731
#define SLICE_1_TMf 15732
#define SLICE_1_TM_9_8f 15733
#define SLICE_1_TOS_FN_SELf 15734
#define SLICE_1_TTL_FN_SELf 15735
#define SLICE_1_UPPER_TMf 15736
#define SLICE_1_UPPER_TM_9_8f 15737
#define SLICE_1_WWf 15738
#define SLICE_2f 15739
#define SLICE_2_DOS_ATTACK_ENABLEf 15740
#define SLICE_2_DOUBLE_WIDE_KEY_SELECTf 15741
#define SLICE_2_DOUBLE_WIDE_MODEf 15742
#define SLICE_2_DST_CLASS_ID_SELf 15743
#define SLICE_2_ENABLEf 15744
#define SLICE_2_F2f 15745
#define SLICE_2_F3f 15746
#define SLICE_2_F4f 15747
#define SLICE_2_INTERFACE_CLASS_ID_SELf 15748
#define SLICE_2_IPV6_KEY_MODEf 15749
#define SLICE_2_IP_FIELD_SELECTf 15750
#define SLICE_2_LOWER_TMf 15751
#define SLICE_2_LOWER_TM_9_8f 15752
#define SLICE_2_MODEf 15753
#define SLICE_2_PMf 15754
#define SLICE_2_SRC_CLASS_ID_SELf 15755
#define SLICE_2_TCP_FN_SELf 15756
#define SLICE_2_TMf 15757
#define SLICE_2_TM_9_8f 15758
#define SLICE_2_TOS_FN_SELf 15759
#define SLICE_2_TTL_FN_SELf 15760
#define SLICE_2_UPPER_TMf 15761
#define SLICE_2_UPPER_TM_9_8f 15762
#define SLICE_2_WWf 15763
#define SLICE_3f 15764
#define SLICE_3_DOS_ATTACK_ENABLEf 15765
#define SLICE_3_DOUBLE_WIDE_KEY_SELECTf 15766
#define SLICE_3_DOUBLE_WIDE_MODEf 15767
#define SLICE_3_DST_CLASS_ID_SELf 15768
#define SLICE_3_ENABLEf 15769
#define SLICE_3_F2f 15770
#define SLICE_3_F3f 15771
#define SLICE_3_F4f 15772
#define SLICE_3_INTERFACE_CLASS_ID_SELf 15773
#define SLICE_3_IPV6_KEY_MODEf 15774
#define SLICE_3_IP_FIELD_SELECTf 15775
#define SLICE_3_LOWER_TMf 15776
#define SLICE_3_LOWER_TM_9_8f 15777
#define SLICE_3_MODEf 15778
#define SLICE_3_PMf 15779
#define SLICE_3_SRC_CLASS_ID_SELf 15780
#define SLICE_3_TCP_FN_SELf 15781
#define SLICE_3_TMf 15782
#define SLICE_3_TM_9_8f 15783
#define SLICE_3_TOS_FN_SELf 15784
#define SLICE_3_TTL_FN_SELf 15785
#define SLICE_3_UPPER_TMf 15786
#define SLICE_3_UPPER_TM_9_8f 15787
#define SLICE_3_WWf 15788
#define SLICE_4f 15789
#define SLICE_4_DST_CLASS_ID_SELf 15790
#define SLICE_4_ENABLEf 15791
#define SLICE_4_F4f 15792
#define SLICE_4_INTERFACE_CLASS_ID_SELf 15793
#define SLICE_4_LOWER_TM_9_8f 15794
#define SLICE_4_MODEf 15795
#define SLICE_4_PMf 15796
#define SLICE_4_SRC_CLASS_ID_SELf 15797
#define SLICE_4_TCP_FN_SELf 15798
#define SLICE_4_TMf 15799
#define SLICE_4_TM_9_8f 15800
#define SLICE_4_TOS_FN_SELf 15801
#define SLICE_4_TTL_FN_SELf 15802
#define SLICE_4_UPPER_TM_9_8f 15803
#define SLICE_5f 15804
#define SLICE_5_DST_CLASS_ID_SELf 15805
#define SLICE_5_ENABLEf 15806
#define SLICE_5_F4f 15807
#define SLICE_5_INTERFACE_CLASS_ID_SELf 15808
#define SLICE_5_LOWER_TM_9_8f 15809
#define SLICE_5_MODEf 15810
#define SLICE_5_PMf 15811
#define SLICE_5_SRC_CLASS_ID_SELf 15812
#define SLICE_5_TCP_FN_SELf 15813
#define SLICE_5_TMf 15814
#define SLICE_5_TM_9_8f 15815
#define SLICE_5_TOS_FN_SELf 15816
#define SLICE_5_TTL_FN_SELf 15817
#define SLICE_5_UPPER_TM_9_8f 15818
#define SLICE_6f 15819
#define SLICE_6_DST_CLASS_ID_SELf 15820
#define SLICE_6_ENABLEf 15821
#define SLICE_6_F4f 15822
#define SLICE_6_INTERFACE_CLASS_ID_SELf 15823
#define SLICE_6_LOWER_TM_9_8f 15824
#define SLICE_6_MODEf 15825
#define SLICE_6_PMf 15826
#define SLICE_6_SRC_CLASS_ID_SELf 15827
#define SLICE_6_TCP_FN_SELf 15828
#define SLICE_6_TMf 15829
#define SLICE_6_TM_9_8f 15830
#define SLICE_6_TOS_FN_SELf 15831
#define SLICE_6_TTL_FN_SELf 15832
#define SLICE_6_UPPER_TM_9_8f 15833
#define SLICE_7f 15834
#define SLICE_7_DST_CLASS_ID_SELf 15835
#define SLICE_7_ENABLEf 15836
#define SLICE_7_F4f 15837
#define SLICE_7_INTERFACE_CLASS_ID_SELf 15838
#define SLICE_7_LOWER_TM_9_8f 15839
#define SLICE_7_MODEf 15840
#define SLICE_7_PMf 15841
#define SLICE_7_SRC_CLASS_ID_SELf 15842
#define SLICE_7_TCP_FN_SELf 15843
#define SLICE_7_TMf 15844
#define SLICE_7_TM_9_8f 15845
#define SLICE_7_TOS_FN_SELf 15846
#define SLICE_7_TTL_FN_SELf 15847
#define SLICE_7_UPPER_TM_9_8f 15848
#define SLICE_8f 15849
#define SLICE_8_DST_CLASS_ID_SELf 15850
#define SLICE_8_ENABLEf 15851
#define SLICE_8_F4f 15852
#define SLICE_8_INTERFACE_CLASS_ID_SELf 15853
#define SLICE_8_LOWER_TM_9_8f 15854
#define SLICE_8_MODEf 15855
#define SLICE_8_PMf 15856
#define SLICE_8_SRC_CLASS_ID_SELf 15857
#define SLICE_8_TCP_FN_SELf 15858
#define SLICE_8_TMf 15859
#define SLICE_8_TOS_FN_SELf 15860
#define SLICE_8_TTL_FN_SELf 15861
#define SLICE_8_UPPER_TM_9_8f 15862
#define SLICE_9f 15863
#define SLICE_9_DST_CLASS_ID_SELf 15864
#define SLICE_9_ENABLEf 15865
#define SLICE_9_F4f 15866
#define SLICE_9_INTERFACE_CLASS_ID_SELf 15867
#define SLICE_9_LOWER_TM_9_8f 15868
#define SLICE_9_MODEf 15869
#define SLICE_9_PMf 15870
#define SLICE_9_SRC_CLASS_ID_SELf 15871
#define SLICE_9_TCP_FN_SELf 15872
#define SLICE_9_TMf 15873
#define SLICE_9_TOS_FN_SELf 15874
#define SLICE_9_TTL_FN_SELf 15875
#define SLICE_9_UPPER_TM_9_8f 15876
#define SLICE_ENABLE_SLICE_0f 15877
#define SLICE_ENABLE_SLICE_1f 15878
#define SLICE_ENABLE_SLICE_2f 15879
#define SLICE_ENABLE_SLICE_3f 15880
#define SLICE_IDXf 15881
#define SLICE_SELECT_BITMAPf 15882
#define SLOPEf 15883
#define SLOT_BITMAPf 15884
#define SLOWDOWN_XORf 15885
#define SLQ_BYTE_CNTf 15886
#define SLQ_CORRECTED_ERRORf 15887
#define SLQ_CORRECTED_ERROR_DISINTf 15888
#define SLQ_ENABLE_ECCf 15889
#define SLQ_FORCE_UNCORRECTABLE_ERRORf 15890
#define SLQ_MEM_TMf 15891
#define SLQ_PKT_CNTf 15892
#define SLQ_PTRf 15893
#define SLQ_UNCORRECTED_ERRORf 15894
#define SLQ_UNCORRECTED_ERROR_DISINTf 15895
#define SLV0_CH0_MDELf 15896
#define SLV0_FB_OFFSETf 15897
#define SLV1_CH0_MDELf 15898
#define SLV1_FB_OFFSETf 15899
#define SLV2_CH0_MDELf 15900
#define SLV2_FB_OFFSETf 15901
#define SLV3_CH0_MDELf 15902
#define SLV3_FB_OFFSETf 15903
#define SLV4_FB_OFFSETf 15904
#define SLV5_FB_OFFSETf 15905
#define SLV_CH0_MDIVf 15906
#define SLV_I_NDIV_INTf 15907
#define SLV_I_PDIVf 15908
#define SLV_KAf 15909
#define SLV_KIf 15910
#define SLV_KPf 15911
#define SL_BIT_OFFSET0f 15912
#define SL_BIT_OFFSET1f 15913
#define SL_BYTE_OFFSET0f 15914
#define SL_BYTE_OFFSET1f 15915
#define SL_LENGTH0f 15916
#define SL_LENGTH1f 15917
#define SM0_STATEf 15918
#define SM1_STATEf 15919
#define SM2_STATEf 15920
#define SM3_STATEf 15921
#define SMALL_CNTRSf 15922
#define SMALL_ING_BUF_CELL_OBSf 15923
#define SMALL_ING_BUF_OVERFLOWf 15924
#define SMPf 15925
#define SNAPf 15926
#define SNAP_OTHER_DECODE_ENABLEf 15927
#define SNGL_ENABLEf 15928
#define SNGL_PKT_MODE_ENf 15929
#define SNGL_PKT_OUTf 15930
#define SOBMHf 15931
#define SOEf 15932
#define SOE_MASKf 15933
#define SOE_VALUEf 15934
#define SOFTRESETERRORf 15935
#define SOFTRESETINTMASKf 15936
#define SOFTRESETPBMf 15937
#define SOFTRESETPORTBITMAPf 15938
#define SOFTRESETSHUTDOWNENf 15939
#define SOFT_RESETf 15940
#define SOFT_RESET_REG_2f 15941
#define SOFT_RESET_VALUEf 15942
#define SOFT_RESET_XP4f 15943
#define SOFT_RESET_XP5f 15944
#define SOFT_RESET_XP6f 15945
#define SOFT_RESET_XP7f 15946
#define SOFT_RSTf 15947
#define SOFT_RST_WRPTRf 15948
#define SOFT_SA0_INTf 15949
#define SOFT_SA0_INT_MASKf 15950
#define SOFT_SA10_INTf 15951
#define SOFT_SA10_INT_MASKf 15952
#define SOFT_SA11_INTf 15953
#define SOFT_SA11_INT_MASKf 15954
#define SOFT_SA12_INTf 15955
#define SOFT_SA12_INT_MASKf 15956
#define SOFT_SA13_INTf 15957
#define SOFT_SA13_INT_MASKf 15958
#define SOFT_SA14_INTf 15959
#define SOFT_SA14_INT_MASKf 15960
#define SOFT_SA15_INTf 15961
#define SOFT_SA15_INT_MASKf 15962
#define SOFT_SA16_INTf 15963
#define SOFT_SA16_INT_MASKf 15964
#define SOFT_SA17_INTf 15965
#define SOFT_SA17_INT_MASKf 15966
#define SOFT_SA18_INTf 15967
#define SOFT_SA18_INT_MASKf 15968
#define SOFT_SA19_INTf 15969
#define SOFT_SA19_INT_MASKf 15970
#define SOFT_SA1_INTf 15971
#define SOFT_SA1_INT_MASKf 15972
#define SOFT_SA20_INTf 15973
#define SOFT_SA20_INT_MASKf 15974
#define SOFT_SA21_INTf 15975
#define SOFT_SA21_INT_MASKf 15976
#define SOFT_SA22_INTf 15977
#define SOFT_SA22_INT_MASKf 15978
#define SOFT_SA23_INTf 15979
#define SOFT_SA23_INT_MASKf 15980
#define SOFT_SA24_INTf 15981
#define SOFT_SA24_INT_MASKf 15982
#define SOFT_SA25_INTf 15983
#define SOFT_SA25_INT_MASKf 15984
#define SOFT_SA26_INTf 15985
#define SOFT_SA26_INT_MASKf 15986
#define SOFT_SA27_INTf 15987
#define SOFT_SA27_INT_MASKf 15988
#define SOFT_SA28_INTf 15989
#define SOFT_SA28_INT_MASKf 15990
#define SOFT_SA29_INTf 15991
#define SOFT_SA29_INT_MASKf 15992
#define SOFT_SA2_INTf 15993
#define SOFT_SA2_INT_MASKf 15994
#define SOFT_SA30_INTf 15995
#define SOFT_SA30_INT_MASKf 15996
#define SOFT_SA31_INTf 15997
#define SOFT_SA31_INT_MASKf 15998
#define SOFT_SA3_INTf 15999
#define SOFT_SA3_INT_MASKf 16000
#define SOFT_SA4_INTf 16001
#define SOFT_SA4_INT_MASKf 16002
#define SOFT_SA5_INTf 16003
#define SOFT_SA5_INT_MASKf 16004
#define SOFT_SA6_INTf 16005
#define SOFT_SA6_INT_MASKf 16006
#define SOFT_SA7_INTf 16007
#define SOFT_SA7_INT_MASKf 16008
#define SOFT_SA8_INTf 16009
#define SOFT_SA8_INT_MASKf 16010
#define SOFT_SA9_INTf 16011
#define SOFT_SA9_INT_MASKf 16012
#define SOME_RDI_DEFECT_COUNTERf 16013
#define SOME_RDI_DEFECT_INTRf 16014
#define SOME_RDI_DEFECT_INT_ENABLEf 16015
#define SOME_RMEP_CCM_DEFECT_COUNTERf 16016
#define SOME_RMEP_CCM_DEFECT_INTRf 16017
#define SOME_RMEP_CCM_DEFECT_INT_ENABLEf 16018
#define SOPf 16019
#define SOP_CELL_PTRf 16020
#define SOP_DROP_ONLY_POLICY_ENf 16021
#define SOP_EOPf 16022
#define SOP_EOP_THRESHOLDf 16023
#define SOP_ERRf 16024
#define SOP_MISSING_ERR_CNT_Af 16025
#define SOP_MISSING_ERR_CNT_A_DISINTf 16026
#define SOP_MISSING_ERR_CNT_Bf 16027
#define SOP_MISSING_ERR_CNT_B_DISINTf 16028
#define SOP_MOP_EOP_MASKf 16029
#define SOP_PKT_METAf 16030
#define SOP_POLICYf 16031
#define SOP_THRESHOLDf 16032
#define SOSf 16033
#define SOTf 16034
#define SOT_0f 16035
#define SOT_1f 16036
#define SOT_2f 16037
#define SOT_3f 16038
#define SOT_4f 16039
#define SOT_ADDR_Af 16040
#define SOT_ADDR_Bf 16041
#define SOT_CNTf 16042
#define SOT_ICFI_ACTIONf 16043
#define SOT_IPRI_ACTIONf 16044
#define SOT_ITAG_ACTIONf 16045
#define SOT_MASKf 16046
#define SOT_OCFI_ACTIONf 16047
#define SOT_OPRI_ACTIONf 16048
#define SOT_OR_K_IDLE_LOW_BYTEf 16049
#define SOT_OTAG_ACTIONf 16050
#define SOT_POTAG_ACTIONf 16051
#define SOT_TO_GRANT1f 16052
#define SOT_TO_GRANT2f 16053
#define SOT_VALUEf 16054
#define SOT_WATCHDOG_THRESHf 16055
#define SOURCEf 16056
#define SOURCE_DESTINATION_SELECTf 16057
#define SOURCE_IDf 16058
#define SOURCE_IP_ADDRf 16059
#define SOURCE_IP_ADDR_LWR_64f 16060
#define SOURCE_IP_ADDR_UPR_64f 16061
#define SOURCE_NODEf 16062
#define SOURCE_NODE_TYPEf 16063
#define SOURCE_PORT_LOWERf 16064
#define SOURCE_PORT_NUMBERf 16065
#define SOURCE_PORT_NUMBER_MASKf 16066
#define SOURCE_PORT_UPPERf 16067
#define SOURCE_TRUNK_MAP_INTRf 16068
#define SOURCE_TRUNK_MAP_MODVIEW_PAR_ERRf 16069
#define SOURCE_TRUNK_MAP_PARITY_ERRf 16070
#define SOURCE_VPf 16071
#define SOURCE_VP_PMf 16072
#define SOURCE_VP_TMf 16073
#define SP0f 16074
#define SP1f 16075
#define SP2f 16076
#define SP3f 16077
#define SP4f 16078
#define SP5f 16079
#define SP6f 16080
#define SP7f 16081
#define SPACE_ALL_SBUS_OPSf 16082
#define SPAREf 16083
#define SPARE_16_13f 16084
#define SPARE_18f 16085
#define SPARE_MASKf 16086
#define SPEEDf 16087
#define SPEEDUP_MODEf 16088
#define SPEED_10f 16089
#define SPEED_100f 16090
#define SPEED_1000f 16091
#define SPEED_10000f 16092
#define SPEED_10000_CX4f 16093
#define SPEED_12000f 16094
#define SPEED_12500f 16095
#define SPEED_13000f 16096
#define SPEED_15000f 16097
#define SPEED_16000f 16098
#define SPEED_2500f 16099
#define SPEED_5000f 16100
#define SPEED_6000f 16101
#define SPEED_SELECTf 16102
#define SPIDf 16103
#define SPID_BMPf 16104
#define SPID_OVERRIDEf 16105
#define SPLIT_DROP_RESOLVEf 16106
#define SPORT_EN_BITf 16107
#define SPP_FIFO_OVERFLOWf 16108
#define SPP_FIFO_OVERFLOW_DISINTf 16109
#define SPQCTf 16110
#define SPTf 16111
#define SPT_SHAPER_CORRECTED_ERRORf 16112
#define SPT_SHAPER_CORRECTED_ERROR_DISINTf 16113
#define SPT_SHAPER_ENABLE_ECCf 16114
#define SPT_SHAPER_FORCE_UNCORRECTABLE_ERRORf 16115
#define SPT_SHAPER_TM_ENABLEf 16116
#define SPT_SHAPER_UNCORRECTED_ERRORf 16117
#define SPT_SHAPER_UNCORRECTED_ERROR_DISINTf 16118
#define SPT_WERR_CORRECTED_ERRORf 16119
#define SPT_WERR_CORRECTED_ERROR_DISINTf 16120
#define SPT_WERR_ENABLE_ECCf 16121
#define SPT_WERR_FORCE_UNCORRECTABLE_ERRORf 16122
#define SPT_WERR_TM_ENABLEf 16123
#define SPT_WERR_UNCORRECTED_ERRORf 16124
#define SPT_WERR_UNCORRECTED_ERROR_DISINTf 16125
#define SP_ECC_ENf 16126
#define SP_RESETf 16127
#define SP_SOP_CELL_PTRf 16128
#define SP_STARTCNTf 16129
#define SP_TMf 16130
#define SP_TREE_PORT0f 16131
#define SP_TREE_PORT0_M0f 16132
#define SP_TREE_PORT0_M1f 16133
#define SP_TREE_PORT1f 16134
#define SP_TREE_PORT10f 16135
#define SP_TREE_PORT10_M0f 16136
#define SP_TREE_PORT10_M1f 16137
#define SP_TREE_PORT11f 16138
#define SP_TREE_PORT11_M0f 16139
#define SP_TREE_PORT11_M1f 16140
#define SP_TREE_PORT12f 16141
#define SP_TREE_PORT12_M0f 16142
#define SP_TREE_PORT12_M1f 16143
#define SP_TREE_PORT13f 16144
#define SP_TREE_PORT13_M0f 16145
#define SP_TREE_PORT13_M1f 16146
#define SP_TREE_PORT14f 16147
#define SP_TREE_PORT14_M0f 16148
#define SP_TREE_PORT14_M1f 16149
#define SP_TREE_PORT15f 16150
#define SP_TREE_PORT15_M0f 16151
#define SP_TREE_PORT15_M1f 16152
#define SP_TREE_PORT16f 16153
#define SP_TREE_PORT16_M0f 16154
#define SP_TREE_PORT16_M1f 16155
#define SP_TREE_PORT17f 16156
#define SP_TREE_PORT17_M0f 16157
#define SP_TREE_PORT17_M1f 16158
#define SP_TREE_PORT18f 16159
#define SP_TREE_PORT18_M0f 16160
#define SP_TREE_PORT18_M1f 16161
#define SP_TREE_PORT19f 16162
#define SP_TREE_PORT19_M0f 16163
#define SP_TREE_PORT19_M1f 16164
#define SP_TREE_PORT1_M0f 16165
#define SP_TREE_PORT1_M1f 16166
#define SP_TREE_PORT2f 16167
#define SP_TREE_PORT20f 16168
#define SP_TREE_PORT20_M0f 16169
#define SP_TREE_PORT20_M1f 16170
#define SP_TREE_PORT21f 16171
#define SP_TREE_PORT21_M0f 16172
#define SP_TREE_PORT21_M1f 16173
#define SP_TREE_PORT22f 16174
#define SP_TREE_PORT22_M0f 16175
#define SP_TREE_PORT22_M1f 16176
#define SP_TREE_PORT23f 16177
#define SP_TREE_PORT23_M0f 16178
#define SP_TREE_PORT23_M1f 16179
#define SP_TREE_PORT24f 16180
#define SP_TREE_PORT24_M0f 16181
#define SP_TREE_PORT24_M1f 16182
#define SP_TREE_PORT25f 16183
#define SP_TREE_PORT25_M0f 16184
#define SP_TREE_PORT26f 16185
#define SP_TREE_PORT26_M0f 16186
#define SP_TREE_PORT27f 16187
#define SP_TREE_PORT27_M0f 16188
#define SP_TREE_PORT28f 16189
#define SP_TREE_PORT29f 16190
#define SP_TREE_PORT2_M0f 16191
#define SP_TREE_PORT2_M1f 16192
#define SP_TREE_PORT3f 16193
#define SP_TREE_PORT30f 16194
#define SP_TREE_PORT31f 16195
#define SP_TREE_PORT32f 16196
#define SP_TREE_PORT33f 16197
#define SP_TREE_PORT34f 16198
#define SP_TREE_PORT35f 16199
#define SP_TREE_PORT36f 16200
#define SP_TREE_PORT37f 16201
#define SP_TREE_PORT38f 16202
#define SP_TREE_PORT39f 16203
#define SP_TREE_PORT3_M0f 16204
#define SP_TREE_PORT3_M1f 16205
#define SP_TREE_PORT4f 16206
#define SP_TREE_PORT40f 16207
#define SP_TREE_PORT41f 16208
#define SP_TREE_PORT42f 16209
#define SP_TREE_PORT43f 16210
#define SP_TREE_PORT44f 16211
#define SP_TREE_PORT45f 16212
#define SP_TREE_PORT46f 16213
#define SP_TREE_PORT47f 16214
#define SP_TREE_PORT48f 16215
#define SP_TREE_PORT49f 16216
#define SP_TREE_PORT4_M0f 16217
#define SP_TREE_PORT4_M1f 16218
#define SP_TREE_PORT5f 16219
#define SP_TREE_PORT50f 16220
#define SP_TREE_PORT51f 16221
#define SP_TREE_PORT52f 16222
#define SP_TREE_PORT53f 16223
#define SP_TREE_PORT54f 16224
#define SP_TREE_PORT55f 16225
#define SP_TREE_PORT56f 16226
#define SP_TREE_PORT57f 16227
#define SP_TREE_PORT58f 16228
#define SP_TREE_PORT59f 16229
#define SP_TREE_PORT5_M0f 16230
#define SP_TREE_PORT5_M1f 16231
#define SP_TREE_PORT6f 16232
#define SP_TREE_PORT60f 16233
#define SP_TREE_PORT61f 16234
#define SP_TREE_PORT62f 16235
#define SP_TREE_PORT63f 16236
#define SP_TREE_PORT64f 16237
#define SP_TREE_PORT65f 16238
#define SP_TREE_PORT6_M0f 16239
#define SP_TREE_PORT6_M1f 16240
#define SP_TREE_PORT7f 16241
#define SP_TREE_PORT7_M0f 16242
#define SP_TREE_PORT7_M1f 16243
#define SP_TREE_PORT8f 16244
#define SP_TREE_PORT8_M0f 16245
#define SP_TREE_PORT8_M1f 16246
#define SP_TREE_PORT9f 16247
#define SP_TREE_PORT9_M0f 16248
#define SP_TREE_PORT9_M1f 16249
#define SRAM_MODEf 16250
#define SRCf 16251
#define SRCHFAIL0f 16252
#define SRCHFAIL1f 16253
#define SRCMODf 16254
#define SRCMOD2IBP_MODULE1f 16255
#define SRCMOD2IBP_MODULE1_ENf 16256
#define SRCMOD2IBP_MODULE2f 16257
#define SRCMOD2IBP_MODULE2_ENf 16258
#define SRCMOD2IBP_MODULE3f 16259
#define SRCMOD2IBP_MODULE3_ENf 16260
#define SRCMOD_INDEXf 16261
#define SRCPORTf 16262
#define SRCROUTE_TOCPUf 16263
#define SRCTRUNKMAP_PMf 16264
#define SRCTRUNKMAP_TMf 16265
#define SRCTRUNKMAP_WWf 16266
#define SRC_CDONEf 16267
#define SRC_CERRf 16268
#define SRC_CONTAINER_MODEf 16269
#define SRC_CONTAINER_OVERLAY_ENABLEf 16270
#define SRC_DEV_FAILUREf 16271
#define SRC_DISCARDf 16272
#define SRC_DISCARD0f 16273
#define SRC_DISCARD1f 16274
#define SRC_HBIT_TMf 16275
#define SRC_HBIT_WWf 16276
#define SRC_HIGIGf 16277
#define SRC_HIGIG_MASKf 16278
#define SRC_HIGIG_VALUEf 16279
#define SRC_HITf 16280
#define SRC_IP_ADDRf 16281
#define SRC_IP_CFGf 16282
#define SRC_IS_NIV_UPLINK_PORTf 16283
#define SRC_MODf 16284
#define SRC_MODIDf 16285
#define SRC_MODID_BLOCK_MIRROR_COPYf 16286
#define SRC_MODID_BLOCK_MIRROR_ONLY_PKTf 16287
#define SRC_MODID_BLOCK_TMf 16288
#define SRC_MODID_BLOCK_WWf 16289
#define SRC_MODID_EGRESS_BLOCK_PMf 16290
#define SRC_MODID_EGRESS_BLOCK_TMf 16291
#define SRC_MODID_EGRESS_PAR_ERRf 16292
#define SRC_MODID_INGRESS_BLOCK_PAR_ERRf 16293
#define SRC_MODID_INGRESS_BLOCK_PMf 16294
#define SRC_MODID_INGRESS_BLOCK_TMf 16295
#define SRC_NIV_VIF_IDf 16296
#define SRC_PORTf 16297
#define SRC_PORT_NUMf 16298
#define SRC_PORT_NUM_MASKf 16299
#define SRC_PORT_NUM_VALUEf 16300
#define SRC_PORT_TGIDf 16301
#define SRC_PVLAN_PORT_TYPEf 16302
#define SRC_RDYf 16303
#define SRC_REMOVAL_ENf 16304
#define SRC_REMOVAL_EN_FOR_REDIRECT_TO_NHIf 16305
#define SRC_ROUTEf 16306
#define SRC_SALf 16307
#define SRC_SYS_PORT_IDf 16308
#define SRC_Tf 16309
#define SRC_TGIDf 16310
#define SRC_TGID_PORTf 16311
#define SRC_TRUNK_PAR_ERRf 16312
#define SRP_FWD_ACTIONf 16313
#define SRP_PKT_TO_CPUf 16314
#define SRSTf 16315
#define SSf 16316
#define SSC_LIMITf 16317
#define SSC_MODEf 16318
#define SSC_STEPf 16319
#define SSRf 16320
#define STACK_ARCH_ENf 16321
#define STACK_MODEf 16322
#define STACK_OOR_RCYC_PTR_ERRORf 16323
#define STACK_OOR_RCYC_PTR_ERROR_DISINTf 16324
#define STACK_OOR_RLS_PTR_ERRORf 16325
#define STACK_OOR_RLS_PTR_ERROR_DISINTf 16326
#define STACK_OVERFLOW_ERRORf 16327
#define STACK_OVERFLOW_ERROR_DISINTf 16328
#define STACK_UNDERRUN_ERRORf 16329
#define STACK_UNDERRUN_ERROR_DISINTf 16330
#define STAD0f 16331
#define STAD1f 16332
#define STAD2f 16333
#define STAGE_NUMBERf 16334
#define STALE_GRANT_Af 16335
#define STALE_GRANT_A_DISINTf 16336
#define STALE_GRANT_Bf 16337
#define STALE_GRANT_B_DISINTf 16338
#define STARTf 16339
#define STARTQUEUEf 16340
#define START_ADDRf 16341
#define START_ADDRESSf 16342
#define START_BY_START_ERRf 16343
#define START_BY_START_ERR_DISINTf 16344
#define START_BY_START_ERR_ENf 16345
#define START_CELLf 16346
#define START_CELL_MASKf 16347
#define START_CELL_VALUEf 16348
#define START_CFAP_INITf 16349
#define START_CNTRIDf 16350
#define START_FLAGf 16351
#define START_IPV4_IDf 16352
#define START_LAB_TESTf 16353
#define START_PFAP_INITf 16354
#define START_POLLING_STATEf 16355
#define START_SFI_SEQf 16356
#define STARVING_THRESHf 16357
#define STATf 16358
#define STAT0_ADJUSTf 16359
#define STAT0_LENGTH0f 16360
#define STAT0_LENGTH1f 16361
#define STAT0_META0_SELf 16362
#define STAT0_META1_SELf 16363
#define STAT0_OFFSET0f 16364
#define STAT0_OFFSET1f 16365
#define STAT0_PER_FRAME_ADJf 16366
#define STAT0_SEGMENTf 16367
#define STAT1_ADJUSTf 16368
#define STAT1_LENGTH0f 16369
#define STAT1_LENGTH1f 16370
#define STAT1_META0_SELf 16371
#define STAT1_META1_SELf 16372
#define STAT1_OFFSET0f 16373
#define STAT1_OFFSET1f 16374
#define STAT1_PER_FRAME_ADJf 16375
#define STAT1_SEGMENTf 16376
#define STATEf 16377
#define STATICMOVE_TOCPUf 16378
#define STATIC_BITf 16379
#define STATIC_L3MC_PFMf 16380
#define STATIC_LEARN_TIMER_CTLf 16381
#define STATIC_MH_PFMf 16382
#define STATION_MOVEf 16383
#define STATSCFG_CORRECTED_ERRORf 16384
#define STATSCFG_CORRECTED_ERROR_DISINTf 16385
#define STATSCFG_ENABLE_ECCf 16386
#define STATSCFG_FORCE_UNCORRECTABLE_ERRORf 16387
#define STATSCFG_UNCORRECTED_ERRORf 16388
#define STATSCFG_UNCORRECTED_ERROR_DISINTf 16389
#define STATS_ACCOUNTING_MODEf 16390
#define STATS_CFG_MEM_TMf 16391
#define STATS_DMA_ACTIVEf 16392
#define STATS_DMA_DONEf 16393
#define STATS_DMA_ERRORf 16394
#define STATS_DMA_ITER_DONEf 16395
#define STATS_DMA_OPN_COMPLETEf 16396
#define STATS_LABELf 16397
#define STATS_PAR_ENf 16398
#define STATS_RSV_FIFO_OVERFLOWf 16399
#define STATUSf 16400
#define STATUS_BITMAPf 16401
#define STATUS_DISINTf 16402
#define STATUS_RSVf 16403
#define STAT_DMA_ACTIVEf 16404
#define STAT_DMA_DONEf 16405
#define STAT_DMA_ITR_DONEf 16406
#define STAT_DMA_OPN_CMPLTf 16407
#define STAT_MODEf 16408
#define STAT_RESETf 16409
#define STAT_RX_ALIGNEDf 16410
#define STAT_RX_CRC32_VALIDf 16411
#define STAT_RX_DIAGWORD_INTFSTATf 16412
#define STAT_RX_DIAGWORD_LANESTATf 16413
#define STAT_RX_MUBITSf 16414
#define STAT_RX_SYNCEDf 16415
#define STAT_SELECTf 16416
#define STAT_UPDATEf 16417
#define STBYf 16418
#define STBY_0f 16419
#define STBY_1f 16420
#define STBY_2f 16421
#define STBY_3f 16422
#define STBY_4f 16423
#define STBY_5f 16424
#define STBY_CTRf 16425
#define STBY_EXPf 16426
#define STDMA_MEM_TMf 16427
#define STEPf 16428
#define STEP_ADDRESSf 16429
#define STGf 16430
#define STG_CHECK_ENABLEf 16431
#define STG_CPU_COSf 16432
#define STG_L2MC_IPMC_MBIST_DONEf 16433
#define STG_L2MC_IPMC_MBIST_ENf 16434
#define STG_L2MC_IPMC_MBIST_GOf 16435
#define STG_TOCPUf 16436
#define STG_VECTORf 16437
#define STICKY_ERROR_CCM_DEFECTf 16438
#define STICKY_FLAGf 16439
#define STICKY_LOCK_DETf 16440
#define STICKY_PAUSEf 16441
#define STICKY_RMEP_CCM_DEFECTf 16442
#define STICKY_RMEP_INTERFACE_STATUSUPf 16443
#define STICKY_RMEP_INTERFACE_STATUS_DEFECTf 16444
#define STICKY_RMEP_LAST_RDIf 16445
#define STICKY_RMEP_PORT_STATUSUPf 16446
#define STICKY_RMEP_PORT_STATUS_DEFECTf 16447
#define STICKY_SOME_RDI_DEFECTf 16448
#define STICKY_SOME_RMEP_CCM_DEFECTf 16449
#define STICKY_XCON_CCM_DEFECTf 16450
#define STKPTRf 16451
#define STM_CORRECTED_ERRORf 16452
#define STM_CORRECTED_ERROR_DISINTf 16453
#define STM_DCMf 16454
#define STM_ECC_ERROR_ADDRESSf 16455
#define STM_ENABLE_ECCf 16456
#define STM_FORCE_UNCORRECTABLE_ERRORf 16457
#define STM_INITf 16458
#define STM_INIT_DONEf 16459
#define STM_TMf 16460
#define STM_UNCORRECTED_ERRORf 16461
#define STM_UNCORRECTED_ERROR_DISINTf 16462
#define STNMOVE_ON_L2SRC_DISCf 16463
#define STOPf 16464
#define STOP_AUTO_SCAN_ON_LCHGf 16465
#define STOP_DKf 16466
#define STOP_LS_ON_CHANGEf 16467
#define STOP_LS_ON_FIRST_CHANGEf 16468
#define STORM_CORRECTED_ERRORf 16469
#define STORM_CORRECTED_ERROR_DISINTf 16470
#define STORM_ENABLE_ECCf 16471
#define STORM_ERROR_ADDRf 16472
#define STORM_FORCE_UNCORRECTABLE_ERRORf 16473
#define STORM_INITf 16474
#define STORM_INIT_DONEf 16475
#define STORM_INIT_DONE_DISINTf 16476
#define STORM_UNCORRECTED_ERRORf 16477
#define STORM_UNCORRECTED_ERROR_DISINTf 16478
#define STRAP_OPTIONSf 16479
#define STRICTPRMBLf 16480
#define STRICT_PREAMBLEf 16481
#define STRIPCRCf 16482
#define STRIPRXPADDINGf 16483
#define STRIP_CRCf 16484
#define STRIP_HG_EXTf 16485
#define STRIP_PAD_ENf 16486
#define STS_SELECTf 16487
#define ST_COUNTf 16488
#define ST_MCNTf 16489
#define ST_MODULEf 16490
#define ST_PORT_TBLf 16491
#define ST_SIMPLEXf 16492
#define SUBNET_BASED_VID_ENABLEf 16493
#define SUBNET_VLAN_CAM_BIST_DONE_STATUSf 16494
#define SUBNET_VLAN_CAM_BIST_ENABLE_BITf 16495
#define SUBNET_VLAN_CAM_BIST_GO_STATUSf 16496
#define SUBNET_VLAN_CAM_S10_STATUSf 16497
#define SUBNET_VLAN_CAM_S2_STATUSf 16498
#define SUBNET_VLAN_CAM_S3_STATUSf 16499
#define SUBNET_VLAN_CAM_S5_STATUSf 16500
#define SUBNET_VLAN_CAM_S6_STATUSf 16501
#define SUBNET_VLAN_CAM_S8_STATUSf 16502
#define SUBNET_VLAN_SAM_BITSf 16503
#define SUBPORT_ID_SRCf 16504
#define SUBTRACTf 16505
#define SUB_CMDf 16506
#define SUB_N2NT0f 16507
#define SUB_N2NT1f 16508
#define SUB_N2NT10f 16509
#define SUB_N2NT11f 16510
#define SUB_N2NT12f 16511
#define SUB_N2NT13f 16512
#define SUB_N2NT14f 16513
#define SUB_N2NT15f 16514
#define SUB_N2NT2f 16515
#define SUB_N2NT3f 16516
#define SUB_N2NT4f 16517
#define SUB_N2NT5f 16518
#define SUB_N2NT6f 16519
#define SUB_N2NT7f 16520
#define SUB_N2NT8f 16521
#define SUB_N2NT9f 16522
#define SUB_PORT_SELf 16523
#define SUB_PORT_VALUEf 16524
#define SUB_SELf 16525
#define SUB_SEL_ECMPf 16526
#define SUB_SEL_NONUCf 16527
#define SUB_SEL_PAGEf 16528
#define SUB_SEL_UCf 16529
#define SUB_TUNNEL_TYPEf 16530
#define SUPER_EFf 16531
#define SUPPORT_8K_VPf 16532
#define SUPPRESS_COLOR_SENSITIVE_ACTIONSf 16533
#define SUPPRESS_MEMFULLf 16534
#define SUPPRESS_SW_ACTIONSf 16535
#define SUPPRESS_VXLTf 16536
#define SURPLUS_COUNTf 16537
#define SUSPECT_FLOW_CONVERT_DISABLEf 16538
#define SUSPECT_FLOW_INSERT_DISABLEf 16539
#define SVCCTR_PAR_ENf 16540
#define SVC_CTR_TMf 16541
#define SVIDf 16542
#define SVL_ENABLEf 16543
#define SVPf 16544
#define SVP_DISABLE_VLAN_CHECKS_TMf 16545
#define SVP_NETWORK_PORTf 16546
#define SVP_PAR_ERRf 16547
#define SVP_UNUSEDf 16548
#define SVP_VALIDf 16549
#define SVP_VALID_MASKf 16550
#define SVT_CORRECTED_ERRORf 16551
#define SVT_CORRECTED_ERROR_DISINTf 16552
#define SVT_ENABLE_ECCf 16553
#define SVT_ENTRYf 16554
#define SVT_FORCE_UNCORRECTABLE_ERRORf 16555
#define SVT_TMf 16556
#define SVT_UNCORRECTED_ERRORf 16557
#define SVT_UNCORRECTED_ERROR_DISINTf 16558
#define SW1_INVALID_VLANf 16559
#define SW1_INVALID_VLAN_DROPf 16560
#define SW1_INVALID_VLAN_DROP_DISINTf 16561
#define SW1_INVALID_VLAN_DROP_SELf 16562
#define SW2_EOP_BUFFER_A_PAR_ERRf 16563
#define SW2_EOP_BUFFER_B_PAR_ERRf 16564
#define SW2_EOP_BUFFER_C_PAR_ERRf 16565
#define SW2_INIT_DATA127_96f 16566
#define SW2_INIT_DATA137_128f 16567
#define SW2_INIT_DATA31_0f 16568
#define SW2_INIT_DATA63_32f 16569
#define SW2_INIT_DATA95_64f 16570
#define SW2_RAM_CONTROL_3_RESERVEDf 16571
#define SW2_RAM_CONTROL_4_RESERVEDf 16572
#define SW2_RAM_CONTROL_5_RESERVEDf 16573
#define SWCTRL_CTL_TX_DIAGWORD_INTFSTATf 16574
#define SWCTRL_CTL_TX_DIAGWORD_LANESTATf 16575
#define SWCTRL_CTL_TX_ENABLEf 16576
#define SWITCHf 16577
#define SWITCHLINK13_16_FC_CONFIGf 16578
#define SWITCHLINK13_16_FC_CONFIG_ENf 16579
#define SWITCHLINK_E2ECC_CONTOLf 16580
#define SWITCH_CALENDARf 16581
#define SWITCH_ENf 16582
#define SWO_CTL_TX_DIAGWORD_INTFSTATf 16583
#define SWO_CTL_TX_DIAGWORD_LANESTATf 16584
#define SWO_CTL_TX_ENABLEf 16585
#define SW_BITf 16586
#define SW_CTRL_RXTX_AFTER_LKUPf 16587
#define SW_ENC_DEC_TCAM_KEY_MASKf 16588
#define SW_MODEf 16589
#define SW_OVERRIDE_PORT_MAPf 16590
#define SW_OVERRIDE_PORT_MAP_W0f 16591
#define SW_OVERRIDE_PORT_MAP_W1f 16592
#define SW_OVERRIDE_PORT_MAP_W2f 16593
#define SW_OVERRIDE_RXf 16594
#define SW_OVERRIDE_TXf 16595
#define SW_PKT_TYPE_KEYf 16596
#define SW_PKT_TYPE_MASKf 16597
#define SW_PORT_STATEf 16598
#define SW_PORT_STATE_W0f 16599
#define SW_PORT_STATE_W1f 16600
#define SW_PORT_STATE_W2f 16601
#define SW_RDIf 16602
#define SW_RESETf 16603
#define SW_RESET_OUTf 16604
#define SYNCOKf 16605
#define SYNC_AB_PLANESf 16606
#define SYNC_MODEf 16607
#define SYND0f 16608
#define SYND1f 16609
#define SYND2f 16610
#define SYND3f 16611
#define SYNDROMEf 16612
#define SYNDROME0f 16613
#define SYNDROME1f 16614
#define SYNDROME2f 16615
#define SYNDROME3f 16616
#define SYSCFG_PMf 16617
#define SYSCFG_TMf 16618
#define SYSPORTf 16619
#define SYSPORT_FIELDf 16620
#define SYSPORT_MASKf 16621
#define SYSPORT_VALUEf 16622
#define SYSTEM_CONFIG_MODVIEW_PAR_ERRf 16623
#define SYSTEM_PORTf 16624
#define SYS_CONFIG_PAR_ERRf 16625
#define SYS_LIMITf 16626
#define SYS_MAC_COUNTf 16627
#define SYS_MAC_LIMITf 16628
#define SYS_OVER_LIMIT_DROPf 16629
#define SYS_OVER_LIMIT_TOCPUf 16630
#define SYS_PORTf 16631
#define SYS_PORT_BASEf 16632
#define SZf 16633
#define S_FIELDf 16634
#define S_FIELD_MASKf 16635
#define S_MSM_LOST_BYTE_ALIGNMENTf 16636
#define S_MSM_OFFf 16637
#define S_MSM_RUN_BYTE_ALIGNMENTf 16638
#define S_MSM_RUN_TIME_ALIGNf 16639
#define S_RFf 16640
#define S_RF_BITSf 16641
#define S_TASM_EVEN_IDLEf 16642
#define S_TASM_EVEN_SOT_EARLYf 16643
#define S_TASM_EVEN_SOT_MISSINGf 16644
#define S_TASM_EVEN_SOT_SEARCHf 16645
#define S_TASM_EVEN_SOT_WINDOW_CLOSEDf 16646
#define S_TASM_EVEN_SOT_WINDOW_OPENf 16647
#define S_TASM_EVEN_START_TS_COUNTERf 16648
#define S_TASM_ODD_IDLEf 16649
#define S_TASM_ODD_SOT_EARLYf 16650
#define S_TASM_ODD_SOT_MISSINGf 16651
#define S_TASM_ODD_SOT_SEARCHf 16652
#define S_TASM_ODD_SOT_WINDOW_CLOSEDf 16653
#define S_TASM_ODD_SOT_WINDOW_OPENf 16654
#define S_TASM_ODD_START_TS_COUNTERf 16655
#define Tf 16656
#define TABLE_DMA_COMPLETEf 16657
#define TAB_FULLf 16658
#define TAGf 16659
#define TAGEDf 16660
#define TAGED_BPf 16661
#define TAG_ACTION_PROFILE_PTRf 16662
#define TAG_AGER_ENf 16663
#define TAG_AGER_PERIODf 16664
#define TAG_RTN_FIFO_OVERFLOWf 16665
#define TAG_RTN_FIFO_OVERFLOW_DISINTf 16666
#define TAG_RTN_FIFO_OVERFLOW_MASKf 16667
#define TAG_RTN_FIFO_UNDERRUNf 16668
#define TAG_RTN_FIFO_UNDERRUN_DISINTf 16669
#define TAG_RTN_FIFO_UNDERRUN_MASKf 16670
#define TAG_TIMEOUT_TAGf 16671
#define TAILPOINTERf 16672
#define TAIL_DROP_PKT_CNTf 16673
#define TAIL_DROP_PKT_CNT_DISINTf 16674
#define TAIL_LLAf 16675
#define TAIL_LLA_A_CORRECTED_ERRORf 16676
#define TAIL_LLA_A_CORRECTED_ERROR_DISINTf 16677
#define TAIL_LLA_A_UNCORRECTED_ERRORf 16678
#define TAIL_LLA_A_UNCORRECTED_ERROR_DISINTf 16679
#define TAIL_LLA_B_CORRECTED_ERRORf 16680
#define TAIL_LLA_B_CORRECTED_ERROR_DISINTf 16681
#define TAIL_LLA_B_UNCORRECTED_ERRORf 16682
#define TAIL_LLA_B_UNCORRECTED_ERROR_DISINTf 16683
#define TAIL_LLA_ENABLE_ECCf 16684
#define TAIL_LLA_FORCE_UNCORRECTABLE_ERRORf 16685
#define TAIL_LLA_MEM_TM01f 16686
#define TAIL_LLA_MEM_TM2f 16687
#define TAIL_LLA_OFFSETf 16688
#define TALf 16689
#define TAP_OTP_RESETB_UDRf 16690
#define TARGET_TABf 16691
#define TASM_EVEN_IDLEf 16692
#define TASM_EVEN_SOT_EARLYf 16693
#define TASM_EVEN_SOT_MISSINGf 16694
#define TASM_EVEN_SOT_SEARCHf 16695
#define TASM_EVEN_SOT_WINDOW_CLOSEDf 16696
#define TASM_EVEN_SOT_WINDOW_OPENf 16697
#define TASM_EVEN_START_TS_COUNTERf 16698
#define TASM_ODD_IDLEf 16699
#define TASM_ODD_SOT_EARLYf 16700
#define TASM_ODD_SOT_MISSINGf 16701
#define TASM_ODD_SOT_SEARCHf 16702
#define TASM_ODD_SOT_WINDOW_CLOSEDf 16703
#define TASM_ODD_SOT_WINDOW_OPENf 16704
#define TASM_ODD_START_TS_COUNTERf 16705
#define TA_EVEN_ERR_CNTf 16706
#define TA_ODD_ERR_CNTf 16707
#define TBD0f 16708
#define TBD1f 16709
#define TBDMA_MEM_TMf 16710
#define TBFRAGMCNTf 16711
#define TBUS_PARITY_ERRf 16712
#define TC8_CMODEf 16713
#define TCAM_CORRECTED_ERRORf 16714
#define TCAM_CORRECTED_ERROR_DISINTf 16715
#define TCAM_ECC_RAM_INITf 16716
#define TCAM_ECC_RAM_INIT_DONEf 16717
#define TCAM_ECC_RAM_INIT_DONE_DISINTf 16718
#define TCAM_ECC_RAM_TMf 16719
#define TCAM_ENABLE_ECCf 16720
#define TCAM_ENCODER_DISABLEf 16721
#define TCAM_ERROR_ADDRf 16722
#define TCAM_ERROR_INJECT_DBEf 16723
#define TCAM_ERROR_INJECT_SBEf 16724
#define TCAM_MODEf 16725
#define TCAM_OFFSET_OVRDf 16726
#define TCAM_SCAN_DEC_INVALIDf 16727
#define TCAM_SCAN_SEC_CORRECTf 16728
#define TCAM_SCAN_SEC_INVALIDf 16729
#define TCAM_SCAN_WINDOWf 16730
#define TCAM_SELf 16731
#define TCAM_SRC_LATENCYf 16732
#define TCAM_TYPEf 16733
#define TCAM_UNCORRECTED_ERRORf 16734
#define TCAM_UNCORRECTED_ERROR_DISINTf 16735
#define TCCDf 16736
#define TCFIDf 16737
#define TCFID_BPf 16738
#define TCKf 16739
#define TCLf 16740
#define TCPf 16741
#define TCP_END_DETECT_ENABLEf 16742
#define TCP_FLAGS_CHECK_ENABLEf 16743
#define TCP_FLAGS_CTRL0_SEQ0_ENABLEf 16744
#define TCP_FLAGS_FIN_URG_PSH_SEQ0_ENABLEf 16745
#define TCP_FLAGS_SYN_FIN_ENABLEf 16746
#define TCP_FLAGS_SYN_FRAG_ENABLEf 16747
#define TCP_FLAG_MASKf 16748
#define TCP_FLAG_MODEf 16749
#define TCP_FRAG_CHECK_ENABLEf 16750
#define TCP_GREEN_DROP_THDf 16751
#define TCP_HDR_OFFSET_EQ1_ENABLEf 16752
#define TCP_HDR_PARTIAL_ENABLEf 16753
#define TCP_MAXf 16754
#define TCP_MINf 16755
#define TCP_PROTOCOL0f 16756
#define TCP_PROTOCOL1f 16757
#define TCP_RED_DROP_THDf 16758
#define TCP_SPORT_EQ_DPORT_ENABLEf 16759
#define TCP_SRCf 16760
#define TCP_YELLOW_DROP_THDf 16761
#define TCRDf 16762
#define TCRDHf 16763
#define TCWDf 16764
#define TC_FP_CORRECTED_ERRORf 16765
#define TC_FP_CORRECTED_ERROR_DISINTf 16766
#define TC_FP_ENABLE_ECCf 16767
#define TC_FP_FIFO_FIFO_LEVEL_GT_ONEf 16768
#define TC_FP_FIFO_RDATA_VLDf 16769
#define TC_FP_FORCE_UNCORRECTABLE_ERRORf 16770
#define TC_FP_MEM_TMf 16771
#define TC_FP_RF_RADDRf 16772
#define TC_FP_RF_WADDRf 16773
#define TC_FP_TAGIDf 16774
#define TC_FP_UNCORRECTED_ERRORf 16775
#define TC_FP_UNCORRECTED_ERROR_DISINTf 16776
#define TDIf 16777
#define TDLLf 16778
#define TDMMODE0f 16779
#define TDMMODE1f 16780
#define TDM_ENABLEf 16781
#define TDM_ENTRY0_PORT_IDf 16782
#define TDM_ENTRY10_PORT_IDf 16783
#define TDM_ENTRY11_PORT_IDf 16784
#define TDM_ENTRY12_PORT_IDf 16785
#define TDM_ENTRY13_PORT_IDf 16786
#define TDM_ENTRY14_PORT_IDf 16787
#define TDM_ENTRY15_PORT_IDf 16788
#define TDM_ENTRY16_PORT_IDf 16789
#define TDM_ENTRY17_PORT_IDf 16790
#define TDM_ENTRY18_PORT_IDf 16791
#define TDM_ENTRY19_PORT_IDf 16792
#define TDM_ENTRY1_PORT_IDf 16793
#define TDM_ENTRY20_PORT_IDf 16794
#define TDM_ENTRY21_PORT_IDf 16795
#define TDM_ENTRY22_PORT_IDf 16796
#define TDM_ENTRY23_PORT_IDf 16797
#define TDM_ENTRY24_PORT_IDf 16798
#define TDM_ENTRY25_PORT_IDf 16799
#define TDM_ENTRY26_PORT_IDf 16800
#define TDM_ENTRY27_PORT_IDf 16801
#define TDM_ENTRY28_PORT_IDf 16802
#define TDM_ENTRY29_PORT_IDf 16803
#define TDM_ENTRY2_PORT_IDf 16804
#define TDM_ENTRY30_PORT_IDf 16805
#define TDM_ENTRY31_PORT_IDf 16806
#define TDM_ENTRY3_PORT_IDf 16807
#define TDM_ENTRY4_PORT_IDf 16808
#define TDM_ENTRY5_PORT_IDf 16809
#define TDM_ENTRY6_PORT_IDf 16810
#define TDM_ENTRY7_PORT_IDf 16811
#define TDM_ENTRY8_PORT_IDf 16812
#define TDM_ENTRY9_PORT_IDf 16813
#define TDM_MODEf 16814
#define TDM_SLOTf 16815
#define TDM_START_CALENDARf 16816
#define TDM_WRAP_PTRf 16817
#define TDOf 16818
#define TDS_DRVf 16819
#define TDW0f 16820
#define TDW1f 16821
#define TDW2f 16822
#define TDW3f 16823
#define TDW4f 16824
#define TDW5f 16825
#define TEf 16826
#define TECNf 16827
#define TEMP_DATAf 16828
#define TEMP_DATA_25f 16829
#define TEMP_MON_PEAK_RESET_Nf 16830
#define TEP_ADDITIONS_TOO_LARGEf 16831
#define TESTf 16832
#define TESTA_ENf 16833
#define TESTA_SELf 16834
#define TESTDBUS_RBUS_BITf 16835
#define TESTD_ENf 16836
#define TESTD_SELf 16837
#define TESTOUT2_ENf 16838
#define TESTOUT_15f 16839
#define TESTOUT_18_19f 16840
#define TESTOUT_ENf 16841
#define TEST_BACKf 16842
#define TEST_CTRLf 16843
#define TEST_DATAf 16844
#define TEST_DISABLEf 16845
#define TEST_ENABLEf 16846
#define TEST_MODEf 16847
#define TEST_PAUSEf 16848
#define TEST_PCKT_BYTE_CNT_MODEf 16849
#define TEST_SELf 16850
#define TEST_SELECTf 16851
#define TFAWf 16852
#define TFRAME_LESS_THAN_MIN_SIZEf 16853
#define TGIDf 16854
#define TGID_1f 16855
#define TGID_HIf 16856
#define TGID_LOf 16857
#define TGID_PORTf 16858
#define TGIP4f 16859
#define TGIP4_BPf 16860
#define TGIP6f 16861
#define TGIP6_BPf 16862
#define TGIPMC4f 16863
#define TGIPMC4_BPf 16864
#define TGIPMC6f 16865
#define TGIPMC6_BPf 16866
#define TG_SIZEf 16867
#define THDIf 16868
#define THDI_ERRORf 16869
#define THDI_ERROR_DISINTf 16870
#define THDI_PARITY_CHK_ENf 16871
#define THDI_PAR_ERRf 16872
#define THDI_PAR_ERR_ENf 16873
#define THDO_COLORf 16874
#define THDO_ERRORf 16875
#define THDO_ERROR_DISINTf 16876
#define THDO_HOLf 16877
#define THDO_PARITY_CHK_ENf 16878
#define THDO_PAR_ERRf 16879
#define THDO_PAR_ERR_ENf 16880
#define THD_SELf 16881
#define THERMAL_MON_PWRDWNf 16882
#define THERMAL_MON_RESETf 16883
#define THERMAL_MON_SELf 16884
#define THEVENIN_75_SELf 16885
#define THGIf 16886
#define THREE_MPLS_LABELf 16887
#define THRESHf 16888
#define THRESH0f 16889
#define THRESH1f 16890
#define THRESH1_EXPf 16891
#define THRESH1_MANTf 16892
#define THRESH2f 16893
#define THRESH2_EXPf 16894
#define THRESH2_MANTf 16895
#define THRESH3f 16896
#define THRESH3_EXPf 16897
#define THRESH3_MANTf 16898
#define THRESH4_EXPf 16899
#define THRESH4_MANTf 16900
#define THRESH5_EXPf 16901
#define THRESH5_MANTf 16902
#define THRESH6_EXPf 16903
#define THRESH6_MANTf 16904
#define THRESH7_EXPf 16905
#define THRESH7_MANTf 16906
#define THRESHOLDf 16907
#define THRESHOLD0f 16908
#define THRESHOLD1f 16909
#define THRESHOLD2f 16910
#define THRESHOLD3f 16911
#define THRESHOLD_EJECT_ENf 16912
#define THRESHOLD_ERRORf 16913
#define THRESHOLD_ERROR_DISINTf 16914
#define THRESHOLD_VALUEf 16915
#define THRESH_Af 16916
#define THRESH_Bf 16917
#define THRESH_Cf 16918
#define THROTDENOMf 16919
#define THROTNUMf 16920
#define THROTNUMERf 16921
#define THROTTLEf 16922
#define THROT_DENOMf 16923
#define THROT_NUMf 16924
#define TI2RIDLEf 16925
#define TI2WIDLEf 16926
#define TICKf 16927
#define TICK_CYCLESf 16928
#define TICK_MODE_SELf 16929
#define TICK_PERIOD_TOO_SMALLf 16930
#define TICK_SELf 16931
#define TICK_TIME_ENf 16932
#define TIMEf 16933
#define TIMEOUTf 16934
#define TIMEOUT_COUNTf 16935
#define TIMEOUT_VALf 16936
#define TIMERf 16937
#define TIMER_ENABLEf 16938
#define TIMESLOTf 16939
#define TIMESTAMPf 16940
#define TIMESTAMP_LSBf 16941
#define TIMESTAMP_MSBf 16942
#define TIMESTAMP_PACKETf 16943
#define TIMESTAMP_PAGE_BITSf 16944
#define TIMESYNC_ATTRIBUTESf 16945
#define TIMESYNC_MODEf 16946
#define TIMESYNC_TIMERf 16947
#define TIME_0f 16948
#define TIME_1f 16949
#define TIME_2f 16950
#define TIME_3f 16951
#define TIME_CAPTURE_COMPLETEf 16952
#define TIME_CAPTURE_MODEf 16953
#define TIME_CODE_ENABLEf 16954
#define TIME_DOMAIN0f 16955
#define TIME_DOMAIN1f 16956
#define TIME_DOMAIN2f 16957
#define TIME_DOMAIN3f 16958
#define TIME_DOMAIN_SELf 16959
#define TIME_STAMPf 16960
#define TIME_STAMP_RX_ENf 16961
#define TIME_STAMP_TX_ENf 16962
#define TIME_STAMP_UPD_DISf 16963
#define TIME_SYNCf 16964
#define TIME_SYNC_PACKET_DROPf 16965
#define TIME_TICKf 16966
#define TIME_VALf 16967
#define TINITf 16968
#define TIP4MSECf 16969
#define TIP6MSECf 16970
#define TIPD4f 16971
#define TIPD4_BPf 16972
#define TIPD6f 16973
#define TIPD6_BPf 16974
#define TIPMCD4f 16975
#define TIPMCD4_BPf 16976
#define TIPMCD6f 16977
#define TIPMCD6_BPf 16978
#define TL2MCDf 16979
#define TL2MCD_BPf 16980
#define TL2_MPLS_BPf 16981
#define TL2_MTUf 16982
#define TL3_MPLS_BPf 16983
#define TMf 16984
#define TM0f 16985
#define TM1f 16986
#define TM2f 16987
#define TM3f 16988
#define TM4f 16989
#define TMAf 16990
#define TMAXf 16991
#define TMAXEXCEEDED0f 16992
#define TMAXEXCEEDED1f 16993
#define TMAXEXCEEDED2f 16994
#define TMBf 16995
#define TMDSf 16996
#define TMEM_ECC_ERRf 16997
#define TME_ONLYf 16998
#define TMINf 16999
#define TMIRRf 17000
#define TMIRR_BPf 17001
#define TMODID_GRT_31f 17002
#define TMPLS_BPf 17003
#define TMRDf 17004
#define TMRDTMODf 17005
#define TMRSCf 17006
#define TMSf 17007
#define TMSECf 17008
#define TMTUD_BPf 17009
#define TMW0f 17010
#define TMW1f 17011
#define TMW2f 17012
#define TMW3f 17013
#define TMW4f 17014
#define TMW5f 17015
#define TM_0f 17016
#define TM_1f 17017
#define TM_2f 17018
#define TM_3f 17019
#define TM_4f 17020
#define TM_5f 17021
#define TM_6f 17022
#define TM_7f 17023
#define TM_Af 17024
#define TM_Bf 17025
#define TM_CNG_MAPf 17026
#define TM_COSPCPf 17027
#define TM_CTRf 17028
#define TM_DEFIP_HITf 17029
#define TM_DESCPf 17030
#define TM_DSCP_TABLEf 17031
#define TM_EGR_MASKf 17032
#define TM_EXPf 17033
#define TM_FLNKf 17034
#define TM_FP_PORT_FIELD_SELECTf 17035
#define TM_FP_UDFf 17036
#define TM_ING_L3_NEXT_HOPf 17037
#define TM_INITIAL_ING_L3_NEXT_HOPf 17038
#define TM_INITIAL_L3_ECMPf 17039
#define TM_L2MCf 17040
#define TM_L2_ENTRYf 17041
#define TM_L2_HITf 17042
#define TM_L2_USER_ENTRYf 17043
#define TM_L2_USER_ENTRY_DATAf 17044
#define TM_L3MCf 17045
#define TM_L3_DEFIPf 17046
#define TM_L3_DEFIP_DATAf 17047
#define TM_L3_ECMPf 17048
#define TM_L3_ENTRYf 17049
#define TM_L3_HITf 17050
#define TM_L3_INTFf 17051
#define TM_MBXf 17052
#define TM_MBYf 17053
#define TM_MPRFf 17054
#define TM_NEXT_HOPf 17055
#define TM_PDf 17056
#define TM_PLNKf 17057
#define TM_PRCPf 17058
#define TM_PRI_CNGf 17059
#define TM_PROTOCOL_DATAf 17060
#define TM_RELEASE_FIFOf 17061
#define TM_SRC_TRUNKf 17062
#define TM_SUBNET_DATAf 17063
#define TM_VLANf 17064
#define TM_VLAN_MACf 17065
#define TM_VLAN_STGf 17066
#define TM_VLAN_SUBNET_CAMf 17067
#define TM_VLAN_XLATE_CAMf 17068
#define TM_VXLT_CAMf 17069
#define TM_VXLT_DATAf 17070
#define TM_XLATE_DATAf 17071
#define TM_X_S1f 17072
#define TM_X_S2f 17073
#define TM_X_S3f 17074
#define TM_Y_S1f 17075
#define TM_Y_S2f 17076
#define TM_Y_S3f 17077
#define TOCPU_TRUNCATION_SIZEf 17078
#define TOP_BOTTOMf 17079
#define TOQ0_CELLHDR_ERRf 17080
#define TOQ0_CELLHDR_PAR_ERRf 17081
#define TOQ0_CELLHDR_PAR_ERR_ENf 17082
#define TOQ0_CELLLINK_ERRf 17083
#define TOQ0_CELLLINK_PAR_ERRf 17084
#define TOQ0_CELLLINK_PAR_ERR_ENf 17085
#define TOQ0_CPQLINK_PAR_ERRf 17086
#define TOQ0_CPQLINK_PAR_ERR_ENf 17087
#define TOQ0_IPMC_MC_FIFO_PAR_ERRf 17088
#define TOQ0_IPMC_MC_FIFO_PAR_ERR_ENf 17089
#define TOQ0_IPMC_TBL_PAR_ERRf 17090
#define TOQ0_IPMC_TBL_PAR_ERR_ENf 17091
#define TOQ0_PKTHDR1_ERRf 17092
#define TOQ0_PKTHDR1_PAR_ERRf 17093
#define TOQ0_PKTHDR1_PAR_ERR_ENf 17094
#define TOQ0_PKTLINK_ERRf 17095
#define TOQ0_PKTLINK_PAR_ERRf 17096
#define TOQ0_PKTLINK_PAR_ERR_ENf 17097
#define TOQ0_UCQ_RP_PAR_ERRf 17098
#define TOQ0_UCQ_RP_PAR_ERR_ENf 17099
#define TOQ0_UCQ_WP_PAR_ERRf 17100
#define TOQ0_UCQ_WP_PAR_ERR_ENf 17101
#define TOQ0_VLAN_TBL_PAR_ERRf 17102
#define TOQ0_VLAN_TBL_PAR_ERR_ENf 17103
#define TOQ1_CELLHDR_ERRf 17104
#define TOQ1_CELLHDR_PAR_ERRf 17105
#define TOQ1_CELLHDR_PAR_ERR_ENf 17106
#define TOQ1_CELLLINK_ERRf 17107
#define TOQ1_CELLLINK_PAR_ERRf 17108
#define TOQ1_CELLLINK_PAR_ERR_ENf 17109
#define TOQ1_IPMC_TBL_PAR_ERRf 17110
#define TOQ1_IPMC_TBL_PAR_ERR_ENf 17111
#define TOQ1_PKTHDR1_ERRf 17112
#define TOQ1_PKTHDR1_PAR_ERRf 17113
#define TOQ1_PKTHDR1_PAR_ERR_ENf 17114
#define TOQ1_PKTLINK_ERRf 17115
#define TOQ1_PKTLINK_PAR_ERRf 17116
#define TOQ1_PKTLINK_PAR_ERR_ENf 17117
#define TOQ1_VLAN_TBL_PAR_ERRf 17118
#define TOQ1_VLAN_TBL_PAR_ERR_ENf 17119
#define TOQ_ERRORf 17120
#define TOQ_ERROR_DISINTf 17121
#define TOQ_PARITY_CHK_ENf 17122
#define TOS_FN_PAR_ERRf 17123
#define TOS_Pf 17124
#define TOTALDYNCELLLIMITf 17125
#define TOTALDYNCELLRESETLIMITf 17126
#define TOTALDYNCELLRESETLIMITSELf 17127
#define TOTALDYNCELLSETLIMITf 17128
#define TOTALDYNCELLUSEDf 17129
#define TOTAL_BUFFER_COUNTf 17130
#define TOTAL_BUFFER_LIMITf 17131
#define TOTAL_BUFFER_LIMIT_REDf 17132
#define TOTAL_BUFFER_LIMIT_YELLOWf 17133
#define TOTAL_LIMIT_STATEf 17134
#define TOTAL_MARGINf 17135
#define TOTAL_SHARED_AVAIL_THRESHf 17136
#define TOTAL_SHARED_COUNTf 17137
#define TOTAL_SHARED_LIMITf 17138
#define TO_ES_REQUESTSf 17139
#define TPAUSEf 17140
#define TPIDf 17141
#define TPID_ENABLEf 17142
#define TPID_SELf 17143
#define TPID_SOURCEf 17144
#define TPKTDf 17145
#define TPKTD_BPf 17146
#define TP_ENf 17147
#define TQINQf 17148
#define TR2WIDLEf 17149
#define TRACE_CTRLf 17150
#define TRAFFIC_COUNTERf 17151
#define TRAFFIC_COUNTER_MODEf 17152
#define TRANSMIT_PACKET_WITHOUT_CRCf 17153
#define TRANSPORT_BASED_Q_ASSIGNMENTf 17154
#define TRASf 17155
#define TRCf 17156
#define TRCDRf 17157
#define TRCDWf 17158
#define TREAD_ENBf 17159
#define TREAT_ALL_PKTS_AS_TCPf 17160
#define TREAT_PKTPRI_AS_DOT1Pf 17161
#define TREAT_PPD2_AS_KNOWN_PPDf 17162
#define TREFf 17163
#define TREX2_DEBUG_ENABLEf 17164
#define TRFCf 17165
#define TRILL__CLASS_IDf 17166
#define TRILL__DATAf 17167
#define TRILL__DECAP_TRILL_TUNNELf 17168
#define TRILL__DST_COPY_TO_CPUf 17169
#define TRILL__ECMPf 17170
#define TRILL__ECMP_PTRf 17171
#define TRILL__EXPECTED_MODULE_IDf 17172
#define TRILL__EXPECTED_PORT_NUMf 17173
#define TRILL__EXPECTED_Tf 17174
#define TRILL__EXPECTED_TGIDf 17175
#define TRILL__INGRESS_RBRIDGE_NICKNAMEf 17176
#define TRILL__KEYf 17177
#define TRILL__L3MC_INDEXf 17178
#define TRILL__MCAST_DST_DISCARDf 17179
#define TRILL__NEXT_HOP_INDEXf 17180
#define TRILL__PHB_FROM_OUTER_L2_HEADERf 17181
#define TRILL__RBRIDGE_NICKNAMEf 17182
#define TRILL__RESERVED_0f 17183
#define TRILL__SRC_COPY_TO_CPUf 17184
#define TRILL__SRC_DISCARDf 17185
#define TRILL__TREE_IDf 17186
#define TRILL__UCAST_DST_DISCARDf 17187
#define TRILL__VIRTUAL_PORTf 17188
#define TRILL_ACCESS_RECEIVERS_PRESENTf 17189
#define TRILL_ADJACENCY_FAIL_DROPf 17190
#define TRILL_ALL_ESADI_PARSE_MODEf 17191
#define TRILL_ALL_ESADI_RBRIDGES_MAC_ADDRESSf 17192
#define TRILL_ALL_ESADI_RBRIDGES_MAC_ADDRESS_ENABLEf 17193
#define TRILL_ALL_IS_IS_RBRIDGES_MAC_ADDRESSf 17194
#define TRILL_ALL_IS_IS_RBRIDGES_MAC_ADDRESS_ENABLEf 17195
#define TRILL_ALL_RBRIDGES_MAC_ADDRESSf 17196
#define TRILL_ALL_RBRIDGES_MAC_ADDRESS_ENABLEf 17197
#define TRILL_DOMAIN_NONUC_REPL_INDEXf 17198
#define TRILL_ENABLEf 17199
#define TRILL_ERROR_DROPSf 17200
#define TRILL_ERROR_FRAMES_TOCPUf 17201
#define TRILL_ETHERTYPEf 17202
#define TRILL_ETHERTYPE_ENABLEf 17203
#define TRILL_HDR_VERSION_NON_ZERO_DROPf 17204
#define TRILL_HEADER_WITHOUT_VLAN_TAGf 17205
#define TRILL_HEADER_WITH_VLAN_TAGf 17206
#define TRILL_HOPCOUNT_CHECK_FAIL_DROPSf 17207
#define TRILL_HOPCOUNT_CHECK_FAIL_TOCPUf 17208
#define TRILL_L2_IS_IS_ETHERTYPEf 17209
#define TRILL_L2_IS_IS_ETHERTYPE_ENABLEf 17210
#define TRILL_L2_IS_IS_PARSE_MODEf 17211
#define TRILL_NETWORK_RECEIVERS_PRESENTf 17212
#define TRILL_NONUC_ACCESS__ASSOCIATED_DATAf 17213
#define TRILL_NONUC_ACCESS__CLASS_IDf 17214
#define TRILL_NONUC_ACCESS__CPUf 17215
#define TRILL_NONUC_ACCESS__DATAf 17216
#define TRILL_NONUC_ACCESS__DEST_TYPEf 17217
#define TRILL_NONUC_ACCESS__DST_DISCARDf 17218
#define TRILL_NONUC_ACCESS__KEYf 17219
#define TRILL_NONUC_ACCESS__L3MC_PTRf 17220
#define TRILL_NONUC_ACCESS__MAC_ADDRf 17221
#define TRILL_NONUC_ACCESS__MAC_BLOCK_INDEXf 17222
#define TRILL_NONUC_ACCESS__PENDINGf 17223
#define TRILL_NONUC_ACCESS__PRIf 17224
#define TRILL_NONUC_ACCESS__RPEf 17225
#define TRILL_NONUC_ACCESS__SCPf 17226
#define TRILL_NONUC_ACCESS__SRC_DISCARDf 17227
#define TRILL_NONUC_ACCESS__STATIC_BITf 17228
#define TRILL_NONUC_ACCESS__VLAN_IDf 17229
#define TRILL_NONUC_NETWORK_LONG__ASSOCIATED_DATAf 17230
#define TRILL_NONUC_NETWORK_LONG__DATAf 17231
#define TRILL_NONUC_NETWORK_LONG__DEST_TYPEf 17232
#define TRILL_NONUC_NETWORK_LONG__KEYf 17233
#define TRILL_NONUC_NETWORK_LONG__L3MC_INDEXf 17234
#define TRILL_NONUC_NETWORK_LONG__MAC_ADDRESSf 17235
#define TRILL_NONUC_NETWORK_LONG__RESERVED_0f 17236
#define TRILL_NONUC_NETWORK_LONG__TREE_IDf 17237
#define TRILL_NONUC_NETWORK_LONG__TRILL_ACCESS_RECEIVERS_PRESENTf 17238
#define TRILL_NONUC_NETWORK_LONG__VLAN_IDf 17239
#define TRILL_NONUC_NETWORK_SHORT__ASSOCIATED_DATAf 17240
#define TRILL_NONUC_NETWORK_SHORT__DATAf 17241
#define TRILL_NONUC_NETWORK_SHORT__DEST_TYPEf 17242
#define TRILL_NONUC_NETWORK_SHORT__KEYf 17243
#define TRILL_NONUC_NETWORK_SHORT__L3MC_INDEXf 17244
#define TRILL_NONUC_NETWORK_SHORT__RESERVED_0f 17245
#define TRILL_NONUC_NETWORK_SHORT__RESERVED_1f 17246
#define TRILL_NONUC_NETWORK_SHORT__TREE_IDf 17247
#define TRILL_NONUC_NETWORK_SHORT__TRILL_ACCESS_RECEIVERS_PRESENTf 17248
#define TRILL_NONUC_NETWORK_SHORT__VLAN_IDf 17249
#define TRILL_OPTIONS_TOCPUf 17250
#define TRILL_PAYLOAD_HASH_SELECT_Af 17251
#define TRILL_PAYLOAD_HASH_SELECT_Bf 17252
#define TRILL_PAYLOAD_L2_BITMAP_Af 17253
#define TRILL_PAYLOAD_L2_BITMAP_Bf 17254
#define TRILL_PAYLOAD_L3_BITMAP_Af 17255
#define TRILL_PAYLOAD_L3_BITMAP_Bf 17256
#define TRILL_RBRIDGE_LOOKUP_MISS_DROPSf 17257
#define TRILL_RBRIDGE_LOOKUP_MISS_TOCPUf 17258
#define TRILL_RBRIDGE_NICKNAME_INDEXf 17259
#define TRILL_RPF_CHECK_FAIL_DROPSf 17260
#define TRILL_RPF_CHECK_FAIL_TOCPUf 17261
#define TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PAR_ERRf 17262
#define TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PAR_ERRf 17263
#define TRILL_RX_PKTS_PAR_ERRf 17264
#define TRILL_TERMINATION_ALLOWEDf 17265
#define TRILL_TRANSIT_IGMP_MLD_PAYLOAD_TO_CPUf 17266
#define TRILL_TRANSIT_MTU_CHECK_ENHANCEDf 17267
#define TRILL_TREE_PROFILE_PTRf 17268
#define TRILL_TUNNEL_BITMAP_Af 17269
#define TRILL_TUNNEL_BITMAP_Bf 17270
#define TRILL_TUNNEL_HASH_SELECT_Af 17271
#define TRILL_TUNNEL_HASH_SELECT_Bf 17272
#define TRILL_UNEXPECTED_FRAMES_TOCPUf 17273
#define TRIMAC_RESETf 17274
#define TRLf 17275
#define TRPf 17276
#define TRRDf 17277
#define TRSTf 17278
#define TRSTBf 17279
#define TRTWf 17280
#define TRUNKf 17281
#define TRUNK0_OVER_IPMCf 17282
#define TRUNK0_OVER_MCf 17283
#define TRUNK0_OVER_UCf 17284
#define TRUNK0_OVER_VIDf 17285
#define TRUNK1_OVER_IPMCf 17286
#define TRUNK1_OVER_MCf 17287
#define TRUNK1_OVER_UCf 17288
#define TRUNK1_OVER_VIDf 17289
#define TRUNK2_OVER_IPMCf 17290
#define TRUNK2_OVER_MCf 17291
#define TRUNK2_OVER_UCf 17292
#define TRUNK2_OVER_VIDf 17293
#define TRUNK3_OVER_IPMCf 17294
#define TRUNK3_OVER_MCf 17295
#define TRUNK3_OVER_UCf 17296
#define TRUNK3_OVER_VIDf 17297
#define TRUNKENf 17298
#define TRUNKS128f 17299
#define TRUNK_BITMAPf 17300
#define TRUNK_BITMAP_CORRECTED_ERRORf 17301
#define TRUNK_BITMAP_CORRECTED_ERROR_DISINTf 17302
#define TRUNK_BITMAP_ENABLE_ECCf 17303
#define TRUNK_BITMAP_FORCE_UNCORRECTABLE_ERRORf 17304
#define TRUNK_BITMAP_HIf 17305
#define TRUNK_BITMAP_INITf 17306
#define TRUNK_BITMAP_INIT_DONEf 17307
#define TRUNK_BITMAP_LOf 17308
#define TRUNK_BITMAP_M0f 17309
#define TRUNK_BITMAP_M1f 17310
#define TRUNK_BITMAP_PAR_ERRf 17311
#define TRUNK_BITMAP_PMf 17312
#define TRUNK_BITMAP_TMf 17313
#define TRUNK_BITMAP_UNCORRECTED_ERRORf 17314
#define TRUNK_BITMAP_UNCORRECTED_ERROR_DISINTf 17315
#define TRUNK_BITMAP_W0f 17316
#define TRUNK_BITMAP_W1f 17317
#define TRUNK_BITMAP_W2f 17318
#define TRUNK_BITMAP_WWf 17319
#define TRUNK_CFG_VALf 17320
#define TRUNK_EGRESS_MASKf 17321
#define TRUNK_EGRESS_MASK_HIf 17322
#define TRUNK_EGRESS_MASK_LOf 17323
#define TRUNK_EGRESS_MASK_M0f 17324
#define TRUNK_EGRESS_MASK_M1f 17325
#define TRUNK_EGR_MASK_PAR_ERRf 17326
#define TRUNK_EGR_MASK_TMf 17327
#define TRUNK_EGR_MASK_WWf 17328
#define TRUNK_GROUP_PAR_ERRf 17329
#define TRUNK_GROUP_PMf 17330
#define TRUNK_GROUP_SW_TMf 17331
#define TRUNK_GROUP_TMf 17332
#define TRUNK_GROUP_WWf 17333
#define TRUNK_MEMBER_PAR_ERRf 17334
#define TRUNK_MEMBER_PMf 17335
#define TRUNK_MEMBER_TMf 17336
#define TRUNK_POOL_SIZEf 17337
#define TRUST_DOT1Pf 17338
#define TRUST_DOT1P_PTRf 17339
#define TRUST_DSCPf 17340
#define TRUST_DSCP_PTRf 17341
#define TRUST_DSCP_V4f 17342
#define TRUST_DSCP_V6f 17343
#define TRUST_INCOMING_VIDf 17344
#define TRUST_OUTER_DOT1Pf 17345
#define TRUST_OUTER_DOT1P_PTRf 17346
#define TSf 17347
#define TSAMPLEf 17348
#define TSIPLf 17349
#define TSLLD_BPf 17350
#define TSLOTS_IN_EPOCH_COUNTERf 17351
#define TSLOTS_IN_PREV_EPOCHf 17352
#define TSTAGf 17353
#define TSTAG_MASKf 17354
#define TSTAG_VALUEf 17355
#define TSTGDf 17356
#define TSTGD_BPf 17357
#define TSTMODEENf 17358
#define TSTMUXf 17359
#define TS_BURST_SIZEf 17360
#define TS_EVENT_BLOCK_IF_IN_CTXTf 17361
#define TS_FWD_ACTIONf 17362
#define TS_HDR_PARITY_ERR_Af 17363
#define TS_HDR_PARITY_ERR_A_DINSTf 17364
#define TS_HDR_PARITY_ERR_Bf 17365
#define TS_HDR_PARITY_ERR_B_DINSTf 17366
#define TS_HEADER_ENf 17367
#define TS_HOLD_MODEf 17368
#define TS_LENGTHf 17369
#define TS_MSG_BITMAPf 17370
#define TS_NUMf 17371
#define TS_PKTf 17372
#define TS_PKT_TO_CPUf 17373
#define TS_QS_PRI_THROTTLE_HALT_ENf 17374
#define TS_TAG_Af 17375
#define TS_TAG_Bf 17376
#define TS_TAG_MASK_Af 17377
#define TS_TAG_MASK_Bf 17378
#define TS_TAG_PARITY_ENf 17379
#define TS_TEST_CNTf 17380
#define TS_TREX2_DEBUG_ENABLEf 17381
#define TTLf 17382
#define TTL_DROP_CPU_COSf 17383
#define TTL_DROP_TOCPUf 17384
#define TTL_FN_PAR_ERRf 17385
#define TTL_RANGE_CHECK_ENABLEf 17386
#define TTL_RANGE_VALf 17387
#define TTL_THRESHf 17388
#define TTL_THRESHOLDf 17389
#define TTNLf 17390
#define TTNLEf 17391
#define TTNLE_BPf 17392
#define TTNL_BPf 17393
#define TTTLDf 17394
#define TTTLD_BPf 17395
#define TUNNEL_CAM_BIST_DONE_STATUSf 17396
#define TUNNEL_CAM_BIST_ENABLE_BITf 17397
#define TUNNEL_CAM_BIST_GO_STATUSf 17398
#define TUNNEL_CAM_S2_STATUSf 17399
#define TUNNEL_CAM_S3_STATUSf 17400
#define TUNNEL_CAM_S5_STATUSf 17401
#define TUNNEL_CAM_S6_STATUSf 17402
#define TUNNEL_CAM_S8_STATUSf 17403
#define TUNNEL_CLASS_IDf 17404
#define TUNNEL_CPU_COSf 17405
#define TUNNEL_DATAf 17406
#define TUNNEL_DECAP_TYPEf 17407
#define TUNNEL_ERR_TOCPUf 17408
#define TUNNEL_IDf 17409
#define TUNNEL_INDEXf 17410
#define TUNNEL_IPV4_DIP_MASKf 17411
#define TUNNEL_IPV4_SIP_MASKf 17412
#define TUNNEL_IPV6_DIP_MASKf 17413
#define TUNNEL_IPV6_SIP_MASKf 17414
#define TUNNEL_LABELf 17415
#define TUNNEL_MASKf 17416
#define TUNNEL_SAM_BITSf 17417
#define TUNNEL_TOCPUf 17418
#define TUNNEL_TPID_INDEXf 17419
#define TUNNEL_TTLf 17420
#define TUNNEL_TYPEf 17421
#define TUNNEL_URPF_DEFAULTROUTECHECKf 17422
#define TUNNEL_URPF_MODEf 17423
#define TUNNEL_VLAN_IDf 17424
#define TUNNEL_VRF_IDf 17425
#define TUNNEL_VRF_OVERRIDEf 17426
#define TVLANf 17427
#define TVLANDf 17428
#define TVLAND_BPf 17429
#define TVLAN_BPf 17430
#define TVXLTMDf 17431
#define TVXLTMD_BPf 17432
#define TW2RIDLEf 17433
#define TWLf 17434
#define TWRf 17435
#define TWTRf 17436
#define TX0_ACTf 17437
#define TX1_ACTf 17438
#define TX2_ACTf 17439
#define TX3_ACTf 17440
#define TXACTf 17441
#define TXCOSNUMf 17442
#define TXD10G_FIFO_RSTBf 17443
#define TXD1G_FIFO_RSTBf 17444
#define TXENf 17445
#define TXEN0f 17446
#define TXEPORTNUMf 17447
#define TXFIFO_ERRf 17448
#define TXFIFO_EVEN_CORRECTED_ERRORf 17449
#define TXFIFO_EVEN_CORRECTED_ERROR_DINSTf 17450
#define TXFIFO_EVEN_ECC_ERROR_ADDRESSf 17451
#define TXFIFO_EVEN_ENABLE_ECCf 17452
#define TXFIFO_EVEN_FORCE_UNCORRECTABLE_ERRORf 17453
#define TXFIFO_EVEN_TMf 17454
#define TXFIFO_EVEN_UNCORRECTED_ERRORf 17455
#define TXFIFO_EVEN_UNCORRECTED_ERROR_DINSTf 17456
#define TXFIFO_MEMf 17457
#define TXFIFO_MEM0_TMf 17458
#define TXFIFO_MEM1_TMf 17459
#define TXFIFO_MEM_ENf 17460
#define TXFIFO_MEM_ERRf 17461
#define TXFIFO_ODD_CORRECTED_ERRORf 17462
#define TXFIFO_ODD_CORRECTED_ERROR_DINSTf 17463
#define TXFIFO_ODD_ECC_ERROR_ADDRESSf 17464
#define TXFIFO_ODD_ENABLE_ECCf 17465
#define TXFIFO_ODD_FORCE_UNCORRECTABLE_ERRORf 17466
#define TXFIFO_ODD_TMf 17467
#define TXFIFO_ODD_UNCORRECTED_ERRORf 17468
#define TXFIFO_ODD_UNCORRECTED_ERROR_DINSTf 17469
#define TXFIFO_OVERRUNf 17470
#define TXFIFO_RESETf 17471
#define TXFIFO_RSTLf 17472
#define TXFIFO_UNDERRUNf 17473
#define TXIPORTNUMf 17474
#define TXLANESWAPf 17475
#define TXLLFCMSGCNT_STATSf 17476
#define TXPKTCOUNTf 17477
#define TXPKTCOUNT_ENf 17478
#define TXPKTCOUNT_SELf 17479
#define TXPLL_LOCKf 17480
#define TXPORTNUMf 17481
#define TXPRf 17482
#define TXRESETf 17483
#define TX_32CHANNELSf 17484
#define TX_ADDR_INSf 17485
#define TX_ANY_STARTf 17486
#define TX_BYTE_SWAPf 17487
#define TX_CRC_CORUPT_ENf 17488
#define TX_CRC_PROGRAMf 17489
#define TX_DEBUGf 17490
#define TX_DEST_PORTf 17491
#define TX_DEST_PORT_ENABLEf 17492
#define TX_DLL90_LOCKEDf 17493
#define TX_DLLDSKW_LOCKEDf 17494
#define TX_DMA_ABORT_NEEDS_CLEANUPf 17495
#define TX_EARLY_SOT_ERRORf 17496
#define TX_EARLY_SOT_ERROR_DISINTf 17497
#define TX_ENf 17498
#define TX_ENAf 17499
#define TX_ENABLEf 17500
#define TX_ENABLE_BMPf 17501
#define TX_FATAL_ERROR_STATEf 17502
#define TX_FATAL_ERROR_STATE_ENf 17503
#define TX_FIFO_AFULL_THRESHf 17504
#define TX_FIFO_ERRORf 17505
#define TX_FIFO_EVEN_AFULL_THRESH_REACHEDf 17506
#define TX_FIFO_EVEN_OVERFLOWf 17507
#define TX_FIFO_EVEN_UNDERRUNf 17508
#define TX_FIFO_MEMf 17509
#define TX_FIFO_MEM0_TMf 17510
#define TX_FIFO_MEM1_TMf 17511
#define TX_FIFO_MEM_ECC_ENf 17512
#define TX_FIFO_MEM_ERRf 17513
#define TX_FIFO_ODD_AFULL_THRESH_REACHEDf 17514
#define TX_FIFO_ODD_OVERFLOWf 17515
#define TX_FIFO_ODD_UNDERRUNf 17516
#define TX_FIFO_RESETf 17517
#define TX_FIFO_UNDERRUN_CHK_ENf 17518
#define TX_HCFC_ENf 17519
#define TX_HCFC_MSG_OVERFLOWf 17520
#define TX_HEC_ERR_CNTf 17521
#define TX_HG_RMOD0f 17522
#define TX_HG_RMOD1f 17523
#define TX_HG_RMOD2f 17524
#define TX_HG_RMOD3f 17525
#define TX_IPG_LENGTHf 17526
#define TX_LAUNCH_ENf 17527
#define TX_LLFC_ENf 17528
#define TX_LLFC_FC_OBJ_LOGICALf 17529
#define TX_LLFC_MSG_OVERFLOWf 17530
#define TX_LLFC_MSG_TYPE_LOGICALf 17531
#define TX_MIB_COUNTER_MEM0_TMf 17532
#define TX_MIB_COUNTER_MEM1_TMf 17533
#define TX_MODEf 17534
#define TX_PAUf 17535
#define TX_PAUSE_BIT_POSf 17536
#define TX_PAUSE_CAPABILITYf 17537
#define TX_PAUSE_ENf 17538
#define TX_PAUSE_OVERRIDE_CONTROLf 17539
#define TX_PAUSE_STATUS_CHANGEf 17540
#define TX_PAUSE_STAT_MODf 17541
#define TX_PFC_ENf 17542
#define TX_PKT_OVERFLOWf 17543
#define TX_PKT_UNDERFLOWf 17544
#define TX_PLL_LOCKf 17545
#define TX_POLARITYf 17546
#define TX_PORTS_NUMf 17547
#define TX_PREAMBLEf 17548
#define TX_PWRDWNf 17549
#define TX_STATUSf 17550
#define TX_STATUS_DISINTf 17551
#define TX_STAT_BAD_PKT_PERR_COUNTf 17552
#define TX_STAT_BYTE_COUNTf 17553
#define TX_STAT_EQMTU_PKT_COUNTf 17554
#define TX_STAT_GTMTU_PKT_COUNTf 17555
#define TX_STAT_PKT_COUNTf 17556
#define TX_TEST_CNTf 17557
#define TX_THROTTLE0f 17558
#define TX_THROTTLE1f 17559
#define TX_TREX2_DEBUG_ENABLEf 17560
#define TX_TS_DATAf 17561
#define TX_TS_FIFO_EMPTYf 17562
#define TX_TS_FIFO_FULLf 17563
#define TX_TS_FIFO_OVERFLOWf 17564
#define TX_XOFF_LHf 17565
#define TYPf 17566
#define TYPEf 17567
#define TYPE0f 17568
#define TYPE1f 17569
#define TYPE10f 17570
#define TYPE11f 17571
#define TYPE12f 17572
#define TYPE13f 17573
#define TYPE14f 17574
#define TYPE15f 17575
#define TYPE2f 17576
#define TYPE3f 17577
#define TYPE4f 17578
#define TYPE5f 17579
#define TYPE6f 17580
#define TYPE7f 17581
#define TYPE8f 17582
#define TYPE9f 17583
#define TYPELOOKUP_CORRECTED_ERRORf 17584
#define TYPELOOKUP_CORRECTED_ERROR_DISINTf 17585
#define TYPELOOKUP_ECC_ERROR_ADDRESSf 17586
#define TYPELOOKUP_ENABLE_ECCf 17587
#define TYPELOOKUP_FORCE_UNCORRECTABLE_ERRORf 17588
#define TYPELOOKUP_UNCORRECTED_ERRORf 17589
#define TYPELOOKUP_UNCORRECTED_ERROR_DISINTf 17590
#define TYPE_MEM_TMf 17591
#define TZQf 17592
#define T_1f 17593
#define UCBITMAPf 17594
#define UCMEM_CTRL_RESERVEDf 17595
#define UCQRPERRf 17596
#define UCQRPERRORPOINTERf 17597
#define UCQWPERRf 17598
#define UCQWPERRORPOINTERf 17599
#define UCQ_COS_QEMPTYf 17600
#define UCQ_EXTCOS1_QEMPTYf 17601
#define UC_COS0_10_BMPf 17602
#define UC_COS1f 17603
#define UC_COS2f 17604
#define UC_COS_ENf 17605
#define UC_COUNTERf 17606
#define UC_DATAf 17607
#define UC_ENABLEf 17608
#define UC_METER_INDEXf 17609
#define UC_QM_ENf 17610
#define UC_Q_CONFIG1f 17611
#define UC_SC_ENf 17612
#define UC_THRESH_HIf 17613
#define UC_THRESH_LOf 17614
#define UC_TMf 17615
#define UC_TRILL_HDR_MC_MACDA_DROPf 17616
#define UC_TRUNK_HASH_USE_SRC_PORTf 17617
#define UDF1_ADD_GRE_OPTIONS0f 17618
#define UDF1_ADD_GRE_OPTIONS1f 17619
#define UDF1_ADD_GRE_OPTIONS2f 17620
#define UDF1_ADD_GRE_OPTIONS3f 17621
#define UDF1_ADD_IPV4_OPTIONS0f 17622
#define UDF1_ADD_IPV4_OPTIONS1f 17623
#define UDF1_ADD_IPV4_OPTIONS2f 17624
#define UDF1_ADD_IPV4_OPTIONS3f 17625
#define UDF1_BASE_OFFSET_0f 17626
#define UDF1_BASE_OFFSET_1f 17627
#define UDF1_BASE_OFFSET_2f 17628
#define UDF1_BASE_OFFSET_3f 17629
#define UDF1_BASE_OFFSET_4f 17630
#define UDF1_BASE_OFFSET_5f 17631
#define UDF1_BASE_OFFSET_6f 17632
#define UDF1_BASE_OFFSET_7f 17633
#define UDF1_OFFSET0f 17634
#define UDF1_OFFSET1f 17635
#define UDF1_OFFSET2f 17636
#define UDF1_OFFSET3f 17637
#define UDF1_OFFSET4f 17638
#define UDF1_OFFSET5f 17639
#define UDF1_OFFSET6f 17640
#define UDF1_OFFSET7f 17641
#define UDF2_ADD_GRE_OPTIONS0f 17642
#define UDF2_ADD_GRE_OPTIONS1f 17643
#define UDF2_ADD_GRE_OPTIONS2f 17644
#define UDF2_ADD_GRE_OPTIONS3f 17645
#define UDF2_ADD_IPV4_OPTIONS0f 17646
#define UDF2_ADD_IPV4_OPTIONS1f 17647
#define UDF2_ADD_IPV4_OPTIONS2f 17648
#define UDF2_ADD_IPV4_OPTIONS3f 17649
#define UDF2_BASE_OFFSET_0f 17650
#define UDF2_BASE_OFFSET_1f 17651
#define UDF2_BASE_OFFSET_2f 17652
#define UDF2_BASE_OFFSET_3f 17653
#define UDF2_BASE_OFFSET_4f 17654
#define UDF2_BASE_OFFSET_5f 17655
#define UDF2_BASE_OFFSET_6f 17656
#define UDF2_BASE_OFFSET_7f 17657
#define UDF2_OFFSET0f 17658
#define UDF2_OFFSET1f 17659
#define UDF2_OFFSET2f 17660
#define UDF2_OFFSET3f 17661
#define UDF2_OFFSET4f 17662
#define UDF2_OFFSET5f 17663
#define UDF2_OFFSET6f 17664
#define UDF2_OFFSET7f 17665
#define UDF_CORRECTED_ERRORf 17666
#define UDF_CORRECTED_ERROR_DISINTf 17667
#define UDF_ECC_ERROR_ADDRESSf 17668
#define UDF_ENABLE_ECCf 17669
#define UDF_FORCE_UNCORRECTABLE_ERRORf 17670
#define UDF_INITf 17671
#define UDF_INIT_DONEf 17672
#define UDF_PORT_GROUP_IDf 17673
#define UDF_TMf 17674
#define UDF_UNCORRECTED_ERRORf 17675
#define UDF_UNCORRECTED_ERROR_DISINTf 17676
#define UDPf 17677
#define UDP_DST_PORTf 17678
#define UDP_MAXf 17679
#define UDP_MINf 17680
#define UDP_PROTOCOL0f 17681
#define UDP_PROTOCOL1f 17682
#define UDP_SPORT_EQ_DPORT_ENABLEf 17683
#define UDP_SRCf 17684
#define UDP_SRC_PORTf 17685
#define UDP_TUNNELf 17686
#define UDP_TUNNEL_TYPEf 17687
#define UDP_TUN_SPf 17688
#define UFLOW_A_0_CORRECTED_ERRORf 17689
#define UFLOW_A_0_CORRECTED_ERROR_DISINTf 17690
#define UFLOW_A_0_ENABLE_ECCf 17691
#define UFLOW_A_0_FORCE_UNCORRECTABLE_ERRORf 17692
#define UFLOW_A_0_INITf 17693
#define UFLOW_A_0_INIT_DONEf 17694
#define UFLOW_A_0_UNCORRECTED_ERRORf 17695
#define UFLOW_A_0_UNCORRECTED_ERROR_DISINTf 17696
#define UFLOW_A_1_CORRECTED_ERRORf 17697
#define UFLOW_A_1_CORRECTED_ERROR_DISINTf 17698
#define UFLOW_A_1_ENABLE_ECCf 17699
#define UFLOW_A_1_FORCE_UNCORRECTABLE_ERRORf 17700
#define UFLOW_A_1_INITf 17701
#define UFLOW_A_1_INIT_DONEf 17702
#define UFLOW_A_1_UNCORRECTED_ERRORf 17703
#define UFLOW_A_1_UNCORRECTED_ERROR_DISINTf 17704
#define UFLOW_A_AGING_ERRORf 17705
#define UFLOW_A_AGING_ERROR_DISINTf 17706
#define UFLOW_B_0_CORRECTED_ERRORf 17707
#define UFLOW_B_0_CORRECTED_ERROR_DISINTf 17708
#define UFLOW_B_0_ENABLE_ECCf 17709
#define UFLOW_B_0_FORCE_UNCORRECTABLE_ERRORf 17710
#define UFLOW_B_0_INITf 17711
#define UFLOW_B_0_INIT_DONEf 17712
#define UFLOW_B_0_UNCORRECTED_ERRORf 17713
#define UFLOW_B_0_UNCORRECTED_ERROR_DISINTf 17714
#define UFLOW_B_1_CORRECTED_ERRORf 17715
#define UFLOW_B_1_CORRECTED_ERROR_DISINTf 17716
#define UFLOW_B_1_ENABLE_ECCf 17717
#define UFLOW_B_1_FORCE_UNCORRECTABLE_ERRORf 17718
#define UFLOW_B_1_INITf 17719
#define UFLOW_B_1_INIT_DONEf 17720
#define UFLOW_B_1_UNCORRECTED_ERRORf 17721
#define UFLOW_B_1_UNCORRECTED_ERROR_DISINTf 17722
#define UFLOW_B_AGING_ERRORf 17723
#define UFLOW_B_AGING_ERROR_DISINTf 17724
#define UFLOW_DCMf 17725
#define UFLOW_INVALID_DROPf 17726
#define UFLOW_INVALID_DROP_DISINTf 17727
#define UFLOW_INVALID_DROP_SELf 17728
#define UFLOW_PMf 17729
#define UFLOW_TMf 17730
#define UGf 17731
#define UHSM_CFGf 17732
#define UIPMC_TOCPUf 17733
#define UMAN_EP_FLSH_WAIT_CNTRf 17734
#define UMAN_IP_FLSH_WAIT_CNTRf 17735
#define UMAN_LINKUP_DLY_CNTRf 17736
#define UMC_IDXf 17737
#define UMC_INDEXf 17738
#define UMC_TOCPUf 17739
#define UMC_TRILL_NETWORK_RECEIVERS_PRESENTf 17740
#define UNCONTROLLEDf 17741
#define UNDERFLOW_FIFO_NUMf 17742
#define UNDERFLOW_HAPPENEDf 17743
#define UNIFORM_HG_TRUNK_DIST_ENABLEf 17744
#define UNIFORM_TRUNK_DIST_ENABLEf 17745
#define UNIMAC_HD_ECO_ENABLEf 17746
#define UNKNOWN_HGI_BITMAP_PAR_ERRf 17747
#define UNKNOWN_HGI_BITMAP_TMf 17748
#define UNKNOWN_HGI_BMAPf 17749
#define UNKNOWN_INGRESS_RBRIDGE_DROPf 17750
#define UNKNOWN_IPMC_ENABLEf 17751
#define UNKNOWN_IPMC_METER_INDEXf 17752
#define UNKNOWN_IPV4_MC_TOCPUf 17753
#define UNKNOWN_IPV6_MC_TOCPUf 17754
#define UNKNOWN_L2MC_ENABLEf 17755
#define UNKNOWN_L2MC_METER_INDEXf 17756
#define UNKNOWN_MCAST_BLOCK_MASK_PAR_ERRf 17757
#define UNKNOWN_MCAST_BLOCK_MASK_TMf 17758
#define UNKNOWN_MCAST_MASK_SELf 17759
#define UNKNOWN_OPCODE_BITMAPf 17760
#define UNKNOWN_OPCODE_ENABLEf 17761
#define UNKNOWN_PPD_FIELD_BITMAP_Af 17762
#define UNKNOWN_PPD_FIELD_BITMAP_Bf 17763
#define UNKNOWN_TUNNEL_IPMC_DROPf 17764
#define UNKNOWN_UCAST_BLOCK_MASK_PAR_ERRf 17765
#define UNKNOWN_UCAST_BLOCK_MASK_TMf 17766
#define UNKNOWN_UCAST_MASK_SELf 17767
#define UNMANAGED_MODEf 17768
#define UNMAPPED_ERRORf 17769
#define UNMAPPED_ERROR_DISINTf 17770
#define UNMOD_PKT_VALIDf 17771
#define UNRESOLVEDL3SRC_TOCPUf 17772
#define UNTAGf 17773
#define UNTAG_ALL_RCV_ENf 17774
#define UNTAG_ENf 17775
#define UNTAG_PAYLOADf 17776
#define UNTAG_PKTf 17777
#define UNTAG_VLANf 17778
#define UNUSEDf 17779
#define UNUSED1f 17780
#define UNUSED2f 17781
#define UNUSED_0f 17782
#define UNUSED_16f 17783
#define UNUSED_18f 17784
#define UNUSED_20f 17785
#define UNUSED_22f 17786
#define UNUSED_23f 17787
#define UNUSED_31_28f 17788
#define UNUSED_47_17f 17789
#define UNUSED_IVIDf 17790
#define UNUSED_MODEf 17791
#define UNUSED_NEXT_HOP_INDEXf 17792
#define UNUSED_SOURCE_VPf 17793
#define UPDATEf 17794
#define UPDATE_DSCPf 17795
#define UPDATE_HG_FABRIC_SRC_FOR_L2f 17796
#define UPDATE_HG_FABRIC_SRC_FOR_L3f 17797
#define UPDATE_IPf 17798
#define UPDATE_PW_INIT_COUNTERSf 17799
#define UPDATE_SECTAG_TCIf 17800
#define UPDATE_VLAN_PRI_CFIf 17801
#define UPD_TSf 17802
#define UPK_PEf 17803
#define UPK_PE_CLRf 17804
#define UPK_PE_ENf 17805
#define UPLINKf 17806
#define UPLINK_PORT_BLOCK_MASKf 17807
#define UPLINK_SELECTf 17808
#define UPPER_BOUNDSf 17809
#define UPPER_LIMITf 17810
#define UPPER_NEXT_HOP_INDEX0f 17811
#define UPPER_NEXT_HOP_INDEX1f 17812
#define UPR_S_RF_BITSf 17813
#define URPFf 17814
#define URPF_COUNTf 17815
#define URPF_DEFAULTROUTECHECKf 17816
#define URPF_MISS_TOCPUf 17817
#define URPF_MODEf 17818
#define USEf 17819
#define USED_GLOBAL_SHAREDf 17820
#define USED_PORT_SHAREDf 17821
#define USER_LENGTHf 17822
#define USE_468_FROM_PLL468f 17823
#define USE_CRCf 17824
#define USE_DEFAULT_DPf 17825
#define USE_DEFAULT_ECNf 17826
#define USE_DEFAULT_INDEXf 17827
#define USE_DEST_PORTf 17828
#define USE_EPC_LINK_BMPf 17829
#define USE_EXPf 17830
#define USE_FLOW_HASHf 17831
#define USE_FLOW_METER_IDXf 17832
#define USE_GRANT_SCENARIO_FOR_BOUNDARYf 17833
#define USE_IGR_PAUSE_FRAME_DETf 17834
#define USE_INCOMING_DOT1Pf 17835
#define USE_INNER_PRIf 17836
#define USE_INPUT_PRIORIYf 17837
#define USE_IP_LENGTHf 17838
#define USE_IVID_AS_OVIDf 17839
#define USE_LEARN_VIDf 17840
#define USE_LEN_ADJ_IDXf 17841
#define USE_MC_GROUPf 17842
#define USE_MH_INTERNAL_PRIf 17843
#define USE_MH_PKT_PRIf 17844
#define USE_MH_PRIORITYf 17845
#define USE_MH_VIDf 17846
#define USE_OLD_LIMIT_COUNTEDf 17847
#define USE_OLD_REMOTEf 17848
#define USE_OUTER_HDR_DSCPf 17849
#define USE_OUTER_HDR_TTLf 17850
#define USE_PORT_TABLE_GROUP_IDf 17851
#define USE_PPD3_DROP_ENABLEf 17852
#define USE_PPD3_DSCP_ENABLEf 17853
#define USE_PPD3_PKT_PRI_ENABLEf 17854
#define USE_PPD_SOURCEf 17855
#define USE_QM_FOR_COS_SELf 17856
#define USE_QM_FOR_MH_PRIf 17857
#define USE_RBRIDGES_NICKNAMES_TABLEf 17858
#define USE_SA_TABLE_FOR_SBUS_MEMRDf 17859
#define USE_SC_FOR_COS_SELf 17860
#define USE_SC_FOR_MH_PRIf 17861
#define USE_SERVICE_CTR_IDXf 17862
#define USE_SVPf 17863
#define USE_TAGGED_HEADERf 17864
#define USE_TCP_UDP_PORTSf 17865
#define USE_TUNNEL_DSCPf 17866
#define USE_TUNNEL_PHBf 17867
#define USE_UPPERf 17868
#define USE_VFP_CLASS_IDf 17869
#define USE_VFP_CLASS_ID_Hf 17870
#define USE_VFP_CLASS_ID_Lf 17871
#define USE_VFP_VRF_IDf 17872
#define USE_VINTF_CTR_IDXf 17873
#define USE_VLANf 17874
#define USE_VLAN_ING_PORT_BITMAPf 17875
#define UT_BITMAPf 17876
#define UT_BITMAP_HIf 17877
#define UT_BITMAP_LOf 17878
#define UT_BITMAP_M0f 17879
#define UT_BITMAP_M1f 17880
#define UT_BITMAP_W0f 17881
#define UT_BITMAP_W1f 17882
#define UT_BITMAP_W2f 17883
#define UT_ICFI_ACTIONf 17884
#define UT_IPRI_ACTIONf 17885
#define UT_ITAG_ACTIONf 17886
#define UT_OCFI_ACTIONf 17887
#define UT_OPRI_ACTIONf 17888
#define UT_OTAG_ACTIONf 17889
#define UT_PORT_BITMAPf 17890
#define UT_PORT_BITMAP_HIf 17891
#define UT_PORT_BITMAP_LOf 17892
#define UT_PORT_BITMAP_W0f 17893
#define UT_PORT_BITMAP_W1f 17894
#define UT_PORT_BITMAP_W2f 17895
#define UUCAST_TOCPUf 17896
#define UUC_IDXf 17897
#define UUC_INDEXf 17898
#define UUC_TRILL_NETWORK_RECEIVERS_PRESENTf 17899
#define UVLAN_TOCPUf 17900
#define Vf 17901
#define V0f 17902
#define V1f 17903
#define V2f 17904
#define V3f 17905
#define V4DSTMISS_TOCPUf 17906
#define V4IPMC_ENABLEf 17907
#define V4IPMC_L2_ENABLEf 17908
#define V4L3DSTMISS_TOCPUf 17909
#define V4L3ERR_TOCPUf 17910
#define V4L3_ENABLEf 17911
#define V4_BOUNDARYf 17912
#define V4_ENABLEf 17913
#define V6f 17914
#define V6DSTMISS_TOCPUf 17915
#define V6IPMC_ENABLEf 17916
#define V6IPMC_L2_ENABLEf 17917
#define V6L3DSTMISS_TOCPUf 17918
#define V6L3ERR_TOCPUf 17919
#define V6L3_ENABLEf 17920
#define V6_0f 17921
#define V6_1f 17922
#define V6_2f 17923
#define V6_3f 17924
#define V6_BOUNDARYf 17925
#define V6_ENABLEf 17926
#define V6_EN_L2FWD_4NONROUTABLEf 17927
#define VALIDf 17928
#define VALID0f 17929
#define VALID1f 17930
#define VALIDATE_FRAMEf 17931
#define VALIDMASKf 17932
#define VALID_0f 17933
#define VALID_1f 17934
#define VALID_10f 17935
#define VALID_11f 17936
#define VALID_12f 17937
#define VALID_13f 17938
#define VALID_14f 17939
#define VALID_15f 17940
#define VALID_2f 17941
#define VALID_3f 17942
#define VALID_4f 17943
#define VALID_5f 17944
#define VALID_6f 17945
#define VALID_7f 17946
#define VALID_8f 17947
#define VALID_9f 17948
#define VALID_BITf 17949
#define VALID_DEQ_PLANE_A_CNTf 17950
#define VALID_DEQ_PLANE_B_CNTf 17951
#define VALID_ENTRIESf 17952
#define VALID_LOWERf 17953
#define VALID_RANGE_BITMAPf 17954
#define VALID_UPPERf 17955
#define VALUEf 17956
#define VALUE0f 17957
#define VALUE1f 17958
#define VALUE10f 17959
#define VALUE11f 17960
#define VALUE12f 17961
#define VALUE13f 17962
#define VALUE14f 17963
#define VALUE15f 17964
#define VALUE2f 17965
#define VALUE3f 17966
#define VALUE4f 17967
#define VALUE5f 17968
#define VALUE6f 17969
#define VALUE7f 17970
#define VALUE8f 17971
#define VALUE9f 17972
#define VBMf 17973
#define VCDL_RX_BYPASSf 17974
#define VCDL_RX_OFFSETf 17975
#define VCDL_TX_BYPASSf 17976
#define VCDL_TX_OFFSETf 17977
#define VCLABELf 17978
#define VCLABELMISS_TOCPUf 17979
#define VCODIV2f 17980
#define VCO_RNGf 17981
#define VC_AND_SWAP_INDEXf 17982
#define VC_ENf 17983
#define VC_LABELf 17984
#define VC_LABEL_VALIDf 17985
#define VERf 17986
#define VERSIONf 17987
#define VERSION_NUMf 17988
#define VERSION_NUM_CHECK_ENf 17989
#define VER_CHECK_CTRLf 17990
#define VFIf 17991
#define VFI_1_INTRf 17992
#define VFI_1_PAR_INTRf 17993
#define VFI_1_PMf 17994
#define VFI_1_TMf 17995
#define VFI_GROUPf 17996
#define VFI_IDf 17997
#define VFI_INTRf 17998
#define VFI_PAR_ERRf 17999
#define VFI_PMf 18000
#define VFI_SHADOWf 18001
#define VFI_TMf 18002
#define VFI_VALIDf 18003
#define VFPf 18004
#define VFPDRf 18005
#define VFP_CLASS_IDf 18006
#define VFP_CLASS_ID_Hf 18007
#define VFP_CLASS_ID_Lf 18008
#define VFP_ENABLEf 18009
#define VFP_MATCHED_RULEf 18010
#define VFP_POLICY_PAR_ERRf 18011
#define VFP_POLICY_TABLE_INTRf 18012
#define VFP_PORT_GROUP_IDf 18013
#define VFP_PRI_ACTION_FB2_MODEf 18014
#define VFP_VRF_IDf 18015
#define VFP_VRF_ID_UNSEDf 18016
#define VIDf 18017
#define VIDBITMAPf 18018
#define VID_OR_PORTf 18019
#define VIF__ASSOCIATED_DATAf 18020
#define VIF__CLASS_IDf 18021
#define VIF__CPUf 18022
#define VIF__DATAf 18023
#define VIF__DESTINATIONf 18024
#define VIF__DEST_TYPEf 18025
#define VIF__DISABLE_VLAN_CHECKSf 18026
#define VIF__DST_DISCARDf 18027
#define VIF__DST_VIFf 18028
#define VIF__DUMMYf 18029
#define VIF__DUMMY_INDEXf 18030
#define VIF__GLPf 18031
#define VIF__KEYf 18032
#define VIF__L2MC_PTRf 18033
#define VIF__L3_IIFf 18034
#define VIF__MAC_BLOCK_INDEXf 18035
#define VIF__MODULE_IDf 18036
#define VIF__MPLS_ACTIONf 18037
#define VIF__NAMESPACEf 18038
#define VIF__NEW_ICFIf 18039
#define VIF__NEW_IPRIf 18040
#define VIF__NEW_IVIDf 18041
#define VIF__NEW_OCFIf 18042
#define VIF__NEW_OPRIf 18043
#define VIF__NEW_OVIDf 18044
#define VIF__NEW_VLAN_IDf 18045
#define VIF__OPRIf 18046
#define VIF__Pf 18047
#define VIF__PENDINGf 18048
#define VIF__PORT_NUMf 18049
#define VIF__PRIf 18050
#define VIF__REMOTE_TRUNKf 18051
#define VIF__RESERVED_0f 18052
#define VIF__RPEf 18053
#define VIF__SCPf 18054
#define VIF__SOURCE_VPf 18055
#define VIF__SRC_DISCARDf 18056
#define VIF__SRC_VIFf 18057
#define VIF__STATIC_BITf 18058
#define VIF__Tf 18059
#define VIF__TAG_ACTION_PROFILE_PTRf 18060
#define VIF__TGIDf 18061
#define VIF__USE_AS_DEFAULT_VLANf 18062
#define VIF__USE_VINTF_CTR_IDXf 18063
#define VIF__VINTF_CTR_IDXf 18064
#define VIF__VLANf 18065
#define VIF__VPGf 18066
#define VIF__VPG_TYPEf 18067
#define VINTFCTR_PAR_ENf 18068
#define VINTF_CTR_IDXf 18069
#define VINTF_CTR_TMf 18070
#define VIRTUAL_PORT_ENf 18071
#define VIRTUAL_PORT_LEARNING_CLASSf 18072
#define VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBERf 18073
#define VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBER_ENTRY_0f 18074
#define VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBER_ENTRY_1f 18075
#define VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBER_ENTRY_2f 18076
#define VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUPf 18077
#define VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUP_ENTRY_0f 18078
#define VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUP_ENTRY_1f 18079
#define VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUP_ENTRY_2f 18080
#define VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBERf 18081
#define VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBER_ENTRY_0f 18082
#define VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBER_ENTRY_1f 18083
#define VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBER_ENTRY_2f 18084
#define VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUPf 18085
#define VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUP_ENTRY_0f 18086
#define VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUP_ENTRY_1f 18087
#define VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUP_ENTRY_2f 18088
#define VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBERf 18089
#define VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBER_ENTRY_0f 18090
#define VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBER_ENTRY_1f 18091
#define VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBER_ENTRY_2f 18092
#define VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUPf 18093
#define VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUP_ENTRY_0f 18094
#define VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUP_ENTRY_1f 18095
#define VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUP_ENTRY_2f 18096
#define VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBERf 18097
#define VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBER_ENTRY_0f 18098
#define VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBER_ENTRY_1f 18099
#define VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBER_ENTRY_2f 18100
#define VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUPf 18101
#define VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUP_ENTRY_0f 18102
#define VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUP_ENTRY_1f 18103
#define VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUP_ENTRY_2f 18104
#define VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBERf 18105
#define VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBER_ENTRY_0f 18106
#define VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBER_ENTRY_1f 18107
#define VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBER_ENTRY_2f 18108
#define VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUPf 18109
#define VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUP_ENTRY_0f 18110
#define VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUP_ENTRY_1f 18111
#define VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUP_ENTRY_2f 18112
#define VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBERf 18113
#define VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBER_ENTRY_0f 18114
#define VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBER_ENTRY_1f 18115
#define VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBER_ENTRY_2f 18116
#define VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUPf 18117
#define VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUP_ENTRY_0f 18118
#define VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUP_ENTRY_1f 18119
#define VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUP_ENTRY_2f 18120
#define VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBERf 18121
#define VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBER_ENTRY_0f 18122
#define VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBER_ENTRY_1f 18123
#define VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBER_ENTRY_2f 18124
#define VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUPf 18125
#define VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUP_ENTRY_0f 18126
#define VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUP_ENTRY_1f 18127
#define VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUP_ENTRY_2f 18128
#define VIRTUAL_SLICE_16_PHYSICAL_SLICE_NUMBER_ENTRY_0f 18129
#define VIRTUAL_SLICE_16_PHYSICAL_SLICE_NUMBER_ENTRY_1f 18130
#define VIRTUAL_SLICE_16_PHYSICAL_SLICE_NUMBER_ENTRY_2f 18131
#define VIRTUAL_SLICE_16_VIRTUAL_SLICE_GROUP_ENTRY_0f 18132
#define VIRTUAL_SLICE_16_VIRTUAL_SLICE_GROUP_ENTRY_1f 18133
#define VIRTUAL_SLICE_16_VIRTUAL_SLICE_GROUP_ENTRY_2f 18134
#define VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBERf 18135
#define VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBER_ENTRY_0f 18136
#define VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBER_ENTRY_1f 18137
#define VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBER_ENTRY_2f 18138
#define VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUPf 18139
#define VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUP_ENTRY_0f 18140
#define VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUP_ENTRY_1f 18141
#define VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUP_ENTRY_2f 18142
#define VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBERf 18143
#define VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBER_ENTRY_0f 18144
#define VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBER_ENTRY_1f 18145
#define VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBER_ENTRY_2f 18146
#define VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUPf 18147
#define VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUP_ENTRY_0f 18148
#define VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUP_ENTRY_1f 18149
#define VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUP_ENTRY_2f 18150
#define VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBERf 18151
#define VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBER_ENTRY_0f 18152
#define VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBER_ENTRY_1f 18153
#define VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBER_ENTRY_2f 18154
#define VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUPf 18155
#define VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUP_ENTRY_0f 18156
#define VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUP_ENTRY_1f 18157
#define VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUP_ENTRY_2f 18158
#define VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBERf 18159
#define VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBER_ENTRY_0f 18160
#define VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBER_ENTRY_1f 18161
#define VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBER_ENTRY_2f 18162
#define VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUPf 18163
#define VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUP_ENTRY_0f 18164
#define VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUP_ENTRY_1f 18165
#define VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUP_ENTRY_2f 18166
#define VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBERf 18167
#define VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBER_ENTRY_0f 18168
#define VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBER_ENTRY_1f 18169
#define VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBER_ENTRY_2f 18170
#define VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUPf 18171
#define VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUP_ENTRY_0f 18172
#define VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUP_ENTRY_1f 18173
#define VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUP_ENTRY_2f 18174
#define VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBERf 18175
#define VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBER_ENTRY_0f 18176
#define VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBER_ENTRY_1f 18177
#define VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBER_ENTRY_2f 18178
#define VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUPf 18179
#define VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUP_ENTRY_0f 18180
#define VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUP_ENTRY_1f 18181
#define VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUP_ENTRY_2f 18182
#define VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBERf 18183
#define VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBER_ENTRY_0f 18184
#define VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBER_ENTRY_1f 18185
#define VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBER_ENTRY_2f 18186
#define VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUPf 18187
#define VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUP_ENTRY_0f 18188
#define VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUP_ENTRY_1f 18189
#define VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUP_ENTRY_2f 18190
#define VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBERf 18191
#define VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBER_ENTRY_0f 18192
#define VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBER_ENTRY_1f 18193
#define VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBER_ENTRY_2f 18194
#define VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUPf 18195
#define VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUP_ENTRY_0f 18196
#define VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUP_ENTRY_1f 18197
#define VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUP_ENTRY_2f 18198
#define VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBERf 18199
#define VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBER_ENTRY_0f 18200
#define VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBER_ENTRY_1f 18201
#define VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBER_ENTRY_2f 18202
#define VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUPf 18203
#define VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUP_ENTRY_0f 18204
#define VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUP_ENTRY_1f 18205
#define VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUP_ENTRY_2f 18206
#define VLANf 18207
#define VLAN__ASSOCIATED_DATAf 18208
#define VLAN__CLASS_IDf 18209
#define VLAN__CPUf 18210
#define VLAN__DATAf 18211
#define VLAN__DESTINATIONf 18212
#define VLAN__DESTINATION_1f 18213
#define VLAN__DEST_TYPEf 18214
#define VLAN__DEST_TYPE_1f 18215
#define VLAN__DST_DISCARDf 18216
#define VLAN__DUMMY_INDEXf 18217
#define VLAN__EH_QUEUE_TAGf 18218
#define VLAN__EH_TAG_TYPEf 18219
#define VLAN__EH_TMf 18220
#define VLAN__IVIDf 18221
#define VLAN__KEYf 18222
#define VLAN__L3f 18223
#define VLAN__LIMIT_COUNTEDf 18224
#define VLAN__MAC_BLOCK_INDEXf 18225
#define VLAN__MIRRORf 18226
#define VLAN__MIRROR0f 18227
#define VLAN__MIRROR1f 18228
#define VLAN__MODULE_IDf 18229
#define VLAN__MODULE_ID_1f 18230
#define VLAN__OVIDf 18231
#define VLAN__PENDINGf 18232
#define VLAN__PORT_NUMf 18233
#define VLAN__PORT_NUM_1f 18234
#define VLAN__PRIf 18235
#define VLAN__REMOTEf 18236
#define VLAN__REMOTE_TRUNKf 18237
#define VLAN__REMOTE_TRUNK_1f 18238
#define VLAN__RESERVED_1f 18239
#define VLAN__RPEf 18240
#define VLAN__SCPf 18241
#define VLAN__SRC_DISCARDf 18242
#define VLAN__STATIC_BITf 18243
#define VLAN__Tf 18244
#define VLAN__TGIDf 18245
#define VLAN__TGID_1f 18246
#define VLAN__T_1f 18247
#define VLAN__VPGf 18248
#define VLAN__VPG_1f 18249
#define VLAN__VPG_TYPEf 18250
#define VLAN__VPG_TYPE_1f 18251
#define VLANDRf 18252
#define VLANDR_DISINTf 18253
#define VLANDR_SELf 18254
#define VLANERRf 18255
#define VLANIDf 18256
#define VLANTBLERRORINSTANCEf 18257
#define VLANTBLERRORPOINTERf 18258
#define VLAN_ASSIGN_POLICYf 18259
#define VLAN_BLOCK_ENf 18260
#define VLAN_CC_OR_PBTf 18261
#define VLAN_CFIf 18262
#define VLAN_CHECK_ENf 18263
#define VLAN_CLASS_IDf 18264
#define VLAN_CORRECTED_ERRORf 18265
#define VLAN_CORRECTED_ERROR_DISINTf 18266
#define VLAN_COSf 18267
#define VLAN_COS_MAP_PAR_ERRf 18268
#define VLAN_COS_MAP_PMf 18269
#define VLAN_COS_MAP_TMf 18270
#define VLAN_COS_MAP_WWf 18271
#define VLAN_CPU_COSf 18272
#define VLAN_ENABLE_ECCf 18273
#define VLAN_FORCE_UNCORRECTABLE_ERRORf 18274
#define VLAN_FWD_STATEf 18275
#define VLAN_FWD_STATE0f 18276
#define VLAN_FWD_STATE1f 18277
#define VLAN_FWD_STATE2f 18278
#define VLAN_FWD_STATE3f 18279
#define VLAN_FWD_STATE4f 18280
#define VLAN_FWD_STATE5f 18281
#define VLAN_FWD_STATE6f 18282
#define VLAN_FWD_STATE7f 18283
#define VLAN_GROUP_BITMAPf 18284
#define VLAN_IDf 18285
#define VLAN_ID_0f 18286
#define VLAN_ID_1f 18287
#define VLAN_ID_2f 18288
#define VLAN_ID_3f 18289
#define VLAN_ID_BIT12f 18290
#define VLAN_ID_MASKf 18291
#define VLAN_ID_SHADOWf 18292
#define VLAN_ID_UNUSED_0f 18293
#define VLAN_ID_UNUSED_1f 18294
#define VLAN_INITf 18295
#define VLAN_INIT_DATA31_0f 18296
#define VLAN_INIT_DATA63_32f 18297
#define VLAN_INIT_DONEf 18298
#define VLAN_INTRf 18299
#define VLAN_MAC_OR_XLATE_INTRf 18300
#define VLAN_MATCHf 18301
#define VLAN_MAX0f 18302
#define VLAN_MAX1f 18303
#define VLAN_MAX2f 18304
#define VLAN_MAX3f 18305
#define VLAN_MAX4f 18306
#define VLAN_MAX5f 18307
#define VLAN_MAX_0f 18308
#define VLAN_MAX_1f 18309
#define VLAN_MAX_2f 18310
#define VLAN_MAX_3f 18311
#define VLAN_MAX_4f 18312
#define VLAN_MAX_5f 18313
#define VLAN_MAX_6f 18314
#define VLAN_MAX_7f 18315
#define VLAN_MEMBERSHIP_PROFILEf 18316
#define VLAN_MEMBER_PMf 18317
#define VLAN_MEMBER_TMf 18318
#define VLAN_MEMBER_WWf 18319
#define VLAN_MIN0f 18320
#define VLAN_MIN1f 18321
#define VLAN_MIN2f 18322
#define VLAN_MIN3f 18323
#define VLAN_MIN4f 18324
#define VLAN_MIN5f 18325
#define VLAN_MIN_0f 18326
#define VLAN_MIN_1f 18327
#define VLAN_MIN_2f 18328
#define VLAN_MIN_3f 18329
#define VLAN_MIN_4f 18330
#define VLAN_MIN_5f 18331
#define VLAN_MIN_6f 18332
#define VLAN_MIN_7f 18333
#define VLAN_MPLS_INTRf 18334
#define VLAN_MPLS_PMf 18335
#define VLAN_MPLS_TMf 18336
#define VLAN_OR_VFI_MAC_COUNT_INTRf 18337
#define VLAN_OR_VFI_MAC_COUNT_TMf 18338
#define VLAN_OR_VFI_MAC_LIMIT_INTRf 18339
#define VLAN_OR_VFI_MAC_LIMIT_TMf 18340
#define VLAN_OVERLAY_ENABLEf 18341
#define VLAN_PADf 18342
#define VLAN_PARITY_ERRf 18343
#define VLAN_PAR_ERRf 18344
#define VLAN_PMf 18345
#define VLAN_PRECEDENCEf 18346
#define VLAN_PRIf 18347
#define VLAN_PROFILE_2_CORRECTED_ERRORf 18348
#define VLAN_PROFILE_2_CORRECTED_ERROR_DISINTf 18349
#define VLAN_PROFILE_2_ENABLE_ECCf 18350
#define VLAN_PROFILE_2_FORCE_UNCORRECTABLE_ERRORf 18351
#define VLAN_PROFILE_2_INITf 18352
#define VLAN_PROFILE_2_INIT_DONEf 18353
#define VLAN_PROFILE_2_PAR_ERRf 18354
#define VLAN_PROFILE_2_PMf 18355
#define VLAN_PROFILE_2_TMf 18356
#define VLAN_PROFILE_2_UNCORRECTED_ERRORf 18357
#define VLAN_PROFILE_2_UNCORRECTED_ERROR_DISINTf 18358
#define VLAN_PROFILE_PMf 18359
#define VLAN_PROFILE_PTRf 18360
#define VLAN_PROFILE_TMf 18361
#define VLAN_PROTOCOL_CORRECTED_ERRORf 18362
#define VLAN_PROTOCOL_CORRECTED_ERROR_DISINTf 18363
#define VLAN_PROTOCOL_DATA_INDEXf 18364
#define VLAN_PROTOCOL_DATA_PARITY_ERRf 18365
#define VLAN_PROTOCOL_ENABLE_ECCf 18366
#define VLAN_PROTOCOL_ERROR_ADDRf 18367
#define VLAN_PROTOCOL_FORCE_UNCORRECTABLE_ERRORf 18368
#define VLAN_PROTOCOL_INITf 18369
#define VLAN_PROTOCOL_INIT_DONEf 18370
#define VLAN_PROTOCOL_INIT_DONE_DISINTf 18371
#define VLAN_PROTOCOL_TMf 18372
#define VLAN_PROTOCOL_UNCORRECTED_ERRORf 18373
#define VLAN_PROTOCOL_UNCORRECTED_ERROR_DISINTf 18374
#define VLAN_PROT_PAR_ERRf 18375
#define VLAN_RANGE_IDXf 18376
#define VLAN_RANGE_INDEXf 18377
#define VLAN_RANGE_PAR_ERRf 18378
#define VLAN_RANGE_PMf 18379
#define VLAN_RANGE_TMf 18380
#define VLAN_STG_CORRECTED_ERRORf 18381
#define VLAN_STG_CORRECTED_ERROR_DISINTf 18382
#define VLAN_STG_ENABLE_ECCf 18383
#define VLAN_STG_FORCE_UNCORRECTABLE_ERRORf 18384
#define VLAN_STG_INITf 18385
#define VLAN_STG_INIT_DONEf 18386
#define VLAN_STG_INTRf 18387
#define VLAN_STG_PARITY_ERRf 18388
#define VLAN_STG_PMf 18389
#define VLAN_STG_TMf 18390
#define VLAN_STG_UNCORRECTED_ERRORf 18391
#define VLAN_STG_UNCORRECTED_ERROR_DISINTf 18392
#define VLAN_STG_WWf 18393
#define VLAN_SUBNET_CORRECTED_ERRORf 18394
#define VLAN_SUBNET_CORRECTED_ERROR_DISINTf 18395
#define VLAN_SUBNET_DATA_CORRECTED_ERRORf 18396
#define VLAN_SUBNET_DATA_CORRECTED_ERROR_DISINTf 18397
#define VLAN_SUBNET_DATA_ENABLE_ECCf 18398
#define VLAN_SUBNET_DATA_ERROR_ADDRf 18399
#define VLAN_SUBNET_DATA_FORCE_UNCORRECTABLE_ERRORf 18400
#define VLAN_SUBNET_DATA_INITf 18401
#define VLAN_SUBNET_DATA_INIT_DONEf 18402
#define VLAN_SUBNET_DATA_INIT_DONE_DISINTf 18403
#define VLAN_SUBNET_DATA_PARITY_ERRf 18404
#define VLAN_SUBNET_DATA_TMf 18405
#define VLAN_SUBNET_DATA_UNCORRECTED_ERRORf 18406
#define VLAN_SUBNET_DATA_UNCORRECTED_ERROR_DISINTf 18407
#define VLAN_SUBNET_ECC_RAM_INITf 18408
#define VLAN_SUBNET_ECC_RAM_INIT_DONEf 18409
#define VLAN_SUBNET_ECC_RAM_INIT_DONE_DISINTf 18410
#define VLAN_SUBNET_ECC_RAM_TMf 18411
#define VLAN_SUBNET_ENABLE_ECCf 18412
#define VLAN_SUBNET_ENCODER_DISABLEf 18413
#define VLAN_SUBNET_ERROR_ADDRf 18414
#define VLAN_SUBNET_ERROR_INJECT_DBEf 18415
#define VLAN_SUBNET_ERROR_INJECT_SBEf 18416
#define VLAN_SUBNET_PAR_ERRf 18417
#define VLAN_SUBNET_RAM0_TMf 18418
#define VLAN_SUBNET_RAM1_TMf 18419
#define VLAN_SUBNET_SCAN_DEC_INVALIDf 18420
#define VLAN_SUBNET_SCAN_SEC_CORRECTf 18421
#define VLAN_SUBNET_SCAN_SEC_INVALIDf 18422
#define VLAN_SUBNET_SCAN_WINDOWf 18423
#define VLAN_SUBNET_UNCORRECTED_ERRORf 18424
#define VLAN_SUBNET_UNCORRECTED_ERROR_DISINTf 18425
#define VLAN_TABLE_INTRf 18426
#define VLAN_TAG_CONTROLf 18427
#define VLAN_TMf 18428
#define VLAN_TOCPUf 18429
#define VLAN_UNCORRECTED_ERRORf 18430
#define VLAN_UNCORRECTED_ERROR_DISINTf 18431
#define VLAN_VALIDATION_PTRf 18432
#define VLAN_XLATE_0_ERROR_ADDRf 18433
#define VLAN_XLATE_1_ERROR_ADDRf 18434
#define VLAN_XLATE_2_ERROR_ADDRf 18435
#define VLAN_XLATE_3_ERROR_ADDRf 18436
#define VLAN_XLATE_4_ERROR_ADDRf 18437
#define VLAN_XLATE_5_ERROR_ADDRf 18438
#define VLAN_XLATE_6_ERROR_ADDRf 18439
#define VLAN_XLATE_7_ERROR_ADDRf 18440
#define VLAN_XLATE_DCMf 18441
#define VLAN_XLATE_INITf 18442
#define VLAN_XLATE_INTRf 18443
#define VLAN_XLATE_MEM_0_ENABLE_ECCf 18444
#define VLAN_XLATE_MEM_0_FORCE_UNCORRECTABLE_ERRORf 18445
#define VLAN_XLATE_MEM_1_ENABLE_ECCf 18446
#define VLAN_XLATE_MEM_1_FORCE_UNCORRECTABLE_ERRORf 18447
#define VLAN_XLATE_MEM_2_ENABLE_ECCf 18448
#define VLAN_XLATE_MEM_2_FORCE_UNCORRECTABLE_ERRORf 18449
#define VLAN_XLATE_MEM_3_ENABLE_ECCf 18450
#define VLAN_XLATE_MEM_3_FORCE_UNCORRECTABLE_ERRORf 18451
#define VLAN_XLATE_MEM_4_ENABLE_ECCf 18452
#define VLAN_XLATE_MEM_4_FORCE_UNCORRECTABLE_ERRORf 18453
#define VLAN_XLATE_MEM_5_ENABLE_ECCf 18454
#define VLAN_XLATE_MEM_5_FORCE_UNCORRECTABLE_ERRORf 18455
#define VLAN_XLATE_MEM_6_ENABLE_ECCf 18456
#define VLAN_XLATE_MEM_6_FORCE_UNCORRECTABLE_ERRORf 18457
#define VLAN_XLATE_MEM_7_ENABLE_ECCf 18458
#define VLAN_XLATE_MEM_7_FORCE_UNCORRECTABLE_ERRORf 18459
#define VLAN_XLATE_MEM_A_0_CORRECTED_ERRORf 18460
#define VLAN_XLATE_MEM_A_0_CORRECTED_ERROR_DISINTf 18461
#define VLAN_XLATE_MEM_A_0_UNCORRECTED_ERRORf 18462
#define VLAN_XLATE_MEM_A_0_UNCORRECTED_ERROR_DISINTf 18463
#define VLAN_XLATE_MEM_A_1_CORRECTED_ERRORf 18464
#define VLAN_XLATE_MEM_A_1_CORRECTED_ERROR_DISINTf 18465
#define VLAN_XLATE_MEM_A_1_UNCORRECTED_ERRORf 18466
#define VLAN_XLATE_MEM_A_1_UNCORRECTED_ERROR_DISINTf 18467
#define VLAN_XLATE_MEM_A_2_CORRECTED_ERRORf 18468
#define VLAN_XLATE_MEM_A_2_CORRECTED_ERROR_DISINTf 18469
#define VLAN_XLATE_MEM_A_2_UNCORRECTED_ERRORf 18470
#define VLAN_XLATE_MEM_A_2_UNCORRECTED_ERROR_DISINTf 18471
#define VLAN_XLATE_MEM_A_3_CORRECTED_ERRORf 18472
#define VLAN_XLATE_MEM_A_3_CORRECTED_ERROR_DISINTf 18473
#define VLAN_XLATE_MEM_A_3_UNCORRECTED_ERRORf 18474
#define VLAN_XLATE_MEM_A_3_UNCORRECTED_ERROR_DISINTf 18475
#define VLAN_XLATE_MEM_A_4_CORRECTED_ERRORf 18476
#define VLAN_XLATE_MEM_A_4_CORRECTED_ERROR_DISINTf 18477
#define VLAN_XLATE_MEM_A_4_UNCORRECTED_ERRORf 18478
#define VLAN_XLATE_MEM_A_4_UNCORRECTED_ERROR_DISINTf 18479
#define VLAN_XLATE_MEM_A_5_CORRECTED_ERRORf 18480
#define VLAN_XLATE_MEM_A_5_CORRECTED_ERROR_DISINTf 18481
#define VLAN_XLATE_MEM_A_5_UNCORRECTED_ERRORf 18482
#define VLAN_XLATE_MEM_A_5_UNCORRECTED_ERROR_DISINTf 18483
#define VLAN_XLATE_MEM_A_6_CORRECTED_ERRORf 18484
#define VLAN_XLATE_MEM_A_6_CORRECTED_ERROR_DISINTf 18485
#define VLAN_XLATE_MEM_A_6_UNCORRECTED_ERRORf 18486
#define VLAN_XLATE_MEM_A_6_UNCORRECTED_ERROR_DISINTf 18487
#define VLAN_XLATE_MEM_A_7_CORRECTED_ERRORf 18488
#define VLAN_XLATE_MEM_A_7_CORRECTED_ERROR_DISINTf 18489
#define VLAN_XLATE_MEM_A_7_UNCORRECTED_ERRORf 18490
#define VLAN_XLATE_MEM_A_7_UNCORRECTED_ERROR_DISINTf 18491
#define VLAN_XLATE_MEM_B_0_CORRECTED_ERRORf 18492
#define VLAN_XLATE_MEM_B_0_CORRECTED_ERROR_DISINTf 18493
#define VLAN_XLATE_MEM_B_0_UNCORRECTED_ERRORf 18494
#define VLAN_XLATE_MEM_B_0_UNCORRECTED_ERROR_DISINTf 18495
#define VLAN_XLATE_MEM_B_1_CORRECTED_ERRORf 18496
#define VLAN_XLATE_MEM_B_1_CORRECTED_ERROR_DISINTf 18497
#define VLAN_XLATE_MEM_B_1_UNCORRECTED_ERRORf 18498
#define VLAN_XLATE_MEM_B_1_UNCORRECTED_ERROR_DISINTf 18499
#define VLAN_XLATE_MEM_B_2_CORRECTED_ERRORf 18500
#define VLAN_XLATE_MEM_B_2_CORRECTED_ERROR_DISINTf 18501
#define VLAN_XLATE_MEM_B_2_UNCORRECTED_ERRORf 18502
#define VLAN_XLATE_MEM_B_2_UNCORRECTED_ERROR_DISINTf 18503
#define VLAN_XLATE_MEM_B_3_CORRECTED_ERRORf 18504
#define VLAN_XLATE_MEM_B_3_CORRECTED_ERROR_DISINTf 18505
#define VLAN_XLATE_MEM_B_3_UNCORRECTED_ERRORf 18506
#define VLAN_XLATE_MEM_B_3_UNCORRECTED_ERROR_DISINTf 18507
#define VLAN_XLATE_MEM_B_4_CORRECTED_ERRORf 18508
#define VLAN_XLATE_MEM_B_4_CORRECTED_ERROR_DISINTf 18509
#define VLAN_XLATE_MEM_B_4_UNCORRECTED_ERRORf 18510
#define VLAN_XLATE_MEM_B_4_UNCORRECTED_ERROR_DISINTf 18511
#define VLAN_XLATE_MEM_B_5_CORRECTED_ERRORf 18512
#define VLAN_XLATE_MEM_B_5_CORRECTED_ERROR_DISINTf 18513
#define VLAN_XLATE_MEM_B_5_UNCORRECTED_ERRORf 18514
#define VLAN_XLATE_MEM_B_5_UNCORRECTED_ERROR_DISINTf 18515
#define VLAN_XLATE_MEM_B_6_CORRECTED_ERRORf 18516
#define VLAN_XLATE_MEM_B_6_CORRECTED_ERROR_DISINTf 18517
#define VLAN_XLATE_MEM_B_6_UNCORRECTED_ERRORf 18518
#define VLAN_XLATE_MEM_B_6_UNCORRECTED_ERROR_DISINTf 18519
#define VLAN_XLATE_MEM_B_7_CORRECTED_ERRORf 18520
#define VLAN_XLATE_MEM_B_7_CORRECTED_ERROR_DISINTf 18521
#define VLAN_XLATE_MEM_B_7_UNCORRECTED_ERRORf 18522
#define VLAN_XLATE_MEM_B_7_UNCORRECTED_ERROR_DISINTf 18523
#define VLAN_XLATE_MEM_INIT_DONEf 18524
#define VLAN_XLATE_MEM_INIT_DONE_DISINTf 18525
#define VLAN_XLATE_MISS_DROPf 18526
#define VLAN_XLATE_MISS_DROP_DISINTf 18527
#define VLAN_XLATE_MISS_DROP_SELf 18528
#define VLAN_XLATE_PMf 18529
#define VLAN_XLATE_TMf 18530
#define VLAN_XLATE_WWf 18531
#define VLDf 18532
#define VLIDf 18533
#define VLI_PARITY_DEBUG_CTRL_BITf 18534
#define VLI_PARITY_ENABLEf 18535
#define VLI_PARITY_INTRf 18536
#define VLI_PARITY_INTR_CLEARf 18537
#define VLI_PARITY_INTR_MASKf 18538
#define VLI_PARITY_POLARITY_CFGf 18539
#define VLPADf 18540
#define VLR0_CORRECTED_ERRORf 18541
#define VLR0_CORRECTED_ERROR_DISINTf 18542
#define VLR0_ECC_ERROR_ADDRESSf 18543
#define VLR0_ENABLE_ECCf 18544
#define VLR0_FORCE_UNCORRECTABLE_ERRORf 18545
#define VLR0_UNCORRECTED_ERRORf 18546
#define VLR0_UNCORRECTED_ERROR_DISINTf 18547
#define VLR1_CORRECTED_ERRORf 18548
#define VLR1_CORRECTED_ERROR_DISINTf 18549
#define VLR1_ECC_ERROR_ADDRESSf 18550
#define VLR1_ENABLE_ECCf 18551
#define VLR1_FORCE_UNCORRECTABLE_ERRORf 18552
#define VLR1_UNCORRECTED_ERRORf 18553
#define VLR1_UNCORRECTED_ERROR_DISINTf 18554
#define VLR_INITf 18555
#define VLR_INIT_DONEf 18556
#define VLR_TMf 18557
#define VNTAG_ACTIONf 18558
#define VNTAG_ACTIONS_IF_NOT_PRESENTf 18559
#define VNTAG_ACTIONS_IF_PRESENTf 18560
#define VNTAG_DST_VIFf 18561
#define VNTAG_FORMAT_DROP_TOCPUf 18562
#define VNTAG_HEADERf 18563
#define VNTAG_Lf 18564
#define VNTAG_Pf 18565
#define VNTAG_PRESENTf 18566
#define VNTAG_PRESENT_MASKf 18567
#define VNTAG_Rf 18568
#define VNTAG_Vf 18569
#define VNTAG_VERSIONf 18570
#define VOQARRIVALS_A_CORRECTED_ERRORf 18571
#define VOQARRIVALS_A_CORRECTED_ERROR_DISINTf 18572
#define VOQARRIVALS_A_UNCORRECTED_ERRORf 18573
#define VOQARRIVALS_A_UNCORRECTED_ERROR_DISINTf 18574
#define VOQARRIVALS_B_CORRECTED_ERRORf 18575
#define VOQARRIVALS_B_CORRECTED_ERROR_DISINTf 18576
#define VOQARRIVALS_B_UNCORRECTED_ERRORf 18577
#define VOQARRIVALS_B_UNCORRECTED_ERROR_DISINTf 18578
#define VOQARRIVALS_ENABLE_ECCf 18579
#define VOQARRIVALS_FORCE_UNCORRECTABLE_ERRORf 18580
#define VOQARRIVALS_MEM_TMf 18581
#define VOQCONFIG_CORRECTED_ERRORf 18582
#define VOQCONFIG_CORRECTED_ERROR_DISINTf 18583
#define VOQCONFIG_ENABLE_ECCf 18584
#define VOQCONFIG_FORCE_UNCORRECTABLE_ERRORf 18585
#define VOQCONFIG_MEM_TMf 18586
#define VOQCONFIG_UNCORRECTED_ERRORf 18587
#define VOQCONFIG_UNCORRECTED_ERROR_DISINTf 18588
#define VOQFC_ENABLEf 18589
#define VOQFC_TO_CPUf 18590
#define VOQ_ARRIVAL_SATURATIONf 18591
#define VOQ_ARRIVAL_SATURATION_DISINTf 18592
#define VOQ_COSf 18593
#define VOQ_COS_MAP_PAR_ERRf 18594
#define VOQ_COS_MAP_PMf 18595
#define VOQ_COS_MAP_TMf 18596
#define VOQ_COS_VALIDf 18597
#define VOQ_GRP_IDf 18598
#define VOQ_PDROPMAX0f 18599
#define VOQ_PDROPMAX1f 18600
#define VOQ_PDROPMAX2f 18601
#define VOQ_PDROPMAX3f 18602
#define VOQ_THRESHOLDf 18603
#define VPGf 18604
#define VPG_1f 18605
#define VPG_TYPEf 18606
#define VPG_TYPE_1f 18607
#define VPLSINDEXf 18608
#define VPLSINDEXTYPEf 18609
#define VPLS_BITMAP_M0f 18610
#define VPLS_BITMAP_M1f 18611
#define VPLS_TABLE_ERRf 18612
#define VPTAGf 18613
#define VP_0f 18614
#define VP_1f 18615
#define VP_GROUP_BITMAPf 18616
#define VP_TYPEf 18617
#define VRFf 18618
#define VRF_HIf 18619
#define VRF_IDf 18620
#define VRF_ID_0f 18621
#define VRF_ID_1f 18622
#define VRF_ID_2f 18623
#define VRF_ID_3f 18624
#define VRF_ID_MASKf 18625
#define VRF_ID_MASK0f 18626
#define VRF_ID_MASK1f 18627
#define VRF_INTRf 18628
#define VRF_LOf 18629
#define VRF_OVERLAY_MODEf 18630
#define VRF_PMf 18631
#define VRF_PORT_ENABLEf 18632
#define VRF_TMf 18633
#define VRF_VFIf 18634
#define VTH_CTRLf 18635
#define VTMON_7_OR_PVTMON_SELf 18636
#define VTMON_RSTBf 18637
#define VT_ENABLEf 18638
#define VT_KEY_TYPEf 18639
#define VT_KEY_TYPE_2f 18640
#define VT_KEY_TYPE_2_USE_GLPf 18641
#define VT_KEY_TYPE_USE_GLPf 18642
#define VT_MISS_DROPf 18643
#define VT_MISS_UNTAGf 18644
#define VT_MISS_UT_DROPf 18645
#define VT_PORT_GROUP_IDf 18646
#define VT_SYS_PORT_OVERRIDEf 18647
#define VXLT_CPU_COSf 18648
#define VXLT_MISSf 18649
#define VXLT_MISS_TOCPUf 18650
#define VXLT_PAR_ERRf 18651
#define VXLT_TOCPUf 18652
#define W1TC_WR_ENBf 18653
#define W2R_NOPSf 18654
#define WAf 18655
#define WAIT_FOR_5_EP_CELLSf 18656
#define WAMU_ERR_ENf 18657
#define WAMU_PAR_ERRf 18658
#define WAN_MODEf 18659
#define WATCHDOG_FREQ_DISf 18660
#define WATERMARKf 18661
#define WB_CONGEST_THRESHOLDf 18662
#define WB_FULL_THRESHOLDf 18663
#define WB_OVERFLOWf 18664
#define WB_OVERFLOW_DISINTf 18665
#define WCD_DA_MISSf 18666
#define WCD_SA_MISSf 18667
#define WC_CONFIG_BROADCAST_ENf 18668
#define WC_CONFIG_CAT4K_OOB_FCf 18669
#define WC_CONFIG_CAT4K_OOB_FC_LB_DEBUGf 18670
#define WC_CONFIG_CHANNEL_SELf 18671
#define WC_CONFIG_IL_ENf 18672
#define WC_CONFIG_IL_MODEf 18673
#define WD72_IPf 18674
#define WDAT36_RMWf 18675
#define WDMFf 18676
#define WDMRf 18677
#define WDOEBFf 18678
#define WDOEBRf 18679
#define WDRR_CREDITf 18680
#define WDRR_RESIDUEf 18681
#define WDRR_RESIDUE_SIGNf 18682
#define WEf 18683
#define WEAf 18684
#define WEBf 18685
#define WECf 18686
#define WEDf 18687
#define WEIGHTf 18688
#define WEIGHT_CELL_XMIT_BUS_ADDRESSf 18689
#define WEIGHT_CELL_XMIT_BUS_HITf 18690
#define WEIGHT_COUNTf 18691
#define WEIGHT_RECIPf 18692
#define WEIGHT_SHAPE_BUS_ADDRESSf 18693
#define WEIGHT_SHAPE_BUS_HITf 18694
#define WESP_DRAFT_11f 18695
#define WESP_PROTO_NUMBERf 18696
#define WESP_PROTO_NUMBER_ENABLEf 18697
#define WFIFO_CTL_CORRECTED_ERRORf 18698
#define WFIFO_CTL_CORRECTED_ERROR_DISINTf 18699
#define WFIFO_CTL_ENABLE_ECCf 18700
#define WFIFO_CTL_ERROR_ADDRESSf 18701
#define WFIFO_CTL_FORCE_UNCORRECTABLE_ERRORf 18702
#define WFIFO_CTL_TMf 18703
#define WFIFO_CTL_UNCORRECTED_ERRORf 18704
#define WFIFO_CTL_UNCORRECTED_ERROR_DISINTf 18705
#define WFIFO_DATA0_LSB_TMf 18706
#define WFIFO_DATA0_MSB_TMf 18707
#define WFIFO_DATA1_LSB_TMf 18708
#define WFIFO_DATA1_MSB_TMf 18709
#define WFQ_PRIOS_MAX_BW_MASKf 18710
#define WFQ_PRIOS_MIN_BW_MASKf 18711
#define WFQ_SP_MASKf 18712
#define WGTf 18713
#define WLANf 18714
#define WLAN__CAPWAP_WLAN_MC_BITMAPf 18715
#define WLAN__DVPf 18716
#define WLAN__INTF_NUMf 18717
#define WLAN__MAC_ADDRESSf 18718
#define WLAN__RESERVEDf 18719
#define WLAN__VINTF_CTR_IDXf 18720
#define WLAN_DOT1X_DROPf 18721
#define WLAN_MAC__DOT1X_STATEf 18722
#define WLAN_MAC__MAC_ADDRf 18723
#define WLAN_MAC__RESERVED_0f 18724
#define WLAN_MAC__RICf 18725
#define WLAN_MAC__RIC_HA_VPf 18726
#define WLAN_MAC__RIC_WTP_VPf 18727
#define WLAN_MAC__ROCf 18728
#define WLAN_MOVE_CPU_COSf 18729
#define WLAN_MOVE_DROPf 18730
#define WLAN_MOVE_TOCPUf 18731
#define WLAN_ROAM_ERRORf 18732
#define WLAN_ROAM_ERROR_DROPf 18733
#define WLAN_SVP__BSSIDf 18734
#define WLAN_SVP__DATAf 18735
#define WLAN_SVP__EXP_TUNNEL_IDf 18736
#define WLAN_SVP__KEYf 18737
#define WLAN_SVP__RESERVEDf 18738
#define WLAN_SVP__RIDf 18739
#define WLAN_SVP__SVPf 18740
#define WLAN_SVP__TUNNEL_IDf 18741
#define WLAN_SVP_MISS_CPU_COSf 18742
#define WLAN_SVP_MISS_TOCPUf 18743
#define WLAN_SVP_PAR_ERRf 18744
#define WLAN_TMf 18745
#define WM72_IPf 18746
#define WORD0f 18747
#define WORD1f 18748
#define WORD2f 18749
#define WORD3f 18750
#define WORD_AVAILf 18751
#define WPf 18752
#define WPTRf 18753
#define WRAP_ENf 18754
#define WRDATAQ_EMPTYf 18755
#define WRDATAQ_FULLf 18756
#define WRDATAQ_POP_ERRORf 18757
#define WRDATAQ_POP_STATE_0f 18758
#define WRDATAQ_POP_STATE_1f 18759
#define WRDATAQ_POP_STATE_2f 18760
#define WRDATAQ_POP_STATE_3f 18761
#define WRDATAQ_PUSH_ERRORf 18762
#define WRDATAQ_READ_FLAGSf 18763
#define WRDATAQ_READ_PTRf 18764
#define WRDATAQ_WRITE_FLAGSf 18765
#define WRDATAQ_WRITE_PTRf 18766
#define WRDM72_INST_OPCf 18767
#define WREDAVGQSIZE_CELL_REGf 18768
#define WREDCONFIG_CELL_REGf 18769
#define WREDCONFIG_ECCP_REGf 18770
#define WREDCURVE_CORRECTED_ERRORf 18771
#define WREDCURVE_CORRECTED_ERROR_DISINTf 18772
#define WREDCURVE_ENABLE_ECCf 18773
#define WREDCURVE_FORCE_UNCORRECTABLE_ERRORf 18774
#define WREDCURVE_MEM_TMf 18775
#define WREDCURVE_UNCORRECTED_ERRORf 18776
#define WREDCURVE_UNCORRECTED_ERROR_DISINTf 18777
#define WREDPARAM_GREEN_END_CELL_REGf 18778
#define WREDPARAM_GREEN_START_CELL_REGf 18779
#define WREDPARAM_PRI0_END_CELL_REGf 18780
#define WREDPARAM_PRI0_START_CELL_REGf 18781
#define WREDPARAM_RED_END_CELL_REGf 18782
#define WREDPARAM_RED_START_CELL_REGf 18783
#define WREDPARAM_YELLOW_END_CELL_REGf 18784
#define WREDPARAM_YELLOW_START_CELL_REGf 18785
#define WREDSTATE_CORRECTED_ERRORf 18786
#define WREDSTATE_CORRECTED_ERROR_DISINTf 18787
#define WREDSTATE_ENABLE_ECCf 18788
#define WREDSTATE_FORCE_UNCORRECTABLE_ERRORf 18789
#define WREDSTATE_MEM_TM01f 18790
#define WREDSTATE_MEM_TM2f 18791
#define WREDSTATE_UNCORRECTED_ERRORf 18792
#define WREDSTATE_UNCORRECTED_ERROR_DISINTf 18793
#define WRED_AVG_QSIZEf 18794
#define WRED_CFG_CORRECTED_ERRORf 18795
#define WRED_CFG_CORRECTED_ERROR_DISINTf 18796
#define WRED_CFG_ENABLE_ECCf 18797
#define WRED_CFG_FORCE_UNCORRECTABLE_ERRORf 18798
#define WRED_CFG_UNCORRECTED_ERRORf 18799
#define WRED_CFG_UNCORRECTED_ERROR_DISINTf 18800
#define WRED_COLORf 18801
#define WRED_ENf 18802
#define WRED_ENABLEf 18803
#define WRED_PARITY_CHK_ENf 18804
#define WRED_PAR_ERRf 18805
#define WRED_PAR_ERR_ENf 18806
#define WRED_PORT_CFG_CORRECTED_ERRORf 18807
#define WRED_PORT_CFG_CORRECTED_ERROR_DISINTf 18808
#define WRED_PORT_CFG_ENABLE_ECCf 18809
#define WRED_PORT_CFG_FORCE_UNCORRECTABLE_ERRORf 18810
#define WRED_PORT_CFG_UNCORRECTED_ERRORf 18811
#define WRED_PORT_CFG_UNCORRECTED_ERROR_DISINTf 18812
#define WRED_PORT_THD_0_CORRECTED_ERRORf 18813
#define WRED_PORT_THD_0_CORRECTED_ERROR_DISINTf 18814
#define WRED_PORT_THD_0_ENABLE_ECCf 18815
#define WRED_PORT_THD_0_FORCE_UNCORRECTABLE_ERRORf 18816
#define WRED_PORT_THD_0_UNCORRECTED_ERRORf 18817
#define WRED_PORT_THD_0_UNCORRECTED_ERROR_DISINTf 18818
#define WRED_PORT_THD_1_CORRECTED_ERRORf 18819
#define WRED_PORT_THD_1_CORRECTED_ERROR_DISINTf 18820
#define WRED_PORT_THD_1_ENABLE_ECCf 18821
#define WRED_PORT_THD_1_FORCE_UNCORRECTABLE_ERRORf 18822
#define WRED_PORT_THD_1_UNCORRECTED_ERRORf 18823
#define WRED_PORT_THD_1_UNCORRECTED_ERROR_DISINTf 18824
#define WRED_THD_0_CORRECTED_ERRORf 18825
#define WRED_THD_0_CORRECTED_ERROR_DISINTf 18826
#define WRED_THD_0_ECCP_REGf 18827
#define WRED_THD_0_ENABLE_ECCf 18828
#define WRED_THD_0_FORCE_UNCORRECTABLE_ERRORf 18829
#define WRED_THD_0_UNCORRECTED_ERRORf 18830
#define WRED_THD_0_UNCORRECTED_ERROR_DISINTf 18831
#define WRED_THD_1_CORRECTED_ERRORf 18832
#define WRED_THD_1_CORRECTED_ERROR_DISINTf 18833
#define WRED_THD_1_ECCP_REGf 18834
#define WRED_THD_1_ENABLE_ECCf 18835
#define WRED_THD_1_FORCE_UNCORRECTABLE_ERRORf 18836
#define WRED_THD_1_UNCORRECTED_ERRORf 18837
#define WRED_THD_1_UNCORRECTED_ERROR_DISINTf 18838
#define WRITE1CLR_DATAf 18839
#define WRITE_FIFO_EMPTYf 18840
#define WRITE_FIFO_FULLf 18841
#define WRITE_FIFO_POP_ERRORf 18842
#define WRITE_FIFO_PUSH_ERRORf 18843
#define WRITE_POINTERf 18844
#define WRITE_PTRSf 18845
#define WRITE_TO_READ_DELAYf 18846
#define WRPTRf 18847
#define WRPTRWRAPf 18848
#define WRP_BUSYf 18849
#define WRP_CONTINUE_TO_FAILf 18850
#define WRP_DATA_READYf 18851
#define WRP_DOUTf 18852
#define WRP_ERRORf 18853
#define WRP_FAILf 18854
#define WRP_PBYPf 18855
#define WRP_PCOUNTf 18856
#define WRP_PROG_SELf 18857
#define WRP_SADBYPf 18858
#define WRP_TIME_MARGINf 18859
#define WRP_VSELf 18860
#define WRRD_EQ_FLAGf 18861
#define WRRD_FIFO_EQ_RSTf 18862
#define WR_BRST_ENf 18863
#define WR_DATAf 18864
#define WR_DATA_MARGINf 18865
#define WR_DATA_OR_REPL_DEL_BMf 18866
#define WR_HOLD_MARGINf 18867
#define WR_PKLT_SFI_NUMf 18868
#define WR_PKLT_SFI_NUM_0f 18869
#define WR_PKLT_SFI_NUM_1f 18870
#define WR_PKLT_SFI_NUM_2f 18871
#define WR_PKLT_SFI_NUM_3f 18872
#define WR_PKLT_SFI_NUM_4f 18873
#define WR_PTRf 18874
#define WR_RD_Nf 18875
#define WR_SETUP_MARGINf 18876
#define WTIMEf 18877
#define WWf 18878
#define WW_CNG_MAPf 18879
#define WW_DSCP_TABLEf 18880
#define WW_EGR_MASKf 18881
#define WW_FP_UDFf 18882
#define WW_L2MCf 18883
#define WW_L2_ENTRYf 18884
#define WW_L2_HITf 18885
#define WW_L2_USER_ENTRY_DATAf 18886
#define WW_PRI_CNGf 18887
#define WW_PROTOCOL_DATAf 18888
#define WW_VLANf 18889
#define WW_VLAN_STGf 18890
#define XAUI1_LANE_MODEf 18891
#define XAUI_1000BASEX_MODEf 18892
#define XCONFIGf 18893
#define XCONFIG_LOCAL_ACTIVE_VALUEf 18894
#define XCONFIG_LOCAL_NULL_VALUEf 18895
#define XCONFIG_MASKf 18896
#define XCONFIG_VALUEf 18897
#define XCON_CCM_DEFECT_INTRf 18898
#define XCON_CCM_DEFECT_INT_ENABLEf 18899
#define XCON_CCM_DEFECT_RECEIVE_CCMf 18900
#define XCON_CCM_DEFECT_TIMESTAMPf 18901
#define XGMDC1_OEB_CTRLf 18902
#define XGMII_IPG_CHECK_DISABLEf 18903
#define XGPLL_BYPASS_CLK156f 18904
#define XGPLL_BYPASS_CMLf 18905
#define XGPLL_BYPASS_CMOSf 18906
#define XGPLL_CONTROL_PWRDNf 18907
#define XGPLL_CONTROL_PWRDN_INDEXf 18908
#define XGPLL_EN125f 18909
#define XGPLL_STATUSf 18910
#define XGPORT_MODE_BITSf 18911
#define XGSf 18912
#define XGS_COUNTER_COMPAT_MODEf 18913
#define XGS_MODEf 18914
#define XGS_MP_CLEARf 18915
#define XGS_OVERLAYf 18916
#define XGS_OVERLAY_MODEf 18917
#define XGXS0_AUTONEG_COMPLETEf 18918
#define XGXS0_DUPLEX_STATUSf 18919
#define XGXS0_FIBER_RXACTf 18920
#define XGXS0_FIBER_TXACTf 18921
#define XGXS0_LINKf 18922
#define XGXS0_LINK10Gf 18923
#define XGXS0_LINK_STATUSf 18924
#define XGXS0_PLL_PWRDWNf 18925
#define XGXS0_RX_TICKf 18926
#define XGXS0_SGMIIf 18927
#define XGXS0_SPEED1000f 18928
#define XGXS0_SPEED10000f 18929
#define XGXS0_SPEED10000_CX4f 18930
#define XGXS0_SPEED10000_DUALf 18931
#define XGXS0_SPEED10000_DXGXSf 18932
#define XGXS0_SPEED10000_HI_DUALf 18933
#define XGXS0_SPEED10000_HI_DXGXSf 18934
#define XGXS0_SPEED10000_KRf 18935
#define XGXS0_SPEED10000_KX4f 18936
#define XGXS0_SPEED1000_KXf 18937
#define XGXS0_SPEED10500_DUALf 18938
#define XGXS0_SPEED10500_DXGXSf 18939
#define XGXS0_SPEED10500_HI_DUALf 18940
#define XGXS0_SPEED10500_HI_DXGXSf 18941
#define XGXS0_SPEED10G_CX1f 18942
#define XGXS0_SPEED10G_ERf 18943
#define XGXS0_SPEED10G_LRf 18944
#define XGXS0_SPEED10G_LRMf 18945
#define XGXS0_SPEED10G_SFIf 18946
#define XGXS0_SPEED10G_SINGLEf 18947
#define XGXS0_SPEED10G_SRf 18948
#define XGXS0_SPEED12000f 18949
#define XGXS0_SPEED12500f 18950
#define XGXS0_SPEED12773_DUALf 18951
#define XGXS0_SPEED12773_DXGXSf 18952
#define XGXS0_SPEED12773_HI_DUALf 18953
#define XGXS0_SPEED12773_HI_DXGXSf 18954
#define XGXS0_SPEED13000f 18955
#define XGXS0_SPEED15000f 18956
#define XGXS0_SPEED15750_HI_DXGXSf 18957
#define XGXS0_SPEED16000f 18958
#define XGXS0_SPEED1G_CX1f 18959
#define XGXS0_SPEED20000f 18960
#define XGXS0_SPEED20G_CR2f 18961
#define XGXS0_SPEED20G_DXGXSf 18962
#define XGXS0_SPEED20G_HI_DXGXSf 18963
#define XGXS0_SPEED20G_KR2f 18964
#define XGXS0_SPEED21000f 18965
#define XGXS0_SPEED2500f 18966
#define XGXS0_SPEED25455f 18967
#define XGXS0_SPEED31500f 18968
#define XGXS0_SPEED40Gf 18969
#define XGXS0_SPEED40G_CR4f 18970
#define XGXS0_SPEED40G_KR4f 18971
#define XGXS0_SPEED40G_LR4f 18972
#define XGXS0_SPEED40G_SR4f 18973
#define XGXS0_SPEED5000f 18974
#define XGXS0_SPEED5000_DUALf 18975
#define XGXS0_SPEED5000_HI_DUALf 18976
#define XGXS0_SPEED5000_SINGLEf 18977
#define XGXS0_SPEED6000f 18978
#define XGXS0_SPEED6364_SINGLEf 18979
#define XGXS0_SPEED_10f 18980
#define XGXS0_SPEED_100f 18981
#define XGXS0_SPEED_R2_12000f 18982
#define XGXS0_SPEED_X2_10000f 18983
#define XGXS0_TICKf 18984
#define XGXS1_AUTONEG_COMPLETEf 18985
#define XGXS1_DUPLEX_STATUSf 18986
#define XGXS1_FIBER_RXACTf 18987
#define XGXS1_FIBER_TXACTf 18988
#define XGXS1_LINKf 18989
#define XGXS1_LINK10Gf 18990
#define XGXS1_LINK_STATUSf 18991
#define XGXS1_PLL_PWRDWNf 18992
#define XGXS1_RX_TICKf 18993
#define XGXS1_SGMIIf 18994
#define XGXS1_SPEED1000f 18995
#define XGXS1_SPEED10000f 18996
#define XGXS1_SPEED10000_CX4f 18997
#define XGXS1_SPEED10000_DXGXSf 18998
#define XGXS1_SPEED10000_HI_DXGXSf 18999
#define XGXS1_SPEED10000_KRf 19000
#define XGXS1_SPEED10000_KX4f 19001
#define XGXS1_SPEED1000_KXf 19002
#define XGXS1_SPEED10500_DXGXSf 19003
#define XGXS1_SPEED10500_HI_DXGXSf 19004
#define XGXS1_SPEED10G_CX1f 19005
#define XGXS1_SPEED10G_ERf 19006
#define XGXS1_SPEED10G_LRf 19007
#define XGXS1_SPEED10G_LRMf 19008
#define XGXS1_SPEED10G_SFIf 19009
#define XGXS1_SPEED10G_SINGLEf 19010
#define XGXS1_SPEED10G_SRf 19011
#define XGXS1_SPEED12000f 19012
#define XGXS1_SPEED12500f 19013
#define XGXS1_SPEED12773_DXGXSf 19014
#define XGXS1_SPEED12773_HI_DXGXSf 19015
#define XGXS1_SPEED13000f 19016
#define XGXS1_SPEED15000f 19017
#define XGXS1_SPEED15750_HI_DXGXSf 19018
#define XGXS1_SPEED16000f 19019
#define XGXS1_SPEED1G_CX1f 19020
#define XGXS1_SPEED20000f 19021
#define XGXS1_SPEED20G_CR2f 19022
#define XGXS1_SPEED20G_DXGXSf 19023
#define XGXS1_SPEED20G_HI_DXGXSf 19024
#define XGXS1_SPEED20G_KR2f 19025
#define XGXS1_SPEED21000f 19026
#define XGXS1_SPEED2500f 19027
#define XGXS1_SPEED25455f 19028
#define XGXS1_SPEED31500f 19029
#define XGXS1_SPEED40Gf 19030
#define XGXS1_SPEED40G_CR4f 19031
#define XGXS1_SPEED40G_KR4f 19032
#define XGXS1_SPEED40G_LR4f 19033
#define XGXS1_SPEED40G_SR4f 19034
#define XGXS1_SPEED5000f 19035
#define XGXS1_SPEED5000_SINGLEf 19036
#define XGXS1_SPEED6000f 19037
#define XGXS1_SPEED6364_SINGLEf 19038
#define XGXS1_SPEED_10f 19039
#define XGXS1_SPEED_100f 19040
#define XGXS1_SPEED_R2_12000f 19041
#define XGXS1_SPEED_X2_10000f 19042
#define XGXS1_TICKf 19043
#define XGXS2_AUTONEG_COMPLETEf 19044
#define XGXS2_DUPLEX_STATUSf 19045
#define XGXS2_FIBER_RXACTf 19046
#define XGXS2_FIBER_TXACTf 19047
#define XGXS2_LINKf 19048
#define XGXS2_LINK10Gf 19049
#define XGXS2_LINK_STATUSf 19050
#define XGXS2_PLL_PWRDWNf 19051
#define XGXS2_RX_TICKf 19052
#define XGXS2_SGMIIf 19053
#define XGXS2_SPEED1000f 19054
#define XGXS2_SPEED10000f 19055
#define XGXS2_SPEED10000_CX4f 19056
#define XGXS2_SPEED10000_DXGXSf 19057
#define XGXS2_SPEED10000_HI_DXGXSf 19058
#define XGXS2_SPEED10000_KRf 19059
#define XGXS2_SPEED10000_KX4f 19060
#define XGXS2_SPEED1000_KXf 19061
#define XGXS2_SPEED10500_DXGXSf 19062
#define XGXS2_SPEED10500_HI_DXGXSf 19063
#define XGXS2_SPEED10G_CX1f 19064
#define XGXS2_SPEED10G_ERf 19065
#define XGXS2_SPEED10G_LRf 19066
#define XGXS2_SPEED10G_LRMf 19067
#define XGXS2_SPEED10G_SFIf 19068
#define XGXS2_SPEED10G_SINGLEf 19069
#define XGXS2_SPEED10G_SRf 19070
#define XGXS2_SPEED12000f 19071
#define XGXS2_SPEED12500f 19072
#define XGXS2_SPEED12773_DXGXSf 19073
#define XGXS2_SPEED12773_HI_DXGXSf 19074
#define XGXS2_SPEED13000f 19075
#define XGXS2_SPEED15000f 19076
#define XGXS2_SPEED15750_HI_DXGXSf 19077
#define XGXS2_SPEED16000f 19078
#define XGXS2_SPEED1G_CX1f 19079
#define XGXS2_SPEED20000f 19080
#define XGXS2_SPEED20G_CR2f 19081
#define XGXS2_SPEED20G_DXGXSf 19082
#define XGXS2_SPEED20G_HI_DXGXSf 19083
#define XGXS2_SPEED20G_KR2f 19084
#define XGXS2_SPEED21000f 19085
#define XGXS2_SPEED2500f 19086
#define XGXS2_SPEED25455f 19087
#define XGXS2_SPEED31500f 19088
#define XGXS2_SPEED40Gf 19089
#define XGXS2_SPEED40G_CR4f 19090
#define XGXS2_SPEED40G_KR4f 19091
#define XGXS2_SPEED40G_LR4f 19092
#define XGXS2_SPEED40G_SR4f 19093
#define XGXS2_SPEED5000f 19094
#define XGXS2_SPEED5000_SINGLEf 19095
#define XGXS2_SPEED6000f 19096
#define XGXS2_SPEED6364_SINGLEf 19097
#define XGXS2_SPEED_10f 19098
#define XGXS2_SPEED_100f 19099
#define XGXS2_SPEED_R2_12000f 19100
#define XGXS2_SPEED_X2_10000f 19101
#define XGXS2_TICKf 19102
#define XGXS3_AUTONEG_COMPLETEf 19103
#define XGXS3_DUPLEX_STATUSf 19104
#define XGXS3_FIBER_RXACTf 19105
#define XGXS3_FIBER_TXACTf 19106
#define XGXS3_LINKf 19107
#define XGXS3_LINK10Gf 19108
#define XGXS3_LINK_STATUSf 19109
#define XGXS3_PLL_PWRDWNf 19110
#define XGXS3_RX_TICKf 19111
#define XGXS3_SGMIIf 19112
#define XGXS3_SPEED1000f 19113
#define XGXS3_SPEED10000f 19114
#define XGXS3_SPEED10000_CX4f 19115
#define XGXS3_SPEED10000_DXGXSf 19116
#define XGXS3_SPEED10000_HI_DXGXSf 19117
#define XGXS3_SPEED10000_KRf 19118
#define XGXS3_SPEED10000_KX4f 19119
#define XGXS3_SPEED1000_KXf 19120
#define XGXS3_SPEED10500_DXGXSf 19121
#define XGXS3_SPEED10500_HI_DXGXSf 19122
#define XGXS3_SPEED10G_CX1f 19123
#define XGXS3_SPEED10G_ERf 19124
#define XGXS3_SPEED10G_LRf 19125
#define XGXS3_SPEED10G_LRMf 19126
#define XGXS3_SPEED10G_SFIf 19127
#define XGXS3_SPEED10G_SINGLEf 19128
#define XGXS3_SPEED10G_SRf 19129
#define XGXS3_SPEED12000f 19130
#define XGXS3_SPEED12500f 19131
#define XGXS3_SPEED12773_DXGXSf 19132
#define XGXS3_SPEED12773_HI_DXGXSf 19133
#define XGXS3_SPEED13000f 19134
#define XGXS3_SPEED15000f 19135
#define XGXS3_SPEED15750_HI_DXGXSf 19136
#define XGXS3_SPEED16000f 19137
#define XGXS3_SPEED1G_CX1f 19138
#define XGXS3_SPEED20000f 19139
#define XGXS3_SPEED20G_CR2f 19140
#define XGXS3_SPEED20G_DXGXSf 19141
#define XGXS3_SPEED20G_HI_DXGXSf 19142
#define XGXS3_SPEED20G_KR2f 19143
#define XGXS3_SPEED21000f 19144
#define XGXS3_SPEED2500f 19145
#define XGXS3_SPEED25455f 19146
#define XGXS3_SPEED31500f 19147
#define XGXS3_SPEED40Gf 19148
#define XGXS3_SPEED40G_CR4f 19149
#define XGXS3_SPEED40G_KR4f 19150
#define XGXS3_SPEED40G_LR4f 19151
#define XGXS3_SPEED40G_SR4f 19152
#define XGXS3_SPEED5000f 19153
#define XGXS3_SPEED5000_SINGLEf 19154
#define XGXS3_SPEED6000f 19155
#define XGXS3_SPEED6364_SINGLEf 19156
#define XGXS3_SPEED_10f 19157
#define XGXS3_SPEED_100f 19158
#define XGXS3_SPEED_R2_12000f 19159
#define XGXS3_SPEED_X2_10000f 19160
#define XGXS3_TICKf 19161
#define XG_PKTBUF_DELAYf 19162
#define XG_PKTBUF_READ_PROTECT_DISABLEf 19163
#define XG_PLL2_RST_Lf 19164
#define XG_PLL_BYPASSf 19165
#define XLCFF_CORRECTED_ERRORf 19166
#define XLCFF_CORRECTED_ERROR_MASKf 19167
#define XLCFF_ENABLE_ECCf 19168
#define XLCFF_UNCORRECTED_ERRORf 19169
#define XLCFF_UNCORRECTED_ERROR_MASKf 19170
#define XLGMII_ALIGN_ENBf 19171
#define XLP0_ECC_ENf 19172
#define XLP0_PAR_ERRf 19173
#define XLP0_PERR_INTRf 19174
#define XLP1_ECC_ENf 19175
#define XLP1_PAR_ERRf 19176
#define XLP1_PERR_INTRf 19177
#define XLP2_ECC_ENf 19178
#define XLP2_PAR_ERRf 19179
#define XLP2_PERR_INTRf 19180
#define XLP3_ECC_ENf 19181
#define XLP3_PAR_ERRf 19182
#define XLP3_PERR_INTRf 19183
#define XLP4_ECC_ENf 19184
#define XLP4_PAR_ERRf 19185
#define XLP4_PERR_INTRf 19186
#define XLP5_ECC_ENf 19187
#define XLP5_PAR_ERRf 19188
#define XLP6_ECC_ENf 19189
#define XLP6_PAR_ERRf 19190
#define XLP7_ECC_ENf 19191
#define XLP7_PAR_ERRf 19192
#define XLP8_ECC_ENf 19193
#define XLP8_PAR_ERRf 19194
#define XLPORT0_LOGIC_RESET_Nf 19195
#define XLPORT0_SYS_RESET_Nf 19196
#define XLPORT1_LOGIC_RESET_Nf 19197
#define XLPORT1_SYS_RESET_Nf 19198
#define XLPORT2_LOGIC_RESET_Nf 19199
#define XLPORT2_SYS_RESET_Nf 19200
#define XLPORT3_LOGIC_RESET_Nf 19201
#define XLPORT3_SYS_RESET_Nf 19202
#define XLPORT4_LOGIC_RESET_Nf 19203
#define XLPORT4_SYS_RESET_Nf 19204
#define XLPORT5_LOGIC_RESET_Nf 19205
#define XLPORT5_SYS_RESET_Nf 19206
#define XLPORT_BITMAPf 19207
#define XLP_BUFFERf 19208
#define XLP_RES_0f 19209
#define XLP_RES_4_3f 19210
#define XLP_XGXS_RESERVED0f 19211
#define XLP_XGXS_RESERVED1f 19212
#define XL_MS_BVf 19213
#define XL_MS_DATAf 19214
#define XL_MS_EOPf 19215
#define XL_MS_ERRf 19216
#define XL_MS_PAUSEf 19217
#define XL_MS_PFCf 19218
#define XL_MS_RUNTf 19219
#define XL_MS_SOPf 19220
#define XL_MS_VALIDf 19221
#define XMAC_EEE_TIMERS_HIf 19222
#define XMAC_EEE_TIMERS_LOf 19223
#define XMAC_RESETf 19224
#define XMIT_THRESHOLDf 19225
#define XMODEf 19226
#define XOFFf 19227
#define XOFF0f 19228
#define XOFF1f 19229
#define XOFF_0_VALf 19230
#define XOFF_1_VALf 19231
#define XOFF_2_VALf 19232
#define XOFF_3_VALf 19233
#define XOFF_4_VALf 19234
#define XOFF_5_VALf 19235
#define XOFF_6_VALf 19236
#define XOFF_7_VALf 19237
#define XOFF_REFRESH_TIMEf 19238
#define XOFF_REFRESH_TIME_1_8f 19239
#define XOFF_REFRESH_TIME_9_16f 19240
#define XOFF_THRESHOLDf 19241
#define XOFF_TIMEOUT_VALUEf 19242
#define XOFF_VALf 19243
#define XONf 19244
#define XON_THRESHOLDf 19245
#define XP0_CFG_PROTOCOLf 19246
#define XP0_E2ECC_NUM_PORTSf 19247
#define XP0_ECC_ENf 19248
#define XP0_FIFO_OVERFLOWf 19249
#define XP0_FIFO_OVERFLOW_DISINTf 19250
#define XP0_FIFO_OVERFLOW_MASKf 19251
#define XP0_FIFO_UNDERRUNf 19252
#define XP0_FIFO_UNDERRUN_DISINTf 19253
#define XP0_FIFO_UNDERRUN_MASKf 19254
#define XP0_RESETf 19255
#define XP0_SEND_XOFF_MESSAGEf 19256
#define XP0_SEND_XON_MESSAGEf 19257
#define XP0_TMf 19258
#define XP1_CFG_PROTOCOLf 19259
#define XP1_E2ECC_NUM_PORTSf 19260
#define XP1_ECC_ENf 19261
#define XP1_FIFO_OVERFLOWf 19262
#define XP1_FIFO_OVERFLOW_DISINTf 19263
#define XP1_FIFO_OVERFLOW_MASKf 19264
#define XP1_FIFO_UNDERRUNf 19265
#define XP1_FIFO_UNDERRUN_DISINTf 19266
#define XP1_FIFO_UNDERRUN_MASKf 19267
#define XP1_RESETf 19268
#define XP1_SEND_XOFF_MESSAGEf 19269
#define XP1_SEND_XON_MESSAGEf 19270
#define XP1_TMf 19271
#define XP2_CFG_PROTOCOLf 19272
#define XP2_E2ECC_NUM_PORTSf 19273
#define XP2_ECC_ENf 19274
#define XP2_FIFO_OVERFLOWf 19275
#define XP2_FIFO_OVERFLOW_DISINTf 19276
#define XP2_FIFO_OVERFLOW_MASKf 19277
#define XP2_FIFO_UNDERRUNf 19278
#define XP2_FIFO_UNDERRUN_DISINTf 19279
#define XP2_FIFO_UNDERRUN_MASKf 19280
#define XP2_RESETf 19281
#define XP2_SEND_XOFF_MESSAGEf 19282
#define XP2_SEND_XON_MESSAGEf 19283
#define XP2_TMf 19284
#define XP3_CFG_PROTOCOLf 19285
#define XP3_E2ECC_NUM_PORTSf 19286
#define XP3_ECC_ENf 19287
#define XP3_FIFO_OVERFLOWf 19288
#define XP3_FIFO_OVERFLOW_DISINTf 19289
#define XP3_FIFO_OVERFLOW_MASKf 19290
#define XP3_FIFO_UNDERRUNf 19291
#define XP3_FIFO_UNDERRUN_DISINTf 19292
#define XP3_FIFO_UNDERRUN_MASKf 19293
#define XP3_RESETf 19294
#define XP3_SEND_XOFF_MESSAGEf 19295
#define XP3_SEND_XON_MESSAGEf 19296
#define XP3_TMf 19297
#define XP4_DP_B0f 19298
#define XP4_DP_B1f 19299
#define XP4_DP_CORRECTED_ERRORf 19300
#define XP4_DP_CORRECTED_ERROR_DISINTf 19301
#define XP4_DP_ECC_ERROR_ADDRESSf 19302
#define XP4_DP_ENABLE_ECCf 19303
#define XP4_DP_FIFO_OVERFLOW_ERRORf 19304
#define XP4_DP_FIFO_OVERFLOW_ERROR_DISINTf 19305
#define XP4_DP_FORCE_UNCORRECTABLE_ERRORf 19306
#define XP4_DP_UNCORRECTED_ERRORf 19307
#define XP4_DP_UNCORRECTED_ERROR_DISINTf 19308
#define XP4_FC_FIFO_OVERFLOW_ERRORf 19309
#define XP4_FC_FIFO_OVERFLOW_ERROR_DISINTf 19310
#define XP4_FC_SIZE_ERRORf 19311
#define XP4_FC_SIZE_ERROR_DISINTf 19312
#define XP5_DP_B0f 19313
#define XP5_DP_B1f 19314
#define XP5_DP_CORRECTED_ERRORf 19315
#define XP5_DP_CORRECTED_ERROR_DISINTf 19316
#define XP5_DP_ECC_ERROR_ADDRESSf 19317
#define XP5_DP_ENABLE_ECCf 19318
#define XP5_DP_FIFO_OVERFLOW_ERRORf 19319
#define XP5_DP_FIFO_OVERFLOW_ERROR_DISINTf 19320
#define XP5_DP_FORCE_UNCORRECTABLE_ERRORf 19321
#define XP5_DP_UNCORRECTED_ERRORf 19322
#define XP5_DP_UNCORRECTED_ERROR_DISINTf 19323
#define XP5_FC_FIFO_OVERFLOW_ERRORf 19324
#define XP5_FC_FIFO_OVERFLOW_ERROR_DISINTf 19325
#define XP5_FC_SIZE_ERRORf 19326
#define XP5_FC_SIZE_ERROR_DISINTf 19327
#define XP6_DP_B0f 19328
#define XP6_DP_B1f 19329
#define XP6_DP_CORRECTED_ERRORf 19330
#define XP6_DP_CORRECTED_ERROR_DISINTf 19331
#define XP6_DP_ECC_ERROR_ADDRESSf 19332
#define XP6_DP_ENABLE_ECCf 19333
#define XP6_DP_FIFO_OVERFLOW_ERRORf 19334
#define XP6_DP_FIFO_OVERFLOW_ERROR_DISINTf 19335
#define XP6_DP_FORCE_UNCORRECTABLE_ERRORf 19336
#define XP6_DP_UNCORRECTED_ERRORf 19337
#define XP6_DP_UNCORRECTED_ERROR_DISINTf 19338
#define XP6_FC_FIFO_OVERFLOW_ERRORf 19339
#define XP6_FC_FIFO_OVERFLOW_ERROR_DISINTf 19340
#define XP6_FC_SIZE_ERRORf 19341
#define XP6_FC_SIZE_ERROR_DISINTf 19342
#define XP7_DP_B0f 19343
#define XP7_DP_B1f 19344
#define XP7_DP_CORRECTED_ERRORf 19345
#define XP7_DP_CORRECTED_ERROR_DISINTf 19346
#define XP7_DP_ECC_ERROR_ADDRESSf 19347
#define XP7_DP_ENABLE_ECCf 19348
#define XP7_DP_FIFO_OVERFLOW_ERRORf 19349
#define XP7_DP_FIFO_OVERFLOW_ERROR_DISINTf 19350
#define XP7_DP_FORCE_UNCORRECTABLE_ERRORf 19351
#define XP7_DP_UNCORRECTED_ERRORf 19352
#define XP7_DP_UNCORRECTED_ERROR_DISINTf 19353
#define XP7_FC_FIFO_OVERFLOW_ERRORf 19354
#define XP7_FC_FIFO_OVERFLOW_ERROR_DISINTf 19355
#define XP7_FC_SIZE_ERRORf 19356
#define XP7_FC_SIZE_ERROR_DISINTf 19357
#define XPAUSE_ENf 19358
#define XPAUSE_RX_ENf 19359
#define XPAUSE_TX_ENf 19360
#define XPORT0f 19361
#define XPORT1f 19362
#define XPORT2f 19363
#define XPORT24_SEND_E2E_HOLf 19364
#define XPORT24_SEND_E2E_IBPf 19365
#define XPORT25_SEND_E2E_HOLf 19366
#define XPORT25_SEND_E2E_IBPf 19367
#define XPORT26_SEND_E2E_HOLf 19368
#define XPORT26_SEND_E2E_IBPf 19369
#define XPORT27_SEND_E2E_HOLf 19370
#define XPORT27_SEND_E2E_IBPf 19371
#define XPORT3f 19372
#define XPORT4f 19373
#define XPORT5f 19374
#define XPORT6f 19375
#define XPORT7f 19376
#define XPORT_ENf 19377
#define XPORT_MODE_BITSf 19378
#define XPORT_THRESHOLDf 19379
#define XP_BUFFER_TMf 19380
#define XP_FC_DISABLEf 19381
#define XP_STARTCNTf 19382
#define XQ0f 19383
#define XQ0_DATAf 19384
#define XQ0_HOTSWAP_RST_Lf 19385
#define XQ0_PARITYf 19386
#define XQ0_RST_Lf 19387
#define XQ1f 19388
#define XQ10f 19389
#define XQ11f 19390
#define XQ12f 19391
#define XQ13f 19392
#define XQ1_DATAf 19393
#define XQ1_HOTSWAP_RST_Lf 19394
#define XQ1_PARITYf 19395
#define XQ1_RST_Lf 19396
#define XQ2f 19397
#define XQ2_DATAf 19398
#define XQ2_HOTSWAP_RST_Lf 19399
#define XQ2_PARITYf 19400
#define XQ2_RST_Lf 19401
#define XQ3f 19402
#define XQ3_HOTSWAP_RST_Lf 19403
#define XQ3_RST_Lf 19404
#define XQ4f 19405
#define XQ4_HOTSWAP_RST_Lf 19406
#define XQ4_RST_Lf 19407
#define XQ5f 19408
#define XQ5_HOTSWAP_RST_Lf 19409
#define XQ5_RST_Lf 19410
#define XQ6f 19411
#define XQ7f 19412
#define XQ8f 19413
#define XQ9f 19414
#define XQBODE_TXFIFOf 19415
#define XQBOD_RXFIFOf 19416
#define XQFLLPARITYERRORf 19417
#define XQFLLPARITYERRORINTMASKf 19418
#define XQFLLPARITYERRORPTRf 19419
#define XQFLLPARITYERRORTYPEf 19420
#define XQMBISTDONEf 19421
#define XQMBISTENf 19422
#define XQMBISTGOf 19423
#define XQMINENTRYf 19424
#define XQP0_ECC_ENf 19425
#define XQP0_RESETf 19426
#define XQP0_TMf 19427
#define XQP0_TO_CMIC_PERR_INTRf 19428
#define XQP1_ECC_ENf 19429
#define XQP1_RESETf 19430
#define XQP1_TMf 19431
#define XQP1_TO_CMIC_PERR_INTRf 19432
#define XQP2_ECC_ENf 19433
#define XQP2_RESETf 19434
#define XQP2_TMf 19435
#define XQP2_TO_CMIC_PERR_INTRf 19436
#define XQP3_ECC_ENf 19437
#define XQP3_RESETf 19438
#define XQP3_TMf 19439
#define XQP3_TO_CMIC_PERR_INTRf 19440
#define XQP4_ECC_ENf 19441
#define XQP4_RESETf 19442
#define XQP4_TMf 19443
#define XQP5_ECC_ENf 19444
#define XQP5_RESETf 19445
#define XQP5_TMf 19446
#define XQPARITYERRORf 19447
#define XQPARITYERRORINTMASKf 19448
#define XQPARITYERRORPBMf 19449
#define XQPARITYERRORPBM_HIf 19450
#define XQPARITYERRORPKTPTRf 19451
#define XQPARITYERRORPTRf 19452
#define XQPARITYERRORTYPEf 19453
#define XQPORT_MODE_BITSf 19454
#define XQP_STARTCNTf 19455
#define XQREDLIMITf 19456
#define XQSETLIMITf 19457
#define XQYELLIMITf 19458
#define XQ_COSf 19459
#define XQ_CPU_COSf 19460
#define XQ_ERRf 19461
#define XQ_MARGINf 19462
#define XQ_PARITY_ERRf 19463
#define XQ_PEf 19464
#define XQ_PE_CLRf 19465
#define XQ_PE_ENf 19466
#define XQ_RDYf 19467
#define XQ_STARTCNTf 19468
#define YEARf 19469
#define YELf 19470
#define YELLOW_CELL_DS_SELECTf 19471
#define YELLOW_DROPENDPOINTf 19472
#define YELLOW_DROPSTARTPOINTf 19473
#define YELLOW_MARKEDf 19474
#define YELLOW_MAXDROPRATEf 19475
#define YELLOW_RESUME_OFFSETf 19476
#define YP_CHANGE_DOT1Pf 19477
#define YP_CHANGE_DSCPf 19478
#define YP_CHANGE_PRIORITYf 19479
#define YP_COPYTOCPUf 19480
#define YP_COPY_TO_CPUf 19481
#define YP_DROPf 19482
#define YP_DROP_PRECEDENCEf 19483
#define YP_DSCPf 19484
#define YP_NEWPRIf 19485
#define YP_NEW_DOT1Pf 19486
#define YP_NEW_DSCPf 19487
#define Y_CHANGE_COS_OR_INT_PRIf 19488
#define Y_CHANGE_DOT1Pf 19489
#define Y_CHANGE_DSCPf 19490
#define Y_CHANGE_ECNf 19491
#define Y_CHANGE_INNER_CFIf 19492
#define Y_CHANGE_OUTER_CFIf 19493
#define Y_CHANGE_PKT_PRIf 19494
#define Y_CHANGE_REDIR_INT_PRIf 19495
#define Y_COPY_TO_CPUf 19496
#define Y_COS_INT_PRIf 19497
#define Y_DROPf 19498
#define Y_DROP_PRECEDENCEf 19499
#define Y_NEW_DOT1Pf 19500
#define Y_NEW_DSCPf 19501
#define Y_NEW_INNER_CFIf 19502
#define Y_NEW_INNER_PRIf 19503
#define Y_NEW_OUTER_CFIf 19504
#define Y_NEW_PKT_PRIf 19505
#define Y_NEW_REDIR_INT_PRIf 19506
#define Y_REDIR_DROP_PRECEDENCEf 19507
#define Y_REPLACE_INNER_PRIf 19508
#define ZERO_CREDIT_INTf 19509
#define ZERO_CREDIT_INT_MASKf 19510
#define ZERO_OUT_ERROR_CTRL_PKTSf 19511
#define ZQ_CAL_MRS_Nf 19512
#define NUM_SOC_FIELD 19513

/* Some basic definitions */
#define SOC_BLOCK_MSB_BP                30
#define SOC_BLOCK_BP                    20
#define SOC_MEMOFS_BP                   16
#define SOC_REGIDX_BP                   12

/* Maximum values across all chips */
#define SOC_NUM_SUPPORTED_CHIPS         48
#define SOC_MAX_NUM_COS                 48

/* defaults until maximized below */
#define SOC_MAX_NUM_BLKS                0	/* max 38 */
#define SOC_MAX_NUM_PORTS               0	/* max 74 */
#define SOC_MAX_MEM_BYTES               0	/* max 85 */

#ifdef	BCM_5690_A0
#if	16 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                16
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	48 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               48
#endif
#endif	/* BCM_5690_A0 */

#ifdef	BCM_5670_A0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	9 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               9
#endif
#if	85 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               85
#endif
#endif	/* BCM_5670_A0 */

#ifdef	BCM_5673_A0
#if	5 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                5
#endif
#if	3 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               3
#endif
#if	48 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               48
#endif
#endif	/* BCM_5673_A0 */

#ifdef	BCM_5674_A0
#if	5 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                5
#endif
#if	3 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               3
#endif
#if	48 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               48
#endif
#endif	/* BCM_5674_A0 */

#ifdef	BCM_5665_A0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_5665_A0 */

#ifdef	BCM_5665_B0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_5665_B0 */

#ifdef	BCM_5650_C0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_5650_C0 */

#ifdef	BCM_5695_A0
#if	16 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                16
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	48 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               48
#endif
#endif	/* BCM_5695_A0 */

#ifdef	BCM_5675_A0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	9 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               9
#endif
#if	85 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               85
#endif
#endif	/* BCM_5675_A0 */

#ifdef	BCM_56601_A0
#if	11 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                11
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_56601_A0 */

#ifdef	BCM_56601_B0
#if	11 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                11
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_56601_B0 */

#ifdef	BCM_56601_C0
#if	11 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                11
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_56601_C0 */

#ifdef	BCM_56602_A0
#if	11 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                11
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_56602_A0 */

#ifdef	BCM_56602_B0
#if	11 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                11
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_56602_B0 */

#ifdef	BCM_56602_C0
#if	11 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                11
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_56602_C0 */

#ifdef	BCM_56504_A0
#if	13 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                13
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56504_A0 */

#ifdef	BCM_56504_B0
#if	13 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                13
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56504_B0 */

#ifdef	BCM_56304_B0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56304_B0 */

#ifdef	BCM_56314_A0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56314_A0 */

#ifdef	BCM_56102_A0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56102_A0 */

#ifdef	BCM_56112_A0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56112_A0 */

#ifdef	BCM_56800_A0
#if	6 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                6
#endif
#if	21 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               21
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56800_A0 */

#ifdef	BCM_56218_A0
#if	12 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                12
#endif
#if	54 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               54
#endif
#if	47 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               47
#endif
#endif	/* BCM_56218_A0 */

#ifdef	BCM_56514_A0
#if	13 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                13
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	53 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               53
#endif
#endif	/* BCM_56514_A0 */

#ifdef	BCM_56624_A0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	54 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               54
#endif
#if	72 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               72
#endif
#endif	/* BCM_56624_A0 */

#ifdef	BCM_56624_B0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	54 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               54
#endif
#if	72 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               72
#endif
#endif	/* BCM_56624_B0 */

#ifdef	BCM_56680_A0
#if	14 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                14
#endif
#if	48 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               48
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56680_A0 */

#ifdef	BCM_56680_B0
#if	14 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                14
#endif
#if	48 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               48
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56680_B0 */

#ifdef	BCM_56224_A0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	30 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               30
#endif
#if	53 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               53
#endif
#endif	/* BCM_56224_A0 */

#ifdef	BCM_56224_B0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	30 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               30
#endif
#if	53 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               53
#endif
#endif	/* BCM_56224_B0 */

#ifdef	BCM_56820_A0
#if	7 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                7
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56820_A0 */

#ifdef	BCM_56725_A0
#if	7 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                7
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56725_A0 */

#ifdef	BCM_53314_A0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	25 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               25
#endif
#if	53 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               53
#endif
#endif	/* BCM_53314_A0 */

#ifdef	BCM_53324_A0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	25 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               25
#endif
#if	53 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               53
#endif
#endif	/* BCM_53324_A0 */

#ifdef	BCM_56634_A0
#if	19 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                19
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	72 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               72
#endif
#endif	/* BCM_56634_A0 */

#ifdef	BCM_56634_B0
#if	19 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                19
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	72 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               72
#endif
#endif	/* BCM_56634_B0 */

#ifdef	BCM_56524_A0
#if	18 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                18
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56524_A0 */

#ifdef	BCM_56524_B0
#if	18 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                18
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56524_B0 */

#ifdef	BCM_56685_A0
#if	16 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                16
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56685_A0 */

#ifdef	BCM_56685_B0
#if	16 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                16
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56685_B0 */

#ifdef	BCM_56334_A0
#if	12 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                12
#endif
#if	30 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               30
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56334_A0 */

#ifdef	BCM_56334_B0
#if	12 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                12
#endif
#if	30 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               30
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56334_B0 */

#ifdef	BCM_88230_A0
#if	38 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                38
#endif
#if	96 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               96
#endif
#if	42 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               42
#endif
#endif	/* BCM_88230_A0 */

#ifdef	BCM_88230_B0
#if	38 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                38
#endif
#if	96 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               96
#endif
#if	42 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               42
#endif
#endif	/* BCM_88230_B0 */

#ifdef	BCM_56840_A0
#if	28 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                28
#endif
#if	77 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               77
#endif
#if	59 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               59
#endif
#endif	/* BCM_56840_A0 */

#ifdef	BCM_56840_B0
#if	30 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                30
#endif
#if	74 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               74
#endif
#if	59 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               59
#endif
#endif	/* BCM_56840_B0 */

#ifdef	BCM_56142_A0
#if	12 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                12
#endif
#if	30 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               30
#endif
#if	58 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               58
#endif
#endif	/* BCM_56142_A0 */

#ifdef	BCM_88732_A0
#if	19 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                19
#endif
#if	17 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               17
#endif
#if	62 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               62
#endif
#endif	/* BCM_88732_A0 */

#define SOC_MAX_REG_FIELD_BITS          64
#define SOC_MAX_MEM_FIELD_BITS          640
#if	SOC_MAX_REG_FIELD_BITS > SOC_MAX_MEM_FIELD_BITS
#define SOC_MAX_FIELD_BITS              SOC_MAX_REG_FIELD_BITS
#else
#define SOC_MAX_FIELD_BITS              SOC_MAX_MEM_FIELD_BITS
#endif
#define SOC_MAX_MEM_WORDS               BYTES2WORDS(SOC_MAX_MEM_BYTES)
#define SOC_MAX_REG_FIELD_WORDS         BITS2WORDS(SOC_MAX_REG_FIELD_BITS)
#define SOC_MAX_MEM_FIELD_WORDS         BITS2WORDS(SOC_MAX_MEM_FIELD_BITS)
#define SOC_MAX_FIELD_WORDS             BITS2WORDS(SOC_MAX_FIELD_BITS)

#endif	/* !_SOC_ALLENUM_H */
