#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Nov 30 16:03:56 2021
# Process ID: 35320
# Current directory: D:/shixi/fpga_prj/vivado/detector
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent57528 D:\shixi\fpga_prj\vivado\detector\detector.xpr
# Log file: D:/shixi/fpga_prj/vivado/detector/vivado.log
# Journal file: D:/shixi/fpga_prj/vivado/detector\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/shixi/fpga_prj/vivado/detector/detector.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/uart_loop.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/uart_loopback_top.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/uart_recv.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 996.949 ; gain = 293.570
update_compile_order -fileset sources_1
WARNING: [filemgmt 20-1445] Cannot import file 'D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v' on top of itself. Importing a file from the imported source directory can cause this problem.
add_files -norecurse D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci' is already up-to-date
[Tue Nov 30 16:09:37 2021] Launched synth_1...
Run output will be captured here: D:/shixi/fpga_prj/vivado/detector/detector.runs/synth_1/runme.log
[Tue Nov 30 16:09:37 2021] Launched impl_1...
Run output will be captured here: D:/shixi/fpga_prj/vivado/detector/detector.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_topmodule' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_topmodule_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/AD9220_ReadModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD9220_ReadModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/AD9220_ReadTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD9220_ReadTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriggerModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_process
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/fifo_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/fifo_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/pre_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/simple_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_uart_send
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_send
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sim_1/imports/new/tb_topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_topmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_topmodule_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
"xelab -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'rd_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:40]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'wr_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 12 for port 'probe4' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'probe7' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:138]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_wr
Compiling module xil_defaultlib.fifo_rd
Compiling module xil_defaultlib.pre_trigger
Compiling module xil_defaultlib.simple_trigger
Compiling module xil_defaultlib.TriggerModule
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.data_process
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=26,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.AD9220_ReadModule
Compiling module xil_defaultlib.AD9220_ReadTEST
Compiling module xil_defaultlib.uart_send_default
Compiling module xil_defaultlib.top_uart_send
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.tb_topmodule
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_topmodule_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim/xsim.dir/tb_topmodule_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim/xsim.dir/tb_topmodule_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov 30 16:12:24 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 110.324 ; gain = 17.938
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 30 16:12:24 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1154.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_topmodule_behav -key {Behavioral:sim_1:Functional:tb_topmodule} -tclbatch {tb_topmodule.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_topmodule.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb_topmodule/Read_Data" to the wave window because it has 1966068 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_topmodule/otr" to the wave window because it has 163839 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_data.txt
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_otr.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_topmodule_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1266.102 ; gain = 111.652
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_topmodule/u_top_module/send_packdata/avg_result}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_topmodule/u_top_module/send_packdata/count}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_topmodule/u_top_module/send_packdata/avg_done}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_topmodule/u_top_module/send_packdata/uart_en}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_topmodule/u_top_module/send_packdata/uart_tx_busy}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_topmodule/u_top_module/send_packdata/uart_din}} 
run 1 s
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_data.txt
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_otr.txt
$stop called at time : 2521654616 ps : File "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sim_1/imports/new/tb_topmodule.sv" Line 60
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:42 . Memory (MB): peak = 1605.711 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1605.711 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_topmodule' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_topmodule_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sim_1/imports/new/tb_topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_topmodule
"xvhdl --incr --relax -prj tb_topmodule_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
"xelab -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'rd_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:40]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'wr_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 12 for port 'probe4' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'probe7' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:138]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_wr
Compiling module xil_defaultlib.fifo_rd
Compiling module xil_defaultlib.pre_trigger
Compiling module xil_defaultlib.simple_trigger
Compiling module xil_defaultlib.TriggerModule
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.data_process
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=26,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.AD9220_ReadModule
Compiling module xil_defaultlib.AD9220_ReadTEST
Compiling module xil_defaultlib.uart_send_default
Compiling module xil_defaultlib.top_uart_send
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.tb_topmodule
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_topmodule_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_data.txt
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_otr.txt
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1605.711 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_data.txt
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_otr.txt
run: Time (s): cpu = 00:00:31 ; elapsed = 00:03:34 . Memory (MB): peak = 1605.711 ; gain = 0.000
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} 72
remove_bps -file {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} -line 72
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} 71
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} 72
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} 73
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:37 . Memory (MB): peak = 1605.711 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_topmodule' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_topmodule_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/AD9220_ReadModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD9220_ReadModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/AD9220_ReadTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD9220_ReadTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriggerModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_process
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/fifo_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/fifo_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/pre_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/simple_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_uart_send
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_send
"xvhdl --incr --relax -prj tb_topmodule_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
"xelab -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'rd_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:40]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'wr_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 12 for port 'probe4' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'probe7' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:138]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_wr
Compiling module xil_defaultlib.fifo_rd
Compiling module xil_defaultlib.pre_trigger
Compiling module xil_defaultlib.simple_trigger
Compiling module xil_defaultlib.TriggerModule
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.data_process
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=26,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.AD9220_ReadModule
Compiling module xil_defaultlib.AD9220_ReadTEST
Compiling module xil_defaultlib.uart_send_default
Compiling module xil_defaultlib.top_uart_send
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.tb_topmodule
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_topmodule_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v" Line 71
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1605.711 ; gain = 0.000
run 1 s
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_data.txt
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_otr.txt
Stopped at time : 0 fs : File "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v" Line 72
run 1 s
Stopped at time : 0 fs : File "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v" Line 73
remove_bps -file {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} -line 71
remove_bps -file {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} -line 72
remove_bps -file {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} -line 73
run 1 s
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1605.711 ; gain = 0.000
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} 87
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} 88
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} 89
remove_bps -file {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} -line 88
remove_bps -file {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} -line 87
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} 88
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} 87
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:01:08 . Memory (MB): peak = 1605.711 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_topmodule/u_top_module/send_packdata/avg_finish}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_topmodule' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_topmodule_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/AD9220_ReadModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD9220_ReadModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/AD9220_ReadTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD9220_ReadTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriggerModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_process
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/fifo_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/fifo_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/pre_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/simple_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_uart_send
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_send
"xvhdl --incr --relax -prj tb_topmodule_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
"xelab -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'rd_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:40]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'wr_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 12 for port 'probe4' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'probe7' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:138]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_wr
Compiling module xil_defaultlib.fifo_rd
Compiling module xil_defaultlib.pre_trigger
Compiling module xil_defaultlib.simple_trigger
Compiling module xil_defaultlib.TriggerModule
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.data_process
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=26,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.AD9220_ReadModule
Compiling module xil_defaultlib.AD9220_ReadTEST
Compiling module xil_defaultlib.uart_send_default
Compiling module xil_defaultlib.top_uart_send
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.tb_topmodule
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_topmodule_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 89 in file 'D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 88 in file 'D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 87 in file 'D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v' not restored because it is no longer a breakable line.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_data.txt
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_otr.txt
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1605.711 ; gain = 0.000
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} 80
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} 81
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} 82
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_data.txt
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_otr.txt
run: Time (s): cpu = 00:00:08 ; elapsed = 00:01:04 . Memory (MB): peak = 1605.711 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 1605.711 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_topmodule' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_topmodule_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/AD9220_ReadModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD9220_ReadModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/AD9220_ReadTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD9220_ReadTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriggerModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_process
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/fifo_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/fifo_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/pre_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/simple_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_uart_send
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_send
"xvhdl --incr --relax -prj tb_topmodule_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
"xelab -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'rd_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:40]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'wr_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 12 for port 'probe4' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'probe7' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:138]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_wr
Compiling module xil_defaultlib.fifo_rd
Compiling module xil_defaultlib.pre_trigger
Compiling module xil_defaultlib.simple_trigger
Compiling module xil_defaultlib.TriggerModule
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.data_process
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=26,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.AD9220_ReadModule
Compiling module xil_defaultlib.AD9220_ReadTEST
Compiling module xil_defaultlib.uart_send_default
Compiling module xil_defaultlib.top_uart_send
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.tb_topmodule
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_topmodule_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_data.txt
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_otr.txt
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1605.711 ; gain = 0.000
run 1 s
Stopped at time : 2071316154 ps : File "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v" Line 80
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:35 . Memory (MB): peak = 1605.711 ; gain = 0.000
run 1 s
Stopped at time : 2071331539 ps : File "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v" Line 80
remove_bps -file {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} -line 80
remove_bps -file {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} -line 81
run 1 s
Stopped at time : 4141562308 ps : File "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v" Line 82
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:35 . Memory (MB): peak = 1605.711 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_topmodule' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_topmodule_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/AD9220_ReadModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD9220_ReadModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/AD9220_ReadTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD9220_ReadTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriggerModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_process
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/fifo_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/fifo_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/pre_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/simple_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_uart_send
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_send
"xvhdl --incr --relax -prj tb_topmodule_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
"xelab -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'rd_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:40]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'wr_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 12 for port 'probe4' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'probe7' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:138]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_wr
Compiling module xil_defaultlib.fifo_rd
Compiling module xil_defaultlib.pre_trigger
Compiling module xil_defaultlib.simple_trigger
Compiling module xil_defaultlib.TriggerModule
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.data_process
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=26,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.AD9220_ReadModule
Compiling module xil_defaultlib.AD9220_ReadTEST
Compiling module xil_defaultlib.uart_send_default
Compiling module xil_defaultlib.top_uart_send
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.tb_topmodule
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_topmodule_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_data.txt
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_otr.txt
Stopped at time : 0 fs : File "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v" Line 82
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1605.711 ; gain = 0.000
run 1 s
Stopped at time : 230 ns : File "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v" Line 82
remove_bps -file {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} -line 82
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} 91
run 1 s
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_data.txt
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_otr.txt
Stopped at time : 4141562308 ps : File "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v" Line 91
run: Time (s): cpu = 00:00:05 ; elapsed = 00:01:09 . Memory (MB): peak = 1605.711 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_topmodule' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_topmodule_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/AD9220_ReadModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD9220_ReadModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/AD9220_ReadTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD9220_ReadTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriggerModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_process
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/fifo_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/fifo_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/pre_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/simple_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_uart_send
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_send
"xvhdl --incr --relax -prj tb_topmodule_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
"xelab -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'rd_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:40]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'wr_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 12 for port 'probe4' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'probe7' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:138]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_wr
Compiling module xil_defaultlib.fifo_rd
Compiling module xil_defaultlib.pre_trigger
Compiling module xil_defaultlib.simple_trigger
Compiling module xil_defaultlib.TriggerModule
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.data_process
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=26,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.AD9220_ReadModule
Compiling module xil_defaultlib.AD9220_ReadTEST
Compiling module xil_defaultlib.uart_send_default
Compiling module xil_defaultlib.top_uart_send
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.tb_topmodule
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_topmodule_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_data.txt
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_otr.txt
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1605.711 ; gain = 0.000
run 1 s
run: Time (s): cpu = 00:00:14 ; elapsed = 00:02:17 . Memory (MB): peak = 1605.711 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_topmodule' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_topmodule_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/AD9220_ReadModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD9220_ReadModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/AD9220_ReadTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD9220_ReadTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriggerModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_process
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/fifo_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/fifo_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/pre_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/simple_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_uart_send
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_send
"xvhdl --incr --relax -prj tb_topmodule_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
"xelab -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'rd_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:40]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'wr_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 12 for port 'probe4' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'probe7' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_wr
Compiling module xil_defaultlib.fifo_rd
Compiling module xil_defaultlib.pre_trigger
Compiling module xil_defaultlib.simple_trigger
Compiling module xil_defaultlib.TriggerModule
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.data_process
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=26,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.AD9220_ReadModule
Compiling module xil_defaultlib.AD9220_ReadTEST
Compiling module xil_defaultlib.uart_send_default
Compiling module xil_defaultlib.top_uart_send
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.tb_topmodule
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_topmodule_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_data.txt
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_otr.txt
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1605.711 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_data.txt
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_otr.txt
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1605.711 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_topmodule' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_topmodule_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/AD9220_ReadModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD9220_ReadModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/AD9220_ReadTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD9220_ReadTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriggerModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_process
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/fifo_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/fifo_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/pre_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/simple_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_uart_send
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_send
"xvhdl --incr --relax -prj tb_topmodule_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
"xelab -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'rd_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:40]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'wr_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 12 for port 'probe4' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'probe7' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_wr
Compiling module xil_defaultlib.fifo_rd
Compiling module xil_defaultlib.pre_trigger
Compiling module xil_defaultlib.simple_trigger
Compiling module xil_defaultlib.TriggerModule
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.data_process
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=26,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.AD9220_ReadModule
Compiling module xil_defaultlib.AD9220_ReadTEST
Compiling module xil_defaultlib.uart_send_default
Compiling module xil_defaultlib.top_uart_send
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.tb_topmodule
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_topmodule_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_data.txt
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_otr.txt
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1605.711 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_data.txt
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_otr.txt
Stopped at time : 6438485385 ps : File "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v" Line 91
run: Time (s): cpu = 00:00:14 ; elapsed = 00:01:47 . Memory (MB): peak = 1605.711 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_topmodule/u_top_module/send_packdata/send_data}} 
run 1 s
Stopped at time : 6438500770 ps : File "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v" Line 91
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_data.txt
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_otr.txt
run: Time (s): cpu = 00:00:08 ; elapsed = 00:01:15 . Memory (MB): peak = 1605.711 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_topmodule' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_topmodule_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/AD9220_ReadModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD9220_ReadModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/AD9220_ReadTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD9220_ReadTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriggerModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_process
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/fifo_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/fifo_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/pre_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/simple_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_uart_send
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_send
"xvhdl --incr --relax -prj tb_topmodule_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
"xelab -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'rd_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:40]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'wr_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 12 for port 'probe4' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'probe7' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_wr
Compiling module xil_defaultlib.fifo_rd
Compiling module xil_defaultlib.pre_trigger
Compiling module xil_defaultlib.simple_trigger
Compiling module xil_defaultlib.TriggerModule
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.data_process
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=26,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.AD9220_ReadModule
Compiling module xil_defaultlib.AD9220_ReadTEST
Compiling module xil_defaultlib.uart_send_default
Compiling module xil_defaultlib.top_uart_send
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.tb_topmodule
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_topmodule_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_data.txt
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_otr.txt
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1605.711 ; gain = 0.000
remove_bps -file {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} -line 91
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} 108
remove_bps -file {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} -line 108
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} 108
run 1 s
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 1605.711 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_topmodule/u_top_module/send_packdata/avg_rising}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_data.txt
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_otr.txt
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v: file does not exist.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 1605.711 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_topmodule' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_topmodule_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/AD9220_ReadModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD9220_ReadModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/AD9220_ReadTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD9220_ReadTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriggerModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_process
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/fifo_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/fifo_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/pre_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/simple_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_uart_send
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_send
"xvhdl --incr --relax -prj tb_topmodule_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
"xelab -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'rd_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:40]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'wr_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 12 for port 'probe4' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'probe7' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_wr
Compiling module xil_defaultlib.fifo_rd
Compiling module xil_defaultlib.pre_trigger
Compiling module xil_defaultlib.simple_trigger
Compiling module xil_defaultlib.TriggerModule
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.data_process
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=26,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.AD9220_ReadModule
Compiling module xil_defaultlib.AD9220_ReadTEST
Compiling module xil_defaultlib.uart_send_default
Compiling module xil_defaultlib.top_uart_send
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.tb_topmodule
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_topmodule_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_data.txt
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_otr.txt
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1605.711 ; gain = 0.000
run 1 s
Stopped at time : 6438485385 ps : File "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v" Line 108
run: Time (s): cpu = 00:00:07 ; elapsed = 00:01:47 . Memory (MB): peak = 1605.711 ; gain = 0.000
remove_bps -file {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v} -line 108
run 1 s
run: Time (s): cpu = 00:00:12 ; elapsed = 00:02:06 . Memory (MB): peak = 1605.711 ; gain = 0.000
run 1 s
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1605.711 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_topmodule' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_topmodule_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/AD9220_ReadModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD9220_ReadModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/AD9220_ReadTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD9220_ReadTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriggerModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_process
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/fifo_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/fifo_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/pre_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/simple_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_uart_send
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_send
"xvhdl --incr --relax -prj tb_topmodule_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
"xelab -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'rd_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:40]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'wr_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 12 for port 'probe4' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'probe7' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_wr
Compiling module xil_defaultlib.fifo_rd
Compiling module xil_defaultlib.pre_trigger
Compiling module xil_defaultlib.simple_trigger
Compiling module xil_defaultlib.TriggerModule
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.data_process
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=26,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.AD9220_ReadModule
Compiling module xil_defaultlib.AD9220_ReadTEST
Compiling module xil_defaultlib.uart_send_default
Compiling module xil_defaultlib.top_uart_send
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.tb_topmodule
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_topmodule_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_data.txt
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_otr.txt
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1605.711 ; gain = 0.000
run 1 s
run: Time (s): cpu = 00:00:34 ; elapsed = 00:05:49 . Memory (MB): peak = 1605.711 ; gain = 0.000
run 1 s
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:54 . Memory (MB): peak = 1605.711 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_topmodule' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_topmodule_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/AD9220_ReadModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD9220_ReadModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/AD9220_ReadTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD9220_ReadTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriggerModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_process
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/fifo_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/fifo_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/pre_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/simple_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_uart_send
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_send
"xvhdl --incr --relax -prj tb_topmodule_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
"xelab -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'rd_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:40]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'wr_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 12 for port 'probe4' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'probe7' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_wr
Compiling module xil_defaultlib.fifo_rd
Compiling module xil_defaultlib.pre_trigger
Compiling module xil_defaultlib.simple_trigger
Compiling module xil_defaultlib.TriggerModule
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.data_process
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=26,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.AD9220_ReadModule
Compiling module xil_defaultlib.AD9220_ReadTEST
Compiling module xil_defaultlib.uart_send_default
Compiling module xil_defaultlib.top_uart_send
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.tb_topmodule
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_topmodule_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_data.txt
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_otr.txt
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1605.711 ; gain = 0.000
run 1 s
run: Time (s): cpu = 00:00:08 ; elapsed = 00:01:00 . Memory (MB): peak = 1605.711 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_topmodule' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_topmodule_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/AD9220_ReadModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD9220_ReadModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/AD9220_ReadTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD9220_ReadTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriggerModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_process
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/fifo_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/fifo_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/pre_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/simple_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_uart_send
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_send
"xvhdl --incr --relax -prj tb_topmodule_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
"xelab -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'rd_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:40]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'wr_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 12 for port 'probe4' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'probe7' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_wr
Compiling module xil_defaultlib.fifo_rd
Compiling module xil_defaultlib.pre_trigger
Compiling module xil_defaultlib.simple_trigger
Compiling module xil_defaultlib.TriggerModule
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.data_process
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=26,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.AD9220_ReadModule
Compiling module xil_defaultlib.AD9220_ReadTEST
Compiling module xil_defaultlib.uart_send_default
Compiling module xil_defaultlib.top_uart_send
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.tb_topmodule
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_topmodule_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_data.txt
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_otr.txt
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1605.711 ; gain = 0.000
run 1 s
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:41 . Memory (MB): peak = 1605.711 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:57 . Memory (MB): peak = 1605.711 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_topmodule' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_topmodule_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/AD9220_ReadModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD9220_ReadModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/AD9220_ReadTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD9220_ReadTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriggerModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_process
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/fifo_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/fifo_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/pre_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/simple_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_uart_send
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_send
"xvhdl --incr --relax -prj tb_topmodule_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/behav/xsim'
"xelab -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'rd_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:40]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'wr_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 12 for port 'probe4' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'probe7' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_wr
Compiling module xil_defaultlib.fifo_rd
Compiling module xil_defaultlib.pre_trigger
Compiling module xil_defaultlib.simple_trigger
Compiling module xil_defaultlib.TriggerModule
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.data_process
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=26,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.AD9220_ReadModule
Compiling module xil_defaultlib.AD9220_ReadTEST
Compiling module xil_defaultlib.uart_send_default
Compiling module xil_defaultlib.top_uart_send
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.tb_topmodule
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_topmodule_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_data.txt
WARNING: Too many words specified in data file D:/shixi/matlab/FPGA/adc_otr.txt
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1605.711 ; gain = 0.000
run 1 s
run: Time (s): cpu = 00:00:18 ; elapsed = 00:02:41 . Memory (MB): peak = 1605.711 ; gain = 0.000
add_bp {D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v} 99
run all
run: Time (s): cpu = 00:02:14 ; elapsed = 01:30:07 . Memory (MB): peak = 1605.711 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 30 19:05:20 2021...
