$date
	Fri May 30 20:15:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module piso_tb $end
$var wire 1 ! dout $end
$var reg 1 " clk $end
$var reg 4 # data_in [3:0] $end
$var reg 1 $ load $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 4 & data_in [3:0] $end
$var wire 1 $ load $end
$var wire 1 % rst $end
$var reg 1 ! dout $end
$var reg 4 ' temp [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
bx &
1%
x$
bx #
0"
0!
$end
#5
1"
#10
0"
1$
b1101 #
b1101 &
0%
#15
b1101 '
1"
#20
0"
0$
#25
1!
b1010 '
1"
#30
0"
#35
b100 '
1"
#40
0"
#45
0!
b1000 '
1"
#50
0"
#55
b0 '
1!
1"
#60
0"
