
---------- Begin Simulation Statistics ----------
final_tick                               1387569326000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 175105                       # Simulator instruction rate (inst/s)
host_mem_usage                                4564876                       # Number of bytes of host memory used
host_op_rate                                   265995                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11707.24                       # Real time elapsed on the host
host_tick_rate                               27912159                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000003                       # Number of instructions simulated
sim_ops                                    3114064159                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.326774                       # Number of seconds simulated
sim_ticks                                326774288250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       181359                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        360851                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       273554                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     49973063                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     32785283                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     32897190                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses       111907                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      50605552                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS        328748                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted        24397                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1610384594                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      800338139                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       273563                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         48374349                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    108815209                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts     14470098                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1515497738                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    651491141                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.326199                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.972477                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    254631571     39.08%     39.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    168496022     25.86%     64.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      9714728      1.49%     66.44% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     47127283      7.23%     73.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     33980575      5.22%     78.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      6046541      0.93%     79.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      9240750      1.42%     81.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     13438462      2.06%     83.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    108815209     16.70%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    651491141                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          3744134                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       255152                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1512631833                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           429095764                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       303512      0.02%      0.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    929947176     61.36%     61.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       405400      0.03%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       154685      0.01%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       202118      0.01%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       235652      0.02%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       693021      0.05%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       517187      0.03%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp          158      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       773139      0.05%     61.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv       101508      0.01%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        52518      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    428305920     28.26%     89.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    153013090     10.10%     99.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       789844      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         2810      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1515497738                       # Class of committed instruction
system.switch_cpus_1.commit.refs            582111664                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1515497738                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.653549                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.653549                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    412163110                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1534046407                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       41411884                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       130437995                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       286936                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     69247128                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         431204864                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                5297                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         153267849                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               45718                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          50605552                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        78185302                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           574945748                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        37897                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1014218563                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           93                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        573872                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.077432                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     78314200                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     33114031                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.551864                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    653547064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.357271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.349623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      404307549     61.86%     61.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       16984070      2.60%     64.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        9435989      1.44%     65.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       19685245      3.01%     68.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       31700125      4.85%     73.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        4739047      0.73%     74.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        7006813      1.07%     75.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       24366935      3.73%     79.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      135321291     20.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    653547064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         7568879                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        3796039                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  1512                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       350756                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       48788580                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.332501                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          584639554                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        153267786                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles       3394706                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    431697257                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts         1694                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts         2868                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    153576638                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1529966834                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    431371768                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       548687                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1524402468                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        86343                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     57134225                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       286936                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     57311832                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        44123                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     28053784                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         6233                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        14682                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           55                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      2601488                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       560734                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        14682                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect       223478                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       127278                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2560855730                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1523657897                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.497844                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1274906951                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.331361                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1523845532                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     3095967347                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1317549779                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.530108                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.530108                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass       360148      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    935916414     61.37%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       413744      0.03%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       200339      0.01%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          297      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       266214      0.02%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       246794      0.02%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       732295      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       797999      0.05%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp          172      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       909545      0.06%     61.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv       131929      0.01%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        62286      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    430420423     28.23%     89.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    153276414     10.05%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead      1211652      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         4493      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1524951158                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       4832612                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      9627728                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      4685404                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      7139124                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           7869777                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005161                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        825415     10.49%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            7      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            1      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd        11815      0.15%     10.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     10.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     10.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt        26126      0.33%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            2      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      7000056     88.95%     99.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite         6086      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead          220      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           49      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1527628175                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   3701981594                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1518972493                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1537311078                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1529961792                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1524951158                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         5042                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     14469072                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       290168                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         5042                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     23759934                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    653547064                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.333346                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.165222                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    206308622     31.57%     31.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     61112731      9.35%     40.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    105136913     16.09%     57.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     88951679     13.61%     70.62% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     76721387     11.74%     82.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     49612505      7.59%     89.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     37532965      5.74%     95.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     18798395      2.88%     98.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      9371867      1.43%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    653547064                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.333340                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          78185312                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  26                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     20947261                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     26885487                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    431697257                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    153576638                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     683021613                       # number of misc regfile reads
system.switch_cpus_1.numCycles              653548576                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      67829099                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2111352788                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      8552289                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       70838827                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    128909551                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      6527104                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   5424934117                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1532182464                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2133444359                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       170019617                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    183399428                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       286936                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    344572575                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps       22091519                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      9260767                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   3108919466                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       404833387                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2072643768                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3062008496                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          119                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5984501                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        38738                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11953596                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          38738                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      5340276                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       169943                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     10675412                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         169943                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1161                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       180465                       # Transaction distribution
system.membus.trans_dist::CleanEvict              893                       # Transaction distribution
system.membus.trans_dist::ReadExReq            178332                       # Transaction distribution
system.membus.trans_dist::ReadExResp           178332                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1161                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       540344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       540344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 540344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     23037312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     23037312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23037312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            179493                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  179493    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              179493                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1150721500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          971536250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1387569326000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1387569326000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1387569326000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1387569326000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1387569326000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1387569326000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1387569326000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3079302                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5777870                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          150                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3233811                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15406                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15406                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2889793                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2889793                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3079302                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17937647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17938097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        19200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    567943680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              567962880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3042736                       # Total snoops (count)
system.tol2bus.snoopTraffic                 183852480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9027237                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004304                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.065467                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8988380     99.57%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  38857      0.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9027237                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8882123000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8961121498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            225000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1387569326000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           33                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       633807                       # number of demand (read+write) hits
system.l2.demand_hits::total                   633840                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           33                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       633807                       # number of overall hits
system.l2.overall_hits::total                  633840                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          117                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      5335138                       # number of demand (read+write) misses
system.l2.demand_misses::total                5335255                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          117                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      5335138                       # number of overall misses
system.l2.overall_misses::total               5335255                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     12066500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 165441442500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     165453509000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     12066500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 165441442500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    165453509000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          150                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      5968945                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5969095                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          150                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      5968945                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5969095                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.780000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.893816                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.893813                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.780000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.893816                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.893813                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 103132.478632                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 31009.777535                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 31011.359157                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 103132.478632                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 31009.777535                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 31011.359157                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2872680                       # number of writebacks
system.l2.writebacks::total                   2872680                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          117                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      5335138                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5335255                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          117                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      5335138                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5335255                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     10896500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 112090062500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 112100959000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     10896500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 112090062500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 112100959000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.780000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.893816                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.893813                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.780000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.893816                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.893813                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 93132.478632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 21009.777535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 21011.359157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 93132.478632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 21009.777535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 21011.359157                       # average overall mshr miss latency
system.l2.replacements                        2872797                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2905175                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2905175                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2905175                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2905175                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          150                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              150                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          150                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          150                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2462373                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2462373                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        10419                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                10419                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         4987                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4987                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        15406                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15406                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.323705                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.323705                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         4987                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4987                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     82841000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     82841000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.323705                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.323705                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16611.389613                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16611.389613                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        22076                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 22076                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      2867717                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2867717                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  94972100500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   94972100500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      2889793                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2889793                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.992361                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992361                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 33117.668340                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 33117.668340                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      2867717                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2867717                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  66294930500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  66294930500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.992361                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992361                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 23117.668340                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 23117.668340                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       611731                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             611764                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          117                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      2467421                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2467538                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     12066500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  70469342000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  70481408500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          150                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      3079152                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3079302                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.780000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.801331                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.801330                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 103132.478632                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 28559.918230                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 28563.454139                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          117                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      2467421                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2467538                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     10896500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  45795132000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  45806028500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.780000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.801331                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.801330                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 93132.478632                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 18559.918230                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 18563.454139                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1387569326000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4094.363620                       # Cycle average of tags in use
system.l2.tags.total_refs                     4860431                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2909420                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.670584                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4094.363620                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.999600                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999600                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4095                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          812                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999756                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  98533141                       # Number of tag accesses
system.l2.tags.data_accesses                 98533141                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1387569326000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst           12                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      5155750                       # number of demand (read+write) hits
system.l3.demand_hits::total                  5155762                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst           12                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      5155750                       # number of overall hits
system.l3.overall_hits::total                 5155762                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          105                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       179388                       # number of demand (read+write) misses
system.l3.demand_misses::total                 179493                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          105                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       179388                       # number of overall misses
system.l3.overall_misses::total                179493                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     10036000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  15073916500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      15083952500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     10036000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  15073916500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     15083952500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          117                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      5335138                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              5335255                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          117                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      5335138                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             5335255                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.897436                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.033624                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.033643                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.897436                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.033624                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.033643                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 95580.952381                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 84029.681473                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 84036.438747                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 95580.952381                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 84029.681473                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 84036.438747                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              180465                       # number of writebacks
system.l3.writebacks::total                    180465                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          105                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       179388                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            179493                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          105                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       179388                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           179493                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      8986000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  13280036500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  13289022500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      8986000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  13280036500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  13289022500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.897436                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.033624                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.033643                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.897436                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.033624                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.033643                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 85580.952381                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 74029.681473                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 74036.438747                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 85580.952381                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 74029.681473                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 74036.438747                       # average overall mshr miss latency
system.l3.replacements                         350965                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      2872680                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          2872680                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      2872680                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      2872680                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          321                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           321                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         4987                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 4987                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         4987                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             4987                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data      2689385                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total               2689385                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       178332                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              178332                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  14976956000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   14976956000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      2867717                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           2867717                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.062186                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.062186                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 83983.558756                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 83983.558756                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       178332                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         178332                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  13193636000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  13193636000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.062186                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.062186                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 73983.558756                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 73983.558756                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst           12                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      2466365                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            2466377                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          105                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data         1056                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total             1161                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     10036000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data     96960500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total    106996500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          117                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      2467421                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        2467538                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.897436                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.000428                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.000471                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 95580.952381                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 91818.655303                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 92158.914729                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          105                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data         1056                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total         1161                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      8986000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data     86400500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total     95386500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.897436                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.000428                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.000471                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 85580.952381                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 81818.655303                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 82158.914729                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1387569326000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    20413593                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    383733                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     53.197387                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    3010.300051                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     27826.575658                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data    58.340186                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     3.709831                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data  1869.074274                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.091867                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.849200                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.001780                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000113                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.057040                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         1853                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        30915                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 171157557                       # Number of tag accesses
system.l3.tags.data_accesses                171157557                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1387569326000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           2467538                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      3053145                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         2632990                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            4987                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           4987                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          2867717                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         2867717                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       2467538                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     16015654                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    525307840                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          350965                       # Total snoops (count)
system.tol3bus.snoopTraffic                  11549760                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          5691207                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.029861                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.170203                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                5521264     97.01%     97.01% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 169943      2.99%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            5691207                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         8210386000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        8005376000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1387569326000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         6720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     11480832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11487552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         6720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          6720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     11549760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        11549760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       179388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              179493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       180465                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             180465                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        20565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     35133829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              35154394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        20565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       35344764                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             35344764                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       35344764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        20565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     35133829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             70499157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    179922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    171027.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.033347719500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        10258                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        10258                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              599793                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             169933                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      179493                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     180465                       # Number of write requests accepted
system.mem_ctrls.readBursts                    179493                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   180465                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   8361                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   543                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11126                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2771133750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  855660000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5979858750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16192.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34942.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    95806                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  139835                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 55.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                179493                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               180465                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  170873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       115394                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    194.691578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   122.675998                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.429710                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        65571     56.82%     56.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21073     18.26%     75.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9269      8.03%     83.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6039      5.23%     88.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4164      3.61%     91.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2940      2.55%     94.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2173      1.88%     96.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2441      2.12%     98.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1724      1.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       115394                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        10258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.682589                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.950506                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2934     28.60%     28.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           1539     15.00%     43.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3073     29.96%     73.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1644     16.03%     89.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           551      5.37%     94.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           258      2.52%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           109      1.06%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            62      0.60%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            34      0.33%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            23      0.22%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            11      0.11%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             7      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            5      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            3      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         10258                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        10258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.537824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.497166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.196165                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3314     32.31%     32.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              142      1.38%     33.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5242     51.10%     84.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1243     12.12%     96.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              220      2.14%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               65      0.63%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               20      0.19%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         10258                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10952448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  535104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                11513792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11487552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11549760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        33.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        35.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     35.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     35.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  324370065000                       # Total gap between requests
system.mem_ctrls.avgGap                     901133.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         6720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     10945728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     11513792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 20564.653467652377                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 33496295.129639841616                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 35234693.836105391383                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          105                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       179388                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       180465                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      4648250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   5975210500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7833873011500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     44269.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     33308.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  43409375.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            407337000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            216504750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           577983000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          444190680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     25795211520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      26898730920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     102829763520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       157169721390                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        480.973342                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 266834167500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10911680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49028440750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            416576160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            221415480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           643899480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          494902980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     25795211520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28232541180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     101706554880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       157511101680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        482.018039                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 263916029750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10911680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  51946578500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1387569326000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1382793970                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69165822                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     78185115                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1530144907                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1382793970                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69165822                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     78185115                       # number of overall hits
system.cpu.icache.overall_hits::total      1530144907                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1944                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          186                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2130                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1944                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          186                       # number of overall misses
system.cpu.icache.overall_misses::total          2130                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     15819000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15819000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     15819000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15819000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1382795914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69165822                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     78185301                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1530147037                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1382795914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69165822                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     78185301                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1530147037                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 85048.387097                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  7426.760563                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 85048.387097                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  7426.760563                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          175                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          175                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1582                       # number of writebacks
system.cpu.icache.writebacks::total              1582                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           36                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           36                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          150                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          150                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          150                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          150                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     12642000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12642000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     12642000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12642000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        84280                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        84280                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        84280                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        84280                       # average overall mshr miss latency
system.cpu.icache.replacements                   1582                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1382793970                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69165822                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     78185115                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1530144907                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1944                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          186                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2130                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     15819000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15819000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1382795914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69165822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     78185301                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1530147037                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 85048.387097                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  7426.760563                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          150                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          150                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     12642000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12642000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst        84280                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        84280                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1387569326000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.984164                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1530147001                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2094                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          730729.226839                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   495.307564                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    16.676601                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.967398                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.032571                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999969                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6120590242                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6120590242                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1387569326000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1387569326000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1387569326000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1387569326000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1387569326000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1387569326000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1387569326000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    572830860                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28810504                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    546390487                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1148031851                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    572830860                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28810504                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    546390487                       # number of overall hits
system.cpu.dcache.overall_hits::total      1148031851                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6158969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       314528                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      9772566                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16246063                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6158969                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       314528                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      9772566                       # number of overall misses
system.cpu.dcache.overall_misses::total      16246063                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   9995012000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 249586783495                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 259581795495                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   9995012000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 249586783495                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 259581795495                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    578989829                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     29125032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    556163053                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1164277914                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    578989829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     29125032                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    556163053                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1164277914                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010637                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.017571                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013954                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010637                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.017571                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013954                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 31777.813104                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 25539.534191                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15978.135472                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 31777.813104                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 25539.534191                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15978.135472                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       920686                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             51826                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.764944                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    15.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5944010                       # number of writebacks
system.cpu.dcache.writebacks::total           5944010                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      3791459                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3791459                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      3791459                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3791459                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       314528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      5981107                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6295635                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       314528                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      5981107                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6295635                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   9680484000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 181426861495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 191107345495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   9680484000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 181426861495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 191107345495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.010754                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005407                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.010754                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005407                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 30777.813104                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 30333.324834                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30355.531332                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 30777.813104                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 30333.324834                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30355.531332                       # average overall mshr miss latency
system.cpu.dcache.replacements               12422061                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    423154037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21302592                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    396279813                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       840736442                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3266661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       167807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6867367                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      10301835                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4444191000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 146832446500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 151276637500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426420698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21470399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    403147180                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    851038277                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.017034                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012105                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26483.942863                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 21381.185322                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14684.436074                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      3788215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3788215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       167807                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3079152                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3246959                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4276384000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  81577723500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  85854107500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007816                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.007638                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003815                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25483.942863                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 26493.568197                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26441.389466                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149676823                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7507912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    150110674                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      307295409                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2892308                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       146721                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      2905199                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5944228                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   5550821000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 102754336995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 108305157995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152569131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7654633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    153015873                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    313239637                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.019168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018986                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018977                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 37832.491600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 35369.121700                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18220.222709                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         3244                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3244                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       146721                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      2901955                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3048676                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   5404100000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  99849137995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 105253237995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.019168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018965                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009733                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 36832.491600                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 34407.541811                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34524.245277                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1387569326000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994702                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1160491964                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12422573                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.418003                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   352.115504                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    39.330559                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   120.548640                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.687726                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.076817                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.235447                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999990                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4669534229                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4669534229                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1387569326000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 952815049000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 434754277000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
