#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Wed Feb 28 13:32:17 2024
# Process ID: 11092
# Current directory: C:/ECE532/microblaze
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1776 C:\ECE532\microblaze\microblaze.xpr
# Log file: C:/ECE532/microblaze/vivado.log
# Journal file: C:/ECE532/microblaze\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/ECE532/microblaze/microblaze.xpr
INFO: [Project 1-313] Project file moved from 'W:/ECE532/microblaze' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ECE532'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/ECE532' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/ECE532/microblaze'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/DESL/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'microblaze_microblaze_0_0' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_0_0/microblaze_microblaze_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_microblaze_0_0' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_0_0/microblaze_microblaze_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_microblaze_0_0' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_0_0/microblaze_microblaze_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_microblaze_0_0' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_0_0/microblaze_microblaze_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_microblaze_0_0' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_0_0/microblaze_microblaze_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_dlmb_v10_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_dlmb_v10_1/microblaze_dlmb_v10_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_dlmb_v10_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_dlmb_v10_1/microblaze_dlmb_v10_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_dlmb_v10_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_dlmb_v10_1/microblaze_dlmb_v10_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_dlmb_v10_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_dlmb_v10_1/microblaze_dlmb_v10_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_dlmb_v10_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_dlmb_v10_1/microblaze_dlmb_v10_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_ilmb_v10_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ilmb_v10_1/microblaze_ilmb_v10_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_ilmb_v10_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ilmb_v10_1/microblaze_ilmb_v10_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_ilmb_v10_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ilmb_v10_1/microblaze_ilmb_v10_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_ilmb_v10_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ilmb_v10_1/microblaze_ilmb_v10_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_ilmb_v10_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ilmb_v10_1/microblaze_ilmb_v10_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_dlmb_bram_if_cntlr_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_dlmb_bram_if_cntlr_1/microblaze_dlmb_bram_if_cntlr_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_dlmb_bram_if_cntlr_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_dlmb_bram_if_cntlr_1/microblaze_dlmb_bram_if_cntlr_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_dlmb_bram_if_cntlr_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_dlmb_bram_if_cntlr_1/microblaze_dlmb_bram_if_cntlr_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_dlmb_bram_if_cntlr_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_dlmb_bram_if_cntlr_1/microblaze_dlmb_bram_if_cntlr_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_dlmb_bram_if_cntlr_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_dlmb_bram_if_cntlr_1/microblaze_dlmb_bram_if_cntlr_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_ilmb_bram_if_cntlr_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ilmb_bram_if_cntlr_1/microblaze_ilmb_bram_if_cntlr_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_ilmb_bram_if_cntlr_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ilmb_bram_if_cntlr_1/microblaze_ilmb_bram_if_cntlr_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_ilmb_bram_if_cntlr_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ilmb_bram_if_cntlr_1/microblaze_ilmb_bram_if_cntlr_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_ilmb_bram_if_cntlr_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ilmb_bram_if_cntlr_1/microblaze_ilmb_bram_if_cntlr_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_ilmb_bram_if_cntlr_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ilmb_bram_if_cntlr_1/microblaze_ilmb_bram_if_cntlr_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_lmb_bram_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_lmb_bram_1/microblaze_lmb_bram_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_lmb_bram_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_lmb_bram_1/microblaze_lmb_bram_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_lmb_bram_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_lmb_bram_1/microblaze_lmb_bram_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_lmb_bram_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_lmb_bram_1/microblaze_lmb_bram_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_lmb_bram_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_lmb_bram_1/microblaze_lmb_bram_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_microblaze_0_axi_intc_0' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_0_axi_intc_0/microblaze_microblaze_0_axi_intc_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_microblaze_0_axi_intc_0' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_0_axi_intc_0/microblaze_microblaze_0_axi_intc_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_microblaze_0_axi_intc_0' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_0_axi_intc_0/microblaze_microblaze_0_axi_intc_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_microblaze_0_axi_intc_0' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_0_axi_intc_0/microblaze_microblaze_0_axi_intc_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_microblaze_0_axi_intc_0' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_0_axi_intc_0/microblaze_microblaze_0_axi_intc_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_mdm_1_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_mdm_1_1/microblaze_mdm_1_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_mdm_1_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_mdm_1_1/microblaze_mdm_1_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_mdm_1_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_mdm_1_1/microblaze_mdm_1_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_mdm_1_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_mdm_1_1/microblaze_mdm_1_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_mdm_1_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_mdm_1_1/microblaze_mdm_1_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_clk_wiz_1_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_clk_wiz_1_1/microblaze_clk_wiz_1_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_clk_wiz_1_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_clk_wiz_1_1/microblaze_clk_wiz_1_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_clk_wiz_1_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_clk_wiz_1_1/microblaze_clk_wiz_1_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_clk_wiz_1_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_clk_wiz_1_1/microblaze_clk_wiz_1_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_clk_wiz_1_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_clk_wiz_1_1/microblaze_clk_wiz_1_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_rst_clk_wiz_1_100M_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_rst_clk_wiz_1_100M_1/microblaze_rst_clk_wiz_1_100M_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_rst_clk_wiz_1_100M_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_rst_clk_wiz_1_100M_1/microblaze_rst_clk_wiz_1_100M_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_rst_clk_wiz_1_100M_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_rst_clk_wiz_1_100M_1/microblaze_rst_clk_wiz_1_100M_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_rst_clk_wiz_1_100M_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_rst_clk_wiz_1_100M_1/microblaze_rst_clk_wiz_1_100M_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_rst_clk_wiz_1_100M_1' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_rst_clk_wiz_1_100M_1/microblaze_rst_clk_wiz_1_100M_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_axi_uartlite_0_0' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_axi_uartlite_0_0/microblaze_axi_uartlite_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_axi_uartlite_0_0' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_axi_uartlite_0_0/microblaze_axi_uartlite_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_axi_uartlite_0_0' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_axi_uartlite_0_0/microblaze_axi_uartlite_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_axi_uartlite_0_0' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_axi_uartlite_0_0/microblaze_axi_uartlite_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_axi_uartlite_0_0' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_axi_uartlite_0_0/microblaze_axi_uartlite_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_xbar_0' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_xbar_0/microblaze_xbar_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_xbar_0' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_xbar_0/microblaze_xbar_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_xbar_0' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_xbar_0/microblaze_xbar_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_xbar_0' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_xbar_0/microblaze_xbar_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_xbar_0' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_xbar_0/microblaze_xbar_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_audio_axi_0_0' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_audio_axi_0_0/microblaze_audio_axi_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_audio_axi_0_0' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_audio_axi_0_0/microblaze_audio_axi_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_audio_axi_0_0' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_audio_axi_0_0/microblaze_audio_axi_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_audio_axi_0_0' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_audio_axi_0_0/microblaze_audio_axi_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'microblaze_audio_axi_0_0' generated file not found 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_audio_axi_0_0/microblaze_audio_axi_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 974.820 ; gain = 98.320
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Wed Feb 28 13:32:51 2024] Launched microblaze_lmb_bram_1_synth_1, microblaze_microblaze_0_0_synth_1, microblaze_ilmb_bram_if_cntlr_1_synth_1, microblaze_microblaze_0_axi_intc_0_synth_1, microblaze_ilmb_v10_1_synth_1, microblaze_clk_wiz_1_1_synth_1, microblaze_axi_uartlite_0_0_synth_1, microblaze_dlmb_v10_1_synth_1, microblaze_mdm_1_1_synth_1, microblaze_rst_clk_wiz_1_100M_1_synth_1, microblaze_dlmb_bram_if_cntlr_1_synth_1, microblaze_xbar_0_synth_1, microblaze_audio_axi_0_0_synth_1...
Run output will be captured here:
microblaze_lmb_bram_1_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_lmb_bram_1_synth_1/runme.log
microblaze_microblaze_0_0_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_microblaze_0_0_synth_1/runme.log
microblaze_ilmb_bram_if_cntlr_1_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_ilmb_bram_if_cntlr_1_synth_1/runme.log
microblaze_microblaze_0_axi_intc_0_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_microblaze_0_axi_intc_0_synth_1/runme.log
microblaze_ilmb_v10_1_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_ilmb_v10_1_synth_1/runme.log
microblaze_clk_wiz_1_1_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_clk_wiz_1_1_synth_1/runme.log
microblaze_axi_uartlite_0_0_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_axi_uartlite_0_0_synth_1/runme.log
microblaze_dlmb_v10_1_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_dlmb_v10_1_synth_1/runme.log
microblaze_mdm_1_1_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_mdm_1_1_synth_1/runme.log
microblaze_rst_clk_wiz_1_100M_1_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_rst_clk_wiz_1_100M_1_synth_1/runme.log
microblaze_dlmb_bram_if_cntlr_1_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_dlmb_bram_if_cntlr_1_synth_1/runme.log
microblaze_xbar_0_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_xbar_0_synth_1/runme.log
microblaze_audio_axi_0_0_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_audio_axi_0_0_synth_1/runme.log
[Wed Feb 28 13:32:53 2024] Launched synth_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 974.820 ; gain = 0.000
launch_runs impl_1 -jobs 6
[Wed Feb 28 13:34:02 2024] Launched microblaze_lmb_bram_1_synth_1, microblaze_microblaze_0_0_synth_1, microblaze_axi_uartlite_0_0_synth_1, microblaze_mdm_1_1_synth_1, microblaze_rst_clk_wiz_1_100M_1_synth_1, microblaze_dlmb_bram_if_cntlr_1_synth_1, microblaze_xbar_0_synth_1, microblaze_audio_axi_0_0_synth_1, synth_1...
Run output will be captured here:
microblaze_lmb_bram_1_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_lmb_bram_1_synth_1/runme.log
microblaze_microblaze_0_0_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_microblaze_0_0_synth_1/runme.log
microblaze_axi_uartlite_0_0_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_axi_uartlite_0_0_synth_1/runme.log
microblaze_mdm_1_1_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_mdm_1_1_synth_1/runme.log
microblaze_rst_clk_wiz_1_100M_1_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_rst_clk_wiz_1_100M_1_synth_1/runme.log
microblaze_dlmb_bram_if_cntlr_1_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_dlmb_bram_if_cntlr_1_synth_1/runme.log
microblaze_xbar_0_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_xbar_0_synth_1/runme.log
microblaze_audio_axi_0_0_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_audio_axi_0_0_synth_1/runme.log
synth_1: C:/ECE532/microblaze/microblaze.runs/synth_1/runme.log
[Wed Feb 28 13:34:02 2024] Launched impl_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 974.820 ; gain = 0.000
open_bd_design {C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd}
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- utoronto.ca:user:audio_axi:1.0 - audio_axi_0
Successfully read diagram <microblaze> from BD file <C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd>
startgroup
create_bd_cell -type ip -vlnv utoronto.ca:user:audio_axi_v1_0:1.0 audio_axi_v1_0_0
endgroup
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_nets audio_axi_0_PDM_clk] [get_bd_nets PDM_data_0_1] [get_bd_nets audio_axi_0_LR_sel] [get_bd_cells audio_axi_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/audio_axi_v1_0_0/s00_axi} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins audio_axi_v1_0_0/s00_axi]
</audio_axi_v1_0_0/s00_axi/reg0> is being mapped into </microblaze_0/Data> at <0x44A00000 [ 64K ]>
set_property location {2006 435} [get_bd_ports PDM_clk_0]
startgroup
make_bd_pins_external  [get_bd_cells audio_axi_v1_0_0]
make_bd_intf_pins_external  [get_bd_cells audio_axi_v1_0_0]
endgroup
delete_bd_objs [get_bd_ports LR_sel_0]
delete_bd_objs [get_bd_nets audio_axi_v1_0_0_LR_sel] [get_bd_ports LR_sel_1]
delete_bd_objs [get_bd_nets audio_axi_v1_0_0_PDM_clk] [get_bd_ports PDM_clk_1]
delete_bd_objs [get_bd_ports PDM_data_0]
delete_bd_objs [get_bd_nets PDM_data_1_1] [get_bd_ports PDM_data_1]
startgroup
make_bd_pins_external  [get_bd_cells audio_axi_v1_0_0]
make_bd_intf_pins_external  [get_bd_cells audio_axi_v1_0_0]
endgroup
delete_bd_objs [get_bd_nets audio_axi_v1_0_0_PDM_clk] [get_bd_ports PDM_clk_1]
delete_bd_objs [get_bd_ports PDM_clk_0]
startgroup
make_bd_pins_external  [get_bd_pins audio_axi_v1_0_0/PDM_clk]
endgroup
save_bd_design
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
Wrote  : <C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ui/bd_65fc89de.ui> 
close_bd_design [get_bd_designs microblaze]
make_wrapper -files [get_files C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd] -top
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/PDM_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=microblaze_audio_axi_v1_0_0_0_PDM_clk 
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/sim/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
reset_run impl_1
launch_runs impl_1 -jobs 6
INFO: [BD 41-1662] The design 'microblaze.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/sim/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_axi_v1_0_0 .
Exporting to file C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hw_handoff/microblaze.hwh
Generated Block Design Tcl file C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hw_handoff/microblaze_bd.tcl
Generated Hardware Definition File C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.hwdef
[Wed Feb 28 13:41:31 2024] Launched microblaze_audio_axi_v1_0_0_0_synth_1, synth_1...
Run output will be captured here:
microblaze_audio_axi_v1_0_0_0_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_audio_axi_v1_0_0_0_synth_1/runme.log
synth_1: C:/ECE532/microblaze/microblaze.runs/synth_1/runme.log
[Wed Feb 28 13:41:31 2024] Launched impl_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1328.379 ; gain = 223.918
set_property file_type SystemVerilog [get_files  C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v]
reset_run microblaze_audio_axi_v1_0_0_0_synth_1
reset_run impl_1
launch_runs impl_1 -jobs 6
[Wed Feb 28 13:47:19 2024] Launched microblaze_audio_axi_v1_0_0_0_synth_1, synth_1...
Run output will be captured here:
microblaze_audio_axi_v1_0_0_0_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_audio_axi_v1_0_0_0_synth_1/runme.log
synth_1: C:/ECE532/microblaze/microblaze.runs/synth_1/runme.log
[Wed Feb 28 13:47:19 2024] Launched impl_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/impl_1/runme.log
open_bd_design {C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd}
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- utoronto.ca:user:audio_axi_v1_0:1.0 - audio_axi_v1_0_0
Successfully read diagram <microblaze> from BD file <C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd>
ipx::edit_ip_in_project -upgrade true -name audio_axi_v1_0_v1_0_project -directory C:/ECE532/microblaze/microblaze.tmp/audio_axi_v1_0_v1_0_project c:/ECE532/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/DESL/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ECE532'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/bd/pll/synth/pll.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/PDM_interface.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/clock_divider.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/counter.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/enable_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/new/fft_interface.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/bd/pll/hdl/pll_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/new/twos_complement_to_magnitude.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/new/audio_toplevel.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/shift_reg.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/bd/design_1/sim/design_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/bd/pll/sim/pll.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sim_1/new/fft_tb.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1389.012 ; gain = 46.117
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  c:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  c:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0.v]
set_property file_type SystemVerilog [get_files  c:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/PDM_interface.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  c:/ECE532/audio_project/audio_project.srcs/sources_1/new/fft_interface.v]
update_compile_order -fileset sources_1
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/ECE532
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/ECE532'
report_ip_status -name ip_status 
upgrade_ip -vlnv utoronto.ca:user:audio_axi_v1_0:1.0 [get_ips  microblaze_audio_axi_v1_0_0_0] -log ip_upgrade.log
Upgrading 'C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd'
INFO: [IP_Flow 19-3422] Upgraded microblaze_audio_axi_v1_0_0_0 (audio_axi_v1_0_v1_0 1.0) from revision 2 to revision 3
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
Wrote  : <C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ui/bd_65fc89de.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/ECE532/microblaze/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips microblaze_audio_axi_v1_0_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
close_bd_design [get_bd_designs microblaze]
reset_run synth_1
launch_runs impl_1 -jobs 6
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/PDM_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=microblaze_audio_axi_v1_0_0_0_PDM_clk 
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/sim/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_axi_v1_0_0 .
Exporting to file C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hw_handoff/microblaze.hwh
Generated Block Design Tcl file C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hw_handoff/microblaze_bd.tcl
Generated Hardware Definition File C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.hwdef
[Wed Feb 28 13:58:41 2024] Launched microblaze_audio_axi_v1_0_0_0_synth_1, synth_1...
Run output will be captured here:
microblaze_audio_axi_v1_0_0_0_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_audio_axi_v1_0_0_0_synth_1/runme.log
synth_1: C:/ECE532/microblaze/microblaze.runs/synth_1/runme.log
[Wed Feb 28 13:58:41 2024] Launched impl_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1433.434 ; gain = 20.211
open_bd_design {C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd}
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- utoronto.ca:user:audio_axi_v1_0:1.0 - audio_axi_v1_0_0
Successfully read diagram <microblaze> from BD file <C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd>
make_wrapper -files [get_files C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd] -top
close_bd_design [get_bd_designs microblaze]
make_wrapper -files [get_files C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd] -top
reset_run microblaze_audio_axi_v1_0_0_0_synth_1
reset_run impl_1
launch_runs impl_1 -jobs 6
[Wed Feb 28 14:00:42 2024] Launched microblaze_audio_axi_v1_0_0_0_synth_1, synth_1...
Run output will be captured here:
microblaze_audio_axi_v1_0_0_0_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_audio_axi_v1_0_0_0_synth_1/runme.log
synth_1: C:/ECE532/microblaze/microblaze.runs/synth_1/runme.log
[Wed Feb 28 14:00:42 2024] Launched impl_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/impl_1/runme.log
open_bd_design {C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd}
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- utoronto.ca:user:audio_axi_v1_0:1.0 - audio_axi_v1_0_0
Successfully read diagram <microblaze> from BD file <C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd>
ipx::edit_ip_in_project -upgrade true -name audio_axi_v1_0_v1_0_project -directory C:/ECE532/microblaze/microblaze.tmp/audio_axi_v1_0_v1_0_project c:/ECE532/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/DESL/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ECE532'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/bd/pll/synth/pll.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/PDM_interface.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/clock_divider.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/counter.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/enable_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/new/fft_interface.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/bd/pll/hdl/pll_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/new/twos_complement_to_magnitude.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/new/audio_toplevel.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/shift_reg.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/bd/design_1/sim/design_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/bd/pll/sim/pll.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sim_1/new/fft_tb.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1473.797 ; gain = 32.340
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  c:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  c:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0.v]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/ECE532
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/ECE532'
report_ip_status -name ip_status 
upgrade_ip -vlnv utoronto.ca:user:audio_axi_v1_0:1.0 [get_ips  microblaze_audio_axi_v1_0_0_0] -log ip_upgrade.log
Upgrading 'C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd'
INFO: [IP_Flow 19-3422] Upgraded microblaze_audio_axi_v1_0_0_0 (audio_axi_v1_0_v1_0 1.0) from revision 3 to revision 4
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/ECE532/microblaze/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips microblaze_audio_axi_v1_0_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/PDM_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=microblaze_audio_axi_v1_0_0_0_PDM_clk 
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/sim/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_axi_v1_0_0 .
Exporting to file C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hw_handoff/microblaze.hwh
Generated Block Design Tcl file C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hw_handoff/microblaze_bd.tcl
Generated Hardware Definition File C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.hwdef
catch { config_ip_cache -export [get_ips -all microblaze_audio_axi_v1_0_0_0] }
export_ip_user_files -of_objects [get_files C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd]
launch_runs -jobs 6 microblaze_audio_axi_v1_0_0_0_synth_1
[Wed Feb 28 14:02:41 2024] Launched microblaze_audio_axi_v1_0_0_0_synth_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/microblaze_audio_axi_v1_0_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd] -directory C:/ECE532/microblaze/microblaze.ip_user_files/sim_scripts -ip_user_files_dir C:/ECE532/microblaze/microblaze.ip_user_files -ipstatic_source_dir C:/ECE532/microblaze/microblaze.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ECE532/microblaze/microblaze.cache/compile_simlib/modelsim} {questa=C:/ECE532/microblaze/microblaze.cache/compile_simlib/questa} {riviera=C:/ECE532/microblaze/microblaze.cache/compile_simlib/riviera} {activehdl=C:/ECE532/microblaze/microblaze.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_bd_design [get_bd_designs microblaze]
make_wrapper -files [get_files C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd] -top
reset_run microblaze_audio_axi_v1_0_0_0_synth_1
reset_run impl_1
launch_runs impl_1 -jobs 6
[Wed Feb 28 14:04:01 2024] Launched microblaze_audio_axi_v1_0_0_0_synth_1, synth_1...
Run output will be captured here:
microblaze_audio_axi_v1_0_0_0_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_audio_axi_v1_0_0_0_synth_1/runme.log
synth_1: C:/ECE532/microblaze/microblaze.runs/synth_1/runme.log
[Wed Feb 28 14:04:02 2024] Launched impl_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/impl_1/runme.log
report_ip_status -name ip_status 
export_ip_user_files -of_objects  [get_files C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
file delete -force C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
make_wrapper -files [get_files C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd] -top
INFO: [BD 41-1662] The design 'microblaze.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/sim/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
add_files -norecurse C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
reset_run microblaze_audio_axi_v1_0_0_0_synth_1
reset_run impl_1
launch_runs impl_1 -jobs 6
INFO: [BD 41-1662] The design 'microblaze.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/sim/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_axi_v1_0_0 .
Exporting to file C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hw_handoff/microblaze.hwh
Generated Block Design Tcl file C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hw_handoff/microblaze_bd.tcl
Generated Hardware Definition File C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.hwdef
[Wed Feb 28 14:05:51 2024] Launched microblaze_audio_axi_v1_0_0_0_synth_1, synth_1...
Run output will be captured here:
microblaze_audio_axi_v1_0_0_0_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_audio_axi_v1_0_0_0_synth_1/runme.log
synth_1: C:/ECE532/microblaze/microblaze.runs/synth_1/runme.log
[Wed Feb 28 14:05:51 2024] Launched impl_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1584.551 ; gain = 36.512
open_bd_design {C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd}
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- utoronto.ca:user:audio_axi_v1_0:1.0 - audio_axi_v1_0_0
Successfully read diagram <microblaze> from BD file <C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd>
ipx::edit_ip_in_project -upgrade true -name audio_axi_v1_0_v1_0_project -directory C:/ECE532/microblaze/microblaze.tmp/audio_axi_v1_0_v1_0_project c:/ECE532/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/DESL/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ECE532'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/bd/pll/synth/pll.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/PDM_interface.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/clock_divider.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/counter.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/enable_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/new/fft_interface.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/bd/pll/hdl/pll_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/new/twos_complement_to_magnitude.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/new/audio_toplevel.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/shift_reg.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/bd/design_1/sim/design_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/bd/pll/sim/pll.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sim_1/new/fft_tb.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1589.020 ; gain = 0.000
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  c:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v]
set_property file_type SystemVerilog [get_files  c:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0.v]
update_compile_order -fileset sources_1
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/ECE532
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/ECE532'
report_ip_status -name ip_status 
upgrade_ip -vlnv utoronto.ca:user:audio_axi_v1_0:1.0 [get_ips  microblaze_audio_axi_v1_0_0_0] -log ip_upgrade.log
Upgrading 'C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd'
INFO: [IP_Flow 19-3422] Upgraded microblaze_audio_axi_v1_0_0_0 (audio_axi_v1_0_v1_0 1.0) from revision 4 to revision 5
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
Wrote  : <C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ui/bd_65fc89de.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/ECE532/microblaze/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips microblaze_audio_axi_v1_0_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd] -top
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/PDM_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=microblaze_audio_axi_v1_0_0_0_PDM_clk 
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/sim/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
close_bd_design [get_bd_designs microblaze]
reset_run impl_1
launch_runs impl_1 -jobs 6
INFO: [BD 41-1662] The design 'microblaze.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/sim/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_axi_v1_0_0 .
Exporting to file C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hw_handoff/microblaze.hwh
Generated Block Design Tcl file C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hw_handoff/microblaze_bd.tcl
Generated Hardware Definition File C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.hwdef
[Wed Feb 28 14:08:33 2024] Launched microblaze_audio_axi_v1_0_0_0_synth_1, synth_1...
Run output will be captured here:
microblaze_audio_axi_v1_0_0_0_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_audio_axi_v1_0_0_0_synth_1/runme.log
synth_1: C:/ECE532/microblaze/microblaze.runs/synth_1/runme.log
[Wed Feb 28 14:08:33 2024] Launched impl_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1705.645 ; gain = 40.363
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ECE532'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/ECE532' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/ECE532/microblaze'.)
report_ip_status -name ip_status
upgrade_ip -vlnv utoronto.ca:user:audio_axi_v1_0:1.0 [get_ips  microblaze_audio_axi_v1_0_0_0] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- utoronto.ca:user:audio_axi_v1_0:1.0 - audio_axi_v1_0_0
Successfully read diagram <microblaze> from BD file <C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd>
Upgrading 'C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd'
INFO: [IP_Flow 19-3422] Upgraded microblaze_audio_axi_v1_0_0_0 (audio_axi_v1_0_v1_0 1.0) from revision 5 to revision 2
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/ECE532/microblaze/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips microblaze_audio_axi_v1_0_0_0] -no_script -sync -force -quiet
make_wrapper -files [get_files C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd] -top
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/PDM_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=microblaze_audio_axi_v1_0_0_0_PDM_clk 
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/sim/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
close_bd_design [get_bd_designs microblaze]
reset_run impl_1
launch_runs impl_1 -jobs 6
INFO: [BD 41-1662] The design 'microblaze.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/sim/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_axi_v1_0_0 .
Exporting to file C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hw_handoff/microblaze.hwh
Generated Block Design Tcl file C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hw_handoff/microblaze_bd.tcl
Generated Hardware Definition File C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.hwdef
[Wed Feb 28 14:11:21 2024] Launched microblaze_audio_axi_v1_0_0_0_synth_1, synth_1...
Run output will be captured here:
microblaze_audio_axi_v1_0_0_0_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_audio_axi_v1_0_0_0_synth_1/runme.log
synth_1: C:/ECE532/microblaze/microblaze.runs/synth_1/runme.log
[Wed Feb 28 14:11:21 2024] Launched impl_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1782.938 ; gain = 37.754
open_run impl_1
INFO: [Netlist 29-17] Analyzing 777 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'microblaze_i/audio_axi_v1_0_0/s00_axi_aclk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.780 . Memory (MB): peak = 2521.867 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.780 . Memory (MB): peak = 2521.867 ; gain = 0.000
Generating merged BMM file for the design top 'microblaze_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2521.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRLC16E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2651.703 ; gain = 864.086
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Feb 28 14:20:05 2024] Launched impl_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/impl_1/runme.log
file mkdir C:/ECE532/microblaze/microblaze.sdk
file copy -force C:/ECE532/microblaze/microblaze.runs/impl_1/microblaze_wrapper.sysdef C:/ECE532/microblaze/microblaze.sdk/microblaze_wrapper.hdf

launch_sdk -workspace C:/ECE532/microblaze/microblaze.sdk -hwspec C:/ECE532/microblaze/microblaze.sdk/microblaze_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/ECE532/microblaze/microblaze.sdk -hwspec C:/ECE532/microblaze/microblaze.sdk/microblaze_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd}
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- utoronto.ca:user:audio_axi_v1_0:1.0 - audio_axi_v1_0_0
Successfully read diagram <microblaze> from BD file <C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_NUM_OF_PROBES {4} CONFIG.C_ENABLE_ILA_AXI_MON {false} CONFIG.C_MONITOR_TYPE {Native}] [get_bd_cells ila_0]
set_property location {6 1870 671} [get_bd_cells ila_0]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins ila_0/probe1] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /ila_0/probe1(undef)
connect_bd_net [get_bd_ports PDM_data_0] [get_bd_pins ila_0/probe2]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_NUM_OF_PROBES {6}] [get_bd_cells ila_0]
endgroup
disconnect_bd_net /rst_clk_wiz_1_100M_peripheral_aresetn [get_bd_pins ila_0/probe1]
disconnect_bd_net /PDM_data_0_1 [get_bd_pins ila_0/probe2]
startgroup
connect_bd_net [get_bd_pins ila_0/probe0] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /ila_0/probe0(undef)
connect_bd_net [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn] [get_bd_pins ila_0/probe2]
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /ila_0/probe2(undef)
endgroup
connect_bd_net [get_bd_ports PDM_data_0] [get_bd_pins ila_0/probe3]
connect_bd_net [get_bd_pins ila_0/probe4] [get_bd_pins audio_axi_v1_0_0/PDM_clk]
WARNING: [BD 41-1731] Type mismatch between connected pins: /audio_axi_v1_0_0/PDM_clk(clk) and /ila_0/probe4(undef)
connect_bd_net [get_bd_pins ila_0/probe5] [get_bd_pins audio_axi_v1_0_0/LR_sel]
save_bd_design
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
Wrote  : <C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ui/bd_65fc89de.ui> 
validate_bd_design
ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
ERROR: [BD 41-1273] Error running propagate TCL procedure: ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
    ::xilinx.com_ip_ila_6.2::propagate Line 95
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/PDM_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=microblaze_audio_axi_v1_0_0_0_PDM_clk 
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
validate_bd_design -force
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
ERROR: [BD 41-1273] Error running propagate TCL procedure: ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
    ::xilinx.com_ip_ila_6.2::propagate Line 95
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/PDM_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=microblaze_audio_axi_v1_0_0_0_PDM_clk 
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
endgroup
save_bd_design
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
validate_bd_design -force
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
ERROR: [BD 41-1273] Error running propagate TCL procedure: ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
    ::xilinx.com_ip_ila_6.2::propagate Line 95
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/PDM_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=microblaze_audio_axi_v1_0_0_0_PDM_clk 
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins ila_0/probe1] [get_bd_pins audio_axi_v1_0_0/PDM_clk]
WARNING: [BD 41-1731] Type mismatch between connected pins: /audio_axi_v1_0_0/PDM_clk(clk) and /ila_0/probe1(undef)
save_bd_design
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
validate_bd_design
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/PDM_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=microblaze_audio_axi_v1_0_0_0_PDM_clk 
save_bd_design
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
close_bd_design [get_bd_designs microblaze]
make_wrapper -files [get_files C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd] -top
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /ila_0/probe0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /ila_0/probe2(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /audio_axi_v1_0_0/PDM_clk(clk) and /ila_0/probe4(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /audio_axi_v1_0_0/PDM_clk(clk) and /ila_0/probe1(undef)
INFO: [BD 41-1662] The design 'microblaze.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/sim/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
reset_run synth_1
launch_runs impl_1 -jobs 6
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /ila_0/probe0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /ila_0/probe2(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /audio_axi_v1_0_0/PDM_clk(clk) and /ila_0/probe4(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /audio_axi_v1_0_0/PDM_clk(clk) and /ila_0/probe1(undef)
INFO: [BD 41-1662] The design 'microblaze.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/sim/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_axi_v1_0_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ila_0_0/microblaze_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
Exporting to file C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hw_handoff/microblaze.hwh
Generated Block Design Tcl file C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hw_handoff/microblaze_bd.tcl
Generated Hardware Definition File C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.hwdef
[Wed Feb 28 15:08:21 2024] Launched microblaze_ila_0_0_synth_1, synth_1...
Run output will be captured here:
microblaze_ila_0_0_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_ila_0_0_synth_1/runme.log
synth_1: C:/ECE532/microblaze/microblaze.runs/synth_1/runme.log
[Wed Feb 28 15:08:21 2024] Launched impl_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2941.227 ; gain = 46.184
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Feb 28 15:15:12 2024] Launched impl_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3.1
  **** Build date : Mar 26 2019-05:02:51
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292645863A
set_property PROGRAM.FILE {C:/ECE532/microblaze/microblaze.runs/impl_1/microblaze_wrapper.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/ECE532/microblaze/microblaze.runs/impl_1/microblaze_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/ECE532/microblaze/microblaze.runs/impl_1/microblaze_wrapper.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'microblaze_i/ila_0' at location 'uuid_379BBF10594C5B90B298E30D9DA7CB32' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/ECE532/microblaze/microblaze.runs/impl_1/microblaze_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/ECE532/microblaze/microblaze.runs/impl_1/microblaze_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/ECE532/microblaze/microblaze.runs/impl_1/microblaze_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes microblaze_i/audio_axi_v1_0_0_PDM_clk -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 15:18:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-28 15:18:02
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE532/microblaze/microblaze.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 15:19:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-28 15:19:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE532/microblaze/microblaze.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/ECE532/microblaze/microblaze.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_bd_design {C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd}
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- utoronto.ca:user:audio_axi_v1_0:1.0 - audio_axi_v1_0_0
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /ila_0/probe0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /ila_0/probe2(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /audio_axi_v1_0_0/PDM_clk(clk) and /ila_0/probe4(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /audio_axi_v1_0_0/PDM_clk(clk) and /ila_0/probe1(undef)
Successfully read diagram <microblaze> from BD file <C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd>
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ECE532'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/ECE532' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/ECE532/microblaze'.)
report_ip_status -name ip_status
upgrade_ip -vlnv utoronto.ca:user:audio_axi_v1_0:1.0 [get_ips  microblaze_audio_axi_v1_0_0_0] -log ip_upgrade.log
Upgrading 'C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd'
INFO: [IP_Flow 19-1972] Upgraded microblaze_audio_axi_v1_0_0_0 from audio_axi_v1_0_v1_0 1.0 to audio_axi_v1_0_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /ila_0/probe4(undef) and /audio_axi_v1_0_0_upgraded_ipi/PDM_clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /ila_0/probe1(undef) and /audio_axi_v1_0_0_upgraded_ipi/PDM_clk(clk)
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
Wrote  : <C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ui/bd_65fc89de.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/ECE532/microblaze/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips microblaze_audio_axi_v1_0_0_0] -no_script -sync -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ECE532'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/ECE532' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/ECE532/microblaze'.)
report_ip_status -name ip_status
upgrade_ip -vlnv utoronto.ca:user:audio_axi_v1_0:1.0 [get_ips  microblaze_audio_axi_v1_0_0_0] -log ip_upgrade.log
Upgrading 'C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd'
INFO: [IP_Flow 19-1972] Upgraded microblaze_audio_axi_v1_0_0_0 from audio_axi_v1_0_v1_0 1.0 to audio_axi_v1_0_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /ila_0/probe4(undef) and /audio_axi_v1_0_0_upgraded_ipi/PDM_clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /ila_0/probe1(undef) and /audio_axi_v1_0_0_upgraded_ipi/PDM_clk(clk)
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/ECE532/microblaze/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips microblaze_audio_axi_v1_0_0_0] -no_script -sync -force -quiet
startgroup
create_bd_cell -type ip -vlnv utoronto.ca:user:audio_axi:1.0 audio_axi_0
endgroup
delete_bd_objs [get_bd_cells audio_axi_0]
startgroup
create_bd_cell -type ip -vlnv utoronto.ca:user:audio_axi_v1_0:1.0 audio_axi_v1_0_1
endgroup
delete_bd_objs [get_bd_cells audio_axi_v1_0_1]
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ECE532'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/ECE532' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/ECE532/microblaze'.)
report_ip_status -name ip_status
upgrade_ip -vlnv utoronto.ca:user:audio_axi_v1_0:1.0 [get_ips  microblaze_audio_axi_v1_0_0_0] -log ip_upgrade.log
Upgrading 'C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd'
INFO: [IP_Flow 19-1972] Upgraded microblaze_audio_axi_v1_0_0_0 from audio_axi_v1_0_v1_0 1.0 to audio_axi_v1_0_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'debug_done'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'debug_value'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'microblaze_audio_axi_v1_0_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /ila_0/probe4(undef) and /audio_axi_v1_0_0_upgraded_ipi/PDM_clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /ila_0/probe1(undef) and /audio_axi_v1_0_0_upgraded_ipi/PDM_clk(clk)
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'microblaze_audio_axi_v1_0_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/ECE532/microblaze/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
Wrote  : <C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ui/bd_65fc89de.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/ECE532/microblaze/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips microblaze_audio_axi_v1_0_0_0] -no_script -sync -force -quiet
disconnect_bd_net /rst_clk_wiz_1_100M_peripheral_aresetn [get_bd_pins ila_0/probe2]
disconnect_bd_net /audio_axi_v1_0_0_PDM_clk [get_bd_pins ila_0/probe4]
connect_bd_net [get_bd_pins audio_axi_v1_0_0/debug_done] [get_bd_pins ila_0/probe2]
connect_bd_net [get_bd_pins audio_axi_v1_0_0/debug_value] [get_bd_pins ila_0/probe4]
save_bd_design
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
Wrote  : <C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ui/bd_65fc89de.ui> 
validate_bd_design
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/PDM_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=microblaze_audio_axi_v1_0_0_0_PDM_clk 
save_bd_design
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
Wrote  : <C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ui/bd_65fc89de.ui> 
close_bd_design [get_bd_designs microblaze]
make_wrapper -files [get_files C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd] -top
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /ila_0/probe0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /audio_axi_v1_0_0/PDM_clk(clk) and /ila_0/probe1(undef)
INFO: [BD 41-1662] The design 'microblaze.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/sim/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
reset_run synth_1
reset_run microblaze_ila_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /ila_0/probe0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /audio_axi_v1_0_0/PDM_clk(clk) and /ila_0/probe1(undef)
INFO: [BD 41-1662] The design 'microblaze.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/sim/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_axi_v1_0_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ila_0_0/microblaze_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
Exporting to file C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hw_handoff/microblaze.hwh
Generated Block Design Tcl file C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hw_handoff/microblaze_bd.tcl
Generated Hardware Definition File C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.hwdef
[Wed Feb 28 15:40:18 2024] Launched microblaze_ila_0_0_synth_1, microblaze_audio_axi_v1_0_0_0_synth_1, synth_1...
Run output will be captured here:
microblaze_ila_0_0_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_ila_0_0_synth_1/runme.log
microblaze_audio_axi_v1_0_0_0_synth_1: C:/ECE532/microblaze/microblaze.runs/microblaze_audio_axi_v1_0_0_0_synth_1/runme.log
synth_1: C:/ECE532/microblaze/microblaze.runs/synth_1/runme.log
[Wed Feb 28 15:40:18 2024] Launched impl_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 4105.973 ; gain = 44.195
close_design
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ECE532'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/ECE532' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/ECE532/microblaze'.)
report_ip_status -name ip_status
upgrade_ip -vlnv utoronto.ca:user:audio_axi_v1_0:1.0 [get_ips  microblaze_audio_axi_v1_0_0_0] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- utoronto.ca:user:audio_axi_v1_0:1.0 - audio_axi_v1_0_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /ila_0/probe0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /audio_axi_v1_0_0/PDM_clk(clk) and /ila_0/probe1(undef)
Successfully read diagram <microblaze> from BD file <C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd>
Upgrading 'C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd'
INFO: [IP_Flow 19-1972] Upgraded microblaze_audio_axi_v1_0_0_0 from audio_axi_v1_0_v1_0 1.0 to audio_axi_v1_0_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /ila_0/probe1(undef) and /audio_axi_v1_0_0_upgraded_ipi/PDM_clk(clk)
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
Wrote  : <C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ui/bd_65fc89de.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/ECE532/microblaze/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips microblaze_audio_axi_v1_0_0_0] -no_script -sync -force -quiet
make_wrapper -files [get_files C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd] -top
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/PDM_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=microblaze_audio_axi_v1_0_0_0_PDM_clk 
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/sim/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
validate_bd_design -force
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/PDM_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=microblaze_audio_axi_v1_0_0_0_PDM_clk 
save_bd_design
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
close_bd_design [get_bd_designs microblaze]
reset_run synth_1
launch_runs synth_1 -jobs 6
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /ila_0/probe0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /audio_axi_v1_0_0/PDM_clk(clk) and /ila_0/probe1(undef)
INFO: [BD 41-1662] The design 'microblaze.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/sim/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_axi_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
Exporting to file C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hw_handoff/microblaze.hwh
Generated Block Design Tcl file C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hw_handoff/microblaze_bd.tcl
Generated Hardware Definition File C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.hwdef
[Wed Feb 28 15:43:28 2024] Launched microblaze_audio_axi_v1_0_0_0_synth_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/microblaze_audio_axi_v1_0_0_0_synth_1/runme.log
[Wed Feb 28 15:43:28 2024] Launched synth_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4116.305 ; gain = 0.000
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ECE532'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/ECE532' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/ECE532/microblaze'.)
open_bd_design {C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd}
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- utoronto.ca:user:audio_axi_v1_0:1.0 - audio_axi_v1_0_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /ila_0/probe0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /audio_axi_v1_0_0/PDM_clk(clk) and /ila_0/probe1(undef)
Successfully read diagram <microblaze> from BD file <C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd>
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ECE532'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/ECE532' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/ECE532/microblaze'.)
report_ip_status -name ip_status
upgrade_ip -vlnv utoronto.ca:user:audio_axi_v1_0:1.0 [get_ips  microblaze_audio_axi_v1_0_0_0] -log ip_upgrade.log
Upgrading 'C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd'
INFO: [IP_Flow 19-1972] Upgraded microblaze_audio_axi_v1_0_0_0 from audio_axi_v1_0_v1_0 1.0 to audio_axi_v1_0_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /ila_0/probe1(undef) and /audio_axi_v1_0_0_upgraded_ipi/PDM_clk(clk)
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
Wrote  : <C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ui/bd_65fc89de.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/ECE532/microblaze/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips microblaze_audio_axi_v1_0_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
validate_bd_design
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/PDM_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=microblaze_audio_axi_v1_0_0_0_PDM_clk 
save_bd_design
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
close_bd_design [get_bd_designs microblaze]
make_wrapper -files [get_files C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd] -top
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /ila_0/probe0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /audio_axi_v1_0_0/PDM_clk(clk) and /ila_0/probe1(undef)
INFO: [BD 41-1662] The design 'microblaze.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/sim/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
reset_run synth_1
launch_runs synth_1 -jobs 6
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /ila_0/probe0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /audio_axi_v1_0_0/PDM_clk(clk) and /ila_0/probe1(undef)
INFO: [BD 41-1662] The design 'microblaze.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/sim/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_axi_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
Exporting to file C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hw_handoff/microblaze.hwh
Generated Block Design Tcl file C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hw_handoff/microblaze_bd.tcl
Generated Hardware Definition File C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.hwdef
[Wed Feb 28 15:46:55 2024] Launched microblaze_audio_axi_v1_0_0_0_synth_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/microblaze_audio_axi_v1_0_0_0_synth_1/runme.log
[Wed Feb 28 15:46:55 2024] Launched synth_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4179.195 ; gain = 40.172
export_ip_user_files -of_objects  [get_files C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
file delete -force C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
open_bd_design {C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd}
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- utoronto.ca:user:audio_axi_v1_0:1.0 - audio_axi_v1_0_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /ila_0/probe0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /audio_axi_v1_0_0/PDM_clk(clk) and /ila_0/probe1(undef)
Successfully read diagram <microblaze> from BD file <C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd>
startgroup
create_bd_cell -type ip -vlnv utoronto.ca:user:audio_axi:1.0 audio_axi_0
endgroup
delete_bd_objs [get_bd_cells audio_axi_0]
save_bd_design
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
Wrote  : <C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ui/bd_65fc89de.ui> 
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_nets audio_axi_v1_0_0_debug_done] [get_bd_nets audio_axi_v1_0_0_debug_value] [get_bd_cells audio_axi_v1_0_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_nets audio_axi_v1_0_0_debug_done] [get_bd_nets audio_axi_v1_0_0_debug_value] [get_bd_cells audio_axi_v1_0_0]'
WARNING: [BD 41-1731] Type mismatch between connected pins: /ila_0/probe1(undef) and /audio_axi_v1_0_0/PDM_clk(clk)
save_bd_design
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
Wrote  : <C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ui/bd_65fc89de.ui> 
report_ip_status -name ip_status 
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ECE532'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/ECE532' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/ECE532/microblaze'.)
report_ip_status -name ip_status
upgrade_ip -vlnv utoronto.ca:user:audio_axi_v1_0:1.0 [get_ips  microblaze_audio_axi_v1_0_0_0] -log ip_upgrade.log
Upgrading 'C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd'
INFO: [IP_Flow 19-1972] Upgraded microblaze_audio_axi_v1_0_0_0 from audio_axi_v1_0_v1_0 1.0 to audio_axi_v1_0_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /ila_0/probe1(undef) and /audio_axi_v1_0_0_upgraded_ipi/PDM_clk(clk)
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/ECE532/microblaze/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips microblaze_audio_axi_v1_0_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/PDM_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=microblaze_audio_axi_v1_0_0_0_PDM_clk 
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/sim/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_axi_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
Exporting to file C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hw_handoff/microblaze.hwh
Generated Block Design Tcl file C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hw_handoff/microblaze_bd.tcl
Generated Hardware Definition File C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4214.293 ; gain = 30.695
catch { config_ip_cache -export [get_ips -all microblaze_audio_axi_v1_0_0_0] }
export_ip_user_files -of_objects [get_files C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd]
launch_runs -jobs 6 microblaze_audio_axi_v1_0_0_0_synth_1
[Wed Feb 28 15:50:53 2024] Launched microblaze_audio_axi_v1_0_0_0_synth_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/microblaze_audio_axi_v1_0_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd] -directory C:/ECE532/microblaze/microblaze.ip_user_files/sim_scripts -ip_user_files_dir C:/ECE532/microblaze/microblaze.ip_user_files -ipstatic_source_dir C:/ECE532/microblaze/microblaze.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ECE532/microblaze/microblaze.cache/compile_simlib/modelsim} {questa=C:/ECE532/microblaze/microblaze.cache/compile_simlib/questa} {riviera=C:/ECE532/microblaze/microblaze.cache/compile_simlib/riviera} {activehdl=C:/ECE532/microblaze/microblaze.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
validate_bd_design -force
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/PDM_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=microblaze_audio_axi_v1_0_0_0_PDM_clk 
save_bd_design
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
close_bd_design [get_bd_designs microblaze]
reset_run synth_1
launch_runs synth_1 -jobs 6
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /ila_0/probe0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /audio_axi_v1_0_0/PDM_clk(clk) and /ila_0/probe1(undef)
INFO: [BD 41-1662] The design 'microblaze.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/sim/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_axi_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
Exporting to file C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hw_handoff/microblaze.hwh
Generated Block Design Tcl file C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hw_handoff/microblaze_bd.tcl
Generated Hardware Definition File C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.hwdef
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
[Wed Feb 28 15:51:51 2024] Launched microblaze_audio_axi_v1_0_0_0_synth_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/microblaze_audio_axi_v1_0_0_0_synth_1/runme.log
[Wed Feb 28 15:51:51 2024] Launched synth_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
[Wed Feb 28 15:52:12 2024] Launched microblaze_audio_axi_v1_0_0_0_synth_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/microblaze_audio_axi_v1_0_0_0_synth_1/runme.log
[Wed Feb 28 15:52:12 2024] Launched synth_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/synth_1/runme.log
make_wrapper -files [get_files C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd] -top
add_files -norecurse C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
reset_run synth_1
launch_runs synth_1 -jobs 6
[Wed Feb 28 15:52:35 2024] Launched microblaze_audio_axi_v1_0_0_0_synth_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/microblaze_audio_axi_v1_0_0_0_synth_1/runme.log
[Wed Feb 28 15:52:35 2024] Launched synth_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Wed Feb 28 15:56:23 2024] Launched synth_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Wed Feb 28 15:57:18 2024] Launched impl_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 6
[Wed Feb 28 15:57:55 2024] Launched impl_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Feb 28 16:00:53 2024] Launched impl_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3.1
  **** Build date : Mar 26 2019-05:02:51
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292645863A
set_property PROGRAM.FILE {C:/ECE532/microblaze/microblaze.runs/impl_1/microblaze_wrapper.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/ECE532/microblaze/microblaze.runs/impl_1/microblaze_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/ECE532/microblaze/microblaze.runs/impl_1/microblaze_wrapper.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1972] Mismatch between the design programmed into the device xc7a100t (JTAG device index = 0) and the probes file(s) C:/ECE532/microblaze/microblaze.runs/impl_1/microblaze_wrapper.ltx.
 The core at location uuid_379BBF10594C5B90B298E30D9DA7CB32 has different widths for ILA input port 4. Port width in the device core is 1, but port width in the probes file is 8.
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {C:/ECE532/microblaze/microblaze.runs/impl_1/microblaze_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/ECE532/microblaze/microblaze.runs/impl_1/microblaze_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/ECE532/microblaze/microblaze.runs/impl_1/microblaze_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
WARNING: Simulation object microblaze_i/rst_clk_wiz_1_100M_peripheral_aresetn_1 was not found in the design.
WARNING: Simulation object microblaze_i/audio_axi_v1_0_0_PDM_clk_1 was not found in the design.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes microblaze_i/audio_axi_v1_0_0_PDM_clk -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes microblaze_i/audio_axi_v1_0_0_debug_done -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 16:02:57
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2024-Feb-28 16:03:08
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 16:03:20
set_property TRIGGER_COMPARE_VALUE eq8'bXXXX_XXXX [get_hw_probes microblaze_i/audio_axi_v1_0_0_debug_value -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {microblaze_i/audio_axi_v1_0_0_debug_done} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {microblaze_i/audio_axi_v1_0_0_debug_value} }
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes microblaze_i/audio_axi_v1_0_0_debug_done -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq8'hXX [get_hw_probes microblaze_i/audio_axi_v1_0_0_debug_value -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes microblaze_i/audio_axi_v1_0_0_PDM_clk -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2024-Feb-28 16:04:16
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 16:04:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-28 16:04:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE532/microblaze/microblaze.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 16:04:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-28 16:04:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE532/microblaze/microblaze.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 16:04:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-28 16:04:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE532/microblaze/microblaze.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 16:05:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-28 16:05:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE532/microblaze/microblaze.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 16:05:09
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-28 16:05:09
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE532/microblaze/microblaze.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 16:05:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-28 16:05:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE532/microblaze/microblaze.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 16:05:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-28 16:05:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE532/microblaze/microblaze.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 16:05:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-28 16:05:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE532/microblaze/microblaze.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 16:05:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-28 16:05:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE532/microblaze/microblaze.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 16:08:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-28 16:08:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE532/microblaze/microblaze.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 16:08:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-28 16:08:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE532/microblaze/microblaze.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 16:08:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-28 16:08:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE532/microblaze/microblaze.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 16:08:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-28 16:08:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE532/microblaze/microblaze.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 16:08:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-28 16:08:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE532/microblaze/microblaze.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
ERROR: [Labtools 27-1395] Unable to arm ILA 'hw_ila_1'. The core clock is slow or no core clock connected for this ILA or the ILA core may not meet timing.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 16:08:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-28 16:08:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE532/microblaze/microblaze.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 16:08:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-28 16:08:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE532/microblaze/microblaze.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 16:08:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-28 16:08:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE532/microblaze/microblaze.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes microblaze_i/audio_axi_v1_0_0_PDM_clk -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 16:08:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-28 16:08:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE532/microblaze/microblaze.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes microblaze_i/audio_axi_v1_0_0_debug_done -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 16:09:05
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes microblaze_i/audio_axi_v1_0_0_debug_done -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2024-Feb-28 16:10:42
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes microblaze_i/audio_axi_v1_0_0_PDM_clk -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 16:10:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-28 16:10:55
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE532/microblaze/microblaze.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 16:11:10
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-28 16:11:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE532/microblaze/microblaze.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 16:11:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-28 16:11:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE532/microblaze/microblaze.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes microblaze_i/audio_axi_v1_0_0_PDM_clk -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq8'bXXXX_XXXX [get_hw_probes microblaze_i/audio_axi_v1_0_0_debug_value -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq8'hXX [get_hw_probes microblaze_i/audio_axi_v1_0_0_debug_value -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 16:12:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-28 16:12:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE532/microblaze/microblaze.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 16:12:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-28 16:12:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE532/microblaze/microblaze.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 16:12:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-28 16:12:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE532/microblaze/microblaze.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 16:12:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-28 16:12:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE532/microblaze/microblaze.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 16:12:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-28 16:12:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE532/microblaze/microblaze.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Feb-28 16:12:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"microblaze_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Feb-28 16:12:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE532/microblaze/microblaze.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ECE532'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/ECE532' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/ECE532/microblaze'.)
report_ip_status -name ip_status
upgrade_ip -vlnv utoronto.ca:user:audio_axi_v1_0:1.0 [get_ips  microblaze_audio_axi_v1_0_0_0] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- utoronto.ca:user:audio_axi_v1_0:1.0 - audio_axi_v1_0_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /ila_0/probe0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /audio_axi_v1_0_0/PDM_clk(clk) and /ila_0/probe1(undef)
Successfully read diagram <microblaze> from BD file <C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd>
Upgrading 'C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd'
INFO: [IP_Flow 19-1972] Upgraded microblaze_audio_axi_v1_0_0_0 from audio_axi_v1_0_v1_0 1.0 to audio_axi_v1_0_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /ila_0/probe1(undef) and /audio_axi_v1_0_0_upgraded_ipi/PDM_clk(clk)
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/ECE532/microblaze/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips microblaze_audio_axi_v1_0_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/PDM_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=microblaze_audio_axi_v1_0_0_0_PDM_clk 
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/sim/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_axi_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
Exporting to file C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hw_handoff/microblaze.hwh
Generated Block Design Tcl file C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hw_handoff/microblaze_bd.tcl
Generated Hardware Definition File C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4466.383 ; gain = 34.613
catch { config_ip_cache -export [get_ips -all microblaze_audio_axi_v1_0_0_0] }
export_ip_user_files -of_objects [get_files C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd]
launch_runs -jobs 6 microblaze_audio_axi_v1_0_0_0_synth_1
[Wed Feb 28 16:13:42 2024] Launched microblaze_audio_axi_v1_0_0_0_synth_1...
Run output will be captured here: C:/ECE532/microblaze/microblaze.runs/microblaze_audio_axi_v1_0_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd] -directory C:/ECE532/microblaze/microblaze.ip_user_files/sim_scripts -ip_user_files_dir C:/ECE532/microblaze/microblaze.ip_user_files -ipstatic_source_dir C:/ECE532/microblaze/microblaze.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ECE532/microblaze/microblaze.cache/compile_simlib/modelsim} {questa=C:/ECE532/microblaze/microblaze.cache/compile_simlib/questa} {riviera=C:/ECE532/microblaze/microblaze.cache/compile_simlib/riviera} {activehdl=C:/ECE532/microblaze/microblaze.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
validate_bd_design -force
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/PDM_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=microblaze_audio_axi_v1_0_0_0_PDM_clk 
save_bd_design
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
close_bd_design [get_bd_designs microblaze]
save_wave_config {C:/ECE532/microblaze/microblaze.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_bd_design {C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd}
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- utoronto.ca:user:audio_axi_v1_0:1.0 - audio_axi_v1_0_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /ila_0/probe0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /audio_axi_v1_0_0/PDM_clk(clk) and /ila_0/probe1(undef)
Successfully read diagram <microblaze> from BD file <C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd>
make_wrapper -files [get_files C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd] -top
INFO: [BD 41-1662] The design 'microblaze.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/ui/bd_65fc89de.ui> 
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/sim/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ECE532'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/ECE532' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/ECE532/microblaze'.)
report_ip_status -name ip_status
upgrade_ip -vlnv utoronto.ca:user:audio_axi_v1_0:1.0 [get_ips  microblaze_audio_axi_v1_0_0_0] -log ip_upgrade.log
Upgrading 'C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd'
INFO: [IP_Flow 19-3422] Upgraded microblaze_audio_axi_v1_0_0_0 (audio_axi_v1_0_v1_0 1.0) from revision 2 to revision 4
WARNING: [BD 41-1731] Type mismatch between connected pins: /ila_0/probe1(undef) and /audio_axi_v1_0_0_upgraded_ipi/PDM_clk(clk)
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/ECE532/microblaze/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips microblaze_audio_axi_v1_0_0_0] -no_script -sync -force -quiet
close_bd_design [get_bd_designs microblaze]
make_wrapper -files [get_files C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd] -top
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /ila_0/probe0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /audio_axi_v1_0_0/PDM_clk(clk) and /ila_0/probe1(undef)
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /audio_axi_v1_0_0/PDM_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=microblaze_audio_axi_v1_0_0_0_PDM_clk 
Wrote  : <C:\ECE532\microblaze\microblaze.srcs\sources_1\bd\microblaze\microblaze.bd> 
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/synth/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/sim/microblaze.v
VHDL Output written to : C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
report_ip_status -name ip_status 
open_bd_design {C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd}
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- utoronto.ca:user:audio_axi_v1_0:1.0 - audio_axi_v1_0_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /ila_0/probe0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /audio_axi_v1_0_0/PDM_clk(clk) and /ila_0/probe1(undef)
Successfully read diagram <microblaze> from BD file <C:/ECE532/microblaze/microblaze.srcs/sources_1/bd/microblaze/microblaze.bd>
ipx::edit_ip_in_project -upgrade true -name audio_axi_v1_0_v1_0_project -directory C:/ECE532/microblaze/microblaze.tmp/audio_axi_v1_0_v1_0_project c:/ECE532/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/DESL/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4545.223 ; gain = 2.285
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ECE532'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/PDM_interface.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/clock_divider.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/counter.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/enable_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/new/fft_interface.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/new/twos_complement_to_magnitude.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/new/audio_toplevel.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/imports/new/shift_reg.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/ip_repo/audio_axi_1.0/hdl/audio_axi_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sources_1/bd/design_1/sim/design_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ECE532/audio_project/audio_project.srcs/sim_1/new/fft_tb.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4545.223 ; gain = 2.285
update_compile_order -fileset sources_1
close_project
close_bd_design [get_bd_designs microblaze]
