$date
	Sun Oct 23 09:44:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#327996
b10111 !
1"
#327998
b10111 &
b10111 %
1$
#327999
0"
#328002
b1000110 &
b1000110 %
#328006
b100011 &
b100011 %
#328010
b1101010 &
b1101010 %
#328014
b110101 &
b110101 %
#328018
b10100000 &
b10100000 %
#328022
b1010000 &
b1010000 %
#328026
b101000 &
b101000 %
#328030
b10100 &
b10100 %
#328034
b1010 &
b1010 %
#328038
b101 &
b101 %
#328042
b10000 &
b10000 %
#328046
b1000 &
b1000 %
#328050
b100 &
b100 %
#328054
b10 &
b10 %
#328058
b1 &
b1 %
1#
#328062
b0 &
0#
b0 %
0$
#1359404
b1010 !
1"
#1359406
b1010 &
b1010 %
1$
#1359407
0"
#1359410
b101 &
b101 %
#1359414
b10000 &
b10000 %
#1359418
b1000 &
b1000 %
#1359422
b100 &
b100 %
#1359426
b10 &
b10 %
#1359430
b1 &
1#
b1 %
#1359434
b0 &
b0 %
0#
0$
#2280135
b10001 !
1"
#2280138
b10001 &
b10001 %
1$
#2280139
0"
#2280142
b110100 &
b110100 %
#2280146
b11010 &
b11010 %
#2280150
b1101 &
b1101 %
#2280154
b101000 &
b101000 %
#2280158
b10100 &
b10100 %
#2280162
b1010 &
b1010 %
#2280166
b101 &
b101 %
#2280170
b10000 &
b10000 %
#2280174
b1000 &
b1000 %
#2280178
b100 &
b100 %
#2280182
b10 &
b10 %
#2280186
b1 &
b1 %
1#
#2280190
b0 &
0#
b0 %
0$
#4500012
