#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Wed Jun  3 09:35:41 2015
# Process ID: 7208
# Log file: /home/tim/project_1/project_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/tim/project_1/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 2716 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/design_1_processing_system7_0_3.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/design_1_processing_system7_0_3.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_4/design_1_axi_vdma_0_4.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_4/design_1_axi_vdma_0_4.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_3/design_1_rst_processing_system7_0_100M_3_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_3/design_1_rst_processing_system7_0_100M_3_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_3/design_1_rst_processing_system7_0_100M_3.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_3/design_1_rst_processing_system7_0_100M_3.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_4/design_1_axi_vdma_0_4_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_4/design_1_axi_vdma_0_4_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_clocks.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_clocks.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0_clocks.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0_clocks.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 9 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1367.090 ; gain = 446.188 ; free physical = 1684 ; free virtual = 5334
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:01 . Memory (MB): peak = 1369.094 ; gain = 2.004 ; free physical = 1683 ; free virtual = 5334
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15e14c679

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1920.594 ; gain = 0.000 ; free physical = 1130 ; free virtual = 4805

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 392 cells.
Phase 2 Constant Propagation | Checksum: fee7de8a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1920.594 ; gain = 0.000 ; free physical = 1124 ; free virtual = 4800

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fsub_32ns_32ns_32_5_full_dsp_U51/image_filter_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_5_full_dsp_U33/image_filter_fh_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_5_full_dsp_U34/image_filter_fh_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_5_full_dsp_U35/image_filter_fh_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_5_full_dsp_U36/image_filter_fh_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_5_full_dsp_U37/image_filter_fh_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_5_full_dsp_U38/image_filter_fh_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_5_full_dsp_U39/image_filter_fh_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_5_full_dsp_U40/image_filter_fh_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_5_full_dsp_U41/image_filter_fh_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_5_full_dsp_U17/image_filter_fh_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_5_full_dsp_U18/image_filter_fh_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_5_full_dsp_U19/image_filter_fh_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_5_full_dsp_U20/image_filter_fh_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_5_full_dsp_U21/image_filter_fh_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_5_full_dsp_U22/image_filter_fh_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_5_full_dsp_U23/image_filter_fh_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_5_full_dsp_U24/image_filter_fh_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_5_full_dsp_U25/image_filter_fh_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_5_full_dsp_U26/image_filter_fh_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_5_full_dsp_U27/image_filter_fh_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_5_full_dsp_U28/image_filter_fh_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_5_full_dsp_U29/image_filter_fh_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_5_full_dsp_U30/image_filter_fh_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_5_full_dsp_U31/image_filter_fh_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_5_full_dsp_U32/image_filter_fh_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_5_full_dsp_U42/image_filter_fh_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_5_full_dsp_U43/image_filter_fh_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_5_full_dsp_U44/image_filter_fh_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_5_full_dsp_U45/image_filter_fh_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_5_full_dsp_U46/image_filter_fh_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_5_full_dsp_U47/image_filter_fh_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_5_full_dsp_U48/image_filter_fh_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_5_full_dsp_U49/image_filter_fh_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_5_full_dsp_U50/image_filter_fh_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
INFO: [Opt 31-12] Eliminated 17428 unconnected nets.
INFO: [Opt 31-11] Eliminated 1145 unconnected cells.
Phase 3 Sweep | Checksum: 18f7a7dfd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1920.594 ; gain = 0.000 ; free physical = 1123 ; free virtual = 4800

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1920.594 ; gain = 0.000 ; free physical = 1123 ; free virtual = 4800
Ending Logic Optimization Task | Checksum: 18f7a7dfd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1920.594 ; gain = 0.000 ; free physical = 1123 ; free virtual = 4800
Implement Debug Cores | Checksum: 1876664af
Logic Optimization | Checksum: 1876664af

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 98 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 41 newly gated: 32 Total Ports: 196
Ending PowerOpt Patch Enables Task | Checksum: 1cbdbdacb

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2097.414 ; gain = 0.000 ; free physical = 970 ; free virtual = 4653
Ending Power Optimization Task | Checksum: 1cbdbdacb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2097.414 ; gain = 176.820 ; free physical = 970 ; free virtual = 4653
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:01 . Memory (MB): peak = 2097.414 ; gain = 730.324 ; free physical = 970 ; free virtual = 4653
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2129.430 ; gain = 0.000 ; free physical = 968 ; free virtual = 4653
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2129.434 ; gain = 32.020 ; free physical = 952 ; free virtual = 4651
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tim/project_1/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2129.434 ; gain = 0.000 ; free physical = 946 ; free virtual = 4649
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 10402a217

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2129.438 ; gain = 0.000 ; free physical = 944 ; free virtual = 4648

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2129.438 ; gain = 0.000 ; free physical = 943 ; free virtual = 4648
INFO: [Opt 31-138] Pushed 7 inverter(s) to 32 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2129.438 ; gain = 0.000 ; free physical = 943 ; free virtual = 4648

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 4589089f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2129.438 ; gain = 0.000 ; free physical = 943 ; free virtual = 4648
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 4589089f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 2129.438 ; gain = 0.000 ; free physical = 908 ; free virtual = 4615

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 4589089f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 2129.438 ; gain = 0.000 ; free physical = 908 ; free virtual = 4615

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: da62e959

Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 2129.438 ; gain = 0.000 ; free physical = 908 ; free virtual = 4615
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16d49eb5c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 2129.438 ; gain = 0.000 ; free physical = 908 ; free virtual = 4615

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1bc06c605

Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 2129.438 ; gain = 0.000 ; free physical = 906 ; free virtual = 4615
Phase 2.2.1 Place Init Design | Checksum: 16c5319da

Time (s): cpu = 00:01:25 ; elapsed = 00:01:09 . Memory (MB): peak = 2313.531 ; gain = 184.094 ; free physical = 722 ; free virtual = 4432
Phase 2.2 Build Placer Netlist Model | Checksum: 16c5319da

Time (s): cpu = 00:01:25 ; elapsed = 00:01:09 . Memory (MB): peak = 2313.531 ; gain = 184.094 ; free physical = 722 ; free virtual = 4432

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 16c5319da

Time (s): cpu = 00:01:25 ; elapsed = 00:01:09 . Memory (MB): peak = 2313.531 ; gain = 184.094 ; free physical = 722 ; free virtual = 4432
Phase 2.3 Constrain Clocks/Macros | Checksum: 16c5319da

Time (s): cpu = 00:01:25 ; elapsed = 00:01:09 . Memory (MB): peak = 2313.531 ; gain = 184.094 ; free physical = 722 ; free virtual = 4432
Phase 2 Placer Initialization | Checksum: 16c5319da

Time (s): cpu = 00:01:25 ; elapsed = 00:01:09 . Memory (MB): peak = 2313.531 ; gain = 184.094 ; free physical = 722 ; free virtual = 4432

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1429e0a0b

Time (s): cpu = 00:02:58 ; elapsed = 00:02:17 . Memory (MB): peak = 2372.281 ; gain = 242.844 ; free physical = 659 ; free virtual = 4371

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1429e0a0b

Time (s): cpu = 00:02:59 ; elapsed = 00:02:17 . Memory (MB): peak = 2372.281 ; gain = 242.844 ; free physical = 659 ; free virtual = 4371

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 84bb835a

Time (s): cpu = 00:03:47 ; elapsed = 00:02:50 . Memory (MB): peak = 2372.281 ; gain = 242.844 ; free physical = 596 ; free virtual = 4345

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 12c73fb59

Time (s): cpu = 00:03:48 ; elapsed = 00:02:51 . Memory (MB): peak = 2372.281 ; gain = 242.844 ; free physical = 599 ; free virtual = 4341

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 12c73fb59

Time (s): cpu = 00:03:48 ; elapsed = 00:02:51 . Memory (MB): peak = 2372.281 ; gain = 242.844 ; free physical = 599 ; free virtual = 4341

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 13a179b35

Time (s): cpu = 00:04:05 ; elapsed = 00:03:03 . Memory (MB): peak = 2372.281 ; gain = 242.844 ; free physical = 607 ; free virtual = 4350

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1a76643b8

Time (s): cpu = 00:04:06 ; elapsed = 00:03:03 . Memory (MB): peak = 2372.281 ; gain = 242.844 ; free physical = 607 ; free virtual = 4350

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1e54d0908

Time (s): cpu = 00:04:28 ; elapsed = 00:03:24 . Memory (MB): peak = 2372.281 ; gain = 242.844 ; free physical = 611 ; free virtual = 4359
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1e54d0908

Time (s): cpu = 00:04:28 ; elapsed = 00:03:24 . Memory (MB): peak = 2372.281 ; gain = 242.844 ; free physical = 611 ; free virtual = 4359

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1e54d0908

Time (s): cpu = 00:04:29 ; elapsed = 00:03:25 . Memory (MB): peak = 2372.281 ; gain = 242.844 ; free physical = 611 ; free virtual = 4359

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1e54d0908

Time (s): cpu = 00:04:30 ; elapsed = 00:03:25 . Memory (MB): peak = 2372.281 ; gain = 242.844 ; free physical = 611 ; free virtual = 4359
Phase 4.6 Small Shape Detail Placement | Checksum: 1e54d0908

Time (s): cpu = 00:04:30 ; elapsed = 00:03:25 . Memory (MB): peak = 2372.281 ; gain = 242.844 ; free physical = 611 ; free virtual = 4359

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1e54d0908

Time (s): cpu = 00:04:33 ; elapsed = 00:03:28 . Memory (MB): peak = 2372.281 ; gain = 242.844 ; free physical = 611 ; free virtual = 4359
Phase 4 Detail Placement | Checksum: 1e54d0908

Time (s): cpu = 00:04:33 ; elapsed = 00:03:29 . Memory (MB): peak = 2372.281 ; gain = 242.844 ; free physical = 611 ; free virtual = 4359

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 120260c36

Time (s): cpu = 00:04:34 ; elapsed = 00:03:29 . Memory (MB): peak = 2372.281 ; gain = 242.844 ; free physical = 611 ; free virtual = 4359

Phase 6 Post Commit Optimization

Phase 6.1 updateClock Trees: PCOPT
Phase 6.1 updateClock Trees: PCOPT | Checksum: 120260c36

Time (s): cpu = 00:04:34 ; elapsed = 00:03:29 . Memory (MB): peak = 2372.281 ; gain = 242.844 ; free physical = 611 ; free virtual = 4359

Phase 6.2 Post Placement Optimization

Phase 6.2.1 Post Placement Timing Optimization

Phase 6.2.1.1 Restore Best Placement
Phase 6.2.1.1 Restore Best Placement | Checksum: e46a4a39

Time (s): cpu = 00:05:14 ; elapsed = 00:03:54 . Memory (MB): peak = 2372.281 ; gain = 242.844 ; free physical = 610 ; free virtual = 4359
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.512. For the most accurate timing information please run report_timing.
Phase 6.2.1 Post Placement Timing Optimization | Checksum: e46a4a39

Time (s): cpu = 00:05:14 ; elapsed = 00:03:54 . Memory (MB): peak = 2372.281 ; gain = 242.844 ; free physical = 610 ; free virtual = 4359
Phase 6.2 Post Placement Optimization | Checksum: e46a4a39

Time (s): cpu = 00:05:14 ; elapsed = 00:03:54 . Memory (MB): peak = 2372.281 ; gain = 242.844 ; free physical = 610 ; free virtual = 4359
Phase 6 Post Commit Optimization | Checksum: e46a4a39

Time (s): cpu = 00:05:14 ; elapsed = 00:03:55 . Memory (MB): peak = 2372.281 ; gain = 242.844 ; free physical = 610 ; free virtual = 4359

Phase 5.2 Sweep Clock Roots: Post-Placement
Phase 5.2 Sweep Clock Roots: Post-Placement | Checksum: e46a4a39

Time (s): cpu = 00:05:14 ; elapsed = 00:03:55 . Memory (MB): peak = 2372.281 ; gain = 242.844 ; free physical = 610 ; free virtual = 4359

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: e46a4a39

Time (s): cpu = 00:05:14 ; elapsed = 00:03:55 . Memory (MB): peak = 2372.281 ; gain = 242.844 ; free physical = 610 ; free virtual = 4359

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: e46a4a39

Time (s): cpu = 00:05:15 ; elapsed = 00:03:55 . Memory (MB): peak = 2372.281 ; gain = 242.844 ; free physical = 610 ; free virtual = 4359
Phase 5.4 Placer Reporting | Checksum: e46a4a39

Time (s): cpu = 00:05:15 ; elapsed = 00:03:55 . Memory (MB): peak = 2372.281 ; gain = 242.844 ; free physical = 610 ; free virtual = 4359

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: ff510892

Time (s): cpu = 00:05:15 ; elapsed = 00:03:56 . Memory (MB): peak = 2372.281 ; gain = 242.844 ; free physical = 610 ; free virtual = 4359
Phase 5 Post Placement Optimization and Clean-Up | Checksum: ff510892

Time (s): cpu = 00:05:15 ; elapsed = 00:03:56 . Memory (MB): peak = 2372.281 ; gain = 242.844 ; free physical = 610 ; free virtual = 4359
Ending Placer Task | Checksum: f5f725bc

Time (s): cpu = 00:05:15 ; elapsed = 00:03:56 . Memory (MB): peak = 2372.281 ; gain = 242.844 ; free physical = 610 ; free virtual = 4359
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:24 ; elapsed = 00:04:01 . Memory (MB): peak = 2372.281 ; gain = 242.844 ; free physical = 610 ; free virtual = 4359
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2372.281 ; gain = 0.000 ; free physical = 524 ; free virtual = 4357
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2372.285 ; gain = 0.004 ; free physical = 586 ; free virtual = 4358
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2372.285 ; gain = 0.000 ; free physical = 585 ; free virtual = 4357
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2372.285 ; gain = 0.000 ; free physical = 585 ; free virtual = 4357
report_control_sets: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2372.285 ; gain = 0.000 ; free physical = 584 ; free virtual = 4357
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a2683892

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2372.285 ; gain = 0.000 ; free physical = 583 ; free virtual = 4358

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a2683892

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 2372.285 ; gain = 0.000 ; free physical = 582 ; free virtual = 4358

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: a2683892

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 2372.285 ; gain = 0.000 ; free physical = 581 ; free virtual = 4358
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1abceb0e2

Time (s): cpu = 00:01:47 ; elapsed = 00:01:08 . Memory (MB): peak = 2372.285 ; gain = 0.000 ; free physical = 579 ; free virtual = 4358
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.579  | TNS=0.000  | WHS=-0.239 | THS=-746.810|

Phase 2 Router Initialization | Checksum: 16e8233bc

Time (s): cpu = 00:02:11 ; elapsed = 00:01:22 . Memory (MB): peak = 2395.281 ; gain = 22.996 ; free physical = 557 ; free virtual = 4335

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d7f3ff14

Time (s): cpu = 00:02:46 ; elapsed = 00:01:41 . Memory (MB): peak = 2395.281 ; gain = 22.996 ; free physical = 557 ; free virtual = 4335

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7220
 Number of Nodes with overlaps = 857
 Number of Nodes with overlaps = 160
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1bf0ce000

Time (s): cpu = 00:04:02 ; elapsed = 00:02:25 . Memory (MB): peak = 2395.281 ; gain = 22.996 ; free physical = 545 ; free virtual = 4325
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.425  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16da259c0

Time (s): cpu = 00:04:03 ; elapsed = 00:02:26 . Memory (MB): peak = 2395.281 ; gain = 22.996 ; free physical = 545 ; free virtual = 4325

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1bbe69ac3

Time (s): cpu = 00:04:06 ; elapsed = 00:02:28 . Memory (MB): peak = 2395.281 ; gain = 22.996 ; free physical = 545 ; free virtual = 4325
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.425  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c480e86d

Time (s): cpu = 00:04:06 ; elapsed = 00:02:29 . Memory (MB): peak = 2395.281 ; gain = 22.996 ; free physical = 545 ; free virtual = 4325
Phase 4 Rip-up And Reroute | Checksum: 1c480e86d

Time (s): cpu = 00:04:07 ; elapsed = 00:02:29 . Memory (MB): peak = 2395.281 ; gain = 22.996 ; free physical = 545 ; free virtual = 4325

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: ff34aa09

Time (s): cpu = 00:04:15 ; elapsed = 00:02:34 . Memory (MB): peak = 2395.281 ; gain = 22.996 ; free physical = 545 ; free virtual = 4325
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.557  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: ff34aa09

Time (s): cpu = 00:04:15 ; elapsed = 00:02:35 . Memory (MB): peak = 2395.281 ; gain = 22.996 ; free physical = 545 ; free virtual = 4325

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ff34aa09

Time (s): cpu = 00:04:16 ; elapsed = 00:02:35 . Memory (MB): peak = 2395.281 ; gain = 22.996 ; free physical = 545 ; free virtual = 4325
Phase 5 Delay and Skew Optimization | Checksum: ff34aa09

Time (s): cpu = 00:04:16 ; elapsed = 00:02:35 . Memory (MB): peak = 2395.281 ; gain = 22.996 ; free physical = 545 ; free virtual = 4325

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1d87b5d2a

Time (s): cpu = 00:04:27 ; elapsed = 00:02:42 . Memory (MB): peak = 2395.281 ; gain = 22.996 ; free physical = 545 ; free virtual = 4325
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.557  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 10790f246

Time (s): cpu = 00:04:27 ; elapsed = 00:02:42 . Memory (MB): peak = 2395.281 ; gain = 22.996 ; free physical = 545 ; free virtual = 4325

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 14.602 %
  Global Horizontal Routing Utilization  = 19.8856 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 11e3603e5

Time (s): cpu = 00:04:28 ; elapsed = 00:02:42 . Memory (MB): peak = 2395.281 ; gain = 22.996 ; free physical = 545 ; free virtual = 4325

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11e3603e5

Time (s): cpu = 00:04:28 ; elapsed = 00:02:42 . Memory (MB): peak = 2395.281 ; gain = 22.996 ; free physical = 545 ; free virtual = 4325

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e9fc0069

Time (s): cpu = 00:04:34 ; elapsed = 00:02:48 . Memory (MB): peak = 2395.281 ; gain = 22.996 ; free physical = 545 ; free virtual = 4325

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.557  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e9fc0069

Time (s): cpu = 00:04:34 ; elapsed = 00:02:48 . Memory (MB): peak = 2395.281 ; gain = 22.996 ; free physical = 545 ; free virtual = 4325
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:34 ; elapsed = 00:02:48 . Memory (MB): peak = 2395.281 ; gain = 22.996 ; free physical = 545 ; free virtual = 4325

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:43 ; elapsed = 00:02:54 . Memory (MB): peak = 2395.281 ; gain = 22.996 ; free physical = 545 ; free virtual = 4325
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2395.281 ; gain = 0.000 ; free physical = 425 ; free virtual = 4322
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2395.285 ; gain = 0.004 ; free physical = 513 ; free virtual = 4323
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tim/project_1/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2395.285 ; gain = 0.000 ; free physical = 513 ; free virtual = 4322
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:01:06 ; elapsed = 00:00:39 . Memory (MB): peak = 2409.281 ; gain = 13.996 ; free physical = 483 ; free virtual = 4294
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2444.297 ; gain = 35.016 ; free physical = 448 ; free virtual = 4260
INFO: [Common 17-206] Exiting Vivado at Wed Jun  3 09:46:53 2015...
