\doxysection{srsran\+::upper\+\_\+phy\+\_\+config Struct Reference}
\hypertarget{structsrsran_1_1upper__phy__config}{}\label{structsrsran_1_1upper__phy__config}\index{srsran::upper\_phy\_config@{srsran::upper\_phy\_config}}


Upper PHY configuration parameters used to create a new upper PHY object.  




{\ttfamily \#include $<$upper\+\_\+phy\+\_\+factories.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
srslog\+::basic\+\_\+levels \mbox{\hyperlink{structsrsran_1_1upper__phy__config_a9f99abf71d55b9599ce6bd7da0c5de32}{log\+\_\+level}}
\begin{DoxyCompactList}\small\item\em Logging level. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_aef4b6172fd856a5de01d22d057669287}\label{structsrsran_1_1upper__phy__config_aef4b6172fd856a5de01d22d057669287} 
bool {\bfseries enable\+\_\+logging\+\_\+broadcast}
\begin{DoxyCompactList}\small\item\em Enable logging broadcast channels such as SSB, PDSCH and PDCCH channels with broadcast RNTIs. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_a5c8c6d300752edbb8465f1c5524ad272}\label{structsrsran_1_1upper__phy__config_a5c8c6d300752edbb8465f1c5524ad272} 
unsigned {\bfseries logger\+\_\+max\+\_\+hex\+\_\+size}
\begin{DoxyCompactList}\small\item\em Logger maximum hexadecimal dump size. Set to zero for none. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_a819195a8f696acf0aca779646535539d}\label{structsrsran_1_1upper__phy__config_a819195a8f696acf0aca779646535539d} 
\mbox{\hyperlink{classsrsran_1_1channel__state__information_ae4af4a403b69bef37ac9173fa7428286}{channel\+\_\+state\+\_\+information\+::sinr\+\_\+type}} {\bfseries pusch\+\_\+sinr\+\_\+calc\+\_\+method}
\begin{DoxyCompactList}\small\item\em Selects the PUSCH SINR calculation method used for choosing the modulation and coding scheme. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_a31cbffec4f87a9429d00105fd704c49a}\label{structsrsran_1_1upper__phy__config_a31cbffec4f87a9429d00105fd704c49a} 
std\+::string {\bfseries rx\+\_\+symbol\+\_\+printer\+\_\+filename}
\begin{DoxyCompactList}\small\item\em Receive symbol printer. Leave empty to disable. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_aca6b5203ee76922cca93208b4b077f17}\label{structsrsran_1_1upper__phy__config_aca6b5203ee76922cca93208b4b077f17} 
\mbox{\hyperlink{classsrsran_1_1optional}{optional}}$<$ unsigned $>$ {\bfseries rx\+\_\+symbol\+\_\+printer\+\_\+port}
\begin{DoxyCompactList}\small\item\em Receive port the UL symbols are dumped from. Leave emtpy for all ports. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_aba3210fbdd3c15aa327ea74581f335e1}\label{structsrsran_1_1upper__phy__config_aba3210fbdd3c15aa327ea74581f335e1} 
bool {\bfseries rx\+\_\+symbol\+\_\+printer\+\_\+prach}
\begin{DoxyCompactList}\small\item\em Boolean flag for dumping PRACH symbols when set to true. \end{DoxyCompactList}\item 
std\+::string \mbox{\hyperlink{structsrsran_1_1upper__phy__config_a5cd1809ff8c9e934cd84152c34ba20e9}{ldpc\+\_\+decoder\+\_\+type}}
\begin{DoxyCompactList}\small\item\em LDPC decoder type. \end{DoxyCompactList}\item 
std\+::string \mbox{\hyperlink{structsrsran_1_1upper__phy__config_ae24d6c1979635edcc1a15f8ff661072e}{ldpc\+\_\+rate\+\_\+dematcher\+\_\+type}}
\begin{DoxyCompactList}\small\item\em LDPC rate dematcher type. \end{DoxyCompactList}\item 
std\+::string \mbox{\hyperlink{structsrsran_1_1upper__phy__config_a51482d36d7c62417d009b6bfda3d3628}{crc\+\_\+calculator\+\_\+type}}
\begin{DoxyCompactList}\small\item\em CRC calculator type. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_ada840bebccad05804c986fb6d08c32ce}\label{structsrsran_1_1upper__phy__config_ada840bebccad05804c986fb6d08c32ce} 
unsigned {\bfseries ldpc\+\_\+decoder\+\_\+iterations}
\begin{DoxyCompactList}\small\item\em Number of LDPC decoder iterations. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_a5f91158c8a60b674d8491d1a1c89c063}\label{structsrsran_1_1upper__phy__config_a5f91158c8a60b674d8491d1a1c89c063} 
bool {\bfseries ldpc\+\_\+decoder\+\_\+early\+\_\+stop}
\begin{DoxyCompactList}\small\item\em Set to true to enable the LDPC decoder early stop. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_aec130538b76b0dd14ff3cb979dce0f87}\label{structsrsran_1_1upper__phy__config_aec130538b76b0dd14ff3cb979dce0f87} 
unsigned {\bfseries sector\+\_\+id}
\begin{DoxyCompactList}\small\item\em Radio sector identifier. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_a5cd6ed78f2c0ed2a4c226990d1f7a85c}\label{structsrsran_1_1upper__phy__config_a5cd6ed78f2c0ed2a4c226990d1f7a85c} 
unsigned {\bfseries nof\+\_\+tx\+\_\+ports}
\begin{DoxyCompactList}\small\item\em Number of transmit antenna ports. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_ac3e50a265ecfdc65d0b06a4a6ef94350}\label{structsrsran_1_1upper__phy__config_ac3e50a265ecfdc65d0b06a4a6ef94350} 
unsigned {\bfseries nof\+\_\+rx\+\_\+ports}
\begin{DoxyCompactList}\small\item\em Number of receive antenna ports. \end{DoxyCompactList}\item 
unsigned \mbox{\hyperlink{structsrsran_1_1upper__phy__config_a9b90dbb41854d9b6ed4d61835ea153d3}{nof\+\_\+dl\+\_\+rg}}
\item 
\Hypertarget{structsrsran_1_1upper__phy__config_a8825f3dd42c6f03bfd80887e181b3936}\label{structsrsran_1_1upper__phy__config_a8825f3dd42c6f03bfd80887e181b3936} 
unsigned {\bfseries dl\+\_\+rg\+\_\+expire\+\_\+timeout\+\_\+slots}
\begin{DoxyCompactList}\small\item\em Downlink resource grid timeout expiration in number of slots. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_a91e5d3a36dbe8f93236cf2ffa5b0b1cf}\label{structsrsran_1_1upper__phy__config_a91e5d3a36dbe8f93236cf2ffa5b0b1cf} 
unsigned {\bfseries nof\+\_\+ul\+\_\+rg}
\begin{DoxyCompactList}\small\item\em Number of uplink resource grids. They are reused after {\ttfamily nof\+\_\+ul\+\_\+rg} slots. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_a0d108d0caaa3ef8adc0f9909e3064846}\label{structsrsran_1_1upper__phy__config_a0d108d0caaa3ef8adc0f9909e3064846} 
unsigned {\bfseries nof\+\_\+prach\+\_\+buffer}
\begin{DoxyCompactList}\small\item\em Number of PRACH buffer. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_a6b4c900646b72986a0e35c91481583db}\label{structsrsran_1_1upper__phy__config_a6b4c900646b72986a0e35c91481583db} 
unsigned {\bfseries max\+\_\+nof\+\_\+td\+\_\+prach\+\_\+occasions}
\begin{DoxyCompactList}\small\item\em Maximum number of time-\/domain occasions. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_a3ade265a0c893c2f94777d8700f2949d}\label{structsrsran_1_1upper__phy__config_a3ade265a0c893c2f94777d8700f2949d} 
unsigned {\bfseries max\+\_\+nof\+\_\+fd\+\_\+prach\+\_\+occasions}
\begin{DoxyCompactList}\small\item\em Maximum number of frequency-\/domain occasions. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_a64fe147923fba333c9026b68d2f849c7}\label{structsrsran_1_1upper__phy__config_a64fe147923fba333c9026b68d2f849c7} 
bool {\bfseries is\+\_\+prach\+\_\+long\+\_\+format}
\begin{DoxyCompactList}\small\item\em Set to true if the PRACH preamble is long. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_a39d1285a8cc79f401fa85adaf307962d}\label{structsrsran_1_1upper__phy__config_a39d1285a8cc79f401fa85adaf307962d} 
unsigned {\bfseries nof\+\_\+dl\+\_\+processors}
\begin{DoxyCompactList}\small\item\em Maximum number of concurrent downlink processes. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_af631fe69251ec00bf2edffa9c5606dca}\label{structsrsran_1_1upper__phy__config_af631fe69251ec00bf2edffa9c5606dca} 
unsigned {\bfseries max\+\_\+ul\+\_\+thread\+\_\+concurrency}
\begin{DoxyCompactList}\small\item\em Maximum uplink processor thread concurrency. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_a4d3fe6dbdebf83788099f11ae7736fa2}\label{structsrsran_1_1upper__phy__config_a4d3fe6dbdebf83788099f11ae7736fa2} 
unsigned {\bfseries max\+\_\+pusch\+\_\+concurrency}
\begin{DoxyCompactList}\small\item\em Maximum asynchronous PUSCH processing concurrency for each UL processor. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_ae3c005600ac373210ed35857e6a73445}\label{structsrsran_1_1upper__phy__config_ae3c005600ac373210ed35857e6a73445} 
unsigned {\bfseries nof\+\_\+pusch\+\_\+decoder\+\_\+threads}
\begin{DoxyCompactList}\small\item\em Number of threads that simultaneously use a PUSCH decoder. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_ad6ac5e5d760465fa4c81eac073301911}\label{structsrsran_1_1upper__phy__config_ad6ac5e5d760465fa4c81eac073301911} 
unsigned {\bfseries dl\+\_\+bw\+\_\+rb}
\begin{DoxyCompactList}\small\item\em Number of RBs for downlink. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_ae54f876485f2ffe52e08ca62eef49a61}\label{structsrsran_1_1upper__phy__config_ae54f876485f2ffe52e08ca62eef49a61} 
unsigned {\bfseries ul\+\_\+bw\+\_\+rb}
\begin{DoxyCompactList}\small\item\em Number of RBs for uplink. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_ac6fb60ca460e7ebcb98f92640070f87b}\label{structsrsran_1_1upper__phy__config_ac6fb60ca460e7ebcb98f92640070f87b} 
unsigned {\bfseries nof\+\_\+slots\+\_\+request\+\_\+headroom}
\begin{DoxyCompactList}\small\item\em Request headroom size in slots. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_ad79e7ee7b571e3ed1ed5d1b857c18571}\label{structsrsran_1_1upper__phy__config_ad79e7ee7b571e3ed1ed5d1b857c18571} 
std\+::array$<$ bool, \mbox{\hyperlink{namespacesrsran_a49263b0b0f5cf392435502b7a4338129}{to\+\_\+numerology\+\_\+value}}(subcarrier\+\_\+spacing\+::invalid)$>$ {\bfseries active\+\_\+scs}
\begin{DoxyCompactList}\small\item\em List of active subcarrier spacing, indexed by numerology. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_a9eb6b2c003034aa0711ed5a72f14539b}\label{structsrsran_1_1upper__phy__config_a9eb6b2c003034aa0711ed5a72f14539b} 
\mbox{\hyperlink{structsrsran_1_1rx__buffer__pool__config}{rx\+\_\+buffer\+\_\+pool\+\_\+config}} {\bfseries rx\+\_\+buffer\+\_\+config}
\begin{DoxyCompactList}\small\item\em Receive buffer pool configuration. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_a7bcb0ac6ba4c14b580c5c6cce11cc11e}\label{structsrsran_1_1upper__phy__config_a7bcb0ac6ba4c14b580c5c6cce11cc11e} 
\mbox{\hyperlink{classsrsran_1_1upper__phy__rg__gateway}{upper\+\_\+phy\+\_\+rg\+\_\+gateway}} \texorpdfstring{$\ast$}{*} {\bfseries rg\+\_\+gateway}
\begin{DoxyCompactList}\small\item\em Upper PHY resource grid gateway. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_a25c6d643c6c8cf9e47209d6ed4a76535}\label{structsrsran_1_1upper__phy__config_a25c6d643c6c8cf9e47209d6ed4a76535} 
\mbox{\hyperlink{classsrsran_1_1span}{span}}$<$ \mbox{\hyperlink{classsrsran_1_1task__executor}{task\+\_\+executor}} \texorpdfstring{$\ast$}{*} $>$ {\bfseries dl\+\_\+executors}
\begin{DoxyCompactList}\small\item\em Downlink task executors. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_adf919f7702edd4e77cf6b6862dc0ecf1}\label{structsrsran_1_1upper__phy__config_adf919f7702edd4e77cf6b6862dc0ecf1} 
\mbox{\hyperlink{classsrsran_1_1task__executor}{task\+\_\+executor}} \texorpdfstring{$\ast$}{*} {\bfseries pucch\+\_\+executor}
\begin{DoxyCompactList}\small\item\em PUCCH task executor. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_a550df25de75fcfdb0bcfb0d2324b8a6b}\label{structsrsran_1_1upper__phy__config_a550df25de75fcfdb0bcfb0d2324b8a6b} 
\mbox{\hyperlink{classsrsran_1_1task__executor}{task\+\_\+executor}} \texorpdfstring{$\ast$}{*} {\bfseries pusch\+\_\+executor}
\begin{DoxyCompactList}\small\item\em PUSCH task executor. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_af90e39f4f985914ee817e12e965520be}\label{structsrsran_1_1upper__phy__config_af90e39f4f985914ee817e12e965520be} 
\mbox{\hyperlink{classsrsran_1_1task__executor}{task\+\_\+executor}} \texorpdfstring{$\ast$}{*} {\bfseries pusch\+\_\+decoder\+\_\+executor}
\begin{DoxyCompactList}\small\item\em PUSCH decoder task executor. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_a27a376183de5a9baa8d7be7554a8c66a}\label{structsrsran_1_1upper__phy__config_a27a376183de5a9baa8d7be7554a8c66a} 
\mbox{\hyperlink{classsrsran_1_1task__executor}{task\+\_\+executor}} \texorpdfstring{$\ast$}{*} {\bfseries prach\+\_\+executor}
\begin{DoxyCompactList}\small\item\em PRACH task executor. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__config_a21912b1bf77e65bea6c081dd83c69d98}\label{structsrsran_1_1upper__phy__config_a21912b1bf77e65bea6c081dd83c69d98} 
\mbox{\hyperlink{classsrsran_1_1upper__phy__rx__symbol__request__notifier}{upper\+\_\+phy\+\_\+rx\+\_\+symbol\+\_\+request\+\_\+notifier}} \texorpdfstring{$\ast$}{*} {\bfseries rx\+\_\+symbol\+\_\+request\+\_\+notifier}
\begin{DoxyCompactList}\small\item\em Received symbol request notifier. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Upper PHY configuration parameters used to create a new upper PHY object. 

\doxysubsection{Member Data Documentation}
\Hypertarget{structsrsran_1_1upper__phy__config_a51482d36d7c62417d009b6bfda3d3628}\label{structsrsran_1_1upper__phy__config_a51482d36d7c62417d009b6bfda3d3628} 
\index{srsran::upper\_phy\_config@{srsran::upper\_phy\_config}!crc\_calculator\_type@{crc\_calculator\_type}}
\index{crc\_calculator\_type@{crc\_calculator\_type}!srsran::upper\_phy\_config@{srsran::upper\_phy\_config}}
\doxysubsubsection{\texorpdfstring{crc\_calculator\_type}{crc\_calculator\_type}}
{\footnotesize\ttfamily std\+::string srsran\+::upper\+\_\+phy\+\_\+config\+::crc\+\_\+calculator\+\_\+type}



CRC calculator type. 

Use of there options\+:
\begin{DoxyItemize}
\item {\ttfamily auto\+:} let the factory select the most efficient given the CPU architecture, or
\item {\ttfamily lut\+:} for using a look-\/up table CRC calculator, or
\item {\ttfamily clmul\+:} for using a look-\/up table CRC calculator (x86\+\_\+64 CPUs only). 
\end{DoxyItemize}\Hypertarget{structsrsran_1_1upper__phy__config_a5cd1809ff8c9e934cd84152c34ba20e9}\label{structsrsran_1_1upper__phy__config_a5cd1809ff8c9e934cd84152c34ba20e9} 
\index{srsran::upper\_phy\_config@{srsran::upper\_phy\_config}!ldpc\_decoder\_type@{ldpc\_decoder\_type}}
\index{ldpc\_decoder\_type@{ldpc\_decoder\_type}!srsran::upper\_phy\_config@{srsran::upper\_phy\_config}}
\doxysubsubsection{\texorpdfstring{ldpc\_decoder\_type}{ldpc\_decoder\_type}}
{\footnotesize\ttfamily std\+::string srsran\+::upper\+\_\+phy\+\_\+config\+::ldpc\+\_\+decoder\+\_\+type}



LDPC decoder type. 

Use of there options\+:
\begin{DoxyItemize}
\item {\ttfamily auto\+:} let the factory select the most efficient given the CPU architecture, or
\item {\ttfamily generic\+:} for using generic instructions, or
\item {\ttfamily avx2\+:} for using AVX2 instructions (x86\+\_\+64 CPUs only), or
\item {\ttfamily avx512\+:} for using AVX512 instructions (x86\+\_\+64 CPUs only), or
\item {\ttfamily neon\+:} for using NEON instructions (ARM CPUs only). 
\end{DoxyItemize}\Hypertarget{structsrsran_1_1upper__phy__config_ae24d6c1979635edcc1a15f8ff661072e}\label{structsrsran_1_1upper__phy__config_ae24d6c1979635edcc1a15f8ff661072e} 
\index{srsran::upper\_phy\_config@{srsran::upper\_phy\_config}!ldpc\_rate\_dematcher\_type@{ldpc\_rate\_dematcher\_type}}
\index{ldpc\_rate\_dematcher\_type@{ldpc\_rate\_dematcher\_type}!srsran::upper\_phy\_config@{srsran::upper\_phy\_config}}
\doxysubsubsection{\texorpdfstring{ldpc\_rate\_dematcher\_type}{ldpc\_rate\_dematcher\_type}}
{\footnotesize\ttfamily std\+::string srsran\+::upper\+\_\+phy\+\_\+config\+::ldpc\+\_\+rate\+\_\+dematcher\+\_\+type}



LDPC rate dematcher type. 

Use of there options\+:
\begin{DoxyItemize}
\item {\ttfamily auto\+:} let the factory select the most efficient given the CPU architecture, or
\item {\ttfamily generic\+:} for using generic instructions, or
\item {\ttfamily avx2\+:} for using AVX2 instructions (x86\+\_\+64 CPUs only), or
\item {\ttfamily avx512\+:} for using AVX512 instructions (x86\+\_\+64 CPUs only), or
\item {\ttfamily neon\+:} for using NEON instructions (ARM CPUs only). 
\end{DoxyItemize}\Hypertarget{structsrsran_1_1upper__phy__config_a9f99abf71d55b9599ce6bd7da0c5de32}\label{structsrsran_1_1upper__phy__config_a9f99abf71d55b9599ce6bd7da0c5de32} 
\index{srsran::upper\_phy\_config@{srsran::upper\_phy\_config}!log\_level@{log\_level}}
\index{log\_level@{log\_level}!srsran::upper\_phy\_config@{srsran::upper\_phy\_config}}
\doxysubsubsection{\texorpdfstring{log\_level}{log\_level}}
{\footnotesize\ttfamily srslog\+::basic\+\_\+levels srsran\+::upper\+\_\+phy\+\_\+config\+::log\+\_\+level}



Logging level. 


\begin{DoxyItemize}
\item {\ttfamily none\+:} No logging is enabled, or
\item {\ttfamily info\+:} all processing PDUs and their results are logged. 
\end{DoxyItemize}\Hypertarget{structsrsran_1_1upper__phy__config_a9b90dbb41854d9b6ed4d61835ea153d3}\label{structsrsran_1_1upper__phy__config_a9b90dbb41854d9b6ed4d61835ea153d3} 
\index{srsran::upper\_phy\_config@{srsran::upper\_phy\_config}!nof\_dl\_rg@{nof\_dl\_rg}}
\index{nof\_dl\_rg@{nof\_dl\_rg}!srsran::upper\_phy\_config@{srsran::upper\_phy\_config}}
\doxysubsubsection{\texorpdfstring{nof\_dl\_rg}{nof\_dl\_rg}}
{\footnotesize\ttfamily unsigned srsran\+::upper\+\_\+phy\+\_\+config\+::nof\+\_\+dl\+\_\+rg}

Number of downlink resource grids. Downlink resource grids minimum reuse time is {\ttfamily dl\+\_\+rg\+\_\+expire\+\_\+timeout\+\_\+slots} slots. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/srsran/phy/upper/upper\+\_\+phy\+\_\+factories.\+h\end{DoxyCompactItemize}
