-DesignTarget: RAM
-CacheAccessMode: Normal
-OptimizationTarget: ReadLatency
-EnablePruning: Yes
-ProcessNode: 32
-Capacity (KB) : 128
-WordWidth (bit): 512
-DeviceRoadmap: HP
-LocalWireType: LocalAggressive
-LocalWireRepeaterType: RepeatedNone
-LocalWireUseLowSwing: No
-GlobalWireType: GlobalAggressive
-GlobalWireRepeaterType: RepeatedNone
-GlobalWireUseLowSwing: No
-Routing: H-tree
-InternalSensing: true
-MemoryCellInputFile: SRAM.cell
-Temperature (K): 350
-BufferDesignOptimization: latency
-ForceBank (Total AxB, Active CxD): 4x4, 1x4
-ForceMat (Total AxB, Active CxD): 2x2, 1x2
-ForceMuxSenseAmp: 2
-ForceMuxOutputLev1: 1
-ForceMuxOutputLev2: 1
-DesignTarget: RAM
-CacheAccessMode: Normal
-OptimizationTarget: ReadLatency
-EnablePruning: Yes
-ProcessNode: 32
-Capacity (KB) : 128
-WordWidth (bit): 512
-DeviceRoadmap: HP
-LocalWireType: LocalAggressive
-LocalWireRepeaterType: RepeatedNone
-LocalWireUseLowSwing: No
-GlobalWireType: GlobalAggressive
-GlobalWireRepeaterType: RepeatedNone
-GlobalWireUseLowSwing: No
-Routing: H-tree
-InternalSensing: true
-MemoryCellInputFile: SRAM.cell
-Temperature (K): 350
-BufferDesignOptimization: latency
-ForceBank (Total AxB, Active CxD): 4x4, 1x4
-ForceMat (Total AxB, Active CxD): 2x2, 1x2
-ForceMuxSenseAmp: 2
-ForceMuxOutputLev1: 1
-ForceMuxOutputLev2: 1
