--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 51202 paths analyzed, 1298 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.722ns.
--------------------------------------------------------------------------------
Slack:                  9.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner5/M_ctr_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.625ns (Levels of Logic = 8)
  Clock Path Skew:      -0.062ns (0.685 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner5/M_ctr_q_6 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.CQ       Tcko                  0.525   conditioner5/M_ctr_q[7]
                                                       conditioner5/M_ctr_q_6
    SLICE_X9Y19.A1       net (fanout=2)        1.584   conditioner5/M_ctr_q[6]
    SLICE_X9Y19.A        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       conditioner5/out1
    SLICE_X9Y19.B1       net (fanout=3)        1.189   out_2
    SLICE_X9Y19.B        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       edge_detector5/out1
    SLICE_X13Y32.A3      net (fanout=9)        2.024   M_edge_detector5_out
    SLICE_X13Y32.A       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       beta_game/M_alu_b<10>31
    SLICE_X13Y32.C2      net (fanout=7)        0.559   beta_game/M_alu_b<10>3
    SLICE_X13Y32.C       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       beta_game/M_alu_b<2>1
    SLICE_X16Y34.A3      net (fanout=4)        1.485   beta_game/M_alu_b[2]
    SLICE_X16Y34.COUT    Topcya                0.474   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y35.BMUX    Tcinb                 0.286   a[15]_b[15]_equal_1_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<5>
    SLICE_X13Y35.A5      net (fanout=4)        0.685   a[15]_b[15]_equal_1_o
    SLICE_X13Y35.A       Tilo                  0.259   M_beta_game_boardout[1]
                                                       beta_game/alu/Mmux_out22
    SLICE_X13Y35.B6      net (fanout=1)        0.143   beta_game/Mmux_out21
    SLICE_X13Y35.CLK     Tas                   0.373   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data11
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.625ns (2.953ns logic, 7.672ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  9.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner0/M_ctr_q_2 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.541ns (Levels of Logic = 7)
  Clock Path Skew:      -0.115ns (0.686 - 0.801)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner0/M_ctr_q_2 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y5.CQ        Tcko                  0.525   conditioner0/M_ctr_q[3]
                                                       conditioner0/M_ctr_q_2
    SLICE_X9Y8.A2        net (fanout=2)        0.984   conditioner0/M_ctr_q[2]
    SLICE_X9Y8.A         Tilo                  0.259   out1_1
                                                       conditioner0/out1
    SLICE_X11Y19.A1      net (fanout=3)        1.970   out_1
    SLICE_X11Y19.A       Tilo                  0.259   beta_game/N2
                                                       edge_detector0/out1
    SLICE_X11Y19.D3      net (fanout=14)       0.415   M_edge_detector0_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N2
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X9Y19.D1       net (fanout=2)        0.946   beta_game/N2
    SLICE_X9Y19.D        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X14Y31.A5      net (fanout=1)        1.489   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X14Y31.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X13Y34.A4      net (fanout=5)        0.823   beta_game/M_add_out[0]
    SLICE_X13Y34.A       Tilo                  0.259   beta_game/alu/N58
                                                       beta_game/alu/Mmux_out22_SW2
    SLICE_X15Y35.B3      net (fanout=1)        1.272   beta_game/alu/N58
    SLICE_X15Y35.CLK     Tas                   0.373   beta_game/M_regs_q_0
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.541ns (2.642ns logic, 7.899ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  9.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner0/M_ctr_q_3 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.538ns (Levels of Logic = 7)
  Clock Path Skew:      -0.115ns (0.686 - 0.801)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner0/M_ctr_q_3 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y5.DQ        Tcko                  0.525   conditioner0/M_ctr_q[3]
                                                       conditioner0/M_ctr_q_3
    SLICE_X9Y8.A1        net (fanout=2)        0.981   conditioner0/M_ctr_q[3]
    SLICE_X9Y8.A         Tilo                  0.259   out1_1
                                                       conditioner0/out1
    SLICE_X11Y19.A1      net (fanout=3)        1.970   out_1
    SLICE_X11Y19.A       Tilo                  0.259   beta_game/N2
                                                       edge_detector0/out1
    SLICE_X11Y19.D3      net (fanout=14)       0.415   M_edge_detector0_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N2
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X9Y19.D1       net (fanout=2)        0.946   beta_game/N2
    SLICE_X9Y19.D        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X14Y31.A5      net (fanout=1)        1.489   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X14Y31.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X13Y34.A4      net (fanout=5)        0.823   beta_game/M_add_out[0]
    SLICE_X13Y34.A       Tilo                  0.259   beta_game/alu/N58
                                                       beta_game/alu/Mmux_out22_SW2
    SLICE_X15Y35.B3      net (fanout=1)        1.272   beta_game/alu/N58
    SLICE_X15Y35.CLK     Tas                   0.373   beta_game/M_regs_q_0
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.538ns (2.642ns logic, 7.896ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  9.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner5/M_ctr_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.566ns (Levels of Logic = 8)
  Clock Path Skew:      -0.062ns (0.685 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner5/M_ctr_q_6 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.CQ       Tcko                  0.525   conditioner5/M_ctr_q[7]
                                                       conditioner5/M_ctr_q_6
    SLICE_X9Y19.A1       net (fanout=2)        1.584   conditioner5/M_ctr_q[6]
    SLICE_X9Y19.A        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       conditioner5/out1
    SLICE_X9Y19.B1       net (fanout=3)        1.189   out_2
    SLICE_X9Y19.B        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       edge_detector5/out1
    SLICE_X13Y32.A3      net (fanout=9)        2.024   M_edge_detector5_out
    SLICE_X13Y32.A       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       beta_game/M_alu_b<10>31
    SLICE_X15Y32.D1      net (fanout=7)        0.951   beta_game/M_alu_b<10>3
    SLICE_X15Y32.D       Tilo                  0.259   beta_game/M_regs_q_11
                                                       beta_game/M_alu_b<11>1
    SLICE_X16Y34.D4      net (fanout=4)        1.196   beta_game/M_alu_b[11]
    SLICE_X16Y34.COUT    Topcyd                0.312   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y35.BMUX    Tcinb                 0.286   a[15]_b[15]_equal_1_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<5>
    SLICE_X13Y35.A5      net (fanout=4)        0.685   a[15]_b[15]_equal_1_o
    SLICE_X13Y35.A       Tilo                  0.259   M_beta_game_boardout[1]
                                                       beta_game/alu/Mmux_out22
    SLICE_X13Y35.B6      net (fanout=1)        0.143   beta_game/Mmux_out21
    SLICE_X13Y35.CLK     Tas                   0.373   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data11
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.566ns (2.791ns logic, 7.775ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  9.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner5/M_ctr_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.567ns (Levels of Logic = 7)
  Clock Path Skew:      -0.054ns (0.600 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner5/M_ctr_q_6 to beta_game/board/M_regs_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.CQ       Tcko                  0.525   conditioner5/M_ctr_q[7]
                                                       conditioner5/M_ctr_q_6
    SLICE_X9Y19.A1       net (fanout=2)        1.584   conditioner5/M_ctr_q[6]
    SLICE_X9Y19.A        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       conditioner5/out1
    SLICE_X9Y19.B1       net (fanout=3)        1.189   out_2
    SLICE_X9Y19.B        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       edge_detector5/out1
    SLICE_X13Y32.A3      net (fanout=9)        2.024   M_edge_detector5_out
    SLICE_X13Y32.A       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       beta_game/M_alu_b<10>31
    SLICE_X13Y32.B4      net (fanout=7)        0.610   beta_game/M_alu_b<10>3
    SLICE_X13Y32.B       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       beta_game/M_alu_b<9>1
    SLICE_X14Y33.B1      net (fanout=4)        0.977   beta_game/M_alu_b[9]
    SLICE_X14Y33.DMUX    Topbd                 0.644   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_lut<9>
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y32.C2      net (fanout=1)        0.943   beta_game/alu/M_add_out[11]
    SLICE_X15Y32.C       Tilo                  0.259   beta_game/M_regs_q_11
                                                       beta_game/alu/Mmux_out45
    SLICE_X15Y31.D6      net (fanout=1)        0.403   beta_game/M_alu_out[11]
    SLICE_X15Y31.CLK     Tas                   0.373   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data31
                                                       beta_game/board/M_regs_q_11
    -------------------------------------------------  ---------------------------
    Total                                     10.567ns (2.837ns logic, 7.730ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  9.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner5/M_ctr_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.514ns (Levels of Logic = 7)
  Clock Path Skew:      -0.062ns (0.685 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner5/M_ctr_q_6 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.CQ       Tcko                  0.525   conditioner5/M_ctr_q[7]
                                                       conditioner5/M_ctr_q_6
    SLICE_X9Y19.A1       net (fanout=2)        1.584   conditioner5/M_ctr_q[6]
    SLICE_X9Y19.A        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       conditioner5/out1
    SLICE_X9Y19.B1       net (fanout=3)        1.189   out_2
    SLICE_X9Y19.B        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       edge_detector5/out1
    SLICE_X13Y32.A3      net (fanout=9)        2.024   M_edge_detector5_out
    SLICE_X13Y32.A       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       beta_game/M_alu_b<10>31
    SLICE_X15Y32.D1      net (fanout=7)        0.951   beta_game/M_alu_b<10>3
    SLICE_X15Y32.D       Tilo                  0.259   beta_game/M_regs_q_11
                                                       beta_game/M_alu_b<11>1
    SLICE_X12Y34.B2      net (fanout=4)        0.963   beta_game/M_alu_b[11]
    SLICE_X12Y34.DMUX    Topbd                 0.695   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lut<5>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X13Y35.A1      net (fanout=4)        0.772   a[15]_b[15]_LessThan_3_o
    SLICE_X13Y35.A       Tilo                  0.259   M_beta_game_boardout[1]
                                                       beta_game/alu/Mmux_out22
    SLICE_X13Y35.B6      net (fanout=1)        0.143   beta_game/Mmux_out21
    SLICE_X13Y35.CLK     Tas                   0.373   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data11
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.514ns (2.888ns logic, 7.626ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  9.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner5/M_ctr_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.479ns (Levels of Logic = 7)
  Clock Path Skew:      -0.054ns (0.600 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner5/M_ctr_q_6 to beta_game/board/M_regs_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.CQ       Tcko                  0.525   conditioner5/M_ctr_q[7]
                                                       conditioner5/M_ctr_q_6
    SLICE_X9Y19.A1       net (fanout=2)        1.584   conditioner5/M_ctr_q[6]
    SLICE_X9Y19.A        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       conditioner5/out1
    SLICE_X9Y19.B1       net (fanout=3)        1.189   out_2
    SLICE_X9Y19.B        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       edge_detector5/out1
    SLICE_X13Y32.A3      net (fanout=9)        2.024   M_edge_detector5_out
    SLICE_X13Y32.A       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       beta_game/M_alu_b<10>31
    SLICE_X15Y32.D1      net (fanout=7)        0.951   beta_game/M_alu_b<10>3
    SLICE_X15Y32.D       Tilo                  0.259   beta_game/M_regs_q_11
                                                       beta_game/M_alu_b<11>1
    SLICE_X14Y33.D1      net (fanout=4)        0.746   beta_game/M_alu_b[11]
    SLICE_X14Y33.DMUX    Topdd                 0.446   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_lut<11>
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y32.C2      net (fanout=1)        0.943   beta_game/alu/M_add_out[11]
    SLICE_X15Y32.C       Tilo                  0.259   beta_game/M_regs_q_11
                                                       beta_game/alu/Mmux_out45
    SLICE_X15Y31.D6      net (fanout=1)        0.403   beta_game/M_alu_out[11]
    SLICE_X15Y31.CLK     Tas                   0.373   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data31
                                                       beta_game/board/M_regs_q_11
    -------------------------------------------------  ---------------------------
    Total                                     10.479ns (2.639ns logic, 7.840ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  9.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner0/M_ctr_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.411ns (Levels of Logic = 9)
  Clock Path Skew:      -0.108ns (0.600 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner0/M_ctr_q_2 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y5.CQ        Tcko                  0.525   conditioner0/M_ctr_q[3]
                                                       conditioner0/M_ctr_q_2
    SLICE_X9Y8.A2        net (fanout=2)        0.984   conditioner0/M_ctr_q[2]
    SLICE_X9Y8.A         Tilo                  0.259   out1_1
                                                       conditioner0/out1
    SLICE_X11Y19.A1      net (fanout=3)        1.970   out_1
    SLICE_X11Y19.A       Tilo                  0.259   beta_game/N2
                                                       edge_detector0/out1
    SLICE_X11Y19.D3      net (fanout=14)       0.415   M_edge_detector0_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N2
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X9Y19.D1       net (fanout=2)        0.946   beta_game/N2
    SLICE_X9Y19.D        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X14Y31.A5      net (fanout=1)        1.489   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X14Y31.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X14Y32.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X14Y33.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X13Y33.C3      net (fanout=1)        0.586   beta_game/alu/M_add_out[9]
    SLICE_X13Y33.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X15Y31.B3      net (fanout=1)        0.850   beta_game/M_alu_out[9]
    SLICE_X15Y31.CLK     Tas                   0.373   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.411ns (3.033ns logic, 7.378ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  9.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner0/M_ctr_q_3 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.408ns (Levels of Logic = 9)
  Clock Path Skew:      -0.108ns (0.600 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner0/M_ctr_q_3 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y5.DQ        Tcko                  0.525   conditioner0/M_ctr_q[3]
                                                       conditioner0/M_ctr_q_3
    SLICE_X9Y8.A1        net (fanout=2)        0.981   conditioner0/M_ctr_q[3]
    SLICE_X9Y8.A         Tilo                  0.259   out1_1
                                                       conditioner0/out1
    SLICE_X11Y19.A1      net (fanout=3)        1.970   out_1
    SLICE_X11Y19.A       Tilo                  0.259   beta_game/N2
                                                       edge_detector0/out1
    SLICE_X11Y19.D3      net (fanout=14)       0.415   M_edge_detector0_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N2
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X9Y19.D1       net (fanout=2)        0.946   beta_game/N2
    SLICE_X9Y19.D        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X14Y31.A5      net (fanout=1)        1.489   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X14Y31.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X14Y32.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X14Y33.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X13Y33.C3      net (fanout=1)        0.586   beta_game/alu/M_add_out[9]
    SLICE_X13Y33.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X15Y31.B3      net (fanout=1)        0.850   beta_game/M_alu_out[9]
    SLICE_X15Y31.CLK     Tas                   0.373   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.408ns (3.033ns logic, 7.375ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  9.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner0/M_ctr_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.383ns (Levels of Logic = 8)
  Clock Path Skew:      -0.117ns (0.684 - 0.801)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner0/M_ctr_q_2 to beta_game/board/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y5.CQ        Tcko                  0.525   conditioner0/M_ctr_q[3]
                                                       conditioner0/M_ctr_q_2
    SLICE_X9Y8.A2        net (fanout=2)        0.984   conditioner0/M_ctr_q[2]
    SLICE_X9Y8.A         Tilo                  0.259   out1_1
                                                       conditioner0/out1
    SLICE_X11Y19.A1      net (fanout=3)        1.970   out_1
    SLICE_X11Y19.A       Tilo                  0.259   beta_game/N2
                                                       edge_detector0/out1
    SLICE_X11Y19.D3      net (fanout=14)       0.415   M_edge_detector0_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N2
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X9Y19.D1       net (fanout=2)        0.946   beta_game/N2
    SLICE_X9Y19.D        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X14Y31.A5      net (fanout=1)        1.489   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X14Y31.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X14Y32.AMUX    Tcina                 0.210   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X17Y35.C5      net (fanout=1)        0.709   beta_game/alu/M_add_out[4]
    SLICE_X17Y35.C       Tilo                  0.259   M_beta_game_levelout[4]
                                                       beta_game/alu/Mmux_out125
    SLICE_X14Y36.A2      net (fanout=1)        0.884   beta_game/M_alu_out[4]
    SLICE_X14Y36.CLK     Tas                   0.349   M_beta_game_boardout[7]
                                                       beta_game/Mmux_M_board_data111
                                                       beta_game/board/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                     10.383ns (2.851ns logic, 7.532ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  9.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner0/M_ctr_q_3 (FF)
  Destination:          beta_game/board/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.380ns (Levels of Logic = 8)
  Clock Path Skew:      -0.117ns (0.684 - 0.801)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner0/M_ctr_q_3 to beta_game/board/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y5.DQ        Tcko                  0.525   conditioner0/M_ctr_q[3]
                                                       conditioner0/M_ctr_q_3
    SLICE_X9Y8.A1        net (fanout=2)        0.981   conditioner0/M_ctr_q[3]
    SLICE_X9Y8.A         Tilo                  0.259   out1_1
                                                       conditioner0/out1
    SLICE_X11Y19.A1      net (fanout=3)        1.970   out_1
    SLICE_X11Y19.A       Tilo                  0.259   beta_game/N2
                                                       edge_detector0/out1
    SLICE_X11Y19.D3      net (fanout=14)       0.415   M_edge_detector0_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N2
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X9Y19.D1       net (fanout=2)        0.946   beta_game/N2
    SLICE_X9Y19.D        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X14Y31.A5      net (fanout=1)        1.489   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X14Y31.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X14Y32.AMUX    Tcina                 0.210   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X17Y35.C5      net (fanout=1)        0.709   beta_game/alu/M_add_out[4]
    SLICE_X17Y35.C       Tilo                  0.259   M_beta_game_levelout[4]
                                                       beta_game/alu/Mmux_out125
    SLICE_X14Y36.A2      net (fanout=1)        0.884   beta_game/M_alu_out[4]
    SLICE_X14Y36.CLK     Tas                   0.349   M_beta_game_boardout[7]
                                                       beta_game/Mmux_M_board_data111
                                                       beta_game/board/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                     10.380ns (2.851ns logic, 7.529ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  9.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner5/M_ctr_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.441ns (Levels of Logic = 7)
  Clock Path Skew:      -0.054ns (0.600 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner5/M_ctr_q_6 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.CQ       Tcko                  0.525   conditioner5/M_ctr_q[7]
                                                       conditioner5/M_ctr_q_6
    SLICE_X9Y19.A1       net (fanout=2)        1.584   conditioner5/M_ctr_q[6]
    SLICE_X9Y19.A        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       conditioner5/out1
    SLICE_X9Y19.B1       net (fanout=3)        1.189   out_2
    SLICE_X9Y19.B        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       edge_detector5/out1
    SLICE_X13Y32.A3      net (fanout=9)        2.024   M_edge_detector5_out
    SLICE_X13Y32.A       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       beta_game/M_alu_b<10>31
    SLICE_X13Y32.B4      net (fanout=7)        0.610   beta_game/M_alu_b<10>3
    SLICE_X13Y32.B       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       beta_game/M_alu_b<9>1
    SLICE_X14Y33.B1      net (fanout=4)        0.977   beta_game/M_alu_b[9]
    SLICE_X14Y33.BMUX    Topbb                 0.428   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_lut<9>
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X13Y33.C3      net (fanout=1)        0.586   beta_game/alu/M_add_out[9]
    SLICE_X13Y33.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X15Y31.B3      net (fanout=1)        0.850   beta_game/M_alu_out[9]
    SLICE_X15Y31.CLK     Tas                   0.373   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.441ns (2.621ns logic, 7.820ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  9.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner5/M_ctr_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.430ns (Levels of Logic = 7)
  Clock Path Skew:      -0.062ns (0.685 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner5/M_ctr_q_6 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.CQ       Tcko                  0.525   conditioner5/M_ctr_q[7]
                                                       conditioner5/M_ctr_q_6
    SLICE_X9Y19.A1       net (fanout=2)        1.584   conditioner5/M_ctr_q[6]
    SLICE_X9Y19.A        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       conditioner5/out1
    SLICE_X9Y19.B1       net (fanout=3)        1.189   out_2
    SLICE_X9Y19.B        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       edge_detector5/out1
    SLICE_X13Y32.A3      net (fanout=9)        2.024   M_edge_detector5_out
    SLICE_X13Y32.A       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       beta_game/M_alu_b<10>31
    SLICE_X13Y32.D1      net (fanout=7)        1.062   beta_game/M_alu_b<10>3
    SLICE_X13Y32.D       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       beta_game/M_alu_b<10>1
    SLICE_X12Y34.B1      net (fanout=4)        0.768   beta_game/M_alu_b[10]
    SLICE_X12Y34.DMUX    Topbd                 0.695   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lut<5>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X13Y35.A1      net (fanout=4)        0.772   a[15]_b[15]_LessThan_3_o
    SLICE_X13Y35.A       Tilo                  0.259   M_beta_game_boardout[1]
                                                       beta_game/alu/Mmux_out22
    SLICE_X13Y35.B6      net (fanout=1)        0.143   beta_game/Mmux_out21
    SLICE_X13Y35.CLK     Tas                   0.373   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data11
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.430ns (2.888ns logic, 7.542ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  9.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner0/M_ctr_q_2 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.373ns (Levels of Logic = 7)
  Clock Path Skew:      -0.115ns (0.686 - 0.801)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner0/M_ctr_q_2 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y5.CQ        Tcko                  0.525   conditioner0/M_ctr_q[3]
                                                       conditioner0/M_ctr_q_2
    SLICE_X9Y8.A2        net (fanout=2)        0.984   conditioner0/M_ctr_q[2]
    SLICE_X9Y8.A         Tilo                  0.259   out1_1
                                                       conditioner0/out1
    SLICE_X11Y19.A1      net (fanout=3)        1.970   out_1
    SLICE_X11Y19.A       Tilo                  0.259   beta_game/N2
                                                       edge_detector0/out1
    SLICE_X11Y19.D3      net (fanout=14)       0.415   M_edge_detector0_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N2
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X9Y19.D1       net (fanout=2)        0.946   beta_game/N2
    SLICE_X9Y19.D        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X14Y31.A5      net (fanout=1)        1.489   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X14Y31.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X15Y35.A4      net (fanout=5)        1.069   beta_game/M_add_out[0]
    SLICE_X15Y35.A       Tilo                  0.259   beta_game/M_regs_q_0
                                                       beta_game/alu/Mmux_out22_SW3
    SLICE_X15Y35.B5      net (fanout=1)        0.858   beta_game/alu/N59
    SLICE_X15Y35.CLK     Tas                   0.373   beta_game/M_regs_q_0
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.373ns (2.642ns logic, 7.731ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  9.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner0/M_ctr_q_3 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.370ns (Levels of Logic = 7)
  Clock Path Skew:      -0.115ns (0.686 - 0.801)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner0/M_ctr_q_3 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y5.DQ        Tcko                  0.525   conditioner0/M_ctr_q[3]
                                                       conditioner0/M_ctr_q_3
    SLICE_X9Y8.A1        net (fanout=2)        0.981   conditioner0/M_ctr_q[3]
    SLICE_X9Y8.A         Tilo                  0.259   out1_1
                                                       conditioner0/out1
    SLICE_X11Y19.A1      net (fanout=3)        1.970   out_1
    SLICE_X11Y19.A       Tilo                  0.259   beta_game/N2
                                                       edge_detector0/out1
    SLICE_X11Y19.D3      net (fanout=14)       0.415   M_edge_detector0_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N2
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X9Y19.D1       net (fanout=2)        0.946   beta_game/N2
    SLICE_X9Y19.D        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X14Y31.A5      net (fanout=1)        1.489   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X14Y31.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X15Y35.A4      net (fanout=5)        1.069   beta_game/M_add_out[0]
    SLICE_X15Y35.A       Tilo                  0.259   beta_game/M_regs_q_0
                                                       beta_game/alu/Mmux_out22_SW3
    SLICE_X15Y35.B5      net (fanout=1)        0.858   beta_game/alu/N59
    SLICE_X15Y35.CLK     Tas                   0.373   beta_game/M_regs_q_0
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.370ns (2.642ns logic, 7.728ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  9.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner5/M_ctr_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.421ns (Levels of Logic = 7)
  Clock Path Skew:      -0.062ns (0.685 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner5/M_ctr_q_6 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.CQ       Tcko                  0.525   conditioner5/M_ctr_q[7]
                                                       conditioner5/M_ctr_q_6
    SLICE_X9Y19.A1       net (fanout=2)        1.584   conditioner5/M_ctr_q[6]
    SLICE_X9Y19.A        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       conditioner5/out1
    SLICE_X9Y19.B1       net (fanout=3)        1.189   out_2
    SLICE_X9Y19.B        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       edge_detector5/out1
    SLICE_X13Y32.A3      net (fanout=9)        2.024   M_edge_detector5_out
    SLICE_X13Y32.A       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       beta_game/M_alu_b<10>31
    SLICE_X15Y32.D1      net (fanout=7)        0.951   beta_game/M_alu_b<10>3
    SLICE_X15Y32.D       Tilo                  0.259   beta_game/M_regs_q_11
                                                       beta_game/M_alu_b<11>1
    SLICE_X12Y34.B2      net (fanout=4)        0.963   beta_game/M_alu_b[11]
    SLICE_X12Y34.DMUX    Topbd                 0.602   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lutdi5
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X13Y35.A1      net (fanout=4)        0.772   a[15]_b[15]_LessThan_3_o
    SLICE_X13Y35.A       Tilo                  0.259   M_beta_game_boardout[1]
                                                       beta_game/alu/Mmux_out22
    SLICE_X13Y35.B6      net (fanout=1)        0.143   beta_game/Mmux_out21
    SLICE_X13Y35.CLK     Tas                   0.373   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data11
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.421ns (2.795ns logic, 7.626ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  9.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner0/M_ctr_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.342ns (Levels of Logic = 8)
  Clock Path Skew:      -0.117ns (0.684 - 0.801)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner0/M_ctr_q_2 to beta_game/board/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y5.CQ        Tcko                  0.525   conditioner0/M_ctr_q[3]
                                                       conditioner0/M_ctr_q_2
    SLICE_X9Y8.A2        net (fanout=2)        0.984   conditioner0/M_ctr_q[2]
    SLICE_X9Y8.A         Tilo                  0.259   out1_1
                                                       conditioner0/out1
    SLICE_X11Y19.A1      net (fanout=3)        1.970   out_1
    SLICE_X11Y19.A       Tilo                  0.259   beta_game/N2
                                                       edge_detector0/out1
    SLICE_X11Y19.D3      net (fanout=14)       0.415   M_edge_detector0_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N2
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X9Y19.D1       net (fanout=2)        0.946   beta_game/N2
    SLICE_X9Y19.D        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X14Y31.A5      net (fanout=1)        1.489   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X14Y31.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X14Y32.DMUX    Tcind                 0.289   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X15Y33.C4      net (fanout=1)        0.528   beta_game/alu/M_add_out[7]
    SLICE_X15Y33.C       Tilo                  0.259   beta_game/M_regs_q_7
                                                       beta_game/alu/Mmux_out156
    SLICE_X14Y36.D2      net (fanout=1)        0.945   beta_game/M_alu_out[7]
    SLICE_X14Y36.CLK     Tas                   0.349   M_beta_game_boardout[7]
                                                       beta_game/Mmux_M_board_data141
                                                       beta_game/board/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                     10.342ns (2.930ns logic, 7.412ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  9.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner0/M_ctr_q_3 (FF)
  Destination:          beta_game/board/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.339ns (Levels of Logic = 8)
  Clock Path Skew:      -0.117ns (0.684 - 0.801)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner0/M_ctr_q_3 to beta_game/board/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y5.DQ        Tcko                  0.525   conditioner0/M_ctr_q[3]
                                                       conditioner0/M_ctr_q_3
    SLICE_X9Y8.A1        net (fanout=2)        0.981   conditioner0/M_ctr_q[3]
    SLICE_X9Y8.A         Tilo                  0.259   out1_1
                                                       conditioner0/out1
    SLICE_X11Y19.A1      net (fanout=3)        1.970   out_1
    SLICE_X11Y19.A       Tilo                  0.259   beta_game/N2
                                                       edge_detector0/out1
    SLICE_X11Y19.D3      net (fanout=14)       0.415   M_edge_detector0_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N2
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X9Y19.D1       net (fanout=2)        0.946   beta_game/N2
    SLICE_X9Y19.D        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X14Y31.A5      net (fanout=1)        1.489   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X14Y31.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X14Y32.DMUX    Tcind                 0.289   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X15Y33.C4      net (fanout=1)        0.528   beta_game/alu/M_add_out[7]
    SLICE_X15Y33.C       Tilo                  0.259   beta_game/M_regs_q_7
                                                       beta_game/alu/Mmux_out156
    SLICE_X14Y36.D2      net (fanout=1)        0.945   beta_game/M_alu_out[7]
    SLICE_X14Y36.CLK     Tas                   0.349   M_beta_game_boardout[7]
                                                       beta_game/Mmux_M_board_data141
                                                       beta_game/board/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                     10.339ns (2.930ns logic, 7.409ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  9.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner0/M_ctr_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.333ns (Levels of Logic = 9)
  Clock Path Skew:      -0.108ns (0.600 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner0/M_ctr_q_2 to beta_game/board/M_regs_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y5.CQ        Tcko                  0.525   conditioner0/M_ctr_q[3]
                                                       conditioner0/M_ctr_q_2
    SLICE_X9Y8.A2        net (fanout=2)        0.984   conditioner0/M_ctr_q[2]
    SLICE_X9Y8.A         Tilo                  0.259   out1_1
                                                       conditioner0/out1
    SLICE_X11Y19.A1      net (fanout=3)        1.970   out_1
    SLICE_X11Y19.A       Tilo                  0.259   beta_game/N2
                                                       edge_detector0/out1
    SLICE_X11Y19.D3      net (fanout=14)       0.415   M_edge_detector0_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N2
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X9Y19.D1       net (fanout=2)        0.946   beta_game/N2
    SLICE_X9Y19.D        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X14Y31.A5      net (fanout=1)        1.489   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X14Y31.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X14Y32.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X14Y33.DMUX    Tcind                 0.289   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y32.C2      net (fanout=1)        0.943   beta_game/alu/M_add_out[11]
    SLICE_X15Y32.C       Tilo                  0.259   beta_game/M_regs_q_11
                                                       beta_game/alu/Mmux_out45
    SLICE_X15Y31.D6      net (fanout=1)        0.403   beta_game/M_alu_out[11]
    SLICE_X15Y31.CLK     Tas                   0.373   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data31
                                                       beta_game/board/M_regs_q_11
    -------------------------------------------------  ---------------------------
    Total                                     10.333ns (3.045ns logic, 7.288ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  9.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner0/M_ctr_q_3 (FF)
  Destination:          beta_game/board/M_regs_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.330ns (Levels of Logic = 9)
  Clock Path Skew:      -0.108ns (0.600 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner0/M_ctr_q_3 to beta_game/board/M_regs_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y5.DQ        Tcko                  0.525   conditioner0/M_ctr_q[3]
                                                       conditioner0/M_ctr_q_3
    SLICE_X9Y8.A1        net (fanout=2)        0.981   conditioner0/M_ctr_q[3]
    SLICE_X9Y8.A         Tilo                  0.259   out1_1
                                                       conditioner0/out1
    SLICE_X11Y19.A1      net (fanout=3)        1.970   out_1
    SLICE_X11Y19.A       Tilo                  0.259   beta_game/N2
                                                       edge_detector0/out1
    SLICE_X11Y19.D3      net (fanout=14)       0.415   M_edge_detector0_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N2
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X9Y19.D1       net (fanout=2)        0.946   beta_game/N2
    SLICE_X9Y19.D        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X14Y31.A5      net (fanout=1)        1.489   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X14Y31.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X14Y32.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X14Y33.DMUX    Tcind                 0.289   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y32.C2      net (fanout=1)        0.943   beta_game/alu/M_add_out[11]
    SLICE_X15Y32.C       Tilo                  0.259   beta_game/M_regs_q_11
                                                       beta_game/alu/Mmux_out45
    SLICE_X15Y31.D6      net (fanout=1)        0.403   beta_game/M_alu_out[11]
    SLICE_X15Y31.CLK     Tas                   0.373   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data31
                                                       beta_game/board/M_regs_q_11
    -------------------------------------------------  ---------------------------
    Total                                     10.330ns (3.045ns logic, 7.285ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  9.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner0/M_ctr_q_2 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.304ns (Levels of Logic = 7)
  Clock Path Skew:      -0.115ns (0.686 - 0.801)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner0/M_ctr_q_2 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y5.CQ        Tcko                  0.525   conditioner0/M_ctr_q[3]
                                                       conditioner0/M_ctr_q_2
    SLICE_X9Y8.A2        net (fanout=2)        0.984   conditioner0/M_ctr_q[2]
    SLICE_X9Y8.A         Tilo                  0.259   out1_1
                                                       conditioner0/out1
    SLICE_X11Y19.A1      net (fanout=3)        1.970   out_1
    SLICE_X11Y19.A       Tilo                  0.259   beta_game/N2
                                                       edge_detector0/out1
    SLICE_X11Y19.D3      net (fanout=14)       0.415   M_edge_detector0_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N2
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X9Y19.D1       net (fanout=2)        0.946   beta_game/N2
    SLICE_X9Y19.D        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X14Y31.A5      net (fanout=1)        1.489   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X14Y31.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X15Y35.C2      net (fanout=5)        1.506   beta_game/M_add_out[0]
    SLICE_X15Y35.C       Tilo                  0.259   beta_game/M_regs_q_0
                                                       beta_game/alu/Mmux_out22_SW0
    SLICE_X15Y35.B4      net (fanout=1)        0.352   beta_game/alu/N56
    SLICE_X15Y35.CLK     Tas                   0.373   beta_game/M_regs_q_0
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.304ns (2.642ns logic, 7.662ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  9.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner0/M_ctr_q_3 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.301ns (Levels of Logic = 7)
  Clock Path Skew:      -0.115ns (0.686 - 0.801)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner0/M_ctr_q_3 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y5.DQ        Tcko                  0.525   conditioner0/M_ctr_q[3]
                                                       conditioner0/M_ctr_q_3
    SLICE_X9Y8.A1        net (fanout=2)        0.981   conditioner0/M_ctr_q[3]
    SLICE_X9Y8.A         Tilo                  0.259   out1_1
                                                       conditioner0/out1
    SLICE_X11Y19.A1      net (fanout=3)        1.970   out_1
    SLICE_X11Y19.A       Tilo                  0.259   beta_game/N2
                                                       edge_detector0/out1
    SLICE_X11Y19.D3      net (fanout=14)       0.415   M_edge_detector0_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N2
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X9Y19.D1       net (fanout=2)        0.946   beta_game/N2
    SLICE_X9Y19.D        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X14Y31.A5      net (fanout=1)        1.489   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X14Y31.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X15Y35.C2      net (fanout=5)        1.506   beta_game/M_add_out[0]
    SLICE_X15Y35.C       Tilo                  0.259   beta_game/M_regs_q_0
                                                       beta_game/alu/Mmux_out22_SW0
    SLICE_X15Y35.B4      net (fanout=1)        0.352   beta_game/alu/N56
    SLICE_X15Y35.CLK     Tas                   0.373   beta_game/M_regs_q_0
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.301ns (2.642ns logic, 7.659ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  9.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner1/M_ctr_q_8 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.292ns (Levels of Logic = 7)
  Clock Path Skew:      -0.123ns (0.686 - 0.809)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner1/M_ctr_q_8 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y10.AQ       Tcko                  0.476   conditioner1/M_ctr_q[11]
                                                       conditioner1/M_ctr_q_8
    SLICE_X7Y10.A2       net (fanout=2)        0.751   conditioner1/M_ctr_q[8]
    SLICE_X7Y10.A        Tilo                  0.259   M_conditioner1_out_inv
                                                       conditioner1/out3
    SLICE_X7Y11.B1       net (fanout=3)        0.718   out2_0
    SLICE_X7Y11.B        Tilo                  0.259   beta_game/N44
                                                       edge_detector1/out1
    SLICE_X11Y19.D2      net (fanout=10)       1.700   M_edge_detector1_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N2
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X9Y19.D1       net (fanout=2)        0.946   beta_game/N2
    SLICE_X9Y19.D        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X14Y31.A5      net (fanout=1)        1.489   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X14Y31.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X13Y34.A4      net (fanout=5)        0.823   beta_game/M_add_out[0]
    SLICE_X13Y34.A       Tilo                  0.259   beta_game/alu/N58
                                                       beta_game/alu/Mmux_out22_SW2
    SLICE_X15Y35.B3      net (fanout=1)        1.272   beta_game/alu/N58
    SLICE_X15Y35.CLK     Tas                   0.373   beta_game/M_regs_q_0
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.292ns (2.593ns logic, 7.699ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  9.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner1/M_ctr_q_13 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.274ns (Levels of Logic = 7)
  Clock Path Skew:      -0.125ns (0.686 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner1/M_ctr_q_13 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y11.BQ       Tcko                  0.476   conditioner1/M_ctr_q[15]
                                                       conditioner1/M_ctr_q_13
    SLICE_X7Y10.A1       net (fanout=2)        0.733   conditioner1/M_ctr_q[13]
    SLICE_X7Y10.A        Tilo                  0.259   M_conditioner1_out_inv
                                                       conditioner1/out3
    SLICE_X7Y11.B1       net (fanout=3)        0.718   out2_0
    SLICE_X7Y11.B        Tilo                  0.259   beta_game/N44
                                                       edge_detector1/out1
    SLICE_X11Y19.D2      net (fanout=10)       1.700   M_edge_detector1_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N2
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X9Y19.D1       net (fanout=2)        0.946   beta_game/N2
    SLICE_X9Y19.D        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X14Y31.A5      net (fanout=1)        1.489   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X14Y31.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X13Y34.A4      net (fanout=5)        0.823   beta_game/M_add_out[0]
    SLICE_X13Y34.A       Tilo                  0.259   beta_game/alu/N58
                                                       beta_game/alu/Mmux_out22_SW2
    SLICE_X15Y35.B3      net (fanout=1)        1.272   beta_game/alu/N58
    SLICE_X15Y35.CLK     Tas                   0.373   beta_game/M_regs_q_0
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.274ns (2.593ns logic, 7.681ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  9.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner5/M_ctr_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.337ns (Levels of Logic = 7)
  Clock Path Skew:      -0.062ns (0.685 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner5/M_ctr_q_6 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.CQ       Tcko                  0.525   conditioner5/M_ctr_q[7]
                                                       conditioner5/M_ctr_q_6
    SLICE_X9Y19.A1       net (fanout=2)        1.584   conditioner5/M_ctr_q[6]
    SLICE_X9Y19.A        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       conditioner5/out1
    SLICE_X9Y19.B1       net (fanout=3)        1.189   out_2
    SLICE_X9Y19.B        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       edge_detector5/out1
    SLICE_X13Y32.A3      net (fanout=9)        2.024   M_edge_detector5_out
    SLICE_X13Y32.A       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       beta_game/M_alu_b<10>31
    SLICE_X13Y32.D1      net (fanout=7)        1.062   beta_game/M_alu_b<10>3
    SLICE_X13Y32.D       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       beta_game/M_alu_b<10>1
    SLICE_X12Y34.B1      net (fanout=4)        0.768   beta_game/M_alu_b[10]
    SLICE_X12Y34.DMUX    Topbd                 0.602   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lutdi5
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X13Y35.A1      net (fanout=4)        0.772   a[15]_b[15]_LessThan_3_o
    SLICE_X13Y35.A       Tilo                  0.259   M_beta_game_boardout[1]
                                                       beta_game/alu/Mmux_out22
    SLICE_X13Y35.B6      net (fanout=1)        0.143   beta_game/Mmux_out21
    SLICE_X13Y35.CLK     Tas                   0.373   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data11
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.337ns (2.795ns logic, 7.542ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  9.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner1/M_ctr_q_8 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.277ns (Levels of Logic = 8)
  Clock Path Skew:      -0.116ns (0.600 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner1/M_ctr_q_8 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y10.AQ       Tcko                  0.476   conditioner1/M_ctr_q[11]
                                                       conditioner1/M_ctr_q_8
    SLICE_X7Y10.A2       net (fanout=2)        0.751   conditioner1/M_ctr_q[8]
    SLICE_X7Y10.A        Tilo                  0.259   M_conditioner1_out_inv
                                                       conditioner1/out3
    SLICE_X7Y11.B1       net (fanout=3)        0.718   out2_0
    SLICE_X7Y11.B        Tilo                  0.259   beta_game/N44
                                                       edge_detector1/out1
    SLICE_X14Y30.C1      net (fanout=10)       2.572   M_edge_detector1_out
    SLICE_X14Y30.C       Tilo                  0.235   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X16Y33.B2      net (fanout=5)        1.170   beta_game/M_alu_b<4>2
    SLICE_X16Y33.B       Tilo                  0.254   M_beta_game_levelout[5]
                                                       beta_game/M_alu_b<5>1
    SLICE_X14Y32.B3      net (fanout=5)        0.787   beta_game/M_alu_b[5]
    SLICE_X14Y32.COUT    Topcyb                0.448   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<5>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X14Y33.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X13Y33.C3      net (fanout=1)        0.586   beta_game/alu/M_add_out[9]
    SLICE_X13Y33.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X15Y31.B3      net (fanout=1)        0.850   beta_game/M_alu_out[9]
    SLICE_X15Y31.CLK     Tas                   0.373   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.277ns (2.840ns logic, 7.437ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  9.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner1/M_ctr_q_13 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.259ns (Levels of Logic = 8)
  Clock Path Skew:      -0.118ns (0.600 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner1/M_ctr_q_13 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y11.BQ       Tcko                  0.476   conditioner1/M_ctr_q[15]
                                                       conditioner1/M_ctr_q_13
    SLICE_X7Y10.A1       net (fanout=2)        0.733   conditioner1/M_ctr_q[13]
    SLICE_X7Y10.A        Tilo                  0.259   M_conditioner1_out_inv
                                                       conditioner1/out3
    SLICE_X7Y11.B1       net (fanout=3)        0.718   out2_0
    SLICE_X7Y11.B        Tilo                  0.259   beta_game/N44
                                                       edge_detector1/out1
    SLICE_X14Y30.C1      net (fanout=10)       2.572   M_edge_detector1_out
    SLICE_X14Y30.C       Tilo                  0.235   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X16Y33.B2      net (fanout=5)        1.170   beta_game/M_alu_b<4>2
    SLICE_X16Y33.B       Tilo                  0.254   M_beta_game_levelout[5]
                                                       beta_game/M_alu_b<5>1
    SLICE_X14Y32.B3      net (fanout=5)        0.787   beta_game/M_alu_b[5]
    SLICE_X14Y32.COUT    Topcyb                0.448   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<5>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X14Y33.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X13Y33.C3      net (fanout=1)        0.586   beta_game/alu/M_add_out[9]
    SLICE_X13Y33.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X15Y31.B3      net (fanout=1)        0.850   beta_game/M_alu_out[9]
    SLICE_X15Y31.CLK     Tas                   0.373   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.259ns (2.840ns logic, 7.419ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  9.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner5/M_ctr_q_6 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.302ns (Levels of Logic = 7)
  Clock Path Skew:      -0.061ns (0.686 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner5/M_ctr_q_6 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.CQ       Tcko                  0.525   conditioner5/M_ctr_q[7]
                                                       conditioner5/M_ctr_q_6
    SLICE_X9Y19.A1       net (fanout=2)        1.584   conditioner5/M_ctr_q[6]
    SLICE_X9Y19.A        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       conditioner5/out1
    SLICE_X9Y19.B1       net (fanout=3)        1.189   out_2
    SLICE_X9Y19.B        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       edge_detector5/out1
    SLICE_X13Y32.A3      net (fanout=9)        2.024   M_edge_detector5_out
    SLICE_X13Y32.A       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       beta_game/M_alu_b<10>31
    SLICE_X13Y32.C2      net (fanout=7)        0.559   beta_game/M_alu_b<10>3
    SLICE_X13Y32.C       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       beta_game/M_alu_b<2>1
    SLICE_X16Y34.A3      net (fanout=4)        1.485   beta_game/M_alu_b[2]
    SLICE_X16Y34.COUT    Topcya                0.474   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y35.BMUX    Tcinb                 0.286   a[15]_b[15]_equal_1_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<5>
    SLICE_X15Y35.B1      net (fanout=4)        0.764   a[15]_b[15]_equal_1_o
    SLICE_X15Y35.CLK     Tas                   0.373   beta_game/M_regs_q_0
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.302ns (2.694ns logic, 7.608ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  9.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner5/M_ctr_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.284ns (Levels of Logic = 7)
  Clock Path Skew:      -0.054ns (0.600 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner5/M_ctr_q_6 to beta_game/board/M_regs_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.CQ       Tcko                  0.525   conditioner5/M_ctr_q[7]
                                                       conditioner5/M_ctr_q_6
    SLICE_X9Y19.A1       net (fanout=2)        1.584   conditioner5/M_ctr_q[6]
    SLICE_X9Y19.A        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       conditioner5/out1
    SLICE_X9Y19.B1       net (fanout=3)        1.189   out_2
    SLICE_X9Y19.B        Tilo                  0.259   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       edge_detector5/out1
    SLICE_X13Y32.A3      net (fanout=9)        2.024   M_edge_detector5_out
    SLICE_X13Y32.A       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       beta_game/M_alu_b<10>31
    SLICE_X13Y32.D1      net (fanout=7)        1.062   beta_game/M_alu_b<10>3
    SLICE_X13Y32.D       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       beta_game/M_alu_b<10>1
    SLICE_X14Y33.C6      net (fanout=4)        0.393   beta_game/M_alu_b[10]
    SLICE_X14Y33.DMUX    Topcd                 0.493   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_lut<10>
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y32.C2      net (fanout=1)        0.943   beta_game/alu/M_add_out[11]
    SLICE_X15Y32.C       Tilo                  0.259   beta_game/M_regs_q_11
                                                       beta_game/alu/Mmux_out45
    SLICE_X15Y31.D6      net (fanout=1)        0.403   beta_game/M_alu_out[11]
    SLICE_X15Y31.CLK     Tas                   0.373   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data31
                                                       beta_game/board/M_regs_q_11
    -------------------------------------------------  ---------------------------
    Total                                     10.284ns (2.686ns logic, 7.598ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  9.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner1/M_ctr_q_8 (FF)
  Destination:          beta_game/board/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.206ns (Levels of Logic = 7)
  Clock Path Skew:      -0.125ns (0.684 - 0.809)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner1/M_ctr_q_8 to beta_game/board/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y10.AQ       Tcko                  0.476   conditioner1/M_ctr_q[11]
                                                       conditioner1/M_ctr_q_8
    SLICE_X7Y10.A2       net (fanout=2)        0.751   conditioner1/M_ctr_q[8]
    SLICE_X7Y10.A        Tilo                  0.259   M_conditioner1_out_inv
                                                       conditioner1/out3
    SLICE_X7Y11.B1       net (fanout=3)        0.718   out2_0
    SLICE_X7Y11.B        Tilo                  0.259   beta_game/N44
                                                       edge_detector1/out1
    SLICE_X14Y30.C1      net (fanout=10)       2.572   M_edge_detector1_out
    SLICE_X14Y30.C       Tilo                  0.235   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X16Y33.B2      net (fanout=5)        1.170   beta_game/M_alu_b<4>2
    SLICE_X16Y33.B       Tilo                  0.254   M_beta_game_levelout[5]
                                                       beta_game/M_alu_b<5>1
    SLICE_X14Y32.B3      net (fanout=5)        0.787   beta_game/M_alu_b[5]
    SLICE_X14Y32.DMUX    Topbd                 0.644   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<5>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X15Y33.C4      net (fanout=1)        0.528   beta_game/alu/M_add_out[7]
    SLICE_X15Y33.C       Tilo                  0.259   beta_game/M_regs_q_7
                                                       beta_game/alu/Mmux_out156
    SLICE_X14Y36.D2      net (fanout=1)        0.945   beta_game/M_alu_out[7]
    SLICE_X14Y36.CLK     Tas                   0.349   M_beta_game_boardout[7]
                                                       beta_game/Mmux_M_board_data141
                                                       beta_game/board/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                     10.206ns (2.735ns logic, 7.471ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner4/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner0/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner5/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner6/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[3]/CLK
  Logical resource: conditioner5/M_ctr_q_0/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[3]/CLK
  Logical resource: conditioner5/M_ctr_q_1/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[3]/CLK
  Logical resource: conditioner5/M_ctr_q_2/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[3]/CLK
  Logical resource: conditioner5/M_ctr_q_3/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[7]/CLK
  Logical resource: conditioner5/M_ctr_q_4/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[7]/CLK
  Logical resource: conditioner5/M_ctr_q_5/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[7]/CLK
  Logical resource: conditioner5/M_ctr_q_6/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[7]/CLK
  Logical resource: conditioner5/M_ctr_q_7/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[11]/CLK
  Logical resource: conditioner5/M_ctr_q_8/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[11]/CLK
  Logical resource: conditioner5/M_ctr_q_9/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[11]/CLK
  Logical resource: conditioner5/M_ctr_q_10/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[11]/CLK
  Logical resource: conditioner5/M_ctr_q_11/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[15]/CLK
  Logical resource: conditioner5/M_ctr_q_12/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[15]/CLK
  Logical resource: conditioner5/M_ctr_q_13/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[15]/CLK
  Logical resource: conditioner5/M_ctr_q_14/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[15]/CLK
  Logical resource: conditioner5/M_ctr_q_15/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[19]/CLK
  Logical resource: conditioner5/M_ctr_q_16/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[19]/CLK
  Logical resource: conditioner5/M_ctr_q_17/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[19]/CLK
  Logical resource: conditioner5/M_ctr_q_18/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[19]/CLK
  Logical resource: conditioner5/M_ctr_q_19/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[3]/CLK
  Logical resource: M_blink_q_0/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[3]/CLK
  Logical resource: M_blink_q_1/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.722|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 51202 paths, 0 nets, and 1169 connections

Design statistics:
   Minimum period:  10.722ns{1}   (Maximum frequency:  93.266MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec  3 20:54:59 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 409 MB



