// Seed: 1047630597
module module_0 (
    input supply1 id_0,
    input tri1 id_1
    , id_24,
    output wire id_2,
    input wire id_3,
    output supply1 id_4,
    input tri id_5,
    input tri id_6,
    output supply0 id_7,
    input tri id_8
    , id_25,
    input wand id_9,
    output supply0 id_10,
    output wand id_11,
    input wor id_12,
    output wire id_13,
    input tri1 id_14,
    output wire id_15,
    output tri0 id_16,
    input uwire id_17,
    input uwire module_0,
    output uwire id_19,
    input wor id_20,
    input wor id_21,
    input uwire id_22
);
  parameter id_26 = 1;
  logic id_27;
endmodule
module module_1 #(
    parameter id_17 = 32'd84,
    parameter id_4  = 32'd27
) (
    output wor id_0,
    input wire id_1,
    output tri0 id_2,
    output wire id_3,
    input wire _id_4,
    input tri0 id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wor id_8
    , id_21,
    input supply1 id_9,
    input wand id_10,
    output wor id_11,
    output wor id_12,
    input uwire id_13,
    inout wire id_14,
    output supply1 id_15,
    input supply0 id_16,
    inout tri1 _id_17,
    output wand id_18,
    input uwire id_19
);
  tri0 [id_4  !==  id_17 : -1] id_22 = 1;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_15,
      id_13,
      id_3,
      id_6,
      id_6,
      id_11,
      id_9,
      id_9,
      id_14,
      id_0,
      id_10,
      id_12,
      id_16,
      id_0,
      id_18,
      id_6,
      id_10,
      id_14,
      id_1,
      id_5,
      id_6
  );
endmodule
