#ifndef _CSLR_VPSSBL_VPSS_SPEC_V02_H_
#define _CSLR_VPSSBL_VPSS_SPEC_V02_H_
/*********************************************************************
 * Copyright (C) 2003-2005 Texas Instruments Incorporated. 
 * All Rights Reserved 
 *********************************************************************/
 /** \file cslr_vpssbl_vpss_spec_v02.h
 * 
 * \brief This file contains the Register Desciptions for VPSSBL
 * 
 *********************************************************************/

#include <cslr.h>

#include <tistdtypes.h>

/**************************************************************************\
* Register Overlay Structure
\**************************************************************************/
typedef struct  {
    volatile Uint32 PID;
    volatile Uint32 PCR;
    volatile Uint32 ADDR;
    volatile Uint32 INTSTAT;
    volatile Uint32 INTSEL;
    volatile Uint32 EVTSEL;
    volatile Uint32 MEMCTRL;
    volatile Uint32 CCDCMUX;
    volatile Uint32 PG_PULSE_CTRL;
    volatile Uint32 PG_FRAME_SIZE;
    volatile Uint32 TEST;
    volatile Uint32 MISR;
} CSL_VpssblRegs;

/**************************************************************************\
* Field Definition Macros
\**************************************************************************/

/* PID */

#define CSL_VPSSBL_PID_TID_MASK          (0x00FF0000u)
#define CSL_VPSSBL_PID_TID_SHIFT         (0x00000010u)
#define CSL_VPSSBL_PID_TID_RESETVAL      (0x00000001u)

#define CSL_VPSSBL_PID_CID_MASK          (0x0000FF00u)
#define CSL_VPSSBL_PID_CID_SHIFT         (0x00000008u)
#define CSL_VPSSBL_PID_CID_RESETVAL      (0x000000FBu)

#define CSL_VPSSBL_PID_PREV_MASK         (0x000000FFu)
#define CSL_VPSSBL_PID_PREV_SHIFT        (0x00000000u)
#define CSL_VPSSBL_PID_PREV_RESETVAL     (0x00000001u)

#define CSL_VPSSBL_PID_RESETVAL          (0x0001FB01u)

/* PCR */

#define CSL_VPSSBL_PCR_WBLCTRL_MASK      (0x00000040u)
#define CSL_VPSSBL_PCR_WBLCTRL_SHIFT     (0x00000006u)
#define CSL_VPSSBL_PCR_WBLCTRL_RESETVAL  (0x00000000u)

/*----WBLCTRL Tokens----*/
#define CSL_VPSSBL_PCR_WBLCTRL_IPIPE     (0x00000000u)
#define CSL_VPSSBL_PCR_WBLCTRL_CFALD     (0x00000001u)

#define CSL_VPSSBL_PCR_RBLCTRL_MASK      (0x00000030u)
#define CSL_VPSSBL_PCR_RBLCTRL_SHIFT     (0x00000004u)
#define CSL_VPSSBL_PCR_RBLCTRL_RESETVAL  (0x00000000u)

/*----RBLCTRL Tokens----*/
#define CSL_VPSSBL_PCR_RBLCTRL_IPIPEIF   (0x00000000u)
#define CSL_VPSSBL_PCR_RBLCTRL_CFALD     (0x00000001u)
#define CSL_VPSSBL_PCR_RBLCTRL_H3A       (0x00000002u)

#define CSL_VPSSBL_PCR_CPRIORITY_MASK    (0x00000007u)
#define CSL_VPSSBL_PCR_CPRIORITY_SHIFT   (0x00000000u)
#define CSL_VPSSBL_PCR_CPRIORITY_RESETVAL (0x00000000u)

/*----CPRIORITY Tokens----*/
#define CSL_VPSSBL_PCR_CPRIORITY_ASSERT_RESET (0x00000000u)
#define CSL_VPSSBL_PCR_CPRIORITY_RELEASE_RESET (0x00000001u)

#define CSL_VPSSBL_PCR_RESETVAL          (0x00000000u)

/* ADDR */

#define CSL_VPSSBL_ADDR_FEC_MASK         (0xE0000000u)
#define CSL_VPSSBL_ADDR_FEC_SHIFT        (0x0000001Du)
#define CSL_VPSSBL_ADDR_FEC_RESETVAL     (0x00000004u)

#define CSL_VPSSBL_ADDR_RESETVAL         (0x80000000u)

/* INTSTAT */

#define CSL_VPSSBL_INTSTAT_CCP2RXINT_MASK (0x00004000u)
#define CSL_VPSSBL_INTSTAT_CCP2RXINT_SHIFT (0x0000000Eu)
#define CSL_VPSSBL_INTSTAT_CCP2RXINT_RESETVAL (0x00000000u)

/*----CCP2RXINT Tokens----*/
#define CSL_VPSSBL_INTSTAT_CCP2RXINT_CLEAR (0x00000001u)

#define CSL_VPSSBL_INTSTAT_CFALDINT_MASK (0x00002000u)
#define CSL_VPSSBL_INTSTAT_CFALDINT_SHIFT (0x0000000Du)
#define CSL_VPSSBL_INTSTAT_CFALDINT_RESETVAL (0x00000000u)

/*----CFALDINT Tokens----*/
#define CSL_VPSSBL_INTSTAT_CFALDINT_CLEAR (0x00000001u)

#define CSL_VPSSBL_INTSTAT_IPIPE_INT5_MASK (0x00001000u)
#define CSL_VPSSBL_INTSTAT_IPIPE_INT5_SHIFT (0x0000000Cu)
#define CSL_VPSSBL_INTSTAT_IPIPE_INT5_RESETVAL (0x00000000u)

/*----IPIPE_INT5 Tokens----*/
#define CSL_VPSSBL_INTSTAT_IPIPE_INT5_CLEAR (0x00000001u)

#define CSL_VPSSBL_INTSTAT_IPIPE_INT4_MASK (0x00000800u)
#define CSL_VPSSBL_INTSTAT_IPIPE_INT4_SHIFT (0x0000000Bu)
#define CSL_VPSSBL_INTSTAT_IPIPE_INT4_RESETVAL (0x00000000u)

/*----IPIPE_INT4 Tokens----*/
#define CSL_VPSSBL_INTSTAT_IPIPE_INT4_CLEAR (0x00000001u)

#define CSL_VPSSBL_INTSTAT_IPIPE_INT3_MASK (0x00000400u)
#define CSL_VPSSBL_INTSTAT_IPIPE_INT3_SHIFT (0x0000000Au)
#define CSL_VPSSBL_INTSTAT_IPIPE_INT3_RESETVAL (0x00000000u)

/*----IPIPE_INT3 Tokens----*/
#define CSL_VPSSBL_INTSTAT_IPIPE_INT3_CLEAR (0x00000001u)

#define CSL_VPSSBL_INTSTAT_IPIPE_INT2_MASK (0x00000200u)
#define CSL_VPSSBL_INTSTAT_IPIPE_INT2_SHIFT (0x00000009u)
#define CSL_VPSSBL_INTSTAT_IPIPE_INT2_RESETVAL (0x00000000u)

/*----IPIPE_INT2 Tokens----*/
#define CSL_VPSSBL_INTSTAT_IPIPE_INT2_CLEAR (0x00000001u)

#define CSL_VPSSBL_INTSTAT_IPIPE_INT1_MASK (0x00000100u)
#define CSL_VPSSBL_INTSTAT_IPIPE_INT1_SHIFT (0x00000008u)
#define CSL_VPSSBL_INTSTAT_IPIPE_INT1_RESETVAL (0x00000000u)

/*----IPIPE_INT1 Tokens----*/
#define CSL_VPSSBL_INTSTAT_IPIPE_INT1_CLEAR (0x00000001u)

#define CSL_VPSSBL_INTSTAT_IPIPE_INT0_MASK (0x00000080u)
#define CSL_VPSSBL_INTSTAT_IPIPE_INT0_SHIFT (0x00000007u)
#define CSL_VPSSBL_INTSTAT_IPIPE_INT0_RESETVAL (0x00000000u)

/*----IPIPE_INT0 Tokens----*/
#define CSL_VPSSBL_INTSTAT_IPIPE_INT0_CLEAR (0x00000001u)

#define CSL_VPSSBL_INTSTAT_IPIPEIFINT_MASK (0x00000040u)
#define CSL_VPSSBL_INTSTAT_IPIPEIFINT_SHIFT (0x00000006u)
#define CSL_VPSSBL_INTSTAT_IPIPEIFINT_RESETVAL (0x00000000u)

/*----IPIPEIFINT Tokens----*/
#define CSL_VPSSBL_INTSTAT_IPIPEIFINT_CLEAR (0x00000001u)

#define CSL_VPSSBL_INTSTAT_OSDINT_MASK   (0x00000020u)
#define CSL_VPSSBL_INTSTAT_OSDINT_SHIFT  (0x00000005u)
#define CSL_VPSSBL_INTSTAT_OSDINT_RESETVAL (0x00000000u)

/*----OSDINT Tokens----*/
#define CSL_VPSSBL_INTSTAT_OSDINT_CLEAR  (0x00000001u)

#define CSL_VPSSBL_INTSTAT_VENCINT_MASK  (0x00000010u)
#define CSL_VPSSBL_INTSTAT_VENCINT_SHIFT (0x00000004u)
#define CSL_VPSSBL_INTSTAT_VENCINT_RESETVAL (0x00000000u)

/*----VENCINT Tokens----*/
#define CSL_VPSSBL_INTSTAT_VENCINT_CLEAR (0x00000001u)

#define CSL_VPSSBL_INTSTAT_H3AINT_MASK   (0x00000008u)
#define CSL_VPSSBL_INTSTAT_H3AINT_SHIFT  (0x00000003u)
#define CSL_VPSSBL_INTSTAT_H3AINT_RESETVAL (0x00000000u)

/*----H3AINT Tokens----*/
#define CSL_VPSSBL_INTSTAT_H3AINT_CLEAR  (0x00000001u)

#define CSL_VPSSBL_INTSTAT_CCDC_VDINT2_MASK (0x00000004u)
#define CSL_VPSSBL_INTSTAT_CCDC_VDINT2_SHIFT (0x00000002u)
#define CSL_VPSSBL_INTSTAT_CCDC_VDINT2_RESETVAL (0x00000000u)

/*----CCDC_VDINT2 Tokens----*/
#define CSL_VPSSBL_INTSTAT_CCDC_VDINT2_CLEAR (0x00000001u)

#define CSL_VPSSBL_INTSTAT_CCDC_VDINT1_MASK (0x00000002u)
#define CSL_VPSSBL_INTSTAT_CCDC_VDINT1_SHIFT (0x00000001u)
#define CSL_VPSSBL_INTSTAT_CCDC_VDINT1_RESETVAL (0x00000000u)

/*----CCDC_VDINT1 Tokens----*/
#define CSL_VPSSBL_INTSTAT_CCDC_VDINT1_CLEAR (0x00000001u)

#define CSL_VPSSBL_INTSTAT_CCDC_VDINT0_MASK (0x00000001u)
#define CSL_VPSSBL_INTSTAT_CCDC_VDINT0_SHIFT (0x00000000u)
#define CSL_VPSSBL_INTSTAT_CCDC_VDINT0_RESETVAL (0x00000000u)

/*----CCDC_VDINT0 Tokens----*/
#define CSL_VPSSBL_INTSTAT_CCDC_VDINT0_CLEAR (0x00000001u)

#define CSL_VPSSBL_INTSTAT_RESETVAL      (0x00000000u)

/* INTSEL */

#define CSL_VPSSBL_INTSEL_INTSEL7_MASK   (0xF0000000u)
#define CSL_VPSSBL_INTSEL_INTSEL7_SHIFT  (0x0000001Cu)
#define CSL_VPSSBL_INTSEL_INTSEL7_RESETVAL (0x00000007u)

/*----INTSEL7 Tokens----*/
#define CSL_VPSSBL_INTSEL_INTSEL7_CCDC_VDINT0 (0x00000000u)
#define CSL_VPSSBL_INTSEL_INTSEL7_CCDC_VDINT1 (0x00000001u)
#define CSL_VPSSBL_INTSEL_INTSEL7_CCDC_VDINT2 (0x00000002u)
#define CSL_VPSSBL_INTSEL_INTSEL7_H3AINT (0x00000003u)
#define CSL_VPSSBL_INTSEL_INTSEL7_VENCINT (0x00000004u)
#define CSL_VPSSBL_INTSEL_INTSEL7_OSDINT (0x00000005u)
#define CSL_VPSSBL_INTSEL_INTSEL7_IPIPEIFINT (0x00000006u)
#define CSL_VPSSBL_INTSEL_INTSEL7_IPIPE_INT0 (0x00000007u)
#define CSL_VPSSBL_INTSEL_INTSEL7_IPIPE_INT1 (0x00000008u)
#define CSL_VPSSBL_INTSEL_INTSEL7_IPIPE_INT2 (0x00000009u)
#define CSL_VPSSBL_INTSEL_INTSEL7_IPIPE_INT3 (0x0000000Au)
#define CSL_VPSSBL_INTSEL_INTSEL7_IPIPE_INT4 (0x0000000Bu)
#define CSL_VPSSBL_INTSEL_INTSEL7_IPIPE_INT5 (0x0000000Cu)
#define CSL_VPSSBL_INTSEL_INTSEL7_CFALDINT (0x0000000Du)
#define CSL_VPSSBL_INTSEL_INTSEL7_CCP2RXINT (0x0000000Eu)

#define CSL_VPSSBL_INTSEL_INTSEL6_MASK   (0x0F000000u)
#define CSL_VPSSBL_INTSEL_INTSEL6_SHIFT  (0x00000018u)
#define CSL_VPSSBL_INTSEL_INTSEL6_RESETVAL (0x00000006u)

#define CSL_VPSSBL_INTSEL_INTSEL5_MASK   (0x00F00000u)
#define CSL_VPSSBL_INTSEL_INTSEL5_SHIFT  (0x00000014u)
#define CSL_VPSSBL_INTSEL_INTSEL5_RESETVAL (0x00000005u)

#define CSL_VPSSBL_INTSEL_INTSEL4_MASK   (0x000F0000u)
#define CSL_VPSSBL_INTSEL_INTSEL4_SHIFT  (0x00000010u)
#define CSL_VPSSBL_INTSEL_INTSEL4_RESETVAL (0x00000004u)

#define CSL_VPSSBL_INTSEL_INTSEL3_MASK   (0x0000F000u)
#define CSL_VPSSBL_INTSEL_INTSEL3_SHIFT  (0x0000000Cu)
#define CSL_VPSSBL_INTSEL_INTSEL3_RESETVAL (0x00000003u)

#define CSL_VPSSBL_INTSEL_INTSEL2_MASK   (0x00000F00u)
#define CSL_VPSSBL_INTSEL_INTSEL2_SHIFT  (0x00000008u)
#define CSL_VPSSBL_INTSEL_INTSEL2_RESETVAL (0x00000002u)

#define CSL_VPSSBL_INTSEL_INTSEL1_MASK   (0x000000F0u)
#define CSL_VPSSBL_INTSEL_INTSEL1_SHIFT  (0x00000004u)
#define CSL_VPSSBL_INTSEL_INTSEL1_RESETVAL (0x00000001u)

#define CSL_VPSSBL_INTSEL_INTSEL0_MASK   (0x0000000Fu)
#define CSL_VPSSBL_INTSEL_INTSEL0_SHIFT  (0x00000000u)
#define CSL_VPSSBL_INTSEL_INTSEL0_RESETVAL (0x00000000u)

#define CSL_VPSSBL_INTSEL_RESETVAL       (0x76543210u)

/* EVTSEL */

#define CSL_VPSSBL_EVTSEL_EVTSEL3_MASK   (0xF0000000u)
#define CSL_VPSSBL_EVTSEL_EVTSEL3_SHIFT  (0x0000001Cu)
#define CSL_VPSSBL_EVTSEL_EVTSEL3_RESETVAL (0x0000000Du)

/*----EVTSEL3 Tokens----*/
#define CSL_VPSSBL_EVTSEL_EVTSEL3_CCDC_VDINT0 (0x00000000u)
#define CSL_VPSSBL_EVTSEL_EVTSEL3_CCDC_VDINT1 (0x00000001u)
#define CSL_VPSSBL_EVTSEL_EVTSEL3_CCDC_VDINT2 (0x00000002u)
#define CSL_VPSSBL_EVTSEL_EVTSEL3_H3AINT (0x00000003u)
#define CSL_VPSSBL_EVTSEL_EVTSEL3_VENCINT (0x00000004u)
#define CSL_VPSSBL_EVTSEL_EVTSEL3_OSDINT (0x00000005u)
#define CSL_VPSSBL_EVTSEL_EVTSEL3_IPIPEIFINT (0x00000006u)
#define CSL_VPSSBL_EVTSEL_EVTSEL3_IPIPE_INT0 (0x00000007u)
#define CSL_VPSSBL_EVTSEL_EVTSEL3_IPIPE_INT1 (0x00000008u)
#define CSL_VPSSBL_EVTSEL_EVTSEL3_IPIPE_INT2 (0x00000009u)
#define CSL_VPSSBL_EVTSEL_EVTSEL3_IPIPE_INT3 (0x0000000Au)
#define CSL_VPSSBL_EVTSEL_EVTSEL3_IPIPE_INT4 (0x0000000Bu)
#define CSL_VPSSBL_EVTSEL_EVTSEL3_IPIPE_INT5 (0x0000000Cu)
#define CSL_VPSSBL_EVTSEL_EVTSEL3_CFALDINT (0x0000000Du)
#define CSL_VPSSBL_EVTSEL_EVTSEL3_CCP2RXINT (0x0000000Eu)

#define CSL_VPSSBL_EVTSEL_EVTSEL2_MASK   (0x0F000000u)
#define CSL_VPSSBL_EVTSEL_EVTSEL2_SHIFT  (0x00000018u)
#define CSL_VPSSBL_EVTSEL_EVTSEL2_RESETVAL (0x0000000Bu)

#define CSL_VPSSBL_EVTSEL_EVTSEL1_MASK   (0x00F00000u)
#define CSL_VPSSBL_EVTSEL_EVTSEL1_SHIFT  (0x00000014u)
#define CSL_VPSSBL_EVTSEL_EVTSEL1_RESETVAL (0x00000008u)

#define CSL_VPSSBL_EVTSEL_EVTSEL0_MASK   (0x000F0000u)
#define CSL_VPSSBL_EVTSEL_EVTSEL0_SHIFT  (0x00000010u)
#define CSL_VPSSBL_EVTSEL_EVTSEL0_RESETVAL (0x00000003u)

#define CSL_VPSSBL_EVTSEL_INTSEL8_MASK   (0x0000000Fu)
#define CSL_VPSSBL_EVTSEL_INTSEL8_SHIFT  (0x00000000u)
#define CSL_VPSSBL_EVTSEL_INTSEL8_RESETVAL (0x00000008u)

#define CSL_VPSSBL_EVTSEL_RESETVAL       (0xDB830008u)

/* MEMCTRL */

#define CSL_VPSSBL_MEMCTRL_RSZ_CFALD_CTRL_MASK (0x00000002u)
#define CSL_VPSSBL_MEMCTRL_RSZ_CFALD_CTRL_SHIFT (0x00000001u)
#define CSL_VPSSBL_MEMCTRL_RSZ_CFALD_CTRL_RESETVAL (0x00000000u)

/*----RSZ_CFALD_CTRL Tokens----*/
#define CSL_VPSSBL_MEMCTRL_RSZ_CFALD_CTRL_IPIPE (0x00000000u)
#define CSL_VPSSBL_MEMCTRL_RSZ_CFALD_CTRL_CFALD (0x00000001u)

#define CSL_VPSSBL_MEMCTRL_FPCTRL_MASK   (0x00000001u)
#define CSL_VPSSBL_MEMCTRL_FPCTRL_SHIFT  (0x00000000u)
#define CSL_VPSSBL_MEMCTRL_FPCTRL_RESETVAL (0x00000000u)

/*----FPCTRL Tokens----*/
#define CSL_VPSSBL_MEMCTRL_FPCTRL_IPIPE  (0x00000000u)
#define CSL_VPSSBL_MEMCTRL_FPCTRL_CCDC   (0x00000001u)

#define CSL_VPSSBL_MEMCTRL_RESETVAL      (0x00000000u)

/* CCDCMUX */

#define CSL_VPSSBL_CCDCMUX_CCP2RXSEL_MASK (0x00000030u)
#define CSL_VPSSBL_CCDCMUX_CCP2RXSEL_SHIFT (0x00000004u)
#define CSL_VPSSBL_CCDCMUX_CCP2RXSEL_RESETVAL (0x00000000u)

/*----CCP2RXSEL Tokens----*/
#define CSL_VPSSBL_CCDCMUX_CCP2RXSEL_CCDCIN (0x00000000u)
#define CSL_VPSSBL_CCDCMUX_CCP2RXSEL_CCP2RXIN (0x00000001u)
#define CSL_VPSSBL_CCDCMUX_CCP2RXSEL_CCDPGLOOPBACK (0x00000002u)
#define CSL_VPSSBL_CCDCMUX_CCP2RXSEL_CCDPG (0x00000003u)

#define CSL_VPSSBL_CCDCMUX_CCDPG_EN_MASK (0x00000008u)
#define CSL_VPSSBL_CCDCMUX_CCDPG_EN_SHIFT (0x00000003u)
#define CSL_VPSSBL_CCDCMUX_CCDPG_EN_RESETVAL (0x00000000u)

/*----CCDPG_EN Tokens----*/
#define CSL_VPSSBL_CCDCMUX_CCDPG_EN_DISABLE (0x00000000u)
#define CSL_VPSSBL_CCDCMUX_CCDPG_EN_ENABLE (0x00000001u)

#define CSL_VPSSBL_CCDCMUX_CCDPG_WEN_MASK (0x00000004u)
#define CSL_VPSSBL_CCDCMUX_CCDPG_WEN_SHIFT (0x00000002u)
#define CSL_VPSSBL_CCDCMUX_CCDPG_WEN_RESETVAL (0x00000000u)

/*----CCDPG_WEN Tokens----*/
#define CSL_VPSSBL_CCDCMUX_CCDPG_WEN_ALWAYSON (0x00000000u)
#define CSL_VPSSBL_CCDCMUX_CCDPG_WEN_ON8OFF8 (0x00000001u)

#define CSL_VPSSBL_CCDCMUX_CCDPG_HDPOL_MASK (0x00000002u)
#define CSL_VPSSBL_CCDCMUX_CCDPG_HDPOL_SHIFT (0x00000001u)
#define CSL_VPSSBL_CCDCMUX_CCDPG_HDPOL_RESETVAL (0x00000000u)

/*----CCDPG_HDPOL Tokens----*/
#define CSL_VPSSBL_CCDCMUX_CCDPG_HDPOL_ACTIVEHIGH (0x00000000u)
#define CSL_VPSSBL_CCDCMUX_CCDPG_HDPOL_ACTIVELOW (0x00000001u)

#define CSL_VPSSBL_CCDCMUX_CCDPG_VDPOL_MASK (0x00000001u)
#define CSL_VPSSBL_CCDCMUX_CCDPG_VDPOL_SHIFT (0x00000000u)
#define CSL_VPSSBL_CCDCMUX_CCDPG_VDPOL_RESETVAL (0x00000000u)

/*----CCDPG_VDPOL Tokens----*/
#define CSL_VPSSBL_CCDCMUX_CCDPG_VDPOL_ACTIVEHIGH (0x00000000u)
#define CSL_VPSSBL_CCDCMUX_CCDPG_VDPOL_ACTIVELOW (0x00000001u)

#define CSL_VPSSBL_CCDCMUX_RESETVAL      (0x00000000u)

/* PG_PULSE_CTRL */

#define CSL_VPSSBL_PG_PULSE_CTRL_VDW_MASK (0x1FFF0000u)
#define CSL_VPSSBL_PG_PULSE_CTRL_VDW_SHIFT (0x00000010u)
#define CSL_VPSSBL_PG_PULSE_CTRL_VDW_RESETVAL (0x00000000u)

#define CSL_VPSSBL_PG_PULSE_CTRL_HDW_MASK (0x00001FFFu)
#define CSL_VPSSBL_PG_PULSE_CTRL_HDW_SHIFT (0x00000000u)
#define CSL_VPSSBL_PG_PULSE_CTRL_HDW_RESETVAL (0x00000000u)

#define CSL_VPSSBL_PG_PULSE_CTRL_RESETVAL (0x00000000u)

/* PG_FRAME_SIZE */

#define CSL_VPSSBL_PG_FRAME_SIZE_VDW_MASK (0x1FFF0000u)
#define CSL_VPSSBL_PG_FRAME_SIZE_VDW_SHIFT (0x00000010u)
#define CSL_VPSSBL_PG_FRAME_SIZE_VDW_RESETVAL (0x00000000u)

#define CSL_VPSSBL_PG_FRAME_SIZE_HDW_MASK (0x00001FFFu)
#define CSL_VPSSBL_PG_FRAME_SIZE_HDW_SHIFT (0x00000000u)
#define CSL_VPSSBL_PG_FRAME_SIZE_HDW_RESETVAL (0x00000000u)

#define CSL_VPSSBL_PG_FRAME_SIZE_RESETVAL (0x00000000u)

/* TEST */

#define CSL_VPSSBL_TEST_MISR_CTRL_MASK   (0x00000006u)
#define CSL_VPSSBL_TEST_MISR_CTRL_SHIFT  (0x00000001u)
#define CSL_VPSSBL_TEST_MISR_CTRL_RESETVAL (0x00000000u)

/*----MISR_CTRL Tokens----*/
#define CSL_VPSSBL_TEST_MISR_CTRL_IDLE   (0x00000000u)
#define CSL_VPSSBL_TEST_MISR_CTRL_LOAD   (0x00000001u)
#define CSL_VPSSBL_TEST_MISR_CTRL_RUNLOOPBACK (0x00000002u)
#define CSL_VPSSBL_TEST_MISR_CTRL_RUN    (0x00000003u)

#define CSL_VPSSBL_TEST_LOOPBACK_MASK    (0x00000001u)
#define CSL_VPSSBL_TEST_LOOPBACK_SHIFT   (0x00000000u)
#define CSL_VPSSBL_TEST_LOOPBACK_RESETVAL (0x00000000u)

/*----LOOPBACK Tokens----*/
#define CSL_VPSSBL_TEST_LOOPBACK_NORMAL  (0x00000000u)
#define CSL_VPSSBL_TEST_LOOPBACK_LOOPBACK (0x00000001u)

#define CSL_VPSSBL_TEST_RESETVAL         (0x00000000u)

/* MISR */

#define CSL_VPSSBL_MISR_MISR_MASK        (0xFFFFFFFFu)
#define CSL_VPSSBL_MISR_MISR_SHIFT       (0x00000000u)
#define CSL_VPSSBL_MISR_MISR_RESETVAL    (0x00000000u)

#define CSL_VPSSBL_MISR_RESETVAL         (0x00000000u)

#endif
