
//-------- DO NOT EDIT THIS FILE --------
//
// FILE WAS GENERATED AUTOMATICALY USING AMISDL v7.04.0230 (ËÄÔÂ 25 2018,16:31:29)
//
//-------- DO NOT EDIT THIS FILE --------
//****************************************************************************
//****************************************************************************
//**                                                                        **
//**         (C)Copyright 1985 - 2018, American Megatrends, Inc.            **
//**                                                                        **
//**                          All Rights Reserved.                          **
//**                                                                        **
//**                    5555 Oakbrook Pkwy, Norcross, GA 30092              **
//**                                                                        **
//**                          Phone (770)-246-8600                          **
//**                                                                        **
//****************************************************************************
//****************************************************************************
#if !defined(_TOKEN_SDL_H)
#define _TOKEN_SDL_H

#define CORE_MINOR_VERSION	0x6
#define FV_MAIN_BASE	0xff8a0000
#define FV_MAIN_BLOCKS	0x4cf
#define NVRAM_ADDRESS	0xff800000
#define NVRAM_BACKUP_ADDRESS	0xff840000
#define NVRAM_BLOCKS	0x40
#define FV_BB_BLOCKS	0x260
#define DEFAULT_QUIET_BOOT	0
#define SUPPORT_ZERO_BOOT_TIMEOUT	0
#define CORE_BUILD_NUMBER	0xb
#define CORE_COMBINED_VERSION	0x5000b
#define CORE_MAJOR_VERSION	0x5
#define AMI_PKG_VERSION	0x11
#define CORE_VENDOR	American Megatrends
#define NVRAM_OFFSET	0x0
#define NESTED_FV_MAIN	0
#define EXTERNAL_DMA_CAPABLE_DEVICES_SUPPORT	0
#define AMI_MODULE_PKG_VERSION	0x1b
#define MDE_PKG_VERSION	0x9
#define INTEL_FRAMEWORK_MODULE_PKG_VERSION	0x6
#define STRING_STATUS_SUPPORT	1
#define SERIAL_STATUS_SUPPORT	1
#define SERIAL_CHECKPOINT_ENABLE	0
#define DATAHUB_STATUS_SUPPORT	1
#define CONOUT_CHECKPOINTS_SUPPORT	1
#define CON_OUT_CHECKPOINTS_IN_QUIET_MODE	1
#define CHECKPOINT_PROGRESS_CODES_MAP	ProgressCheckpointMap
#define CHECKPOINT_ERROR_CODES_MAP	ErrorCheckpointMap
#define BEEP_PROGRESS_CODES_MAP	ProgressBeepMap
#define BEEP_ERROR_CODES_MAP	ErrorBeepMap
#define DETAILED_ERROR_MESSAGES	1
#define STATUS_CODE_VERSION	0x12
#define BBS_USB_DEVICE_TYPE_SUPPORT	0
#define BBS_NETWORK_DEVICE_TYPE_SUPPORT	0
#define GROUP_BOOT_OPTIONS_BY_TAG	1
#define FW_ORPHAN_BOOT_OPTIONS_POLICY	ORPHAN_BOOT_OPTIONS_POLICY_DELETE
#define NON_FW_ORPHAN_BOOT_OPTIONS_POLICY	ORPHAN_BOOT_OPTIONS_POLICY_HIDE
#define ORPHAN_GROUP_HEADERS_POLICY	ORPHAN_BOOT_OPTIONS_POLICY_DELETE
#define NORMALIZE_BOOT_OPTION_NAME	1
#define NORMALIZE_BOOT_OPTION_DEVICE_PATH	1
#define BOOT_OPTION_TAG_PRIORITIES	BoTagUefi, BoTagLegacyCdrom, BoTagLegacyHardDisk, BoTagLegacyFloppy, BoTagLegacyEmbedNetwork, BoTagEmbeddedShell
#define BOOT_OPTION_NAME_PREFIX_FUNCTION	ConstructBootOptionNamePrefixDefault
#define BOOT_OPTION_NAME_SUFFIX_FUNCTION	ConstructBootOptionNameSuffixDefault
#define MATCH_BOOT_OPTION_BY_LOCATION	1
#define MATCH_BOOT_OPTION_BY_DEVICE	1
#define BUILT_IN_SHELL_SUPPORT	1
#define PAUSEKEY_SUPPORT	0
#define REPORT_NO_CON_OUT_ERROR	1
#define REPORT_NO_CON_IN_ERROR	1
#define GC_COLOR_BLACK	0,0,0
#define GC_COLOR_BLUE	0x98,0,0
#define GC_COLOR_GREEN	0,0x98,0
#define GC_COLOR_CYAN	0x98,0x98,0
#define GC_COLOR_RED	0,0,0x98
#define GC_COLOR_MAGENTA	0x98,0,0x98
#define GC_COLOR_BROWN	0x0,0x40,0x80
#define GC_COLOR_LIGHTGRAY	0x98,0x98,0x98
#define GC_COLOR_DARKGRAY	0x10,0x10,0x10
#define GC_COLOR_LIGHTBLUE	0xFF,0x10,0x10
#define GC_COLOR_LIGHTGREEN	0x10,0xFF,0x10
#define GC_COLOR_LIGHTCYAN	0xFF,0xFF,0xE0
#define GC_COLOR_LIGHTRED	0x10,0x10,0xFF 
#define GC_COLOR_LIGHTMAGENTA	0xF0,0x10,0xFF
#define GC_COLOR_YELLOW	0x10,0xFF,0xFF
#define GC_COLOR_WHITE	0xFF,0xFF,0xFF
#define GC_MODE0	{ 0, 80, 25, 800, 600 }
#define GC_MODE1	{ 1, 80, 50, 1280, 1024 }
#define GC_MODE2	{ 2, 100, 31, 800, 600 }
#define GC_MODE3	{ 3, MAX_RES, MAX_RES, MAX_RES, MAX_RES }
#define GC_MODE_LIST	{ 0, 80, 25, 800, 600 }, { 1, 80, 50, 1280, 1024 }, { 2, 100, 31, 800, 600 }, { 3, MAX_RES, MAX_RES, MAX_RES, MAX_RES }
#define GC_INITIAL_MODE	0x0
#define MANUFACTURING_MODE_SUPPORT	0
#define NV_SIMULATION	0
#define NVRAM_HEADER_SIZE	0x60
#define FAULT_TOLERANT_NVRAM_UPDATE	1
#define NVRAM_MONOTONIC_COUNTER_SUPPORT	1
#define NVRAM_RECORD_CHECKSUM_SUPPORT	0
#define NO_MMIO_FLASH_ACCESS_DURING_UPDATE	0
#define NVRAM_START_SMI_SERVICES_GUID	{0x3aa83745, 0x9454, 0x4f7a, 0xa7, 0xc0, 0x90, 0xdb, 0xd0, 0x2f, 0xab, 0x8e}
#define AST2400_SUPPORT	1
#define SIO_SUPPORT	1
#define DEBUG_LDN_UART	0x2
#define AST2400_SERIAL_PORT1_BASE_ADDRESS	0x3f8
#define AST2400_SERIAL_PORT1_PRESENT	1
#define AST2400_LPC2AHB_PRESENT	1
#define AST2400_MAILBOX_PRESENT	1
#define AST2400_SUCBASE	0x1e6e2000
#define AST2400_LDN_SEL_REGISTER	0x7
#define AST2400_ACTIVATE_REGISTER	0x30
#define AST2400_BASE1_HI_REGISTER	0x60
#define AST2400_BASE1_LO_REGISTER	0x61
#define AST2400_BASE2_HI_REGISTER	0x62
#define AST2400_BASE2_LO_REGISTER	0x63
#define AST2400_IRQ1_REGISTER	0x70
#define AST2400_IRQ2_REGISTER	0x72
#define AST2400_DMA1_REGISTER	0x74
#define AST2400_DMA2_REGISTER	0x75
#define AST2400_LDN_UART1	0x2
#define AST2400_LDN_UART2	0x3
#define AST2400_LDN_SWC	0x4
#define AST2400_LDN_PS2K	0x5
#define AST2400_LDN_PS2M	0x5
#define AST2400_LDN_GPIO	0x7
#define AST2400_LDN_UART3	0xb
#define AST2400_LDN_UART4	0xc
#define AST2400_LDN_LPC2AHB	0xd
#define AST2400_LDN_MAILBOX	0xe
#define AST2400_CONFIG_MODE_ENTER_VALUE	0xa5
#define AST2400_CONFIG_MODE_EXIT_VALUE	0xaa
#define AST2400_ACTIVATE_VALUE	0x1
#define AST2400_DEACTIVATE_VALUE	0x0
#define AST2400_TOTAL_BASE_ADDRESS	0xa00
#define AST2400_SWC_BASE_ADDRESS	0xa00
#define AST2400_SWC_LENGTH	0x10
#define IO1B	0xa00
#define IO1L	0x10
#define AST2400_PM1B_EVT_BASE_ADDRESS	0xa10
#define AST2400_PM1B_EVT_LENGTH	0x10
#define IO2B	0xa10
#define IO2L	0x10
#define AST2400_PM1B_CNT_BASE_ADDRESS	0xa20
#define AST2400_PM1B_CNT_LENGTH	0x10
#define IO3B	0xa20
#define IO3L	0x10
#define AST2400_GPE1_BLK_BASE_ADDRESS	0xa30
#define AST2400_GPE1_BLK_LENGTH	0x10
#define IO4B	0xa30
#define IO4L	0x10
#define AST2400_MAILBOX_BASE_ADDRESS	0xa40
#define AST2400_MAILBOX_LENGTH	0x10
#define IO5B	0xa40
#define IO5L	0x10
#define AST2400_TOTAL_LENGTH	0x50
#define AST2400_SERIAL_PORT1_Clock_Value	0x0
#define AST2400_SERIAL_PORT2_Clock_Value	0x0
#define AST2400_SERIAL_PORT3_Clock_Value	0x0
#define AST2400_SERIAL_PORT4_Clock_Value	0x0
#define FLASH_ERASE_POLARITY	0x1
#define FLASH_RETRIES	0x3
#define FLASH_PART_STRING_LENGTH	0x30
#define SPIFlash_SUPPORT	1
#define SST_25VFxxx	1
#define SST_25LFxxx	1
#define STM_25PExx	1
#define ATMEL_26DFxxx	1
#define Numonyx_M25P128	0
#define NUMONYX_USE_BLOCK_ERASE	0
#define FAST_READ_SUPPORT	0x0
#define BLOCK_PROTECT_ENABLE	0
#define SPI_INITIALIZE_WITH_VSCC	0
#define SPI_USE_HARDWARE_SEQUENCE	0x0
#define SPI_REGISTERS	{ 0, 4, 8, 0x10, 0x90, 0x91, 0x94, 0x96, 0x98, 0xB0, 0xB4, 0xC4, 0xC8, 0xCC, 0xD0 }
#define PEI_CACHE_FLASH_ENABLED	1
#define CODE_CACHE_BASE_ADDRESS	0xffda0000
#define SMBIOS_TYPE_4_PROC_FAMILY	0xb3
#define SMBIOS_TYPE_4_PROC_UPGRADE	0x2b
#define SMBIOS_TYPE_4_EXTERNAL_CLOCK	0x64
#define SMBIOS_TYPE_4_SOCKET_DESIGINTATION_SOCKET_0	SOCKET 0
#define SMBIOS_TYPE_4_SOCKET_DESIGINTATION_SOCKET_1	SOCKET 1
#define SMBIOS_TYPE_4_SOCKET_DESIGINTATION_SOCKET_2	SOCKET 2
#define SMBIOS_TYPE_4_SOCKET_DESIGINTATION_SOCKET_3	SOCKET 3
#define SMBIOS_TYPE_4_SOCKET_DESIGINTATION_SOCKET_4	SOCKET 4
#define SMBIOS_TYPE_4_SOCKET_DESIGINTATION_SOCKET_5	SOCKET 5
#define SMBIOS_TYPE_4_SOCKET_DESIGINTATION_SOCKET_6	SOCKET 6
#define SMBIOS_TYPE_4_SOCKET_DESIGINTATION_SOCKET_7	SOCKET 7
#define SMBIOS_TYPE_7_L1_SOCKET_DESIGNATION	CPU Internal L1
#define SMBIOS_TYPE_7_L2_SOCKET_DESIGNATION	CPU Internal L2
#define SMBIOS_TYPE_7_L3_SOCKET_DESIGNATION	CPU Internal L3
#define SW_SMI_SAVE_MSR	0x56
#define SW_SMI_RESTORE_MSR	0x57
#define CAR_BASE_ADDRESS	0xfe100000
#define CAR_TOTAL_SIZE	0x100000
#define AMI_PAM_SAVE_RESTORE_SWSMI	0xbe
#define AMI_PAM_SAVE	0xe0
#define AMI_PAM_RESTORE	0xe1
#define PCH_DEFAULT_SVID	0x8086
#define PCH_DEFAULT_SID	0x7270
#define AHCI_SUPPORT	1
#define INDEX_DATA_PORT_ACCESS	0
#define AHCI_USE_PCIIO_FOR_MMIO_AND_IO	0
#define HDD_PASSWORD_SUPPORT_UNDER_RAIDMODE	1
#define SUPPORT_ATAPI_IN_RAID_MODE	1
#define ENABLE_DIPM	0
#define DEVICE_SLEEP_SUPPORT	0
#define ENABLE_DEVICE_SLEEP	0
#define USE_PCIIO_MAP_ADDRESS_FOR_DATA_TRANSFER	0
#define ICH_SATA_BUS_NUMBER	0x0
#define ICH_SATA_DEVICE_NUMBER	0x1f
#define ICH_SATA_FUNCTION_NUMBER	0x2
#define AINT13_SUPPORT	1
#define AI13_BINARY_VERSION	0x1652
#define AHCI_INT13_SMM_SUPPORT	0
#define TSE_MAJOR	0x02
#define TSE_MINOR	0x17
#define TSE_BUILD	0x1249
#define SETUP_BMP_LOGO_SUPPORT	1
#define SETUP_GIF_LOGO_SUPPORT	0
#define SETUP_JPEG_LOGO_SUPPORT	0
#define SETUP_PCX_LOGO_SUPPORT	0
#define SETUP_PNG_LOGO_SUPPORT	0
#define SETUP_OEM_FORMAT_LOGO_SUPPORT	0
#define SETUP_GRAYOUT_READONLY_CONTROL	0
#define TSE_SETUP_GRAYOUT_SELECTABLE	0
#define MAX_POST_GC_MODE	800, 600
#define TSE_DEBUG_MESSAGES	0x0
#define SUPPRESS_PRINT	1
#define SERIAL_DEBUG	1
#define SETUP_PRINT_ENTER_SETUP_MSG	1
#define SETUP_PRINT_ENTER_BBSPOPUP_MSG	1
#define SETUP_ENTRY_UNICODE	0x0000
#define SETUP_ENTRY_SCAN	EFI_SCAN_DEL
#define SETUP_ENTRY_SHIFT_STATE	0
#define SETUP_ALT_ENTRY_ENABLE	1
#define SETUP_ALT_ENTRY_UNICODE	0x0000
#define SETUP_ALT_ENTRY_SHIFT_STATE	0
#define TSE_ANSI_ESC_CODE_SUPPORT	0x0
#define SETUP_TOGGLE_KEY_UNICODE	L'\t'
#define SETUP_TOGGLE_KEY_SCANCODE	0x0000
#define POPUP_MENU_ENTRY_UNICODE	0x0000
#define POPUP_MENU_ENTRY_SCAN	EFI_SCAN_F7
#define POPUP_MENU_ENTRY_SHIFT_STATE	0
#define SETUP_OEM_KEY1_UNICODE	0x0000
#define SETUP_OEM_KEY2_ENABLE	0
#define SETUP_OEM_KEY3_ENABLE	0
#define SETUP_OEM_KEY4_ENABLE	0
#define TSE_BOOT_ONLY_SPLASH_LOGO_SUPPORT	1
#define TSE_HOOKBASE_VALUE	0xFFFF0000
#define MAX_MSGBOX_WIDTH	0x2d
#define WIDE_GLYPH_SUPPORT	1
#define SETUP_DEFAULT_TIMEOUT	0xa
#define SETUP_TIMEOUT_IN_TENTHOFSEC	0
#define TSE_FOR_64BIT	1
#define TSE_CSM_SUPPORT	1
#define PROGRESSBAR_BACKGROUNDCOLOR	{0,0,0,0}
#define PROGRESSBAR_BORDERCOLOR	{0xc0,0xc0,0xc0,0}
#define PROGRESSBAR_FILLCOLOR	{0xc0,0xc0,0xc0,0}
#define TSE_DEVICE_PATH_NAME	0
#define TSE_CLEAR_USERPW_WITH_ADMINPW	0
#define SETUP_USE_AMI_DEFAULTS	1
#define TSE_LOAD_PASSWORD_ON_DEFAULTS	0
#define MINISETUP_MOUSE_SUPPORT	0
#define SINGLE_CLICK_ACTIVATION	0
#define TSE_USE_AMI_EFI_KEYCODE_PROTOCOL	1
#define SETUP_STORE_KEYCODE_PASSWORD	0x0
#define SETUP_PRINT_EVAL_MSG	0
#define TSE_PRN_SCRN_EVENT_SUPPORT	0
#define STYLE_DATE_FORMAT	0x0
#define STYLE_SHOW_DAY	1
#define SETUP_USER_PASSWORD_POLICY	1
#define SETUP_SUPPORT_ADD_BOOT_OPTION	0
#define SETUP_SUPPORT_ADD_DRIVER_OPTION	0
#define SETUP_ENTRY_LEGACY_CODE	0x53
#define SETUP_ALT_ENTRY_LEGACY_CODE	0x3c
#define POPUP_MENU_ENTRY_LEGACY_CODE	0x41
#define SETUP_OEM_KEY1_LEGACY_CODE	0x0
#define SETUP_OEM_KEY1_SHIFT	0x00000000
#define SETUP_OEM_KEY1_TOGGLE	0x00
#define SETUP_SUPPORT_KEY_MONITORING	0
#define SETUP_STORE_EFI_KEY_PASSWORD	0
#define TSE_CAPITAL_BOOT_OPTION	1
#define SETUP_IDE_SECURITY_SUPPORT	1
#define PASSWORD_WITH_SPECIAL_CHAR_SUPPORT	1
#define SETUP_LINK_HISTORY_SUPPORT	1
#define SETUP_DISPLAY_SUBMENU_PAGETITLE	0
#define SETUP_GROUP_DYNAMIC_PAGES	1
#define SETUP_ORPHAN_PAGES_AS_ROOT_PAGE	0
#define SETUP_ITK_COMPATIBILITY	0
#define NO_VARSTORE_SUPPORT	0
#define TSE_CONTINUE_BOOT_NOW_ON_FAIL	1
#define SETUP_UPDATE_BOOT_ORDER_CURSOR	0
#define TSE_PRESERVE_DISABLED_BBS_DEVICE_ORDER	0
#define TSE_BOOT_TIME_OUT_AS_ZERO	0
#define TSE_POSTSCREEN_SCROLL_AREA	{0,0,24,80}
#define TSE_USE_OEM_ACTION_READ_KEY	0
#define SECONDARY_BOOT_FROM_ENABLED_DEVICES	0
#define AMITSE_SUBPAGE_AS_ROOT_PAGE_LIST_SUPPORT	1
#define AMITSE_HIDE_ROOT_PAGE	1
#define OVERRIDE_CheckIsAllowedPasswordChar	0
#define OVERRIDE_PopupPasswordFormCallback	0
#define OVERRIDE_PopupPwdHandleActionOverRide	0
#define OVERRIDE_PasswordCheckInstalled	0
#define OVERRIDE_PasswordAuthenticate	0
#define OVERRIDE_PasswordUpdate	0
#define OVERRIDE_PasswordCommitChanges	0
#define OVERRIDE_PopupPasswordCheckInstalled	0
#define OVERRIDE_PopupPasswordAuthenticate	0
#define OVERRIDE_NoVarStoreSupport	0
#define OVERRIDE_NoVarStoreUpdateSystemAccess	0
#define OVERRIDE_ItkSupport	0
#define OVERRIDE_BbsItkBoot	0
#define OVERRIDE_GetAMITSEVariable	0
#define OVERRIDE_GetBootTimeOut	0
#define OVERRIDE_VarBuildItkDefaults	0
#define OVERRIDE_SetSystemAccessValueItk	0
#define OVERRIDE_FindVarFromITKQuestionId	0
#define OVERRIDE_IsOEMLogoType	0
#define OVERRIDE_ConvertOEMFormatToUgaBlt	0
#define OVERRIDE_CleanUpOEMLogo	0
#define OVERRIDE_DoOEMLogoAnimate	0
#define OVERRIDE_BBSBuildName	0
#define OVERRIDE_BBSGetNonStandardGroupType	0
#define OVERRIDE_FramePwdCallbackIdePasswordUpdate	0
#define OVERRIDE_PopupPwdAuthenticateIDEPwd	0
#define OVERRIDE_PopupPwdUpdateIDEPwd	0
#define OVERRIDE_TSEIDEPasswordGetName	0
#define OVERRIDE_TSEIDEPasswordAuthenticate	0
#define OVERRIDE_TSEIDEPasswordUpdate	0
#define OVERRIDE_TSEIDEPasswordGetDataPtr	0
#define OVERRIDE_TSEIDEPasswordGetLocked	0
#define OVERRIDE_TSEIDEPasswordCheck	0
#define OVERRIDE_TSEIDEPasswordFreezeDevices	0
#define OVERRIDE_TSEUnlockHDD	0
#define OVERRIDE_TSESetHDDPassword	0
#define OVERRIDE_TSEIDEUpdateConfig	0
#define OVERRIDE_OEMSpecialGetControlCount	0
#define OVERRIDE_OEMSpecialOneOfFixup	0
#define OVERRIDE_OEMSpecialUpdateOneOf	0
#define OVERRIDE_OEMSpecialGotoFixup	0
#define OVERRIDE_OEMSpecialGotoSelect	0
#define OVERRIDE_TSEMouseInitHook	0
#define OVERRIDE_TSEMouseStopHook	0
#define OVERRIDE_TSEMouseDestoryHook	0
#define OVERRIDE_TSEMouseRefreshHook	0
#define OVERRIDE_TSEMouseStartHook	0
#define OVERRIDE_TSEMouseIgnoreMouseActionHook	0
#define OVERRIDE_TSEStringReadLoopEntryHook	0
#define OVERRIDE_TSEStringReadLoopExitHook	0
#define OVERRIDE_GetMessageboxColorHook	0
#define OVERRIDE_GOPSetScreenResolutionHook	0
#define OVERRIDE_LaunchHotKeyBootOption	0
#define OVERRIDE_DriverHealthSystemReset	0
#define OVERRIDE_UefiBootFailHook	0
#define OVERRIDE_LegacyBootFailHook	0
#define OVERRIDE_UpdateNumericDisplayString	0
#define OVERRIDE_MainSetupLoopHook	0
#define OVERRIDE_MainSetupLoopInitHook	0
#define OVERRIDE_ProcessBrowserActionRequestHook	0
#define OVERRIDE_OEMCheckControlCondition	0
#define OVERRIDE_GetUefiSpecVersion	0
#define OVERRIDE_TSEMouseInit	0
#define OVERRIDE_TSEMouseStop	0
#define OVERRIDE_TSEIsMouseClickedonSoftkbd	0
#define OVERRIDE_TSEMouseRefresh	0
#define OVERRIDE_TSEMouseStart	0
#define OVERRIDE_TSEMouseFreeze	0
#define OVERRIDE_TSEGetCoordinates	0
#define OVERRIDE_TSEMouseReadInfo	0
#define OVERRIDE_TSEMouseDestroy	0
#define OVERRIDE_TSEGetactualScreentop	0
#define OVERRIDE_TSENumericSoftKbdInit	0
#define OVERRIDE_TSENumericSoftKbdExit	0
#define OVERRIDE_LaunchSecondaryBootPath	0
#define OVERRIDE_OsUpdateCapsuleWrap	0
#define OVERRIDE_UIUpdateCallbackHook	0
#define OVERRIDE_FixMergePagesExtraHook	0
#define OVERRIDE_PageRemoveHook	0
#define OVERRIDE_ProcessPackNotificationHook	0
#define OVERRIDE_CsmBBSBootOptionName	0
#define MSGBOX_PROGRESS_BAR_SEGMENT_COUNT	0x14
#define CONTRIB_BGRT_TABLE_TO_ACPI	0x1
#define TSE_APTIO_5_SUPPORT	1
#define TSE_USE_GETGYLPH_PRINTLENGH	1
#define SETUP_HIDE_DISABLE_BOOT_OPTIONS	0
#define POPUP_MENU_HIDE_DISABLE_BOOT_OPTIONS	0
#define SETUP_HIDE_BIOS_SIGNON_MESSAGE2	0
#define AMITSE_VERSION	Version %x.%02x.%04x.
#define BOOT_FLOW_NORMAL_INFINITE_LOOP	0
#define STYLE_HELP_AREA_SCROLLBAR	0
#define TSE_MULTILINE_CONTROLS	0
#define TSE_ROMHOLE_SUPPORT	0
#define TSE_OEM_POSTLOGO_SUPPORT	0
#define TSE_ROMHOLE_MAKFILE_GUID	05ca020b-0fc1-11dc-9011-00173153eba8
#define TSE_ROMHOLE_HEADER_GUID	{0x05ca020b, 0x0fc1, 0x11dc, 0x90, 0x11, 0x00, 0x17, 0x31, 0x53, 0xeb, 0xa8}
#define ROMHOLE_BLOCK_SIZE	0x10000
#define ROMHOLE_NUMBER_OF_BLOCK	0x2
#define OSIndication_SUPPORT	1
#define SETUP_DELAY_LOGO_TILL_INPUT	0
#define SETUP_DELAY_POST_TILL_GOP	1
#define DRAW_POST_LOGO_AT_0POS	0
#define TSE_IGNORE_KEY_FOR_FASTBOOT	0
#define TSE_CURSOR_SUPPORT	1
#define SUPPORT_ESRT	1
#define BOOT_OVERRIDE_BOOTNEXT_VARIABLE_FEATURE	0
#define SETUP_SAVE_PSWD_TO_NVRAM	0
#define TSE_DONOT_LOAD_PASSWORD_ON_DEFAULTS	0
#define SHELL_TEXT_MODE	0xff
#define FLUSH_KEYS_AFTER_READ	1
#define TSE_LOAD_DEFAULTS_FROM_DEFAULTS_BUFFER	1
#define SETUP_ROOT_PAGE_ORDER_GUID	  { 0x9204ecbe, 0xa665, 0x49d3,  0x86, 0xde, 0x8, 0x12, 0x99, 0xe2, 0x23, 0xef }
#define SETUP_GO_TO_EXIT_PAGE_ON_EXIT_KEY	0
#define TSE_SHOW_PROMPT_STRING_AS_TITLE	0
#define TSE_DONOT_LOAD_SYSTEM_ACCESS_FOR_USER_DEFAULT	0
#define SHOW_FORMSETS_WITH_CLASSGUID	1
#define TSE_HASH_PASSWORD	0
#define AMITSE_SUPPRESS_DYNAMIC_FORMSET	0
#define SUPPRESS_HANDLE_FOR_VAR_CREATION	0
#define TSE_BUILD_AS_APPLICATION	0
#define OVERRIDE_GetGraphicsBitMapFromFV	0
#define OVERRIDE_CheckAdvShiftState	0
#define OVERRIDE_LaunchSecBootPathFromEnabledDevs	0
#define OVERRIDE_FramePasswordAdvancedCallback	0
#define OVERRIDE_TseLaunchFileSystem	0
#define TSE_DEFAULT_SETUP_PASSWORD_SUPPORT	0
#define DISABLE_ESC_IN_BBS	0
#define TSE_FOR_EDKII_SUPPORT	0
#define OVERRIDE_ESAInitFvHook	0
#define OVERRIDE_SetMessageBoxProgressType	0
#define TSE_BEST_TEXT_GOP_MODE	0
#define TSE_SUPPORT_DEFAULT_FOR_STRING_CONTROL	0
#define TSE_FULL_SCREEN_POST_SUPPORT	0
#define TSE_BOARD_SOURCE_SUPPORT	1
#define TSE_ADVANCED_BIN_SUPPORT	1
#define HII_VERSION	0x2
#define APTIO_4_00	1
#define SETUP_SUPPORT_PLATFORM_LANG_VAR	1
#define STYLE_COLOR_GRAYOUT	EFI_DARKGRAY
#define SETUP_STYLE_BIN_EZPORT	1
#define TSE_PRN_SCRN_KEY_SCAN	SCAN_F12
#define HOTCLICK_FULLSCREEN_SUPPORT	1
#define TSE_SEPERATE_EFI_LEGACY_OPTIONS	0
#define TSE_NVRAM_DEFAULTS_SUPPORT	1
#define SETUP_USE_GRAPHICS_OUTPUT_PROTOCOL	1
#define TSE_USE_EDK_LIBRARY	0
#define SETUP_OEM_SPECIAL_CONTROL_SUPPORT	0
#define SETUP_USE_GUIDED_SECTION	0
#define TSE_MAX_DRIVE_NAME	0x33
#define TSE_BEST_HORIZONTAL_RESOLUTION	800
#define TSE_BEST_VERTICAL_RESOLUTION	600
#define TSE_LITE_SOURCES_SUPPORT	1
#define POPUP_MENU_ENTER_SETUP	1
#define STYLE_CLEAR_SCREEN_COLOR	((UINT8)(EFI_BACKGROUND_BLUE) | EFI_WHITE)
#define UEFI_HII_2_1_SUPPORT	1
#define UEFI_SOURCES_SUPPORT	1
#define UEFI_2_1_SUPPORT	1
#define TSE_SUPPORT_VFRCOMPILE_1_88	0
#define TianoHII_SUPPORT	1
#define SETUP_FORM_BROWSER_SUPPORT	1
#define SETUP_STYLE_EZPORT	1
#define TSE_STYLE_SOURCES_SUPPORT	1
#define SETUP_STYLE_FULL_SCREEN	1
#define STYLE_FULL_MAX_ROWS	(UINT8)(31)
#define STYLE_FULL_MAX_COLS	(UINT8)(100)
#define STYLE_STD_MAX_ROWS	(UINT8)(24)
#define STYLE_STD_MAX_COLS	(UINT8)(80)
#define PAGEBORDER_FULL_X	(UINT8)(0)
#define PAGEBORDER_FULL_Y	(UINT8)(2)
#define PAGEBORDER_FULL_W	(UINT8)(STYLE_FULL_MAX_COLS)
#define PAGEBORDER_FULL_H	(UINT8)(STYLE_FULL_MAX_ROWS - 3)
#define FULL_VERTICAL_MAIN_DIVIDER	(UINT8)(STYLE_FULL_MAX_COLS*2/3)
#define FULL_HORIZONTAL_HELP_DIVIDER	(UINT8)(STYLE_FULL_MAX_ROWS/2)
#define TITLE_FULL_X	(UINT8)(0)
#define TITLE_FULL_Y	(UINT8)(0)
#define TITLE_FULL_W	(UINT8)(STYLE_FULL_MAX_COLS)
#define TITLE_FULL_H	(UINT8)(1)
#define MENU_FULL_X	(UINT8)(0)
#define MENU_FULL_Y	(UINT8)(1)
#define MENU_FULL_W	(UINT8)(STYLE_FULL_MAX_COLS)
#define MENU_FULL_H	0x1
#define HELPTITLE_FULL_X	0x0
#define HELPTITLE_FULL_Y	(UINT8)(PAGEBORDER_FULL_Y+PAGEBORDER_FULL_H)
#define HELPTITLE_FULL_W	(UINT8)(STYLE_FULL_MAX_COLS)
#define HELPTITLE_FULL_H	0x1
#define HELP_FULL_X	(UINT8)(FULL_VERTICAL_MAIN_DIVIDER+1)
#define HELP_FULL_Y	(UINT8)(PAGEBORDER_FULL_Y+1)
#define HELP_FULL_W	(UINT8)(PAGEBORDER_FULL_W - FULL_VERTICAL_MAIN_DIVIDER-2)
#define HELP_FULL_H	(UINT8)(FULL_HORIZONTAL_HELP_DIVIDER - PAGEBORDER_FULL_Y - 2)
#define MAIN_FULL_X	(UINT8)(PAGEBORDER_FULL_X+1)
#define MAIN_FULL_Y	(UINT8)(PAGEBORDER_FULL_Y+1)
#define MAIN_FULL_W	(UINT8)(FULL_VERTICAL_MAIN_DIVIDER - 2)
#define MAIN_FULL_H	(UINT8)(PAGEBORDER_FULL_H-2)
#define NAV_FULL_X	(UINT8)(FULL_VERTICAL_MAIN_DIVIDER+1)
#define NAV_FULL_Y	(UINT8)(FULL_HORIZONTAL_HELP_DIVIDER+1)
#define NAV_FULL_W	(UINT8)(PAGEBORDER_FULL_W - FULL_VERTICAL_MAIN_DIVIDER-2)
#define NAV_FULL_H	(UINT8)(PAGEBORDER_FULL_H - FULL_HORIZONTAL_HELP_DIVIDER)
#define PAGEBORDER_X	0x0
#define PAGEBORDER_Y	0x2
#define PAGEBORDER_W	(UINT8)(STYLE_STD_MAX_COLS)
#define PAGEBORDER_H	(UINT8)(STYLE_STD_MAX_ROWS - 3)
#define VERTICAL_MAIN_DIVIDER	(UINT8)(STYLE_STD_MAX_COLS*2/3)
#define HORIZONTAL_HELP_DIVIDER	(UINT8)(STYLE_STD_MAX_ROWS/2)
#define TITLE_X	(UINT8)(0)
#define TITLE_Y	(UINT8)(0)
#define TITLE_W	(UINT8)(STYLE_STD_MAX_COLS)
#define TITLE_H	(UINT8)(1)
#define MENU_X	(UINT8)(0)
#define MENU_Y	(UINT8)(1)
#define MENU_W	(UINT8)(STYLE_STD_MAX_COLS)
#define MENU_H	0x1
#define HELPTITLE_X	0x0
#define HELPTITLE_Y	(UINT8)(PAGEBORDER_Y+PAGEBORDER_H)
#define HELPTITLE_W	(UINT8)(STYLE_STD_MAX_COLS)
#define HELPTITLE_H	0x1
#define HELP_X	(UINT8)(VERTICAL_MAIN_DIVIDER+1)
#define HELP_Y	(UINT8)(PAGEBORDER_Y+1)
#define HELP_W	(UINT8)(PAGEBORDER_W - VERTICAL_MAIN_DIVIDER-2)
#define HELP_H	(UINT8)(HORIZONTAL_HELP_DIVIDER - PAGEBORDER_Y - 1)
#define MAIN_X	(UINT8)(PAGEBORDER_X+1)
#define MAIN_Y	(UINT8)(PAGEBORDER_Y+1)
#define MAIN_W	(UINT8)(VERTICAL_MAIN_DIVIDER - 2)
#define MAIN_H	(UINT8)(PAGEBORDER_H-1)
#define NAV_X	(UINT8)(VERTICAL_MAIN_DIVIDER+1)
#define NAV_Y	(UINT8)(HORIZONTAL_HELP_DIVIDER+1)
#define NAV_W	(UINT8)(PAGEBORDER_W - VERTICAL_MAIN_DIVIDER-2)
#define NAV_H	(UINT8)(PAGEBORDER_H - HORIZONTAL_HELP_DIVIDER)
#define PAGE_BGCOLOR	(UINT8)(EFI_BACKGROUND_LIGHTGRAY)
#define PAGE_FGCOLOR	(UINT8)(EFI_BLUE)
#define MAIN_BGCOLOR	(UINT8)(PAGE_BGCOLOR)
#define MAIN_FGCOLOR	(UINT8)(PAGE_FGCOLOR)
#define TITLE_BGCOLOR	(UINT8)(EFI_BACKGROUND_BLUE)
#define TITLE_FGCOLOR	(UINT8)(EFI_WHITE)
#define MENU_BGCOLOR	(UINT8)(EFI_BACKGROUND_BLUE)
#define MENU_FGCOLOR	(UINT8)(EFI_LIGHTGRAY)
#define SELECTED_MENU_BGCOLOR	(UINT8)(EFI_BACKGROUND_LIGHTGRAY)
#define SELECTED_MENU_FGCOLOR	(UINT8)(EFI_BLUE)
#define HELP_BGCOLOR	(UINT8)(PAGE_BGCOLOR)
#define HELP_FGCOLOR	(UINT8)(PAGE_FGCOLOR)
#define HELPTITLE_BGCOLOR	(UINT8)(EFI_BACKGROUND_BLUE)
#define HELPTITLE_FGCOLOR	(UINT8)(EFI_LIGHTGRAY)
#define NAV_BGCOLOR	(UINT8)(PAGE_BGCOLOR)
#define NAV_FGCOLOR	(UINT8)(PAGE_FGCOLOR)
#define SCROLLBAR_BGCOLOR	(UINT8)(PAGE_BGCOLOR)
#define SCROLLBAR_FGCOLOR	(UINT8)(PAGE_FGCOLOR)
#define SCROLLBAR_UPARROW_BGCOLOR	(UINT8)(PAGE_BGCOLOR)
#define SCROLLBAR_UPARROW_FGCOLOR	(UINT8)(PAGE_FGCOLOR)
#define SCROLLBAR_DOWNARROW_BGCOLOR	(UINT8)(PAGE_BGCOLOR)
#define SCROLLBAR_DOWNARROW_FGCOLOR	(UINT8)(PAGE_FGCOLOR)
#define POPUP_BGCOLOR	(UINT8)(EFI_BACKGROUND_BLUE)
#define POPUP_FGCOLOR	(UINT8)(EFI_WHITE)
#define FOCUS_COLOR	(UINT8)(EFI_WHITE)
#define LABEL_FOCUS_COLOR	(UINT8)(FOCUS_COLOR)
#define CONTROL_FOCUS_COLOR	(UINT8)(FOCUS_COLOR)
#define NON_FOCUS_COLOR	(UINT8)(PAGE_FGCOLOR)
#define LABEL_NON_FOCUS_COLOR	(UINT8)(NON_FOCUS_COLOR)
#define CONTROL_NON_FOCUS_COLOR	(UINT8)(NON_FOCUS_COLOR)
#define PAGE_LINK_COLOR	(UINT8)(PAGE_FGCOLOR)
#define EDIT_BGCOLOR	(UINT8)(EFI_BACKGROUND_BLUE)
#define EDIT_FGCOLOR	(UINT8)(EFI_WHITE)
#define TEXT_COLOR	(UINT8)(EFI_DARKGRAY)
#define MEMO_COLOR	(UINT8)(EFI_BLACK)
#define FULL_STYLE_CONTROL_LEFT_MARGIN	0x25
#define FULL_STYLE_CONTROL_LEFT_PAD	0x2
#define FULL_STYLE_CONTROL_RIGHT_AREA_WIDTH	((UINT8)FULL_VERTICAL_MAIN_DIVIDER - FULL_STYLE_CONTROL_LEFT_MARGIN - FULL_STYLE_CONTROL_LEFT_PAD)
#define STYLE_CONTROL_LEFT_MARGIN	0x18
#define STYLE_CONTROL_LEFT_PAD	0x2
#define STYLE_CONTROL_RIGHT_AREA_WIDTH	((UINT8)VERTICAL_MAIN_DIVIDER - STYLE_CONTROL_LEFT_MARGIN - STYLE_CONTROL_LEFT_PAD)
#define FULL_STYLE_LABEL_LEFT_MARGIN	2
#define STYLE_LABEL_LEFT_MARGIN	2
#define STYLE_SCROLLBAR_ROLLOVER	1
#define STYLE_PAGE_FIRSTITEM_FOCUS	0
#define STYLE_SUBPAGE_FIRSTITEM_FOCUS	0
#define STYLE_HOTKEY_FAILSAFE	SCAN_F6
#define STYLE_SHADOW_SUPPORT	1
#define STYLE_SPACEKEY_INCREMENT	0x1
#define Setup_SUPPORT	1
#define ALWAYS_PUBLISH_HII_RESOURCES	1
#define SHOW_ADVANCED_FORMSET	1
#define SHOW_SECURITY_FORMSET	1
#define SHOW_BOOT_FORMSET	1
#define SETUP_PASSWORD_LENGTH	0x14
#define PASSWORD_MAX_SIZE	0x14
#define PASSWORD_MIN_SIZE	0x3
#define DEFAULT_LANGUAGE_CODE	en-US
#define FILTER_CUSTOM_LANGUAGE_CODES	1
#define AMI_CRYPTOPACKAGE_MODULE_REVISION	0x17
#define CR_PEI_MAX_HEAP_SIZE	48*1024
#define CR_DXE_MAX_HEAP_SIZE	48*1024
#define E_CONST	0x01, 0x00, 0x01
#define PSS_SIG_SALTLEN	0x8
#define PKCS7_MUTEX_LOCK	0
#define CRYPTO_trace_level	0x0
#define SHA256_FAST	0x0
#define CONFIG_PEI_PKCS7	0x1
#define CONFIG_X509_CERTIFICATE_EXPIRATION	0x0
#define ASN1_BASE64_DECODE	0x0
#define MPDTable_CREATED	1
#define PACK_MICROCODE	1
#define MICROCODE_BLOCK_SIZE	0x800
#define FV_MICROCODE_BASE	0xffda0000
#define FV_MICROCODE_UPDATE_BASE	0xff8a0000
#define IPMI_SUPPORT	1
#define IPMI_USB_SUPPORT	1
#define SERVER_IPMI_DEBUG_MESSAGE_SUPPORT	0
#define SERVER_IPMI_DEBUG(Arguments)	 
#define SERVER_IPMI_TRACE(Arguments)	 
#define USE_PLATFORM_EVENT_MESSAGE	0
#define KCS_INTERFACE	0x1
#define BT_INTERFACE	0x3
#define IPMI_SYSTEM_INTERFACE	0x1
#define IPMI_KCS_BASE_ADDRESS	0xca2
#define IPMI_KCS_SMM_BASE_ADDRESS	0xca2
#define IPMI_KCS_DATA_PORT	0xca2
#define IPMI_SMM_KCS_DATA_PORT	0xca2
#define IPMI_KCS_COMMAND_PORT	0xca3
#define IPMI_SMM_KCS_COMMAND_PORT	0xca3
#define IPMI_BT_BASE_ADDRESS	0xe4
#define IPMI_BT_CTRL_PORT	0xe4
#define IPMI_BT_BUFFER_PORT	0xe5
#define IPMI_BT_INTERRUPT_MASK_PORT	0xe6
#define BT_DELAY	0x4e400
#define BMC_ADDRESS_DECODE_MASK	0xc
#define BMC_INIT_DELAY	1
#define MAX_BMC_CMD_FAIL_COUNT	0xa
#define IPMI_SEPARATE_DXE_SMM_INTERFACES	0
#define BMC_TIMEZONE_SUPPORT	0
#define SRVV	0x200
#define BMC_USB_INTERFACE_VENDOR_ID	0x46b
#define BMC_USB_INTERFACE_PRODUCT_ID	0xff20
#define FRU_SMBIOS_BINARY_TYPE_CODE_SUPPORT	0
#define IPMI_BMC_SLAVE_ADDRESS	0x20
#define IPMI_SELF_TEST_COMMAND_RETRY_COUNT	0x5
#define COLLECT_BMC_USER_DETAILS_FOR_EVERY_BMC_USER_SETTING_CALLBACK	0
#define IANA_PEN_IPMI_FORUM	0x1bf2
#define IANA_PEN_INTEL	0x157
#define FRU_DEVICE_ID	0xff
#define BMC_ACPI_SWSMI	0xc0
#define BMC_ACPI_SWSMI_MAX	0xc6
#define BSMI	0xc0
#define BMC_LAN1_CHANNEL_NUMBER	0x1
#define BMC_LAN2_CHANNEL_NUMBER	0x3
#define ServerMgmtSetup_SUPPORT	1
#define SERVER_MGMT_SETUP_DATA_LAYOUT_OVERRIDE_SUPPORT	0
#define SEL_MAX_ERROR_MANAGER_SIZE	0xd000
#define PeiIpmiCmosClear_SUPPORT	1
#define ACPI_SUPPORT	1
#define ACPI_MODULE_VER	0x2b
#define ACPI_DBG8_ASL_SUPPORT	1
#define T_ACPI_OEM_ID	ALASKA
#define T_ACPI_OEM_TBL_ID	A M I 
#define ACPI_OEM_REV	0x1072009
#define S3_BASE_MEMORY_SIZE	0x40000
#define S3_MEMORY_SIZE_PER_CPU	0x1000
#define ATAD_SUPPORT	0
#define ACPI_BUILD_TABLES_1_1	0
#define ACPI_BUILD_TABLES_2_0	1
#define ACPI_BUILD_TABLES_3_0	1
#define ACPI_BUILD_TABLES_4_0	1
#define ACPI_BUILD_TABLES_5_0	1
#define FORCE_TO_ACPI1_SETUP_ENABLE	0
#define ACPI_APIC_TBL	1
#define NMIs_QUANTITY	0x0
#define LOCAL_APIC_VERSION_PARAMETER	0x21
#define LAPIC_QUANTITY	0x2
#define LAPIC_0_INT_TYPE	0x3
#define LAPIC_0_POLARITY	0x1
#define LAPIC_0_TRIGGER_MODE	0x1
#define LAPIC_0_SOURCE_BUS_ID	0x0
#define LAPIC_0_SOURCE_BUS_IRQ	0x0
#define LAPIC_0_DEST_ID	0xff
#define LAPIC_0_DEST_LINTIN	0x0
#define LAPIC_1_INT_TYPE	0x1
#define LAPIC_1_POLARITY	0x1
#define LAPIC_1_TRIGGER_MODE	0x1
#define LAPIC_1_SOURCE_BUS_ID	0x0
#define LAPIC_1_SOURCE_BUS_IRQ	0x0
#define LAPIC_1_DEST_ID	0xff
#define LAPIC_1_DEST_LINTIN	0x1
#define IO_APIC_VERSION_PARAMETER	0x21
#define IRQ_00_OVERRIDE_ENABLE	1
#define IRQ_00_APIC_INT	0x2
#define IRQ_00_POLARITY	0x0
#define IRQ_00_TRIGGER_MODE	0x0
#define IRQ_01_OVERRIDE_ENABLE	0
#define IRQ_03_OVERRIDE_ENABLE	0
#define IRQ_04_OVERRIDE_ENABLE	0
#define IRQ_05_OVERRIDE_ENABLE	0
#define IRQ_06_OVERRIDE_ENABLE	0
#define IRQ_07_OVERRIDE_ENABLE	0
#define IRQ_08_OVERRIDE_ENABLE	0
#define IRQ_09_OVERRIDE_ENABLE	1
#define IRQ_09_APIC_INT	0x9
#define IRQ_09_POLARITY	0x1
#define IRQ_09_TRIGGER_MODE	0x3
#define IRQ_10_OVERRIDE_ENABLE	0
#define IRQ_11_OVERRIDE_ENABLE	0
#define IRQ_12_OVERRIDE_ENABLE	0
#define IRQ_13_OVERRIDE_ENABLE	0
#define IRQ_14_OVERRIDE_ENABLE	0
#define IRQ_15_OVERRIDE_ENABLE	0
#define FEC00000_APIC_AUTODETECT	1
#define PCI_BUS_APIC_AUTODETECT	0
#define USE_BOARD_INFO_APIC_DATA	0
#define SW_SMI_S4BIOS	0x0
#define ACPI_RSDT_TABLE_NUM	0x10
#define ACPI_INT_MODEL	0x1
#define ACPI_APIC_FLAGS	0x1
#define ACPI_IA_BOOT_ARCH	0x3
#define P_LVL2_LAT_VAL	0x65
#define P_LVL3_LAT_VAL	0x3e9
#define FLUSH_SIZE_VAL	0x400
#define FLUSH_STRIDE_VAL	0x10
#define DUTY_OFFSET_VAL	0x1
#define DUTY_WIDTH_VAL	0x3
#define FACS_FLAG_S4BIOS	0x0
#define FACS_FLAG_64BIT_WAKE_SUPPORTED	0x0
#define DEFAULT_SS4	0x0
#define DEFAULT_ACPI_LOCK_LEGACY_DEV	0x0
#define DEFAULT_SS3	0x0
#define DEFAULT_SS2	0x0
#define DEFAULT_SS1	0x0
#define DEFAULT_AUTO_ACPI	0x0
#define S3_VIDEO_REPOST_SUPPORT	0
#define FACP_FLAG_WBINVD	1
#define FACP_FLAG_WBINVD_FLUSH	0
#define FACP_FLAG_PROC_C1	1
#define FACP_FLAG_P_LVL2_UP	0
#define FACP_FLAG_PWR_BUTTON	0
#define FACP_FLAG_SLP_BUTTON	1
#define FACP_FLAG_FIX_RTC	0
#define FACP_FLAG_RTC_S4	1
#define FACP_FLAG_TMR_VAL_EXT	0
#define FACP_FLAG_DCK_CAP	0
#define FACP_FLAG_RESET_REG_SUP	1
#define FACP_FLAG_SEALED_CASE	0
#define FACP_FLAG_HEADLESS	0
#define FACP_FLAG_CPU_SW_SLP	0
#define FACP_FLAG_PCI_EXP_WAK	0
#define FACP_FLAG_FORCE_APIC_CLUSTER_MODEL	0
#define FACP_FLAG_FORCE_APIC_PHYSICAL_DESTINATION_MODE	0
#define HW_REDUCED_ACPI	0
#define LOW_POWER_S0_IDLE_CAPABLE	0
#define GTDT_BUILD	0
#define ARM_MADT_BUILD	0
#define MP_TABLE_LEGACY_REGION_LOCATION	1
#define MP_TBL_TMP_BUFFER_SIZE	0x1000
#define ACPI_THUNK_REAL_MODE_SEGMENT	0x1000
#define ACPI_THUNK_STACK_TOP	0x1000
#define IFDEF_ASL_SUPPORT	1
#define RemoveLegacyGptHddDevice	0
#define RemoveBootOptionWithoutFile	0
#define DISPLAY_FULL_OPTION_NAME_WITH_FBO	1
#define NEW_UEFI_OS_OPTION_ORDER_POLICY	0x0
#define CREATE_BOOT_OPTION_WITH_UEFI_FILE_NAME_POLICY	1
#define NAME_OF_UEFI_OS	L"UEFI OS"
#define CREATE_EFI_OS_BOOT_OPTIONS_FUNC_PTR	CreateEfiOsBootOptions
#define CREATE_TARGET_EFI_OS_BOOT_OPTION_FUNC_PTR	CreateTargetEfiOsBootOption
#define DefaultFwBootOption	1
#define KeepDuplicateNonFWBootOption	0
#define CHECK_FILE_TIME_STAMP	0
#define ErrorDisplayFramework_SUPPORT	1
#define BEEP_FOR_ERROR	0
#define PAUSE_AFTER_ALL_ERRORS_DISPLAYED	1
#define ENABLE_DEFAULT_DISPLAY_ERROR_FUNCTION	1
#define ENABLE_DEFAULT_APTIO_REPORTED_ERRORS	1
#define USE_APTIO_DEFAULT_TRIGGER_EVENT	1
#define PAUSE_DELAY_TIME	0x2dc6c0
#define GenericSio_SUPPORT	1
#define AMI_SIO_MAJOR_VERSION	0xa5
#define AMI_SIO_MINOR_VERSION	0x5
#define AMI_SIO_REVISION	0x3
#define AMI_SIO_VER_COMBINED	0x40a6
#define SIO_SETUP_USE_UID_AS_NUMBERS	0
#define SIO_SETUP_LD_TYPE_ORDER	dsUART, dsCIR, dsLPT, dsPS2CK, dsPS2CM, dsPS2K, dsPS2M, dsFDC
#define IdeBusSrc_SUPPORT	1
#define MASTER_SLAVE_ENUMERATION	1
#define IDEBUSMASTER_SUPPORT	1
#define ATAPI_BUSMASTER_SUPPORT	1
#define ACOUSTIC_MANAGEMENT_SUPPORT	0
#define IDE_POWER_MANAGEMENT_SUPPORT	0
#define ADVANCED_POWER_MANAGEMENT_LEVEL	0x1
#define POWERUP_IN_STANDBY_MODE	0
#define HOST_PROTECTED_AREA_SUPPORT	0
#define IDE_HP_SUPPORT	0
#define EFI_IDE_PROTOCOL	1
#define INTEL_IDE_PROTOCOL	1
#define AHCI_COMPATIBLE_MODE	0
#define ATAPI_BUSY_CLEAR_TIMEOUT	0x3e80
#define S3_BUSY_CLEAR_TIMEOUT	0x7530
#define DMA_ATA_COMMAND_COMPLETE_TIMEOUT	0x1388
#define DMA_ATAPI_COMMAND_COMPLETE_TIMEOUT	0x3e80
#define ATAPI_RESET_COMMAND_TIMEOUT	0x1388
#define POWERON_BUSY_CLEAR_TIMEOUT	0x7530
#define IDEBUS_DEBUG_PRINT	0
#define LEGACYSREDIR_SUPPORT	1
#define DISPLAY_WHOLE_SCREEN	0
#define TRAP_INT10_WORKAROUND	0
#define SERIAL_READ_WRITE_CALLBACK	0
#define LEGACY_SREDIR_SWSMI	0x41
#define COM_MMIO_WIDTH	0x1
#define CTRLI_KEY_MAPPING	1
#define CTRLH_KEY_MAPPING	1
#define CLEAR_LEGACYSREDIR_KB_BUFFER_AT_READYTOBOOT	0
#define UART_POLLING_REDIRECTION	0
#define OA1_SUPPORT	0
#define OA2_SUPPORT	1
#define OA3_SUPPORT	1
#define OA3_SMM_SUPPORT	1
#define OemActivation_SUPPORT	1
#define SW_SMI_OA3_FUNCTION_NUMBER	0xdf
#define OEM_ACTIVATION_TABLE_LOCATION	1
#define OEM_ACTIVATION_TABLE_SIZE	0x1000
#define PCI_BUS_MAJOR_VER	0xa5
#define PCI_BUS_MINOR_VER	0x1
#define PCI_BUS_REVISION	0x5
#define PCI_BUS_VER_COMBINED	0x4083
#define HOTPLUG_APPLY_PADDING_ANYWAY	0
#define PCI_EXPRESS_SUPPORT	1
#define PCI_EXPRESS_GEN3_SUPPORT	0
#define PCIE_LINK_TRAINING_POLLING_COUNT	0x1f4
#define PCI_FIXED_BUS_ASSIGNMENT	0
#define PCI_DEV_REVERSE_SCAN_ORDER	0
#define SRIOV_SUPPORT	1
#define PCI_4K_RESOURCE_ALIGNMENT	1
#define PCI_DEVICE_IO_RESOURCE_THRESHOLD	0xffff
#define PCI_DEVICE_32BIT_RESOURCE_THRESHOLD	0xffffffff
#define PCI_DEVICE_64BIT_RESOURCE_THRESHOLD	0x8FFFFFFFF
#define ABOVE_4G_PCI_DECODE	1
#define PCI_MMIO_RES_TOP_ALLIGN	0
#define PCI_AMI_COMBINE_MEM_PMEM32	0
#define PCI_T_RST	0x3e8
#define PCI_T_RST_RECOVERY	0x186a0
#define PCI_BUS_SKIP_BRG_RECURSIVELY	0
#define PCI_SETUP_SHOW_NOT_FOUND_ONBOARD_DEVICES	0
#define PCI_SETUP_SHOW_SLOTS_FIRST	1
#define PCI_SETUP_SORT_ONBOARD	0x2
#define SW_SMI_GET_MEMORY_HOLE_LOCATION	0x7f
#define RUNTIME_MEMORY_HOLE_SIZE	0x20000
#define Terminal_SUPPORT	1
#define SERIALIO_PCI_SERIAL_SUPPORT	0
#define DISABLE_TERMINAL_FOR_SCT_TEST	0x0
#define TOTAL_PCI_SERIAL_PORTS	0x0
#define TOTAL_SERIAL_PORTS	0x2
#define PCI_SERIAL_MMIO_WIDTH	0x1
#define MAX_SIO_SERIAL_PORTS	0xa
#define MAX_PCI_SERIAL_PORTS	0x4
#define PCI_SERIAL_PORT_INDEX_BASE	0x0
#define PCI_SERIAL_PORT_0_INDEX	0x2
#define PCI_SERIAL_PORT_1_INDEX	0x3
#define PCI_SERIAL_PORT_2_INDEX	0x4
#define PCI_SERIAL_PORT_3_INDEX	0x5
#define UART_DEFAULT_BAUD_RATE	0x1c200
#define UART_DEFAULT_BAUD_RATE_INDEX	0x7
#define UART_DEFAULT_DATA_BITS	0x8
#define UART_DEFAULT_PARITY	0x1
#define UART_DEFAULT_STOP_BITS	0x1
#define UART_DEFAULT_FLOW_CONTROL	0x0
#define PCI_UART_INPUT_CLOCK	0x1c2000
#define COM0_DEFAULT_CONSOLE_REDIRECTION_ENABLE	1
#define COM2_DEFAULT_CONSOLE_REDIRECTION_ENABLE	0
#define COM3_DEFAULT_CONSOLE_REDIRECTION_ENABLE	0
#define COM4_DEFAULT_CONSOLE_REDIRECTION_ENABLE	0
#define COM5_DEFAULT_CONSOLE_REDIRECTION_ENABLE	0
#define COM6_DEFAULT_CONSOLE_REDIRECTION_ENABLE	0
#define COM7_DEFAULT_CONSOLE_REDIRECTION_ENABLE	0
#define COM8_DEFAULT_CONSOLE_REDIRECTION_ENABLE	0
#define COM9_DEFAULT_CONSOLE_REDIRECTION_ENABLE	0
#define PCI0_DEFAULT_CONSOLE_REDIRECTION_ENABLE	0
#define PCI1_DEFAULT_CONSOLE_REDIRECTION_ENABLE	0
#define PCI2_DEFAULT_CONSOLE_REDIRECTION_ENABLE	0
#define PCI3_DEFAULT_CONSOLE_REDIRECTION_ENABLE	0
#define DEFAULT_DEBUGGER_CONSOLE_REDIRECTION_ENABLE	1
#define DEFAULT_ACPI_SPCR_COM_PORT	0x0
#define DEFAULT_TERMINAL_TYPE	0x3
#define EXTENDED_RESOLUTION_ENABLE	0
#define VTUTF8_ENABLE	1
#define RECORDER_MODE_ENABLE	0
#define DEFAULT_ACPI_SPCR_TABLE_TERMINAL_TYPE	0x2
#define HARDWARE_FLOW_CONTROL_SETUP_OPTION	0x1
#define MAX_FAILURES_ALLOWED	0x5
#define SOFTWARE_FLOW_CONTROL_SETUP_OPTION	0x2
#define TIMEOUT_FOR_DETERMINING_LONE_ESC_CHAR	0x989680
#define NUMBER_OF_TIME_FOR_ESC_SEQUENCE_CHECKING	0x14
#define SPCR_ACPI_OEM_ID	A M I 
#define SPCR_ACPI_OEM_TBL_ID	APTIO V
#define UART_FIFO_SIZE	0x10
#define REFRESH_SCREEN_KEY	0x12
#define ASCII_CONTROL_CODE_SUPPORT	1
#define spcr_interface_type	0x0
#define spcr_addr_spc_id	0x1
#define spcr_addr_bit_width	0x8
#define spcr_addr_bit_offset	0x0
#define spcr_access_size	0x0
#define spcr_interrupt_type	0x5
#define spcr_parity	0x0
#define spcr_stop_bits	0x1
#define spcr_pci_device_id	0xffff
#define spcr_pci_vendor_id	0xffff
#define spcr_pci_bus_number	0x0
#define spcr_pci_device_number	0x0
#define spcr_pci_function_number	0x0
#define spcr_pci_flags	0x0
#define spcr_pci_segment	0x0
#define SERIAL_WRITE_ERROR_CHECK	1
#define MAXIMUM_SERIAL_WRITE_ERROR_COUNT	0xa
#define CLEAR_TERMINAL_KB_BUFFER_AT_READYTOBOOT	0
#define OEM_ESC_SEQUENCES	1
#define PUTTY_VT100	0x1
#define PUTTY_LINUX	0x2
#define PUTTY_XTERMR6	0x4
#define PUTTY_SCO	0x8
#define PUTTY_ESCN	0x10
#define PUTTY_VT400	0x20
#define INSTALL_LEGACY_OS_THROUGH_REMOTE	0
#define DONT_SEND_ASCII_CONTROL_PRINTABLE_CHARACTERS	0
#define DISABLE_PCI_REDIRECTION_ON_ACPI_ENABLE_DISABLE	0
#define SERIAL_MOUSE_DETECTION	0
#define EFI_SIO_PROTOCOL_SUPPORT	0
#define AmiNetworkPkg_SUPPORT	1
#define UefiNetworkStack_SUPPORT	1
#define IpSecDxe_SUPPORT	0
#define UefiPxeBcDxe_SUPPORT	1
#define NetworkStackSetupScreen_SUPPORT	1
#define Ipv4_SUPPORT	1
#define Ipv6_SUPPORT	1
#define AmiBoardInfo_SUPPORT	1
#define AMI_BOARD_INFO_MAJOR_VERSION	0x1
#define AMI_BOARD_INFO_MINOR_VERSION	0x0
#define AMI_BOARD_VER_COMBINED	0x64
#define Recovery_SUPPORT	1
#define RECOVERY_SCAN_RETRIES	0x3
#define RECOVERY_DEVICE_ORDER	BLOCK,SERIAL,
#define Recovery_Time_Delay	0xf
#define OFFSET_TO_ADDRESS(Offset)	(0xFFFFFFFF - FLASH_SIZE + (Offset) + 1)
#define REFLASH_UPDATE_NVRAM	1
#define REFLASH_UPDATE_MAIN_BLOCK	1
#define REFLASH_DEFINITIONS_SUPPORT	0
#define NTFS_NAME_CORRECTION	0
#define EXFATRecovery_SUPPORT	1
#define SEARCH_PATH	0
#define RECOVERY_PATH	Recovery/BIOS/
#define MATCH_VOLUME_NAME	0
#define FtRecovery_SUPPORT	0
#define SerialRecovery_SUPPORT	0
#define IdeRecovery_SUPPORT	1
#define LBA48_SUPPORT	0
#define ATAPI_RECOVERY_SUPPORT	1
#define ATA_RECOVERY_SUPPORT	1
#define UsbRecov_SUPPORT	1
#define PEI_UHCI_SUPPORT	0
#define PEI_OHCI_SUPPORT	0
#define PEI_UHCI_IOBASE	0x4000
#define PEI_UHCI_PCI_DEVICES	{0}
#define PEI_OHCI_IOBASE	0xfc087000
#define PEI_USB_DEVICE_CONNECT_TIMEOUT	0x1
#define AtaPassThru_SUPPORT	1
#define ATAPI_COMMANDS_SUPPORT_IN_ATAPASSTHRU	1
#define CSM_SUPPORT	1
#define CSM16_VERSION_MAJOR	0x7
#define CSM16_VERSION_MINOR	0x4d
#define CSM_VERSION_BUILD	0x7
#define PMM_EBDA_LOMEM_SIZE	0x60000
#define PMM_LOMEM_SIZE	0x30000
#define PMM_HIMEM_SIZE	0x9600000
#define LEGACY_TO_EFI_DEFAULT	0
#define LEGACY_TO_EFI_BOOT_BUFFER_SIZE	0x300000
#define SKIP_EARLY_BCV_DEVICES	{0x3f20105a}
#define INT15_D042_SWSMI	0x44
#define CSM_SET_ZIP_EMULATION_TYPE	0
#define CSM_CREATES_ATA_ATAPI_STRINGS	1
#define MAX_ADDITIONAL_P2P_BRIDGES	0x20
#define INTERRUPTS_TO_PRESERVE	{0x13, 0x40, 0x08}
#define INT10_VESA_GO_SUPPORT	1
#define INT10_VGA_GO_SUPPORT	0
#define INT10_SIMPLE_TEXT_SUPPORT	1
#define INT10_TRUST_EDID_INFORMATION	1
#define CSM_VGA_64BITBAR_WORKAROUND	0
#define DEFAULT_CSM_LAUNCH_POLICY	0x1
#define CSMSETUP_ENABLE_ALL_BOOT_OPTIONS	0x0
#define CSMSETUP_LEGACY_ONLY_BOOT_OPTIONS	0x1
#define CSMSETUP_UEFI_ONLY_BOOT_OPTIONS	0x2
#define DEFAULT_BOOT_OPTION_FILTERING_POLICY	0x0
#define CSMSETUP_SKIP_OPROMS	0x0
#define CSMSETUP_UEFI_ONLY_OPROMS	0x1
#define CSMSETUP_LEGACY_ONLY_OPROMS	0x2
#define DEFAULT_VIDEO_OPROM_POLICY	0x2
#define ACPI_TIMER_IN_LEGACY_SUPPORT	1
#define CMOS_MANAGER_SUPPORT	1
#define CMOS_MANAGER_SOURCE_VERSION	0x29
#define CMOS_RTC_STATUS_REGISTER	0xd
#define CMOS_DIAGNOSTIC_STATUS_REGISTER	0xe
#define CSMI	0x61
#define FULL_CMOS_MANAGER_DEBUG	0
#define FIRST_MANAGED_CMOS_ADDRESS	0x40
#define MAX_MANAGED_CMOS_ADDRESS	0x80
#define CMOS_MGR_RECOVER_ONLY_CHECKUMMED	0
#define CMOS_MGR_RECOVER_IN_PEI	1
#define CMOS_SEC_SUPPORT	0
#define CMOS_SMM_SUPPORT	0
#define CMOS_USES_STANDARD_RANGE_ACCESS	1
#define CMOS_BANK0_INDEX	0x70
#define CMOS_BANK0_DATA	0x71
#define CMOS_BANK1_INDEX	0x72
#define CMOS_BANK1_DATA	0x73
#define CMOS_BANK1_OFFSET	0x0
#define CMOS_MGR_SET_NMI_BIT	1
#define CMOS_NMI_BIT_VALUE	0x80
#define CMOS_BASED_API_SUPPORT	1
#define CMOS_BASED_API_INDEX	0x70
#define CMOS_BASED_API_DATA	0x71
#define CMOS_ACCESS_API_BYTE3	0x42
#define CMOS_SETUP_SUPPORT	0
#define CMOS_MESSAGES_SUPPORT	0
#define CMOS_USES_STANDARD_BATTERY_TEST	1
#define CMOS_USES_STANDARD_IS_FIRST_BOOT	1
#define CMOS_USES_STANDARD_IS_BSP	1
#define CMOS_USES_STANDARD_IS_CMOS_USABLE	1
#define CMOS_USES_STANDARD_IS_COLD_BOOT	1
#define DISABLE_STDLIB_WRAPPER_METHODS	0
#define OPENSSL_STDIO_FLAG	-DOPENSSL_NO_STDIO
#define OPENSSL_FP_API_FLAG	-DOPENSSL_NO_FP_API
#define GpnvErrorLogging_SUPPORT	1
#define OEMRtc_Enabled	0
#define GPNV_SIZE	0x10000
#define FV_ERROR_LOGGING_BLOCKS	0x10
#define FV_ERROR_LOGGING_SIZE	0xffff
#define SmbiosElog_SUPPORT	1
#define SmmSmbiosElog_SUPPORT	1
#define EventLogsSetupPage_SUPPORT	1
#define CustomEventTypeAndStrings	1
#define SmbiosElogSetupScreen_SUPPORT	1
#define SMBIOSELOG_GET_SMBIOS_DEVICE_STRING	0
#define OemSmbiosErrorLogging	1
#define AMI_CPU_INFO_PROTOCOL_SUPPORT	1
#define FITC_FILE_NAME	WBGMC_SiEn
#define SPS_ASL_SUPPORT	1
#define RAS_ASL_SUPPORT	0
#define EHCI_SWITCHING_SUPPORT	0
#define RAS_SUPPORT	1
#define MODE1_MEM_ERROR_REPORTING	0
#define ONBOARD_VIDEO_ROOT_PORT_BUS_NUM	0x0
#define ONBOARD_VIDEO_ROOT_PORT_DEV_NUM	0x1c
#define ONBOARD_VIDEO_ROOT_PORT_FUN_NUM	0x3
#define DISABLE_CA_ERROR_ON_WELLSBURG_ROOTPORT_VIDEO_DEVICE	1
#define PCIE_ELOG_SWSMI	0xd5
#define RtErrorLog_SUPPORT	1
#define ENABLE_ERROR_INJECTOR_SUPPORT	1
#define GENERATE_NMI_ON_FE	0x1
#define FATAL_ERROR_ACTION	0x1
#define USB_PROVISION_DEFAULT_WITHOUT_AMT	0x0
#define AMT_ENABLE	0
#define AMTLIB_SUPPORT	0
#define AMI_HECI_WAIT_DELAY_MULTIPLE	0xa
#define FIT_MICROCODE_BASE	0xffda0000
#define FIT_TABLE_SIZE	0x10000
#define FV_FIT_BASE	0xffd70000
#define FIT_AREA	0x30000
#define BIOSACM_SIZE	0x20000
#define BIOSACM_BASE	0xffd80000
#define FV_ACM_BASE	0xffd80000
#define FV_FIT_LOCATION	0xffd70000
#define FIT_HOOK_SUPPORT	1
#define LTSX_TPM_CMOS_ADDRESS	0x2a
#define LTSX_TPM_CMOS_BIT_POSITION	0x4
#define FIT_SIGNED_POLICY_SUPPORT	0
#define LTSX_TXT_CMOS_ADDRESS	0x2a
#define LTSX_TXT_CMOS_BIT_POSITION	0x5
#define LTSX_CMOS_INDEX_REG_ADDRESS	0x70
#define LTSX_CMOS_ACCESS_WIDTH	0x1
#define LTSX_CMOS_DATA_REG_ADDRESS	0x71
#define OemVtdRmrr_SUPPORT	1
#define HARDWARE_SIGNATURE_MANAGEMENT_SUPPORT	1
#define HARDWARE_SIGNATURE_USB_CHANGE	0
#define THRESHOLD_OF_DIFFERENT_MEMORY_SIZE	0x80
#define HddSmart_Support	1
#define ENABLE_SMART	1
#define SMART_DIAGNOSTICS_SUPPORT	0
#define WAIT_FOR_ERROR_KEY	EFI_SCAN_F1
#define HDD_SECURITY_SUPPORT	1
#define SECURITY_SUPPORT	1
#define MASTER_PASSWORD_ENABLE	0
#define IDE_PASSWORD_LENGTH	0x20
#define DISPLAY_MASTER_PASSWORD	0
#define OEM_DEFAULT_MASTER_PASSWORD	0
#define DEFAULT_MASTER_PASSWORD_REVISION	0xFFFE
#define DISABLED_MASTER_PASSWORD_REVISION	0x1
#define DEFAULT_MASTER_PASSWORD_TAG	amim
#define MASTER_PASSWORD_REVISION_SWITCH	0
#define CHANGED_MASTER_PASSWORD_REVISION	0xFFFE
#define DISABLE_SOFT_SET_PREV	0
#define FORCE_HDD_PASSWORD_PROMPT	0
#define HDD_PASSWORD_ON_NVRAM	0
#define SECURITY_SETUP_ON_SAME_PAGE	0
#define HDD_SECURITY_PLUG_IN	0
#define HDD_SECURITY_PASSWORD_NON_CASE_SENSITIVE	0
#define SMMHDDSECURITY_SUPPORT	1
#define SW_SMI_HDD_PASSWORD_SAVE	0xd0
#define SW_SMI_HDD_UNLOCK_PASSWORD	0xd1
#define SW_SMI_HDD_PASSWORD_REMOVE	0xd2
#define SW_SMI_HDD_MISC_SMM_FEATURES	0xd3
#define AMI_TSE_HDD_SECURITY_SUPPORT	1
#define SETUP_ASK_MASTER_PASSWORD	0
#define SETUP_SAME_SYS_HDD_PW	0
#define USER_PASSWORD_RETRY_ATTEMPTS	0x3
#define MAXIMUM_HDD_UNLOCK_ATTEMPTS	0x5
#define ALL_HDD_SAME_PW	0
#define HDD_SECURITY_DYNAMIC_SETUP_SUPPORT	0
#define HDD_SECURITY_STATIC_SETUP_SUPPORT	1
#define EMUL6064_SUPPORT	1
#define UHCI_EMUL_SUPPORT	1
#define OHCI_EMUL_SUPPORT	0
#define SB_EMUL_SUPPORT	0
#define IOTRAP_EMUL_SUPPORT	0
#define ICH10_WORKAROUND	0
#define IRQ_EMUL_SUPPORT	1
#define SW_IRQ_GENERATION_REG	0x470
#define EMULATION_ACPI_ENABLE_DISPATCH	0
#define NVMe_SUPPORT	1
#define NVME_VERBOSE_PRINT	0x0
#define NVME_SETUP	0x1
#define NVME_BUS_DRIVER_VERSION	0x1
#define NVMEINT13_SUPPORT	1
#define NVME_SWSMI	0x42
#define OFBD_SW_SMI_VALUE	0x26
#define OFBD_VERSION	0x210
#define OFBD_FOR_ARM_SUPPORT	0
#define OEM_SETUP_SAMPLE_TEST	1
#define OEM_DMI_SAMPLE_TEST	1
#define Disable_ME_SW_SMI	0x29
#define DISABLE_ME_WORKAROUND	0
#define RETRY_OPR_COUNT	0x0
#define CHECK_FPTR_IN_OPR	0
#define RT_ME_BUFFER	0x1000000
#define RT_OPR_BUFFER	0x400000
#define BITS_OF_SPI_DENSITY	0x1
#define OpalSecurity_SUPPORT	1
#define TPer_LOCK_ON_RESET	0
#define CSM_RT32_SUPPORT	1
#define RT32_BINARY_LOCATION	0x2
#define SecureBoot_SUPPORT	0
#define AuthVariable_SUPPORT	0
#define ImageVerification_SUPPORT	0
#define Certificates_SUPPORT	1
#define Make_SignedVariables	0
#define OemCert_SUPPORT	1
#define MsftCert_SUPPORT	1
#define SecureMod_SUPPORT	0
#define SecFlashUpd_SUPPORT	0
#define SecSMIFlash_SUPPORT	0
#define WHEA_SUPPORT	1
#define ELAR_SIZE	0x2000
#define ERST_BUSY_STS_VALUE	0x1
#define FV_WHEA_SIZE	0x10000
#define SMBIOS_SUPPORT	1
#define AMI_SMBIOS_MODULE_VERSION	0x6c
#define SMBIOS_2X_MAJOR_VERSION	0x3
#define SMBIOS_2X_MINOR_VERSION	0x0
#define SMBIOS_3X_MAJOR_VERSION	0x3
#define SMBIOS_3X_MINOR_VERSION	0x0
#define SMBIOS_2X_SUPPORT	1
#define SMBIOS_3X_SUPPORT	1
#define SMBIOS_TABLE_ADDRESS_LIMIT	0
#define SMBIOS_TABLES_BUILD_TYPE	0
#define SMBIOS_TABLE_LOCATION	0x1
#define PRODUCER_HANDLE_ELEMENTS	0x200
#define AMI_SMBIOS_PROTOCOL_ENABLE	1
#define DMIEDIT_SSI_SUPPORT	0
#define ADD_STRUCTURE_LOCATION	1
#define WRITE_STRUCTURE_HANDLE_POLICY	1
#define SMBIOS_UPDATE_POLICY	0
#define UPDATE_BASEBOARD_TYPE2	0
#define UPDATE_SYSTEM_CHASSIS_TYPE3	0
#define UPDATE_SLOT_TYPE9	1
#define UPDATE_DEVICE_EXT_TYPE41	1
#define DYNAMIC_UPDATE_TYPE0_EC_VERSION	0
#define SMBIOS_DYNAMIC_UPDATE_POLICY	0
#define SORT_SMBIOS_TABLE_BY_TYPE	0
#define CONVERT_TYPE4_V2X_TO_V3X	0
#define SMBIOS_STATIC_DATA_SUPPORT	1
#define TYPE0_STRUCTURE	1
#define TYPE1_STRUCTURE	1
#define SMBIOS_UUID	{0,2,0,3,0,4,0,5,0,6,0,7,0,8,0,9}
#define BASE_BOARD_INFO	1
#define TYPE2_STRUCTURE	0x1
#define NUMBER_OF_BASEBOARDS	0x1
#define NUMBER_OF_OBJECT_HANDLES	0x0
#define SYS_CHASSIS_INFO	1
#define TYPE3_STRUCTURE	0x1
#define NUMBER_OF_SYSTEM_CHASSIS	0x1
#define ELEMENT_COUNT_1	0x0
#define ELEMENT_COUNT_2	0x0
#define ELEMENT_COUNT_3	0x0
#define ELEMENT_COUNT_4	0x0
#define ELEMENT_COUNT_5	0x0
#define ELEMENT_LEN_1	0x3
#define ELEMENT_LEN_2	0x3
#define ELEMENT_LEN_3	0x3
#define ELEMENT_LEN_4	0x3
#define ELEMENT_LEN_5	0x3
#define CONT_ELEMENT_1	{0,0,0}
#define CONT_ELEMENT_2	{0,0,0,0,0,0}
#define CONT_ELEMENT_3	{0,0,0,0,0,0,0,0,0}
#define CONT_ELEMENT_4	{0,0,0,0,0,0,0,0,0,0,0,0}
#define CONT_ELEMENT_5	{0,0,0,0,0,0,0,0,0,0,0,0,0,0,0}
#define TYPE4_STRUCTURE	0x0
#define MEM_CTRL_INFO	0
#define TYPE5_STRUCTURE	0x0
#define MEM_MODULE_INFO	0
#define TYPE6_STRUCTURE	0x0
#define EXTERNAL_CACHE_INFORMATION	0
#define TYPE7_STRUCTURE	0x0
#define PORT_CONNECTOR_INFO	1
#define TYPE8_STRUCTURE	0x1
#define TYPE9_STRUCTURE	0x1
#define TYPE10_STRUCTURE	0x0
#define NUMBER_OF_ONBOARD_DEVICES	0x1
#define OEM_STRING_INFO	1
#define TYPE11_STRUCTURE	0x1
#define NUMBER_OF_OEM_STRINGS	0x1
#define SYSTEM_CONFIG_OPTION_INFO	1
#define TYPE12_STRUCTURE	0x1
#define BIOS_LANGUAGE_FORMAT	0
#define TYPE15_STRUCTURE	0x0
#define FLASH_MEMORY_ARRAY_INFO	0
#define MEMORY_DEVICE_INFO	1
#define BUILTIN_POINTING_DEVICE_INFO	0
#define TYPE21_STRUCTURE	0x0
#define PORTABLE_BATTERY_INFO	0
#define TYPE22_STRUCTURE	0x0
#define NO_OF_PORTABLE_BATTERY	0x4
#define SYSTEM_RESET_INFO	0
#define TYPE23_STRUCTURE	0x0
#define HARDWARE_SECURITY_INFO	0
#define TYPE24_STRUCTURE	0x0
#define SYSTEM_POWER_CONTROLS_INFO	0
#define TYPE25_STRUCTURE	0x0
#define OUT_OF_BAND_REMOTE_ACCESS_INFO	0
#define TYPE30_STRUCTURE	0x0
#define BIS_INFO	0
#define TYPE31_STRUCTURE	0x0
#define TYPE32_STRUCTURE	0x1
#define SIXTY_FOURBIT_MEMORY_ERROR_INFO	0
#define TYPE33_STRUCTURE	0x0
#define TYPE34_STRUCTURE	0x0
#define MEMORY_CHANNEL_INFO	0
#define TYPE37_STRUCTURE	0x0
#define NUMBER_OF_MEMORY_CHANNELS	0x1
#define IPMI_DEVICE_INFO	0
#define TYPE38_STRUCTURE	0x0
#define TYPE39_STRUCTURE	0x0
#define NUMBER_OF_POWER_SUPPLY	0x1
#define ADDITIONAL_INFO	0
#define TYPE40_STRUCTURE	0x0
#define ADDITIONAL_INFO_COUNT	0x3
#define TYPE41_STRUCTURE	0x1
#define INTEL_ASF	0
#define TYPE129_STRUCTURE	0x0
#define TYPE240_STRUCTURE	0x0
#define TYPE241_STRUCTURE	0x0
#define SMBIOS_STATIC_DATA_DT_SUPPORT	0
#define PROCESSOR_DMIEDIT_SUPPORT	1
#define SmbiosDMIEdit_SUPPORT	1
#define NonSmiDmiEdit_Support	0
#define DMI_ARRAY_COUNT	0x100
#define REGISTER_SW_SMI_FN50	1
#define REGISTER_SW_SMI_FN51	1
#define REGISTER_SW_SMI_FN52	1
#define REGISTER_SW_SMI_FN53	1
#define FLASHPART_BASE_ADDR	0xffda0000
#define INTEL_ARCH_SUPPORT	1
#define FLASH_MEMORY_MAP_START	0
#define SmbiosRecoveryDMIEdit_SUPPORT	1
#define SmbiosFlashData_SUPPORT	0
#define SMI_FLASH_INTERFACE_VERSION	0xb
#define PRESERVE_PASSWORDS	0
#define AFU_BUFFER_IN_SHADOW	0
#define DISABLE_PWR_BUTTON	0
#define RECOVERY_PRESERVE_VARS_IN_SMM	1
#define SMM_SUPPORT	1
#define TCG2Support	1
#define FTpmPlatformProfile	0
#define ALLOWINTERFACESELECT	0
#define TCG_LEGACY	0
#define TcgLog_VendorName	AMI 
#define TcgLog_BiosName	AMI 
#define TCGPPISPEC_1_2_SUPPORT	1
#define USE_BIOS_IMAGE_AS_CRTM	0
#define WORD_ACCESS_SMI_PORT	0
#define StartupCmd_SelfTest_State	0
#define HashSmmDrivers	0
#define TcgOemVenderID	0x1234
#define OVERRIDE_TCG_ASL	0
#define Stack_Work_Around	0x0
#define PMBASE_RTC_WKAround	0x1
#define x64_TCG	0x1
#define SET_LIFETIME_PPLOCK	0
#define USE_ZERO_SEPARATOR	1
#define CID_SUPPORT	0
#define PORT_TPM_IOMEMBASE	0xfed40000
#define TCG_PCCLIENT_SPEC	0
#define TPM_IOBASE	0x600
#define TPM_IOBASE_MAX	0x6ff
#define TPM_IOBASE2	0x7e
#define TPM_IOBASE2_DATA	0x7f
#define TPM_IOSZ	0xff
#define TCGSMIPORT	0xb2
#define TCGSMIDATAPORT	0xb3
#define PPI_OFFSET	0x35
#define PARTIALLY_MEASURE_FVMAIN	0
#define TCG_CONVENTIONAL_BIOS_6_1	1
#define TCG_MOR	1
#define TPM_PASSWORD_AUTHENTICATION	0
#define CONFIRM_SETUP_CHANGE	0
#define LOG_EV_EFI_ACTION	0
#define TCG_CLEAR_REQUEST_KEY	SCAN_F12
#define TCG_CONFIGURATION_ACCEPT_KEY	SCAN_F10
#define TCG_CONFIGURATION_IGNORE_KEY	SCAN_ESC
#define DSDT_GUID	{0x11D8AC35,0xFB8A,0x44d1,0x8D,0x09,0x0B,0x56,0x06,0xD3,0x21,0xB9}
#define CRTM_GUID	{0x546BFB1E,0x1D0C,0x4055,0xA4,0xAD,0x4E,0xF4,0xBF,0x17,0xB8,0x3A}
#define AMI_OS_PPI_CONFIRMATION_OVERRIDE_GUID	{0x5f171f5f, 0x8385, 0x4086, 0xa6, 0x9b, 0x1f, 0xcf, 0x6, 0xae, 0x4a, 0x3d}
#define AMI_BIOSPPI_FLAGS_MANAGEMENT_GUID	{0xe9008d70, 0x2a4e, 0x47ea, 0x8e, 0xc4, 0x72, 0xe2, 0x57, 0x67, 0xe5, 0xef}
#define TRST	0x2
#define TCG_PLATFORM_CLASS	0x0
#define TCG_BIOS_TYPE_INTERFACE	0x3
#define TCG_BIOS_TYPE_MAPPING	0x2
#define TCG_SPEC_VERSION_MAJOR	0x1
#define TCG_SPEC_VERSION_MINOR	0x2
#define TCG_SPEC_ERRATA	0x0
#define AUTO_ACCEPT_PPI	0
#define TCMF	0x0
#define TMF1	0x0
#define TMF2	0x0
#define TMF3	0x0
#define TTPF	0x1
#define DTPT	0x0
#define TTDP	0x0
#define TPMB	0xffffffff
#define TPMC	0xffffffff
#define TPMM	0xfed40000
#define FTPM	0xffffffff
#define AMDT	0x0
#define TPMF	0x0
#define PTTHciSmm_SUPPORT	0
#define TPM12_SUPPORT	1
#define TPM_DRIVER_WAIT	0x5
#define ACPI_TIMER_OFFSET	0x8
#define TimerBaseReg	0x400
#define DELAY_AMOUNT	0x14
#define TPM20CRB_SUPPORT	1
#define PRE_BUILT_INTEL_HCILIBRARY	0
#define PRE_BUILT_NULL_HCILIBRARY	1
#define SET_TPM_IDLE	1
#define TPM20_CRBBASE	0xfed70000
#define GET_TPM20BASE_FUNCTION	getTpm20BaseFunc
#define TcgPeiSupport	1
#define TcgDxeSupport	1
#define TREE_PROTOCOL_MAJOR	1
#define TREE_PROTOCOL_MINOR	1
#define TREE_STRUCTURE_VER_MAJOR	1
#define TREE_STRUCTURE_VER_MINOR	1
#define SUPPORTED_TCM_DEVICE_1_VID	0x19f5
#define SUPPORTED_TCM_DEVICE_1_DID	0x1
#define SUPPORTED_TCM_DEVICE_2_VID	0x1b4e
#define SUPPORTED_TCM_DEVICE_2_DID	0x1
#define NUMBER_OF_SUPPORTED_TCM_DEVICES	0x2
#define AMI_TCG_BINARIES	1
#define AMI_TCG_NVFLAG_SAMPLE_SUPPORT	1
#define NV_DATA_SIZE	0xa
#define USE_BIOSNVRAM_ONLY	1
#define NO_PPI_PROVISION_DEFAULT	0x1
#define NO_PPI_CLEAR_DEFAULT	0x0
#define NO_PPI_MAINTENANCE_DEFAULT	0x0
#define TCG_SIZE	0x1c650
#define DONT_SEND_SELFTEST_TILL_READY_TO_BOOT	1
#define SELF_TEST_VID	0x15d1
#define Measure_Boot_Data	0
#define PPI_DISPLAY_OFFSET	0x1
#define Measure_Smbios_Tables	0
#define MeasureCPUMicrocodeToken	0
#define MEASURE_CRTM_VERSION_PEI_FUNCTION	MeasureCRTMVersion
#define MEASURE_TCG_PCCLIENT_ID_PEI_FUNCTION	MeasureTCGPcClientSpecID
#define MEASURE_CORE_DXE_FW_VOL_PEI_FUNCTION	MeasureDxeCoreFwVol
#define MEASURE_PCI_OPTION_ROM_DXE_FUNCTION	MeasurePCIOproms
#define MEASURE_HANDOFF_TABLES_DXE_FUNCTION	MeasureHandoffTables
#define MEASURE_CPU_MICROCODE_DXE_FUNCTION	MeasureCpuMicroCode
#define MEASURES_TCG_BOOT_SEPARATORS_DXE_FUNCTION	MeasureSeparators
#define MEASURES_BOOT_VARIABLES_DXE_FUNCTION	MeasureAllBootVariables
#define MEASURE_WAKE_EVENT_DXE_FUNCTION	MeasureWakeEvent
#define SKIP_PHYSICAL_PRESENCE_LOCK_FUNCTION	DummySkipPhysicalPresence
#define TPM20_MEASURE_CRTM_VERSION_PEI_FUNCTION	Tpm20MeasureCRTMVersion
#define SMBIOS_VER_32	0
#define TcgLegacy_SUPPORT	1
#define TCG_MOR_REG	0xe3
#define DISPLAY_TPM_SETUP_ERROR	0
#define CHOOSE_TPM_STACK_QUESTION	1
#define TPM2_DISABLE_PLATFORM_HIERARCHY_RANDOMIZATION	0
#define TPMCLEARONROLLBACK_SUPPORT	1
#define Tpm20PlatformSupport	1
#define INTELFTPMBASE	0xfed70000
#define TcgCoreHookSupport	1
#define Thunderbolt_SUPPORT	0
#define AMIUSB_SUPPORT	1
#define USB_DRIVER_MAJOR_VER	0xb
#define UHCI_SUPPORT	1
#define OHCI_SUPPORT	1
#define EHCI_SUPPORT	1
#define XHCI_SUPPORT	1
#define USB_HOTPLUG_FDD	0
#define USB_HOTPLUG_HDD	0
#define USB_HOTPLUG_CDROM	0
#define HIDE_USB_SUPPORT_SETUP_QUESTION	1
#define KBC_EMULATION_8MSTD_OVERRIDE	0x19
#define KEY_REPEAT_DELAY	0x2
#define KEY_REPEAT_INITIAL_DELAY	0x6
#define USB_EHCI_HANDOFF_SUPPORT	1
#define XHCI_EVENT_SERVICE_MODE	0x0
#define USB_DIFFERENTIATE_IDENTICAL_DEVICE_NAME	0
#define DEFAULT_USB_EMUL6064_OPTION	1
#define USB_RUNTIME_DRIVER_IN_SMM	1
#define EXTERNAL_USB_CONTROLLER_SUPPORT	1
#define USB_OHCI_HANDOFF_SUPPORT	0
#define HIDE_USB_XHCI_LEGACY_SUPPORT_SETUP_QUESTION	1
#define USB_SETUP_VARIABLE_RUNTIME_ACCESS	0
#define USB_REGISTER_PERIODIC_TIMER_IN_DXE	0
#define DEFAULT_XHCI_HANDOFF_OPTION	1
#define USB_STORAGE_DEVICE_RMB_CHECK	1
#define USB_IRQ_SUPPORT	0
#define USB_DEV_KBD	1
#define USB_DEV_MOUSE	1
#define USB_DEV_HUB	1
#define USB_DEV_MASS	1
#define USB_DEV_POINT	1
#define MEM_PAGE_COUNT	0x8
#define USB_SEND_COMMAND_TO_KBC	0x60
#define USB_MOUSE_UPDATE_EBDA_DATA	1
#define EHCI_64BIT_DATA_STRUCTURE	1
#define EHCI_ASYNC_BELL_SUPPORT	0
#define USB_DEV_HID_COUNT	0xf
#define USB_DEV_HUB_COUNT	0xc
#define USB_DEV_MASS_COUNT	0x6
#define USB_DEV_CCID	0
#define USB_DEV_CCID_COUNT	0x6
#define USE_T0_T1_PROTOCOL	0x1
#define CCID_USE_INTERRUPT_INSERTION_REMOVAL	0x1
#define USB_DEV_UNSUPPORTED	0x10
#define USB_START_UNIT_BEFORE_MSD_ENUMERATION	0
#define TopDebugLevel	0x3
#define BottomDebugLevel	0x3
#define USB_SWSMI	0x31
#define USB_BEEP_ENABLE	1
#define USB_MASS_EMULATION_NATIVE	1
#define USB_MASS_EMULATION_FOR_NO_MEDIA	1
#define MAX_SIZE_FOR_USB_FLOPPY_EMULATION	0x212
#define REMOVE_USB_STORAGE_FROM_BBS_IF_NO_MEDIA	0
#define HIGHSPEED_MAX_BULK_DATA_SIZE	0x4000
#define FULLSPEED_MAX_BULK_DATA_SIZE_PER_FRAME	0x380
#define EXTRA_CHECK_DEVICE_READY	0
#define USB_HID_KEYREPEAT_USE_SETIDLE	0x0
#define USB_EFIMS_DIRECT_ACCESS	0
#define BOOT_PROTOCOL_SUPPORT	0
#define CLEAR_USB_KB_BUFFER_AT_READYTOBOOT	0
#define SKIP_CARD_READER_CONNECT_BEEP_IF_NO_MEDIA	0
#define PCH_EHCI_OWNERSHIP_CHANGE_MECHANISM	0
#define LEGACY_USB_DISABLE_FOR_USB_MASS	0
#define XHCI_COMPLIANCE_MODE_WORKAROUND	1
#define EFI_USB_HC_INTERRUPT_OUT_SUPPORT	1
#define USB_IAD_PROTOCOL_SUPPORT	0
#define UINT13_SUPPORT	1
#define USB_I13_DRIVER_VERSION	0x1
#define VirtualSerial_SUPPORT	0
#define FxnChangeSKUType_SUPPORT	1
#define FxUpdateSystemInfoDxe_SUPPORT	0
#define FIXED_BOOT_ORDER_SUPPORT	1
#define BOOT_OPTION_GET_BBS_ENTRY_DEVICE_TYPE_FUNCTION	FBO_GetBbsEntryDeviceType
#define INITIAL_LEGCAY_GROUP_FUNCTION	InitLegacyGroupDefault
#define INITIAL_UEFI_GROUP_FUNCTION	InitUefiGroupDefault
#define USBKEY_RANGE_SIZE	0x7d00
#define SETUP_RUNTIME_IFR_PROCESSING	1
#define FIXED_BOOT_SWAP_POLICY	0
#define FIXED_BOOT_DISPLAY_DEVICE_NAME_IN_SETUP	1
#define TSE_SAVE_DISABLED_BBS_DEVICEPATH	0
#define TSE_LOAD_OPTION_HIDDEN	1
#define FBO_USE_BOOT_OPTION_NUMBER_UNI	0
#define FBO_DUAL_MODE	0
#define FBO_WTG_PRIORITY_UPDATE	1
#define FIXED_BOOT_ORDER_GROUP_MAX_NUM	0x12
#define FIXED_BOOT_ORDER_TOTAL_DEVICES_MAX_NUM	0x240
#define BcpBootOrder_SUPPORT	0
#define FBO_TRACE_LEVEL	0xffffffff
#define FBO_ETHERNET_DEFAULT_PRIORITY_POLICY	0
#define ADJUST_GROUP_PRIORITY_BY_BOOTORDER	0
#define ADJUST_DEVICE_PRIORITY_BY_BOOTORDER	0
#define FBO_RUNTIME_CALLBACK_REGISTRATION	1
#define DONOT_LOAD_DEFAULT_IN_SETUP	0
#define FixedBootOrderStyle_SUPPORT	0
#define DEFAULT_FIXED_BOOT_ORDER_SUPPORT	1
#define D_OR_SYMBOL	||
#define OR_SYMBOL	|
#define FBO_MULTI_HARD_DISK_GROUPS	0
#define USB_GROUP	2
#define EFI_DEVICE_IN_ONE_GROUP	0
#define PUT_SATA_TO_USB_HDD_INTO_UEFI_USB_HDD_GROUP	0
#define FBO_LEGACY_TYPE_TO_NAME	{BoTagLegacyUSBHardDisk, L"USB HDD"},{BoTagLegacyUSBCdrom, L"USB CD"},{BoTagLegacyUSBFloppy, L"USB Floppy"},{BoTagLegacyUSBKey, L"USB KEY"},{BoTagLegacyHardDisk1, L"Hard Drive1"},{BoTagLegacyHardDisk2, L"Hard Drive2"},{BoTagLegacyHardDisk3, L"Hard Drive3"},{BoTagLegacyHardDisk4, L"Hard Drive4"},{BoTagLegacyHardDisk5, L"Hard Drive5"}
#define RESTORE_FBO_VARIABLES	0
#define FboGroupForm_SUPPORT	1
#define AMIDEBUG_RX_SUPPORT	0
#define PCH_PtoSMap	0, 0, 0, 0, 1, 0, 0, 0
#define SBSMI_SUPPORT	1
#define SW_SMI_SB_ACPI_S3	0xb8
#define SB_TEMPLATE_VER	0x2
#define SB_TEMP_MMIO_BASE	0xfecd0000
#define CMOS_ADDR_PORT	0x70
#define CMOS_DATA_PORT	0x71
#define CMOS_IO_EXT_INDEX	0x72
#define CMOS_IO_EXT_DATA	0x73
#define CMOS_IO_STD_INDEX	0x74
#define CMOS_BAD_REG	0xe
#define SB_TEMP_CMOS1	0xe1
#define SB_GEN_DECODE_RANGE_1	0x0
#define SB_GEN_DECODE_RANGE_2	0x0
#define SB_GEN_DECODE_RANGE_3	0x0
#define SB_GEN_DECODE_RANGE_4	0x0
#define SB_RCBA	0xfed1c000
#define SB_RCBA_LENGTH	0x4000
#define PM_BASE_ADDRESS	0x400
#define PMBA	0x400
#define PBLK	0x410
#define PMLN	0x80
#define SW_SMI_IO_ADDRESS	0xb2
#define APCB	0xfec00000
#define APCL	0x100000
#define ACPI_SCI_INT	0x9
#define PM_SCI_ENABLE	0x1
#define ACPI_ALARM_DAY_CMOS	0xd
#define ACPI_ALARM_MONTH_CMOS	0x0
#define ACPI_CENTURY_CMOS	0x32
#define ACPI_RESET_REG_ADDRESS	0xcf9
#define ACPI_RESET_REG_TYPE	0x1
#define ACPI_RESET_REG_BITWIDTH	0x8
#define ACPI_RESET_REG_BITOFFSET	0x0
#define ACPI_RESET_REG_VALUE	0x6
#define PM1A_EVT_BLK_ADDRESS	0x400
#define PM1A_EVT_BLK_TYPE	0x1
#define PM1A_EVT_BLK_BITWIDTH	0x20
#define PM1A_EVT_BLK_BITOFFSET	0x0
#define PM1_EVT_LENGTH	0x4
#define PM1A_CNT_BLK_ADDRESS	0x404
#define PM1A_CNT_BLK_TYPE	0x1
#define PM1A_CNT_BLK_BITWIDTH	0x10
#define PM1A_CNT_BLK_BITOFFSET	0x0
#define PM1_CNT_LENGTH	0x2
#define PM1B_EVT_BLK_ADDRESS	0x0
#define PM1B_EVT_BLK_TYPE	0x1
#define PM1B_EVT_BLK_BITWIDTH	0x0
#define PM1B_EVT_BLK_BITOFFSET	0x0
#define PM1B_CNT_BLK_ADDRESS	0x0
#define PM1B_CNT_BLK_TYPE	0x1
#define PM1B_CNT_BLK_BITWIDTH	0x0
#define PM1B_CNT_BLK_BITOFFSET	0x0
#define PM2_CNT_BLK_ADDRESS	0x450
#define PM2_CNT_BLK_TYPE	0x1
#define PM2_CNT_BLK_BITWIDTH	0x8
#define PM2_CNT_BLK_BITOFFSET	0x0
#define PM2_CNT_LENGTH	0x1
#define PM_TMR_BLK_ADDRESS	0x408
#define PM_TMR_BLK_TYPE	0x1
#define PM_TMR_BLK_BITWIDTH	0x20
#define PM_TMR_BLK_BITOFFSET	0x0
#define PM_TMR_LENGTH	0x4
#define GPE0_BLK_ADDRESS	0x420
#define GPE0_BLK_TYPE	0x1
#define GPE0_BLK_BITWIDTH	0x80
#define GPE0_BLK_BITOFFSET	0x0
#define GPE0_BLK_LENGTH	0x10
#define GPE1_BLK_ADDRESS	0x0
#define GPE1_BLK_TYPE	0x1
#define GPE1_BLK_BITWIDTH	0x0
#define GPE1_BLK_BITOFFSET	0x0
#define GPE1_BLK_LENGTH	0x0
#define GPE1_BASE_OFFSET	0x0
#define HDD_POWER_LOSS_IN_S3	1
#define FACP_FLAG_S4_RTC_STS_VALID	0
#define FACP_FLAG_REMOTE_POWER_ON_CAPABLE	0
#define SB_DMI_ASPM_SUPPORT	0x0
#define RC_PORT_0	1
#define RC_PORT_1	1
#define RC_PORT_2	1
#define RC_PORT_3	1
#define RC_PORT_4	1
#define RC_PORT_5	1
#define RC_PORT_6	1
#define RC_PORT_7	1
#define GPIO_BASE_ADDRESS	0x500
#define GPBS	0x500
#define GPLN	0x80
#define SMBUS_BASE_ADDRESS	0x580
#define SMBS	0x580
#define SMBL	0x20
#define DISABLE_RMH_IN_RECOVERY	0
#define PCH_USB_DEBUG_MODE	0
#define H55_3420_USB_PORTS_WORKAROUND	0
#define SPI_BASE_ADDRESS	0x3800
#define SPI_BIOS_BAR	0xa0
#define SPI_OPCODE_WRITE_INDEX 	0x0
#define SPI_OPCODE_READ_INDEX	0x1
#define SPI_OPCODE_ERASE_INDEX	0x2
#define SPI_OPCODE_READ_S_INDEX	0x3
#define SPI_OPCODE_READ_ID_INDEX	0x4
#define SPI_OPCODE_WRITE_S_INDEX	0x5
#define SPI_OPCODE_WRITE_E_INDEX	0x7
#define SPI_OPCODE_WRITE_S_E_INDEX	0x6
#define SPI_OPCODE_TYPE_READ_NO_ADDRESS	0x0
#define SPI_OPCODE_TYPE_WRITE_NO_ADDRESS	0x1
#define SPI_OPCODE_TYPE_READ_WITH_ADDRESS	0x2
#define SPI_OPCODE_TYPE_WRITE_WITH_ADDRESS	0x3
#define SPI_MAX_TRANSFER	0x40
#define SB_PIRQ_ROUTER_VID	0x8086
#define SB_PIRQ_ROUTER_DID	0x27b8
#define MASTER_INTERRUPT_BASE	0x58
#define SLAVE_INTERRUPT_BASE	0x70
#define IDE_BASE_ADDRESS	0xffa0
#define Max_UDMA	0x5
#define PRIMARY_CHANNEL_ENABLE	1
#define PRIMARY_MASTER_DRIVE_ENABLE	1
#define PRIMARY_SLAVE_DRIVE_ENABLE	1
#define SECONDARY_CHANNEL_ENABLE	1
#define SECONDARY_MASTER_DRIVE_ENABLE	1
#define SECONDARY_SLAVE_DRIVE_ENABLE	1
#define BUSMASTER_ENABLE	1
#define DEFAULT_IDE_MODE	0x4
#define OEM_USB_PER_PORT_DISABLE_SUPPORT	1
#define OEM_USB_PER_CONTROLLER_DISABLE_SUPPORT	1
#define SB_WAKEUP_TYPE_FN	1
#define SW_SMI_ACPI_ENABLE	0xa0
#define SW_SMI_ACPI_DISABLE	0xa1
#define NB_DEVICE_REGS_RC_DEFINITION_SUPPORT	1
#define NB_DEVICE_REGS_RC_DEFINITION_HEADER	<GrantleySocketPkg\Include\Iio\IioRegs.h>
#define IOH1_ID	0x0
#define IOH2_ID	0x1
#define IOH3_ID	0x2
#define IOH4_ID	0x3
#define PCIEX_BASE_ADDRESS	0x80000000
#define PCIEX_LENGTH	0x10000000
#define NB_IOxAPIC_SUPPORT	1
#define PCI_OUT_OF_RESOURCE_SETUP_SUPPORT	1
#define PCI_OUT_OF_RESOURCE_FORM_MAIN	1
#define DsmAsl_SUPPORT	1
#define USB_XHCI	0x1
#define XHCI_PCI_DEVICES	{0xA0, 0x30}
#define USB_UHCI	0x0
#define USB_EHCI	0x2
#define USB_OHCI	0x0
#define UHCI_PCI_DEVICES	{0xD0, 0}, {0xD1, 0}, {0xD2, 0}, {0xD3, 0}, {0xE8, 0}, {0xE9, 0}, {0xEA, 0}, {0xEB, 0}, {0xEC, 0}
#define EHCI_PCI_DEVICES	{0xD0, 0x20}, {0xE8, 0x20}
#define PEI_EHCI_SUPPORT	1
#define PEI_XHCI_SUPPORT	0
#define PEI_EHCI_PCI_BDFS	{0x1A0000, 0x1D0000}
#define PEI_EHCI_MEM_BASE_ADDRESSES	{0x80000000+0x10000000, 0x80000000+0x10001000}
#define PEI_XHCI_MMIOBASE	0xc3ff0000
#define SMM_CACHE_SUPPORT	1
#define ACPI_PM_PROFILE	0x4
#define FACP_FLAG_USE_PLATFORM_CLOCK	0x1
#define MPS_TABLE_SUPPORT	1
#define AHCI_CONTROLLER_COUNT	0x2
#define AMI_COMPATIBILITY_PKG_VERSION	0x13
#define FPT_LENGTH	0x1000
#define MFSB_START	0x12000
#define MFSB_LENGTH	0x10000
#define SCA_START	0x22000
#define SCA_LENGTH	0x10000
#define FTPR_START	0x32000
#define FTPR_LENGTH	0x20000
#define MFS_START	0x52000
#define MFS_LENGTH	0x40000
#define OPR1_START	0x92000
#define OPR1_LENGTH	0x200000
#define OPR2_START	0x292000
#define OPR2_LENGTH	0x0
#define PORT_MULTIPLIER_SUPPORT	0
#define CRB_SUPPORT	1
#define RESERVED_PAGE_ROUTE	1
#define NCPU	0x10
#define CURSOR_BLINK_ENABLE	0
#define Shell_SUPPORT	1
#define BootOption_x64	1
#define SIO1_SERIAL_PORT1_PRESENT	0
#define CPU_MAX_IO_SIZE	0x10000
#define MEMORY_ERROR_INFO	0
#define ME_SECOVR_MEI_MSG_SUPPORT	0
#define CRB_OUT_OF_RESOURCE_SUPPORT	1
#define BoardPciRes_SUPPORT	1
#define MAX_PCIDEVICES_DISABLE_COUNT	0x32
#define MAX_SYSTEM_RESET_RETRYCOUNT_ON_RESOURCE_ERROR	0x14
#define NVRAM_RT_GARBAGE_COLLECTION_SUPPORT	1
#define OPROM_MAX_ADDRESS	0xe5fff
#define FDT_LOCK_ENABLE	0
#define FV_MAIN_SIZE	0x4cf000
#define RECOVERY_ROM	"4E4C221A.rom"
#define AMI_ROM_LAYOUT_FV_BB_ADDRESS	0xffda0000
#define AMI_ROM_LAYOUT_FV_BB_OFFSET	0x5a0000
#define AMI_ROM_LAYOUT_FV_BB_SIZE	0x260000
#define AMI_ROM_LAYOUT_FV_MAIN_ADDRESS	0xff8a0000
#define AMI_ROM_LAYOUT_FV_MAIN_OFFSET	0xa0000
#define AMI_ROM_LAYOUT_FV_MAIN_SIZE	0x4cf000
#define AMI_ROM_LAYOUT_NVRAM_ADDRESS	0xff800000
#define AMI_ROM_LAYOUT_NVRAM_OFFSET	0x0
#define AMI_ROM_LAYOUT_NVRAM_SIZE	0x40000
#define HPET_SUPPORT	1
#define TBT_HotPlugEvt	0xe
#define MAX_EXTRA_BUS_RESERVED	0x7
#define MAX_PCIE_MEM_RESERVED	0x4b0
#define MAX_PCIE_PF_MEM_RESERVED	0x4b0
#define MAX_PCIE_IO_RESERVED	0x14
#define EXTRA_RESERVED_BYTES	0x1400
#define CRB_REPORT_TSEG_TO_E820_TABLE	1
#define CODE_CACHE_SIZE	0x260000
#define CRB_SWSMI	0xbf
#define PROJECT_MINOR_VERSION	0x18
#define TRAD_BIOS_ENABLE	1
#define ULT_BIOS_ENABLE	0
#define SUS_WELL_RESTORE_ENABLE	0
#define RSTE_TESTING	0
#define SERVER_BIOS_ENABLE	1
#define SPARING_SCRATCHPAD_ENABLE	1
#define NVDIMM_ENABLE	0
#define NVMEM_ENABLE	0
#define C2FDxe_SUPPORT	0
#define CRB_FLAG_ENABLE	1
#define SV_BIOS_ENABLE	0
#define SOFTSDV_BIOS_ENABLE	0
#define DEBUG_FLAGS_ENABLE	0
#define PERFORMANCE_ENABLE	0
#define SPLIT_RECOVERY_FV	0
#define GRT_RF_PO_ENABLE	0
#define ADSP_ENABLE	0
#define SERIAL_IO_ENABLE	0
#define USB_PRECONDITION_ENABLE	1
#define WDT_SUPPORT_ENABLE	1
#define SECURE_BOOT_ENABLE	0
#define STORAGE_FEATURE_EN	0
#define PCH_SERVER_BIOS_ENABLE	1
#define PFAT_EC_ENABLE	0
#define SDP_PLATFORM	0
#define PPV_PLATFORM	0
#define BTG_ENABLE	0
#define DEBUG_MODE	0
#define INTEL_TXT_SUPPORT	1
#define FORCE_COMMON_MODE_FOR_DEVICES	1
#define AGGRESSIVELY_JOINED_E820_ENTRIES	1
#define FLASH_BLOCK_SIZE	0x1000
#define NVRAM_SIZE	0x40000
#define FW_VERSION_GUID	{0xb908c899, 0x76fd, 0x4bb9, {0x98, 0x08, 0x0c, 0x9d, 0xf4, 0x0e, 0x43, 0x1f}}
#define HOTPLUG_SUPPORT	0
#define UHCI_EMUL_PCI_DEVICES	{0xF8, 0, 0x01, 0x06, 0x94}
#define SMBIOS_DMIEDIT_DATA_LOC	0x2
#define ISA_IRQ_MASK	0xe305
#define ISA_DMA_MASK	0x10
#define FV_WHEA_BASE	0xff880000
#define FORCE_RECOVERY	0
#define FLASH_BASE	0xff800000
#define FV_BB_SIZE	0x260000
#define FV_BB_BASE	0xffda0000
#define FLASH_SIZE	0x800000
#define SW_SMI_PSTATE_CNT	0x0
#define SW_SMI_CST_CNT	0x0
#define LOCAL_APIC_BASE	0xfee00000
#define A2_MEMORY_SOCKETS	0x8
#define NUMBER_CPU_SOCKETS	0x2
#define SHOW_CHIPSET_FORMSET	0
#define NO_OF_PROCESSOR_SOCKETS	0x2
#define NO_OF_PHYSICAL_MEMORY_ARRAY	0x2
#define BIOS_LANGUAGE_INFO	1
#define TYPE16_STRUCTURE	0
#define CPU0_CHANNELS_PER_SOCKET	0x4
#define CPU0_DIMMS_PER_CHANNEL	0x2
#define CPU0_TYPE17_INFO	1, 1, 1, 1, 2
#define CPU1_CHANNELS_PER_SOCKET	0x4
#define CPU1_DIMMS_PER_CHANNEL	0x2
#define CPU1_TYPE17_INFO	1, 1, 1, 1, 2
#define CPU2_CHANNELS_PER_SOCKET	0x0
#define CPU2_DIMMS_PER_CHANNEL	0x0
#define CPU2_TYPE17_INFO	0, 0, 0, 0, 0
#define CPU3_CHANNELS_PER_SOCKET	0x0
#define CPU3_DIMMS_PER_CHANNEL	0x0
#define CPU3_TYPE17_INFO	0, 0, 0, 0, 0
#define A1_MEMORY_SOCKETS	0x8
#define AMITSE_ROOT_PAGE_ORDER_SUPPORT	1
#define RECOVERY_MAIN	1
#define VFR_FORMID_INTELRCSETUP	1
#define USBDebugPort_BaseAddresDecodedBeforeQPI	0xfedd0000
#define GPIO0_CONFIG	0x300
#define GPIO1_CONFIG	0x1
#define GPIO2_CONFIG	0x302
#define GPIO3_CONFIG	0x303
#define GPIO4_CONFIG	0x304
#define GPIO5_CONFIG	0x305
#define GPIO6_CONFIG	0x6
#define GPIO7_CONFIG	0x7
#define GPIO9_CONFIG	0x9
#define GPIO10_CONFIG	0xa
#define GPIO11_CONFIG	0x50b
#define GPIO13_CONFIG	0x30d
#define GPIO14_CONFIG	0xb0e
#define GPIO15_CONFIG	0x30f
#define GPIO16_CONFIG	0x510
#define GPIO17_CONFIG	0x11
#define GPIO18_CONFIG	0x312
#define GPIO19_CONFIG	0x513
#define GPIO20_CONFIG	0x514
#define GPIO21_CONFIG	0x315
#define GPIO22_CONFIG	0x16
#define GPIO24_CONFIG	0x318
#define GPIO26_CONFIG	0x51a
#define GPIO27_CONFIG	0x31b
#define GPIO28_CONFIG	0x51c
#define GPIO29_CONFIG	0x31d
#define GPIO30_CONFIG	0x31e
#define GPIO31_CONFIG	0x31f
#define GPIO32_CONFIG	0x520
#define GPIO33_CONFIG	0x321
#define GPIO35_CONFIG	0x523
#define GPIO36_CONFIG	0x324
#define GPIO37_CONFIG	0x325
#define GPIO38_CONFIG	0x26
#define GPIO39_CONFIG	0x27
#define GPIO40_CONFIG	0x28
#define GPIO41_CONFIG	0x29
#define GPIO42_CONFIG	0x2a
#define GPIO43_CONFIG	0x2b
#define GPIO44_CONFIG	0x52c
#define GPIO45_CONFIG	0x52d
#define GPIO46_CONFIG	0x32e
#define GPIO48_CONFIG	0x30
#define GPIO49_CONFIG	0x331
#define GPIO50_CONFIG	0x32
#define GPIO51_CONFIG	0x33
#define GPIO52_CONFIG	0x34
#define GPIO53_CONFIG	0x35
#define GPIO54_CONFIG	0x36
#define GPIO55_CONFIG	0x337
#define GPIO56_CONFIG	0x338
#define GPIO57_CONFIG	0x339
#define GPIO58_CONFIG	0x3a
#define GPIO59_CONFIG	0x3b
#define GPIO60_CONFIG	0x3c
#define GPIO61_CONFIG	0x13d
#define GPIO62_CONFIG	0x3e
#define GPIO63_CONFIG	0x3f
#define GPIO67_CONFIG	0x43
#define GPIO68_CONFIG	0x44
#define GPIO69_CONFIG	0x45
#define GPIO75_CONFIG	0x4b
#define MAX_PEI_PERF_LOG_ENTRIES	0x1c
#define INTELRCSETUP_HiiValidateSettings	0
#define PCI_SETUP_USE_APTIO_4_STYLE	1
#define SIO_SETUP_USE_APTIO_4_STYLE	1
#define MICROCODE_SPLIT_BB_UPDATE	1
#define NVRAM_SMI_SUPPORT	1
#define CHECK_FOR_LOOPBACK_DEVICE	1
#define DYNAMIC_MMCFG_BASE_SUPPORT	0
#define FWCAPSULE_MAX_HDR_SIZE	0x800
#define FWCAPSULE_IMAGE_SIZE	0x801000
#define IGNORE_IMAGE_ROLLBACK	1
#define PLATFORM_TYPE	0
#define FxOverridePkg_SUPPORT	1
#define SHELL_GROUP_SUPPORT	1
#define VIRTUAL_SERIAL_DEVICE2_UID	0x0
#define VIRTUAL_SERIAL_DEVICE2_BASE_ADDRESS	0x0
#define VIRTUAL_SERIAL_DEVICE2_IRQ	0x0
#define BMC_LAN_COUNT	0x1
#define FPT_START	0x11000
#define REFLASH_UPDATE_BOOT_BLOCK	1
#define SETUP_ALT_ENTRY_SCAN	EFI_SCAN_F2
#define FIXED_BOOT_ORDER_SUBMENU_MAX_NUM	0x20
#define AST2400_SERIAL_PORT3_PRESENT	0
#define AST2400_SERIAL_PORT4_PRESENT	0
#define AST2400_KEYBOARD_PRESENT	0
#define AST2400_MOUSE_PRESENT	0
#define AST2400_SWC_PRESENT	0
#define AST2400_GPIO_PORT_PRESENT	0
#define AST2400_CONFIG_INDEX	0x4e
#define AST2400_CONFIG_DATA	0x4f
#define RT_ACCESS_SUPPORT_IN_HPKTOOL	1
#define OEM_MANF_ID	0x0
#define Foxconn_SUPPORT	1
#define PROJECT_BOOTLEG_SUPPORT	0
#define SKU_NUM	0x2
#define PROJECT_BUILD_SKU	B
#define CUSTOMER_SKU	A
#define PROJECT_MAJOR_VERSION	0x15
#define PROJECT_TAG	4E4C2
#define BIOS_TAG	4E4C221A
#define BIOS_SIGNON_MESSAGE2	BIOS Date: $(TODAY) $(NOW) Ver: $(BIOS_TAG)
#define Thor_SUPPORT	1
#define KBC_SUPPORT	0
#define DEFAULT_PXE_OPROM_POLICY	0x2
#define DEFAULT_MASS_STORAGE_OPROM_POLICY	0x2
#define SETUP_BBS_POPUP_ENABLE	1
#define FV_GPNV_SIZE	0x10000
#define FV_ERROR_LOGGING_BASE	0xff890000
#define FV_MAIN_OFFSET	0xa0000
#define OEM_ACTIVATION_TABLE_ADDRESS	0xffd0f000
#define SETUP_HIDE_SUPPORT	1
#define REFLASH_INTERACTIVE	0
#define FIXED_BOOT_INCLUDE_DISABLED_OPTION	0
#define EDK_1_05_RETRIEVE_DATA	1
#define BUILD_UEFI_BOOT_NAME_BY_DP	1
#define LOAD_DEFAULTS_ON_CMOS_CLEAR	1
#define DEFAULT_BOOT_TIMEOUT	0x3
#define PCI_EXPRESS_GEN2_SUPPORT	0
#define DEFAULT_WAIT_BMC_TIMEOUT	0x32
#define DEFAULT_ACPI_SPCR_CONSOLE_REDIRECTION_ENABLE	0
#define POPUP_MENU_SHOW_ALL_BBS_DEVICES	1
#define S3NvramSave_SUPPORT	1
#define DRIVER_HEALTH_SUPPORT	0
#define TSE_BOOT_NOW_IN_BOOT_ORDER	1
#define SETUP_PASSWORD_NON_CASE_SENSITIVE	0
#define OEM_SEL_SUPPORT	0
#define IPMI_SMM_KCS_COMMAND_PORT_READ_RETRY_COUNTER	0x7d0
#define IPMI_KCS_COMMAND_PORT_READ_RETRY_COUNTER	0x2710
#define IPMI_KCS_DELAY_PER_RETRY	5 * 100
#define SMBIOS_PRESERVE_NVRAM	0
#define NEVER_RESTRICT_GLOBAL_VAR	1
#define PSU_REDUNDANCY_SUPPORT	0
#define OEM_NMI_SUPPORT	1
#define POWER_RESTORE_POLICY_SUPPORT	0
#define DEFAULT_NUMA_ENABLED	0
#define DEFAULT_CPU_PM_PROMPT	1
#define DEFAULT_TURBO_MODE_ENABLED	0
#define DEFAULT_CPU_C_STATE_ENABLED	0
#define DEFAULT_CPU_C6_ENABLED	0
#define DEFAULT_WHEA_ENABLED	1
#define DEFAULT_QPI_LINKL0P_ENABLED	0
#define DEFAULT_OEM_BOOT_ORDER	1
#define F12_Hotkey_Support	1
#define SETUP_OEM_KEY1_ENABLE	1
#define SETUP_OEM_KEY1_SCAN	EFI_SCAN_F12
#define SETUP_OEM_KEY1_EFIKEY	0x00
#define NetBootHotKey_SUPPORT	1
#define PRODUCT_NAME_WITH_MODEL_NO	0
#define UPDATE_UUID_FOLLOW_FRU	0
#define SIO_VIRTUAL_PORT_SUPPORT	0
#define TOTAL_SIO_SERIAL_PORTS	0x2
#define AST2400_SERIAL_PORT2_PRESENT	1
#define DEBUG_COM_PORT_ADDR	0x2f8
#define COM1_DEFAULT_CONSOLE_REDIRECTION_ENABLE	1
#define DEFAULT_COM_PORT_FOR_LEGACY	1
#define AST2400_SERIAL_PORT2_BASE_ADDRESS	0x2f8
#define SHOW_CPU_MWAIT_MONITOR_ITEM	1
#define NUM_DIMMSLOT_PERCHANNEL	0x2
#define REPORT_MEM_CONFIG_TO_BMC	1
#define CSM_DEFAULT_VMODE_SWITCHING	0x1
#define DISPLAY_ALL_DIMM_INFO	1
#define TSE_SUPPORT_NATIVE_RESOLUTION	0
#define DEFAULT_TERMINAL_TYPE_SETTING	0x0
#define DEFAULT_PROCESSOR_C1E_ENABLED	0
#define DiPM_SUPPORT	0
#define REPORT_SYSTEM_CONFIGURATION_TO_BMC	1
#define ME_FLASH_OVERRIDE	1
#define IPMI_BOOT_DONOT_USE_BOOTNEXT	1
#define NETBOOT_ON_READYTOBOOT	1
#define NUMA_CMOS_INDEX	0x50
#define RESET_COUNTER_CMOS_INDEX	0x51
#define DEFAULT_HYPER_THREADING_ENABLED	1
#define TIME_SYNCH_SEL_ENABLE	1
#define BOOT_FLOW_NORMAL_LAUNCH_DEFAULT_BOOTIMAGE	0
#define PATCH_FOR_BMC_USB_VM_NAME	0x1
#define SETUP_SHOW_ALL_BBS_DEVICES	1
#define Foxconn_Setup_Debug	0
#define MAX_ERROR_MANAGER_NVRAM_VARIABLE_SIZE	0x1000
#define NVRAM_SMI_FULL_PROTECTION	1
#define GPIO12_CONFIG	0x30c
#define GPIO23_CONFIG	0x517
#define GPIO34_CONFIG	0x322
#define GPIO47_CONFIG	0x32f
#define GPIO64_CONFIG	0x340
#define GPIO65_CONFIG	0x341
#define GPIO66_CONFIG	0x342
#define GPIO70_CONFIG	0x346
#define GPIO71_CONFIG	0x347
#define GPIO72_CONFIG	0x348
#define GPIO73_CONFIG	0x349
#define GPIO74_CONFIG	0x4a
#define GPIO25_CONFIG	0x1119
#define GPIO8_CONFIG	0xb08
#define SMBIOS_TYPE_4_MAX_SPEED	0xe74
#define NUMBER_OF_SYSTEM_SLOTS	0xa
#define ONBOARD_DEVICE_INFO	0
#define NUMBER_OF_SYSTEM_CONFIG_STRINGS	0x6
#define VOLTAGE_PROBE_INFO	0
#define COOLING_DEVICE_INFO	0
#define TEMPERATURE_PROBE_INFO	0
#define ELECTRICAL_PROBE_INFO	0
#define MANAGEMENT_DEVICE_INFO	0
#define SYSTEM_POWER_SUPPLY_INFO	0
#define ONBOARD_DEVICE_EXTENDED_INFO	1
#define ONBOARD_DEVICE_EXT_COUNT	0x8
#define USBFDD_GROUP_SUPPORT	0
#define USBKEY_GROUP_SUPPORT	0
#define USBLAN_GROUP_SUPPORT	0
#define OEM_PSU_POLICY_SUPPORT	1
#define OEM_DXE_Driver_Support	1
#define MOD_BIOS_CONFIG_OVER_BMC_SUPPORT	1
#define Ali_806_SUPPORT	0
#define Ali_1218_SUPPORT	1
#define FITC_NM_FILE_NAME	Thor_SPS_NM_20160106A_for_Ali_1218
#define HandleLastbootError_Support	0
#define SERIAL_DBG_MSG	1
#define DEFAULT_CORRECTABLE_ERROR_THRESHOLD	0x1f4
#define OEM_SEL_LOG_SUPPORT	0x1
#define DEFAULT_CPU_EIST_ENABLED	0
#define SHOW_UNCORE_FREQ_SCALING	1
#define DEFAULT_CLUSTER_ON_DIE_EN	1
#define DEFAULT_EARLY_SNOOP_EN	1
#define DEFAULT_VALUE_AFTER_G3	1
#define DEFAULT_MWAIT_MONITOR_ITEM	0
#define OEM_SEL_DEFINITION_FOR_ALI	1
#define OEM_SENSOR_NUM_DEFINITION_FOR_ALI_1218	1
#define DEFAULT_DIRECT_CACHE_ACCESS	0
#define SHOW_BOOT_PERFORMANCE_STATE	1
#define DEFAULT_VALUE_PACKAGE_CSTATE	0
#define DEFAULT_ACPI_T_STATE	0
#define DEFAULT_SET_THORTTLING_MODE	1
#define SHOW_SOCKET_INTERLEAVE_BELOW4GB	1
#define DEFAULT_PATROL_SCRUB_INTERVAL	0
#define DEFAULT_DEMAND_SCRUB	0
#define SETUP_COMPORT_CONFIG_SELECT	0
#define DEFAULT_FRB2_TIMER_ENABLED	1
#define CHANGE_ONBOARD_HDD_FIRST	0
#define INFORM_BMC_CATCH_QPI_MRC_DEBUG_MESSAGE	0
#define DEFAULT_ENERGY_PERF_BIAS_SETTING	0x2
#define NCSI_SELECT_SUPPORT	0
#define BMC_WARM_RESET_SUPPORT	0
#define DEFAULT_SMART_SELFTEST	0x0
#define HIDE_USB_HISPEED_SUPPORT_SETUP_QUESTION	1
#define CPU0_PCIEPort1aCTLE	0x2
#define CPU0_PCIEPort1bCTLE	0x2
#define CPU0_PCIEPort2aCTLE	0x1e
#define CPU0_PCIEPort2bCTLE	0x1e
#define CPU0_PCIEPort2cCTLE	0x1e
#define CPU0_PCIEPort2dCTLE	0x1e
#define CPU0_PCIEPort3aCTLE	0x1b
#define CPU0_PCIEPort3bCTLE	0x1b
#define CPU0_PCIEPort3cCTLE	0x1e
#define CPU0_PCIEPort3dCTLE	0x1e
#define CPU1_PCIEPort1aCTLE	0xc
#define CPU1_PCIEPort1bCTLE	0xc
#define CPU1_PCIEPort2aCTLE	0x1e
#define CPU1_PCIEPort2bCTLE	0x1e
#define CPU1_PCIEPort2cCTLE	0x1e
#define CPU1_PCIEPort2dCTLE	0x1e
#define CPU1_PCIEPort3aCTLE	0x1b
#define CPU1_PCIEPort3bCTLE	0x1b
#define CPU1_PCIEPort3cCTLE	0x0
#define CPU1_PCIEPort3dCTLE	0x0
#define QpiSck0Lnk0TXEQ	0x2c36353f
#define QpiSck0Lnk1TXEQ	0x3038373f
#define QpiSck1Lnk0TXEQ	0x3038373f
#define QpiSck1Lnk1TXEQ	0x343a393f
#define QpiSck0Lnk0CTLE	0x6
#define QpiSck0Lnk1CTLE	0x1b
#define QpiSck1Lnk0CTLE	0x1b
#define QpiSck1Lnk1CTLE	0x1e
#define PRESERVE_EFIBOOTORDER	0
#define Baidu_SUPPORT	0
#define Generic_SUPPORT	0
#endif

//-------- DO NOT EDIT THIS FILE --------
//
// FILE WAS GENERATED AUTOMATICALY USING AMISDL v7.04.0230 (ËÄÔÂ 25 2018,16:31:32)
//
//-------- DO NOT EDIT THIS FILE --------
//****************************************************************************
//****************************************************************************
//**                                                                        **
//**         (C)Copyright 1985 - 2018, American Megatrends, Inc.            **
//**                                                                        **
//**                          All Rights Reserved.                          **
//**                                                                        **
//**                    5555 Oakbrook Pkwy, Norcross, GA 30092              **
//**                                                                        **
//**                          Phone (770)-246-8600                          **
//**                                                                        **
//****************************************************************************
//****************************************************************************
