;redcode
;assert 1
	SPL 0, <332
	SUB #10, <462
	SLT 300, 90
	SPL 771, @-725
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, 320
	SPL 771, @-725
	JMP 93, #120
	MOV -7, <-20
	SUB 0, 900
	SLT @127, 106
	SLT @127, 106
	SUB -1, 46
	SUB -1, 46
	SUB #10, <462
	SPL 201, @0
	MOV 109, -12
	MOV 109, -12
	MOV 109, -12
	ADD @20, @10
	CMP -1, <-20
	SUB -7, <-20
	SUB 21, 809
	SUB #77, @72
	SUB #10, <462
	SLT 102, 620
	JMP <2, -1
	SLT 102, 610
	SUB 21, 809
	SUB 21, 809
	SLT 102, 610
	JMN 102, 610
	SUB #2, -201
	SPL 771, @-725
	SUB 100, -19
	SUB #10, <462
	SUB #10, <462
	SUB #10, <462
	SLT 102, 620
	SUB #10, <462
	SPL 201, @0
	SUB @127, 106
	JMP 93, #120
	ADD @20, @10
	JMP @10, @262
	SPL 201, @0
	MOV -7, <-20
	SLT 300, 90
	SLT 300, 90
	SPL 771, @-725
	SLT 300, 90
