// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module FrontendTLB(
  input         clock,
                reset,
                io_clients_0_req_valid,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input  [33:0] io_clients_0_req_bits_tlb_req_vaddr,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input         io_clients_0_req_bits_status_debug,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
                io_clients_0_req_bits_status_mxr,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  output        io_clients_0_resp_miss,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  output [31:0] io_clients_0_resp_paddr,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input         io_clients_1_req_valid,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input  [33:0] io_clients_1_req_bits_tlb_req_vaddr,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input         io_clients_1_req_bits_status_debug,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
                io_clients_1_req_bits_status_mxr,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  output        io_clients_1_resp_miss,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  output [31:0] io_clients_1_resp_paddr,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  output [20:0] io_ptw_0_req_bits_bits_addr,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  output        io_ptw_0_req_bits_bits_need_gpa,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
                io_ptw_0_req_bits_bits_vstage1,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
                io_ptw_0_req_bits_bits_stage2,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input         io_ptw_0_pmp_0_cfg_l,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input  [1:0]  io_ptw_0_pmp_0_cfg_a,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input         io_ptw_0_pmp_0_cfg_w,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
                io_ptw_0_pmp_0_cfg_r,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input  [29:0] io_ptw_0_pmp_0_addr,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input  [31:0] io_ptw_0_pmp_0_mask,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input         io_ptw_0_pmp_1_cfg_l,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input  [1:0]  io_ptw_0_pmp_1_cfg_a,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input         io_ptw_0_pmp_1_cfg_w,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
                io_ptw_0_pmp_1_cfg_r,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input  [29:0] io_ptw_0_pmp_1_addr,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input  [31:0] io_ptw_0_pmp_1_mask,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input         io_ptw_0_pmp_2_cfg_l,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input  [1:0]  io_ptw_0_pmp_2_cfg_a,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input         io_ptw_0_pmp_2_cfg_w,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
                io_ptw_0_pmp_2_cfg_r,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input  [29:0] io_ptw_0_pmp_2_addr,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input  [31:0] io_ptw_0_pmp_2_mask,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input         io_ptw_0_pmp_3_cfg_l,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input  [1:0]  io_ptw_0_pmp_3_cfg_a,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input         io_ptw_0_pmp_3_cfg_w,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
                io_ptw_0_pmp_3_cfg_r,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input  [29:0] io_ptw_0_pmp_3_addr,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input  [31:0] io_ptw_0_pmp_3_mask,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input         io_ptw_0_pmp_4_cfg_l,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input  [1:0]  io_ptw_0_pmp_4_cfg_a,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input         io_ptw_0_pmp_4_cfg_w,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
                io_ptw_0_pmp_4_cfg_r,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input  [29:0] io_ptw_0_pmp_4_addr,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input  [31:0] io_ptw_0_pmp_4_mask,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input         io_ptw_0_pmp_5_cfg_l,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input  [1:0]  io_ptw_0_pmp_5_cfg_a,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input         io_ptw_0_pmp_5_cfg_w,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
                io_ptw_0_pmp_5_cfg_r,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input  [29:0] io_ptw_0_pmp_5_addr,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input  [31:0] io_ptw_0_pmp_5_mask,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input         io_ptw_0_pmp_6_cfg_l,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input  [1:0]  io_ptw_0_pmp_6_cfg_a,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input         io_ptw_0_pmp_6_cfg_w,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
                io_ptw_0_pmp_6_cfg_r,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input  [29:0] io_ptw_0_pmp_6_addr,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input  [31:0] io_ptw_0_pmp_6_mask,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input         io_ptw_0_pmp_7_cfg_l,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input  [1:0]  io_ptw_0_pmp_7_cfg_a,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input         io_ptw_0_pmp_7_cfg_w,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
                io_ptw_0_pmp_7_cfg_r,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input  [29:0] io_ptw_0_pmp_7_addr,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input  [31:0] io_ptw_0_pmp_7_mask,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  output        io_exp_0_interrupt,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  input         io_exp_0_flush_retry,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
                io_exp_0_flush_skip,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
  output        io_counter_event_signal_16,	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
                io_counter_event_signal_17	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14]
);

  reg         tlbArbOpt_io_in_1_valid_REG;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:130:27]
  reg         tlbArbOpt_io_in_0_valid_REG;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:130:27]
  wire        _tlbArbOpt_io_in_0_ready;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:107:50]
  wire        _tlbArbOpt_io_in_1_ready;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:107:50]
  wire        _tlbArbOpt_io_out_valid;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:107:50]
  wire [33:0] _tlbArbOpt_io_out_bits_tlb_req_vaddr;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:107:50]
  wire [4:0]  _tlbArbOpt_io_out_bits_tlb_req_cmd;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:107:50]
  wire        _tlbArbOpt_io_out_bits_status_debug;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:107:50]
  wire        _tlbArbOpt_io_out_bits_status_mxr;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:107:50]
  wire [31:0] _tlbs_0_io_resp_paddr;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:102:39]
  reg         last_translated_valid;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:118:40]
  reg  [32:0] last_translated_vpn;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:119:38]
  reg  [31:0] last_translated_ppn;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:120:38]
  wire        tlbReqFire = _tlbArbOpt_io_in_0_ready & tlbArbOpt_io_in_0_valid_REG;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:107:50, :130:27, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  reg  [33:0] tlbArbOpt_io_in_0_bits_REG_tlb_req_vaddr;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:131:22]
  reg         tlbArbOpt_io_in_0_bits_REG_status_debug;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:131:22]
  reg         tlbArbOpt_io_in_0_bits_REG_status_mxr;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:131:22]
  reg  [31:0] io_clients_0_resp_paddr_REG;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:147:35]
  reg         io_clients_0_resp_miss_REG;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:148:35]
  reg         last_translated_valid_1;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:118:40]
  reg  [32:0] last_translated_vpn_1;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:119:38]
  reg  [31:0] last_translated_ppn_1;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:120:38]
  wire        tlbReqFire_1 = _tlbArbOpt_io_in_1_ready & tlbArbOpt_io_in_1_valid_REG;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:107:50, :130:27, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  reg  [33:0] tlbArbOpt_io_in_1_bits_REG_tlb_req_vaddr;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:131:22]
  reg         tlbArbOpt_io_in_1_bits_REG_status_debug;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:131:22]
  reg         tlbArbOpt_io_in_1_bits_REG_status_mxr;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:131:22]
  reg  [31:0] io_clients_1_resp_paddr_REG;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:147:35]
  reg         io_clients_1_resp_miss_REG;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:148:35]
  wire        _GEN = io_exp_0_flush_retry | io_exp_0_flush_skip;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:25:49]
  wire        l0_tlb_hit = last_translated_valid & io_clients_0_req_bits_tlb_req_vaddr[33:12] == {1'h0, last_translated_vpn[32:12]};	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14, :102:39, :104:20, :118:40, :119:38, :122:{44,79,100,125}]
  wire        l0_tlb_hit_1 = last_translated_valid_1 & io_clients_1_req_bits_tlb_req_vaddr[33:12] == {1'h0, last_translated_vpn_1[32:12]};	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14, :102:39, :104:20, :118:40, :119:38, :122:{44,79,100,125}]
  always @(posedge clock) begin
    if (reset) begin
      last_translated_valid <= 1'h0;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14, :102:39, :104:20, :118:40]
      last_translated_vpn <= 33'h0;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:119:38]
      last_translated_ppn <= 32'h0;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:120:38]
      last_translated_valid_1 <= 1'h0;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:95:14, :102:39, :104:20, :118:40]
      last_translated_vpn_1 <= 33'h0;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:119:38]
      last_translated_ppn_1 <= 32'h0;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:120:38]
    end
    else begin
      last_translated_valid <= ~_GEN & (tlbReqFire | last_translated_valid);	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:25:49, :118:40, :133:44, :134:29, :139:31, :140:29, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      if (tlbReqFire) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35]
        last_translated_vpn <= tlbArbOpt_io_in_0_bits_REG_tlb_req_vaddr[32:0];	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:119:38, :131:22, :135:27]
        last_translated_ppn <= _tlbs_0_io_resp_paddr;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:102:39, :120:38]
      end
      last_translated_valid_1 <= ~_GEN & (tlbReqFire_1 | last_translated_valid_1);	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:25:49, :118:40, :133:44, :134:29, :139:31, :140:29, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      if (tlbReqFire_1) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35]
        last_translated_vpn_1 <= tlbArbOpt_io_in_1_bits_REG_tlb_req_vaddr[32:0];	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:119:38, :131:22, :135:27]
        last_translated_ppn_1 <= _tlbs_0_io_resp_paddr;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:102:39, :120:38]
      end
    end
    tlbArbOpt_io_in_0_valid_REG <= io_clients_0_req_valid & ~l0_tlb_hit;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:122:44, :130:{27,45,48}]
    tlbArbOpt_io_in_0_bits_REG_tlb_req_vaddr <= io_clients_0_req_bits_tlb_req_vaddr;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:131:22]
    tlbArbOpt_io_in_0_bits_REG_status_debug <= io_clients_0_req_bits_status_debug;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:131:22]
    tlbArbOpt_io_in_0_bits_REG_status_mxr <= io_clients_0_req_bits_status_mxr;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:131:22]
    io_clients_0_resp_paddr_REG <= {last_translated_ppn[31:12], io_clients_0_req_bits_tlb_req_vaddr[11:0]};	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:120:38, :123:{27,48,91}, :147:35]
    io_clients_0_resp_miss_REG <= l0_tlb_hit;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:122:44, :148:35]
    tlbArbOpt_io_in_1_valid_REG <= io_clients_1_req_valid & ~l0_tlb_hit_1;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:122:44, :130:{27,45,48}]
    tlbArbOpt_io_in_1_bits_REG_tlb_req_vaddr <= io_clients_1_req_bits_tlb_req_vaddr;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:131:22]
    tlbArbOpt_io_in_1_bits_REG_status_debug <= io_clients_1_req_bits_status_debug;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:131:22]
    tlbArbOpt_io_in_1_bits_REG_status_mxr <= io_clients_1_req_bits_status_mxr;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:131:22]
    io_clients_1_resp_paddr_REG <= {last_translated_ppn_1[31:12], io_clients_1_req_bits_tlb_req_vaddr[11:0]};	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:120:38, :123:{27,48,91}, :147:35]
    io_clients_1_resp_miss_REG <= l0_tlb_hit_1;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:122:44, :148:35]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:15];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          _RANDOM[i[3:0]] = `RANDOM;
        end
        last_translated_valid = _RANDOM[4'h0][0];	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:118:40]
        last_translated_vpn = {_RANDOM[4'h0][31:1], _RANDOM[4'h1][1:0]};	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:118:40, :119:38]
        last_translated_ppn = {_RANDOM[4'h1][31:2], _RANDOM[4'h2][1:0]};	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:119:38, :120:38]
        tlbArbOpt_io_in_0_valid_REG = _RANDOM[4'h2][2];	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:120:38, :130:27]
        tlbArbOpt_io_in_0_bits_REG_tlb_req_vaddr = {_RANDOM[4'h2][31:3], _RANDOM[4'h3][4:0]};	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:120:38, :131:22]
        tlbArbOpt_io_in_0_bits_REG_status_debug = _RANDOM[4'h3][16];	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:131:22]
        tlbArbOpt_io_in_0_bits_REG_status_mxr = _RANDOM[4'h6][5];	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:131:22]
        io_clients_0_resp_paddr_REG = {_RANDOM[4'h6][31:25], _RANDOM[4'h7][24:0]};	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:131:22, :147:35]
        io_clients_0_resp_miss_REG = _RANDOM[4'h7][25];	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:147:35, :148:35]
        last_translated_valid_1 = _RANDOM[4'h7][26];	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:118:40, :147:35]
        last_translated_vpn_1 = {_RANDOM[4'h7][31:27], _RANDOM[4'h8][27:0]};	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:119:38, :147:35]
        last_translated_ppn_1 = {_RANDOM[4'h8][31:28], _RANDOM[4'h9][27:0]};	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:119:38, :120:38]
        tlbArbOpt_io_in_1_valid_REG = _RANDOM[4'h9][28];	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:120:38, :130:27]
        tlbArbOpt_io_in_1_bits_REG_tlb_req_vaddr = {_RANDOM[4'h9][31:29], _RANDOM[4'hA][30:0]};	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:120:38, :131:22]
        tlbArbOpt_io_in_1_bits_REG_status_debug = _RANDOM[4'hB][10];	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:131:22]
        tlbArbOpt_io_in_1_bits_REG_status_mxr = _RANDOM[4'hD][31];	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:131:22]
        io_clients_1_resp_paddr_REG = {_RANDOM[4'hE][31:19], _RANDOM[4'hF][18:0]};	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:147:35]
        io_clients_1_resp_miss_REG = _RANDOM[4'hF][19];	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:147:35, :148:35]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  DecoupledTLB tlbs_0 (	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:102:39]
    .clock                         (clock),
    .reset                         (reset),
    .io_req_valid                  (_tlbArbOpt_io_out_valid),	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:107:50]
    .io_req_bits_tlb_req_vaddr     (_tlbArbOpt_io_out_bits_tlb_req_vaddr),	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:107:50]
    .io_req_bits_tlb_req_cmd       (_tlbArbOpt_io_out_bits_tlb_req_cmd),	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:107:50]
    .io_req_bits_status_debug      (_tlbArbOpt_io_out_bits_status_debug),	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:107:50]
    .io_req_bits_status_mxr        (_tlbArbOpt_io_out_bits_status_mxr),	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:107:50]
    .io_resp_paddr                 (_tlbs_0_io_resp_paddr),
    .io_ptw_req_bits_bits_addr     (io_ptw_0_req_bits_bits_addr),
    .io_ptw_req_bits_bits_need_gpa (io_ptw_0_req_bits_bits_need_gpa),
    .io_ptw_req_bits_bits_vstage1  (io_ptw_0_req_bits_bits_vstage1),
    .io_ptw_req_bits_bits_stage2   (io_ptw_0_req_bits_bits_stage2),
    .io_ptw_pmp_0_cfg_l            (io_ptw_0_pmp_0_cfg_l),
    .io_ptw_pmp_0_cfg_a            (io_ptw_0_pmp_0_cfg_a),
    .io_ptw_pmp_0_cfg_w            (io_ptw_0_pmp_0_cfg_w),
    .io_ptw_pmp_0_cfg_r            (io_ptw_0_pmp_0_cfg_r),
    .io_ptw_pmp_0_addr             (io_ptw_0_pmp_0_addr),
    .io_ptw_pmp_0_mask             (io_ptw_0_pmp_0_mask),
    .io_ptw_pmp_1_cfg_l            (io_ptw_0_pmp_1_cfg_l),
    .io_ptw_pmp_1_cfg_a            (io_ptw_0_pmp_1_cfg_a),
    .io_ptw_pmp_1_cfg_w            (io_ptw_0_pmp_1_cfg_w),
    .io_ptw_pmp_1_cfg_r            (io_ptw_0_pmp_1_cfg_r),
    .io_ptw_pmp_1_addr             (io_ptw_0_pmp_1_addr),
    .io_ptw_pmp_1_mask             (io_ptw_0_pmp_1_mask),
    .io_ptw_pmp_2_cfg_l            (io_ptw_0_pmp_2_cfg_l),
    .io_ptw_pmp_2_cfg_a            (io_ptw_0_pmp_2_cfg_a),
    .io_ptw_pmp_2_cfg_w            (io_ptw_0_pmp_2_cfg_w),
    .io_ptw_pmp_2_cfg_r            (io_ptw_0_pmp_2_cfg_r),
    .io_ptw_pmp_2_addr             (io_ptw_0_pmp_2_addr),
    .io_ptw_pmp_2_mask             (io_ptw_0_pmp_2_mask),
    .io_ptw_pmp_3_cfg_l            (io_ptw_0_pmp_3_cfg_l),
    .io_ptw_pmp_3_cfg_a            (io_ptw_0_pmp_3_cfg_a),
    .io_ptw_pmp_3_cfg_w            (io_ptw_0_pmp_3_cfg_w),
    .io_ptw_pmp_3_cfg_r            (io_ptw_0_pmp_3_cfg_r),
    .io_ptw_pmp_3_addr             (io_ptw_0_pmp_3_addr),
    .io_ptw_pmp_3_mask             (io_ptw_0_pmp_3_mask),
    .io_ptw_pmp_4_cfg_l            (io_ptw_0_pmp_4_cfg_l),
    .io_ptw_pmp_4_cfg_a            (io_ptw_0_pmp_4_cfg_a),
    .io_ptw_pmp_4_cfg_w            (io_ptw_0_pmp_4_cfg_w),
    .io_ptw_pmp_4_cfg_r            (io_ptw_0_pmp_4_cfg_r),
    .io_ptw_pmp_4_addr             (io_ptw_0_pmp_4_addr),
    .io_ptw_pmp_4_mask             (io_ptw_0_pmp_4_mask),
    .io_ptw_pmp_5_cfg_l            (io_ptw_0_pmp_5_cfg_l),
    .io_ptw_pmp_5_cfg_a            (io_ptw_0_pmp_5_cfg_a),
    .io_ptw_pmp_5_cfg_w            (io_ptw_0_pmp_5_cfg_w),
    .io_ptw_pmp_5_cfg_r            (io_ptw_0_pmp_5_cfg_r),
    .io_ptw_pmp_5_addr             (io_ptw_0_pmp_5_addr),
    .io_ptw_pmp_5_mask             (io_ptw_0_pmp_5_mask),
    .io_ptw_pmp_6_cfg_l            (io_ptw_0_pmp_6_cfg_l),
    .io_ptw_pmp_6_cfg_a            (io_ptw_0_pmp_6_cfg_a),
    .io_ptw_pmp_6_cfg_w            (io_ptw_0_pmp_6_cfg_w),
    .io_ptw_pmp_6_cfg_r            (io_ptw_0_pmp_6_cfg_r),
    .io_ptw_pmp_6_addr             (io_ptw_0_pmp_6_addr),
    .io_ptw_pmp_6_mask             (io_ptw_0_pmp_6_mask),
    .io_ptw_pmp_7_cfg_l            (io_ptw_0_pmp_7_cfg_l),
    .io_ptw_pmp_7_cfg_a            (io_ptw_0_pmp_7_cfg_a),
    .io_ptw_pmp_7_cfg_w            (io_ptw_0_pmp_7_cfg_w),
    .io_ptw_pmp_7_cfg_r            (io_ptw_0_pmp_7_cfg_r),
    .io_ptw_pmp_7_addr             (io_ptw_0_pmp_7_addr),
    .io_ptw_pmp_7_mask             (io_ptw_0_pmp_7_mask),
    .io_exp_interrupt              (io_exp_0_interrupt),
    .io_exp_flush_retry            (io_exp_0_flush_retry),
    .io_exp_flush_skip             (io_exp_0_flush_skip),
    .io_counter_event_signal_16    (io_counter_event_signal_16),
    .io_counter_event_signal_17    (io_counter_event_signal_17)
  );
  RRArbiter_4 tlbArbOpt (	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:107:50]
    .clock                      (clock),
    .io_in_0_ready              (_tlbArbOpt_io_in_0_ready),
    .io_in_0_valid              (tlbArbOpt_io_in_0_valid_REG),	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:130:27]
    .io_in_0_bits_tlb_req_vaddr (tlbArbOpt_io_in_0_bits_REG_tlb_req_vaddr),	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:131:22]
    .io_in_0_bits_status_debug  (tlbArbOpt_io_in_0_bits_REG_status_debug),	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:131:22]
    .io_in_0_bits_status_mxr    (tlbArbOpt_io_in_0_bits_REG_status_mxr),	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:131:22]
    .io_in_1_ready              (_tlbArbOpt_io_in_1_ready),
    .io_in_1_valid              (tlbArbOpt_io_in_1_valid_REG),	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:130:27]
    .io_in_1_bits_tlb_req_vaddr (tlbArbOpt_io_in_1_bits_REG_tlb_req_vaddr),	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:131:22]
    .io_in_1_bits_status_debug  (tlbArbOpt_io_in_1_bits_REG_status_debug),	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:131:22]
    .io_in_1_bits_status_mxr    (tlbArbOpt_io_in_1_bits_REG_status_mxr),	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:131:22]
    .io_out_valid               (_tlbArbOpt_io_out_valid),
    .io_out_bits_tlb_req_vaddr  (_tlbArbOpt_io_out_bits_tlb_req_vaddr),
    .io_out_bits_tlb_req_cmd    (_tlbArbOpt_io_out_bits_tlb_req_cmd),
    .io_out_bits_status_debug   (_tlbArbOpt_io_out_bits_status_debug),
    .io_out_bits_status_mxr     (_tlbArbOpt_io_out_bits_status_mxr)
  );
  assign io_clients_0_resp_miss = ~tlbReqFire & ~io_clients_0_resp_miss_REG;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:143:23, :144:19, :148:{24,27,35}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  assign io_clients_0_resp_paddr = tlbReqFire ? _tlbs_0_io_resp_paddr : io_clients_0_resp_paddr_REG;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:102:39, :143:23, :144:19, :147:{25,35}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  assign io_clients_1_resp_miss = ~tlbReqFire_1 & ~io_clients_1_resp_miss_REG;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:143:23, :144:19, :148:{24,27,35}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  assign io_clients_1_resp_paddr = tlbReqFire_1 ? _tlbs_0_io_resp_paddr : io_clients_1_resp_paddr_REG;	// @[generators/gemmini/src/main/scala/gemmini/FrontendTLB.scala:102:39, :143:23, :144:19, :147:{25,35}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
endmodule

