<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu35p-fsvh2892-2L-e</Part>
        <TopModelName>hash_controller</TopModelName>
        <TargetClockPeriod>2.22</TargetClockPeriod>
        <ClockUncertainty>0.60</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>1.621</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>67108877</Best-caseLatency>
            <Average-caseLatency>67108877</Average-caseLatency>
            <Worst-caseLatency>67108877</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.149 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.149 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.149 sec</Worst-caseRealTimeLatency>
            <Interval-min>67108878</Interval-min>
            <Interval-max>67108878</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>64</BRAM_18K>
            <FF>17440</FF>
            <LUT>9168</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>hash_controller</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>hash_controller</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>hash_controller</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>hash_controller</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_AWVALID</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_AWREADY</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_AWADDR</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_AWID</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_AWLEN</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_AWSIZE</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_AWBURST</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_AWLOCK</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_AWCACHE</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_AWPROT</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_AWQOS</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_AWREGION</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_AWUSER</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_WVALID</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_WREADY</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_WDATA</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_WSTRB</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_WLAST</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_WID</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_WUSER</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_ARVALID</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_ARREADY</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_ARADDR</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_ARID</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_ARLEN</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_ARSIZE</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_ARBURST</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_ARLOCK</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_ARCACHE</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_ARPROT</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_ARQOS</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_ARREGION</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_ARUSER</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_RVALID</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_RREADY</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_RDATA</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_RLAST</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_RID</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_RUSER</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_RRESP</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_BVALID</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_BREADY</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_BRESP</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_BID</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_0_BUSER</name>
            <Object>rd_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_AWVALID</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_AWREADY</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_AWADDR</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_AWID</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_AWLEN</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_AWSIZE</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_AWBURST</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_AWLOCK</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_AWCACHE</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_AWPROT</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_AWQOS</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_AWREGION</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_AWUSER</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_WVALID</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_WREADY</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_WDATA</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_WSTRB</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_WLAST</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_WID</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_WUSER</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_ARVALID</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_ARREADY</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_ARADDR</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_ARID</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_ARLEN</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_ARSIZE</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_ARBURST</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_ARLOCK</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_ARCACHE</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_ARPROT</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_ARQOS</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_ARREGION</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_ARUSER</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_RVALID</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_RREADY</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_RDATA</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_RLAST</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_RID</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_RUSER</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_RRESP</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_BVALID</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_BREADY</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_BRESP</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_BID</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_rd_1_BUSER</name>
            <Object>rd_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_AWVALID</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_AWREADY</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_AWADDR</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_AWID</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_AWLEN</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_AWSIZE</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_AWBURST</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_AWLOCK</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_AWCACHE</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_AWPROT</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_AWQOS</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_AWREGION</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_AWUSER</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_WVALID</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_WREADY</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_WDATA</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_WSTRB</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_WLAST</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_WID</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_WUSER</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_ARVALID</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_ARREADY</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_ARADDR</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_ARID</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_ARLEN</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_ARSIZE</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_ARBURST</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_ARLOCK</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_ARCACHE</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_ARPROT</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_ARQOS</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_ARREGION</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_ARUSER</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_RVALID</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_RREADY</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_RDATA</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_RLAST</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_RID</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_RUSER</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_RRESP</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_BVALID</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_BREADY</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_BRESP</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_BID</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_0_BUSER</name>
            <Object>wr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_AWVALID</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_AWREADY</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_AWADDR</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_AWID</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_AWLEN</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_AWSIZE</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_AWBURST</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_AWLOCK</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_AWCACHE</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_AWPROT</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_AWQOS</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_AWREGION</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_AWUSER</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_WVALID</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_WREADY</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_WDATA</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_WSTRB</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_WLAST</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_WID</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_WUSER</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_ARVALID</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_ARREADY</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_ARADDR</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_ARID</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_ARLEN</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_ARSIZE</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_ARBURST</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_ARLOCK</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_ARCACHE</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_ARPROT</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_ARQOS</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_ARREGION</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_ARUSER</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_RVALID</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_RREADY</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_RDATA</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_RLAST</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_RID</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_RUSER</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_RRESP</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_BVALID</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_BREADY</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_BRESP</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_BID</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wr_1_BUSER</name>
            <Object>wr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ingress_0_TDATA</name>
            <Object>ingress_0_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ingress_0_TVALID</name>
            <Object>ingress_0_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ingress_0_TREADY</name>
            <Object>ingress_0_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ingress_0_TDEST</name>
            <Object>ingress_0_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ingress_0_TKEEP</name>
            <Object>ingress_0_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ingress_0_TSTRB</name>
            <Object>ingress_0_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ingress_0_TLAST</name>
            <Object>ingress_0_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ingress_1_TDATA</name>
            <Object>ingress_1_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ingress_1_TVALID</name>
            <Object>ingress_1_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ingress_1_TREADY</name>
            <Object>ingress_1_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ingress_1_TDEST</name>
            <Object>ingress_1_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ingress_1_TKEEP</name>
            <Object>ingress_1_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ingress_1_TSTRB</name>
            <Object>ingress_1_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ingress_1_TLAST</name>
            <Object>ingress_1_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>egress_0_TDATA</name>
            <Object>egress_0_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>egress_0_TVALID</name>
            <Object>egress_0_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>egress_0_TREADY</name>
            <Object>egress_0_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>egress_0_TDEST</name>
            <Object>egress_0_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>egress_0_TKEEP</name>
            <Object>egress_0_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>egress_0_TSTRB</name>
            <Object>egress_0_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>egress_0_TLAST</name>
            <Object>egress_0_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>egress_1_TDATA</name>
            <Object>egress_1_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>egress_1_TVALID</name>
            <Object>egress_1_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>egress_1_TREADY</name>
            <Object>egress_1_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>egress_1_TDEST</name>
            <Object>egress_1_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>egress_1_TKEEP</name>
            <Object>egress_1_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>egress_1_TSTRB</name>
            <Object>egress_1_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>egress_1_TLAST</name>
            <Object>egress_1_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>golden_fifo_0_TDATA</name>
            <Object>golden_fifo_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>golden_fifo_0_TVALID</name>
            <Object>golden_fifo_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>golden_fifo_0_TREADY</name>
            <Object>golden_fifo_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>golden_fifo_1_TDATA</name>
            <Object>golden_fifo_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>golden_fifo_1_TVALID</name>
            <Object>golden_fifo_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>golden_fifo_1_TREADY</name>
            <Object>golden_fifo_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>hash_controller</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_pass_fu_180</InstName>
                    <ModuleName>pass</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>180</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>ingress_U0</InstName>
                            <ModuleName>ingress</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>158</ID>
                            <BindInstances>add_ln13_fu_175_p2 add_ln16_fu_197_p2 add_ln232_fu_243_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>ingress_1_U0</InstName>
                            <ModuleName>ingress_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>180</ID>
                            <BindInstances>add_ln13_fu_177_p2 add_ln16_fu_199_p2 add_ln232_fu_253_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>egress_U0</InstName>
                            <ModuleName>egress</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>202</ID>
                            <BindInstances>add_ln29_fu_173_p2 add_ln293_fu_195_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>egress_1_U0</InstName>
                            <ModuleName>egress_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>226</ID>
                            <BindInstances>add_ln29_fu_177_p2 add_ln293_fu_199_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>ingress</Name>
            <Loops>
                <VITIS_LOOP_13_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>1.621</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67108874</Best-caseLatency>
                    <Average-caseLatency>67108874</Average-caseLatency>
                    <Worst-caseLatency>67108874</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.149 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.149 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.149 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>67108874</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_1>
                        <Name>VITIS_LOOP_13_1</Name>
                        <TripCount>33554432</TripCount>
                        <Latency>67108872</Latency>
                        <AbsoluteTimeLatency>0.149 sec</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_13_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3965</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>459</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_175_p2" SOURCE="hash_controller/hash_controller.cpp:13" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_197_p2" SOURCE="hash_controller/hash_controller.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_fu_243_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:232" URAM="0" VARIABLE="add_ln232"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ingress_1</Name>
            <Loops>
                <VITIS_LOOP_13_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>1.621</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67108874</Best-caseLatency>
                    <Average-caseLatency>67108874</Average-caseLatency>
                    <Worst-caseLatency>67108874</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.149 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.149 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.149 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>67108874</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_1>
                        <Name>VITIS_LOOP_13_1</Name>
                        <TripCount>33554432</TripCount>
                        <Latency>67108872</Latency>
                        <AbsoluteTimeLatency>0.149 sec</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_13_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3965</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>459</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_177_p2" SOURCE="hash_controller/hash_controller.cpp:13" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_199_p2" SOURCE="hash_controller/hash_controller.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_fu_253_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:232" URAM="0" VARIABLE="add_ln232"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>egress</Name>
            <Loops>
                <VITIS_LOOP_29_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>1.621</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67108872</Best-caseLatency>
                    <Average-caseLatency>67108872</Average-caseLatency>
                    <Worst-caseLatency>67108872</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.149 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.149 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.149 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>67108872</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_29_1>
                        <Name>VITIS_LOOP_29_1</Name>
                        <TripCount>33554432</TripCount>
                        <Latency>67108870</Latency>
                        <AbsoluteTimeLatency>0.149 sec</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_29_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1660</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>614</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_173_p2" SOURCE="hash_controller/hash_controller.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln293_fu_195_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293" URAM="0" VARIABLE="add_ln293"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>egress_1</Name>
            <Loops>
                <VITIS_LOOP_29_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>1.621</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67108872</Best-caseLatency>
                    <Average-caseLatency>67108872</Average-caseLatency>
                    <Worst-caseLatency>67108872</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.149 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.149 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.149 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>67108872</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_29_1>
                        <Name>VITIS_LOOP_29_1</Name>
                        <TripCount>33554432</TripCount>
                        <Latency>67108870</Latency>
                        <AbsoluteTimeLatency>0.149 sec</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_29_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1660</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>614</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_177_p2" SOURCE="hash_controller/hash_controller.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln293_fu_199_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293" URAM="0" VARIABLE="add_ln293"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pass</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>1.621</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67108874</Best-caseLatency>
                    <Average-caseLatency>67108874</Average-caseLatency>
                    <Worst-caseLatency>67108874</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.149 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.149 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.149 sec</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>67108875</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>67108875</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11254</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2206</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>hash_controller</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>1.621</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67108877</Best-caseLatency>
                    <Average-caseLatency>67108877</Average-caseLatency>
                    <Worst-caseLatency>67108877</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.149 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.149 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.149 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>67108878</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>64</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>17440</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>9168</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="rd_0" index="0" direction="in" srcType="ap_uint&lt;256&gt; const *" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_rd_0" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rd_1" index="1" direction="in" srcType="ap_uint&lt;256&gt; const *" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_rd_1" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="wr_0" index="2" direction="out" srcType="ap_uint&lt;256&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_wr_0" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="wr_1" index="3" direction="out" srcType="ap_uint&lt;256&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_wr_1" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ingress_0" index="4" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 1&gt;, 0&gt;&amp;" srcSize="1024">
            <hwRefs>
                <hwRef type="interface" interface="ingress_0" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ingress_1" index="5" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 1&gt;, 0&gt;&amp;" srcSize="1024">
            <hwRefs>
                <hwRef type="interface" interface="ingress_1" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="egress_0" index="6" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 1&gt;, 0&gt;&amp;" srcSize="1024">
            <hwRefs>
                <hwRef type="interface" interface="egress_0" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="egress_1" index="7" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 1&gt;, 0&gt;&amp;" srcSize="1024">
            <hwRefs>
                <hwRef type="interface" interface="egress_1" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="golden_fifo_0" index="8" direction="out" srcType="stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="golden_fifo_0" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="golden_fifo_1" index="9" direction="out" srcType="stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="golden_fifo_1" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="first" index="10" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="first" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="last" index="11" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="last" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="block_header" index="12" direction="in" srcType="ap_uint&lt;512&gt;" srcSize="512">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="block_header_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="block_header_2" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="block_header_3" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="block_header_4" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="block_header_5" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="block_header_6" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="block_header_7" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="block_header_8" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="block_header_9" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="block_header_10" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="block_header_11" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="block_header_12" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="block_header_13" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="block_header_14" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="block_header_15" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="block_header_16" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="target" index="13" direction="in" srcType="ap_uint&lt;512&gt;" srcSize="512">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="target_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="target_2" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="target_3" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="target_4" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="target_5" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="target_6" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="target_7" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="target_8" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="target_9" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="target_10" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="target_11" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="target_12" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="target_13" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="target_14" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="target_15" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="target_16" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="3" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                        <field offset="5" width="1" name="CHAN2_INT_EN" access="RW" description="Enable Channel 2 (ap_local_deadlock) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="6" width="26" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="3" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                        <field offset="5" width="1" name="CHAN2_INT_ST" access="RTOW" description="Channel 2 (ap_local_deadlock) Interrupt Status. 0 = No Channel 2 input interrupt, 1 = Channel 2 input interrup"/>
                        <field offset="6" width="26" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="rd_0_offset_1" access="W" description="Data signal of rd_0_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="rd_0_offset" access="W" description="Bit 31 to 0 of rd_0_offset"/>
                    </fields>
                </register>
                <register offset="0x14" name="rd_0_offset_2" access="W" description="Data signal of rd_0_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="rd_0_offset" access="W" description="Bit 63 to 32 of rd_0_offset"/>
                    </fields>
                </register>
                <register offset="0x1c" name="rd_1_offset_1" access="W" description="Data signal of rd_1_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="rd_1_offset" access="W" description="Bit 31 to 0 of rd_1_offset"/>
                    </fields>
                </register>
                <register offset="0x20" name="rd_1_offset_2" access="W" description="Data signal of rd_1_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="rd_1_offset" access="W" description="Bit 63 to 32 of rd_1_offset"/>
                    </fields>
                </register>
                <register offset="0x28" name="wr_0_offset_1" access="W" description="Data signal of wr_0_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="wr_0_offset" access="W" description="Bit 31 to 0 of wr_0_offset"/>
                    </fields>
                </register>
                <register offset="0x2c" name="wr_0_offset_2" access="W" description="Data signal of wr_0_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="wr_0_offset" access="W" description="Bit 63 to 32 of wr_0_offset"/>
                    </fields>
                </register>
                <register offset="0x34" name="wr_1_offset_1" access="W" description="Data signal of wr_1_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="wr_1_offset" access="W" description="Bit 31 to 0 of wr_1_offset"/>
                    </fields>
                </register>
                <register offset="0x38" name="wr_1_offset_2" access="W" description="Data signal of wr_1_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="wr_1_offset" access="W" description="Bit 63 to 32 of wr_1_offset"/>
                    </fields>
                </register>
                <register offset="0x40" name="first" access="W" description="Data signal of first" range="32">
                    <fields>
                        <field offset="0" width="1" name="first" access="W" description="Bit 0 to 0 of first"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x48" name="last" access="W" description="Data signal of last" range="32">
                    <fields>
                        <field offset="0" width="1" name="last" access="W" description="Bit 0 to 0 of last"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x50" name="block_header_1" access="W" description="Data signal of block_header" range="32">
                    <fields>
                        <field offset="0" width="32" name="block_header" access="W" description="Bit 31 to 0 of block_header"/>
                    </fields>
                </register>
                <register offset="0x54" name="block_header_2" access="W" description="Data signal of block_header" range="32">
                    <fields>
                        <field offset="0" width="32" name="block_header" access="W" description="Bit 63 to 32 of block_header"/>
                    </fields>
                </register>
                <register offset="0x58" name="block_header_3" access="W" description="Data signal of block_header" range="32">
                    <fields>
                        <field offset="0" width="32" name="block_header" access="W" description="Bit 95 to 64 of block_header"/>
                    </fields>
                </register>
                <register offset="0x5c" name="block_header_4" access="W" description="Data signal of block_header" range="32">
                    <fields>
                        <field offset="0" width="32" name="block_header" access="W" description="Bit 127 to 96 of block_header"/>
                    </fields>
                </register>
                <register offset="0x60" name="block_header_5" access="W" description="Data signal of block_header" range="32">
                    <fields>
                        <field offset="0" width="32" name="block_header" access="W" description="Bit 159 to 128 of block_header"/>
                    </fields>
                </register>
                <register offset="0x64" name="block_header_6" access="W" description="Data signal of block_header" range="32">
                    <fields>
                        <field offset="0" width="32" name="block_header" access="W" description="Bit 191 to 160 of block_header"/>
                    </fields>
                </register>
                <register offset="0x68" name="block_header_7" access="W" description="Data signal of block_header" range="32">
                    <fields>
                        <field offset="0" width="32" name="block_header" access="W" description="Bit 223 to 192 of block_header"/>
                    </fields>
                </register>
                <register offset="0x6c" name="block_header_8" access="W" description="Data signal of block_header" range="32">
                    <fields>
                        <field offset="0" width="32" name="block_header" access="W" description="Bit 255 to 224 of block_header"/>
                    </fields>
                </register>
                <register offset="0x70" name="block_header_9" access="W" description="Data signal of block_header" range="32">
                    <fields>
                        <field offset="0" width="32" name="block_header" access="W" description="Bit 287 to 256 of block_header"/>
                    </fields>
                </register>
                <register offset="0x74" name="block_header_10" access="W" description="Data signal of block_header" range="32">
                    <fields>
                        <field offset="0" width="32" name="block_header" access="W" description="Bit 319 to 288 of block_header"/>
                    </fields>
                </register>
                <register offset="0x78" name="block_header_11" access="W" description="Data signal of block_header" range="32">
                    <fields>
                        <field offset="0" width="32" name="block_header" access="W" description="Bit 351 to 320 of block_header"/>
                    </fields>
                </register>
                <register offset="0x7c" name="block_header_12" access="W" description="Data signal of block_header" range="32">
                    <fields>
                        <field offset="0" width="32" name="block_header" access="W" description="Bit 383 to 352 of block_header"/>
                    </fields>
                </register>
                <register offset="0x80" name="block_header_13" access="W" description="Data signal of block_header" range="32">
                    <fields>
                        <field offset="0" width="32" name="block_header" access="W" description="Bit 415 to 384 of block_header"/>
                    </fields>
                </register>
                <register offset="0x84" name="block_header_14" access="W" description="Data signal of block_header" range="32">
                    <fields>
                        <field offset="0" width="32" name="block_header" access="W" description="Bit 447 to 416 of block_header"/>
                    </fields>
                </register>
                <register offset="0x88" name="block_header_15" access="W" description="Data signal of block_header" range="32">
                    <fields>
                        <field offset="0" width="32" name="block_header" access="W" description="Bit 479 to 448 of block_header"/>
                    </fields>
                </register>
                <register offset="0x8c" name="block_header_16" access="W" description="Data signal of block_header" range="32">
                    <fields>
                        <field offset="0" width="32" name="block_header" access="W" description="Bit 511 to 480 of block_header"/>
                    </fields>
                </register>
                <register offset="0x94" name="target_1" access="W" description="Data signal of target" range="32">
                    <fields>
                        <field offset="0" width="32" name="target" access="W" description="Bit 31 to 0 of target"/>
                    </fields>
                </register>
                <register offset="0x98" name="target_2" access="W" description="Data signal of target" range="32">
                    <fields>
                        <field offset="0" width="32" name="target" access="W" description="Bit 63 to 32 of target"/>
                    </fields>
                </register>
                <register offset="0x9c" name="target_3" access="W" description="Data signal of target" range="32">
                    <fields>
                        <field offset="0" width="32" name="target" access="W" description="Bit 95 to 64 of target"/>
                    </fields>
                </register>
                <register offset="0xa0" name="target_4" access="W" description="Data signal of target" range="32">
                    <fields>
                        <field offset="0" width="32" name="target" access="W" description="Bit 127 to 96 of target"/>
                    </fields>
                </register>
                <register offset="0xa4" name="target_5" access="W" description="Data signal of target" range="32">
                    <fields>
                        <field offset="0" width="32" name="target" access="W" description="Bit 159 to 128 of target"/>
                    </fields>
                </register>
                <register offset="0xa8" name="target_6" access="W" description="Data signal of target" range="32">
                    <fields>
                        <field offset="0" width="32" name="target" access="W" description="Bit 191 to 160 of target"/>
                    </fields>
                </register>
                <register offset="0xac" name="target_7" access="W" description="Data signal of target" range="32">
                    <fields>
                        <field offset="0" width="32" name="target" access="W" description="Bit 223 to 192 of target"/>
                    </fields>
                </register>
                <register offset="0xb0" name="target_8" access="W" description="Data signal of target" range="32">
                    <fields>
                        <field offset="0" width="32" name="target" access="W" description="Bit 255 to 224 of target"/>
                    </fields>
                </register>
                <register offset="0xb4" name="target_9" access="W" description="Data signal of target" range="32">
                    <fields>
                        <field offset="0" width="32" name="target" access="W" description="Bit 287 to 256 of target"/>
                    </fields>
                </register>
                <register offset="0xb8" name="target_10" access="W" description="Data signal of target" range="32">
                    <fields>
                        <field offset="0" width="32" name="target" access="W" description="Bit 319 to 288 of target"/>
                    </fields>
                </register>
                <register offset="0xbc" name="target_11" access="W" description="Data signal of target" range="32">
                    <fields>
                        <field offset="0" width="32" name="target" access="W" description="Bit 351 to 320 of target"/>
                    </fields>
                </register>
                <register offset="0xc0" name="target_12" access="W" description="Data signal of target" range="32">
                    <fields>
                        <field offset="0" width="32" name="target" access="W" description="Bit 383 to 352 of target"/>
                    </fields>
                </register>
                <register offset="0xc4" name="target_13" access="W" description="Data signal of target" range="32">
                    <fields>
                        <field offset="0" width="32" name="target" access="W" description="Bit 415 to 384 of target"/>
                    </fields>
                </register>
                <register offset="0xc8" name="target_14" access="W" description="Data signal of target" range="32">
                    <fields>
                        <field offset="0" width="32" name="target" access="W" description="Bit 447 to 416 of target"/>
                    </fields>
                </register>
                <register offset="0xcc" name="target_15" access="W" description="Data signal of target" range="32">
                    <fields>
                        <field offset="0" width="32" name="target" access="W" description="Bit 479 to 448 of target"/>
                    </fields>
                </register>
                <register offset="0xd0" name="target_16" access="W" description="Data signal of target" range="32">
                    <fields>
                        <field offset="0" width="32" name="target" access="W" description="Bit 511 to 480 of target"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="rd_0"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="rd_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="wr_0"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="wr_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="first"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72" argName="last"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="block_header"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="148" argName="target"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_rd_0:m_axi_rd_1:m_axi_wr_0:m_axi_wr_1:ingress_0:ingress_1:egress_0:egress_1:golden_fifo_0:golden_fifo_1</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_rd_0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_rd_0_" paramPrefix="C_M_AXI_RD_0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_rd_0_ARADDR</port>
                <port>m_axi_rd_0_ARBURST</port>
                <port>m_axi_rd_0_ARCACHE</port>
                <port>m_axi_rd_0_ARID</port>
                <port>m_axi_rd_0_ARLEN</port>
                <port>m_axi_rd_0_ARLOCK</port>
                <port>m_axi_rd_0_ARPROT</port>
                <port>m_axi_rd_0_ARQOS</port>
                <port>m_axi_rd_0_ARREADY</port>
                <port>m_axi_rd_0_ARREGION</port>
                <port>m_axi_rd_0_ARSIZE</port>
                <port>m_axi_rd_0_ARUSER</port>
                <port>m_axi_rd_0_ARVALID</port>
                <port>m_axi_rd_0_AWADDR</port>
                <port>m_axi_rd_0_AWBURST</port>
                <port>m_axi_rd_0_AWCACHE</port>
                <port>m_axi_rd_0_AWID</port>
                <port>m_axi_rd_0_AWLEN</port>
                <port>m_axi_rd_0_AWLOCK</port>
                <port>m_axi_rd_0_AWPROT</port>
                <port>m_axi_rd_0_AWQOS</port>
                <port>m_axi_rd_0_AWREADY</port>
                <port>m_axi_rd_0_AWREGION</port>
                <port>m_axi_rd_0_AWSIZE</port>
                <port>m_axi_rd_0_AWUSER</port>
                <port>m_axi_rd_0_AWVALID</port>
                <port>m_axi_rd_0_BID</port>
                <port>m_axi_rd_0_BREADY</port>
                <port>m_axi_rd_0_BRESP</port>
                <port>m_axi_rd_0_BUSER</port>
                <port>m_axi_rd_0_BVALID</port>
                <port>m_axi_rd_0_RDATA</port>
                <port>m_axi_rd_0_RID</port>
                <port>m_axi_rd_0_RLAST</port>
                <port>m_axi_rd_0_RREADY</port>
                <port>m_axi_rd_0_RRESP</port>
                <port>m_axi_rd_0_RUSER</port>
                <port>m_axi_rd_0_RVALID</port>
                <port>m_axi_rd_0_WDATA</port>
                <port>m_axi_rd_0_WID</port>
                <port>m_axi_rd_0_WLAST</port>
                <port>m_axi_rd_0_WREADY</port>
                <port>m_axi_rd_0_WSTRB</port>
                <port>m_axi_rd_0_WUSER</port>
                <port>m_axi_rd_0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="rd_0"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="256" final_bitwidth="256" argName="rd_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_rd_1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_rd_1_" paramPrefix="C_M_AXI_RD_1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_rd_1_ARADDR</port>
                <port>m_axi_rd_1_ARBURST</port>
                <port>m_axi_rd_1_ARCACHE</port>
                <port>m_axi_rd_1_ARID</port>
                <port>m_axi_rd_1_ARLEN</port>
                <port>m_axi_rd_1_ARLOCK</port>
                <port>m_axi_rd_1_ARPROT</port>
                <port>m_axi_rd_1_ARQOS</port>
                <port>m_axi_rd_1_ARREADY</port>
                <port>m_axi_rd_1_ARREGION</port>
                <port>m_axi_rd_1_ARSIZE</port>
                <port>m_axi_rd_1_ARUSER</port>
                <port>m_axi_rd_1_ARVALID</port>
                <port>m_axi_rd_1_AWADDR</port>
                <port>m_axi_rd_1_AWBURST</port>
                <port>m_axi_rd_1_AWCACHE</port>
                <port>m_axi_rd_1_AWID</port>
                <port>m_axi_rd_1_AWLEN</port>
                <port>m_axi_rd_1_AWLOCK</port>
                <port>m_axi_rd_1_AWPROT</port>
                <port>m_axi_rd_1_AWQOS</port>
                <port>m_axi_rd_1_AWREADY</port>
                <port>m_axi_rd_1_AWREGION</port>
                <port>m_axi_rd_1_AWSIZE</port>
                <port>m_axi_rd_1_AWUSER</port>
                <port>m_axi_rd_1_AWVALID</port>
                <port>m_axi_rd_1_BID</port>
                <port>m_axi_rd_1_BREADY</port>
                <port>m_axi_rd_1_BRESP</port>
                <port>m_axi_rd_1_BUSER</port>
                <port>m_axi_rd_1_BVALID</port>
                <port>m_axi_rd_1_RDATA</port>
                <port>m_axi_rd_1_RID</port>
                <port>m_axi_rd_1_RLAST</port>
                <port>m_axi_rd_1_RREADY</port>
                <port>m_axi_rd_1_RRESP</port>
                <port>m_axi_rd_1_RUSER</port>
                <port>m_axi_rd_1_RVALID</port>
                <port>m_axi_rd_1_WDATA</port>
                <port>m_axi_rd_1_WID</port>
                <port>m_axi_rd_1_WLAST</port>
                <port>m_axi_rd_1_WREADY</port>
                <port>m_axi_rd_1_WSTRB</port>
                <port>m_axi_rd_1_WUSER</port>
                <port>m_axi_rd_1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="rd_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="256" final_bitwidth="256" argName="rd_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_wr_0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_wr_0_" paramPrefix="C_M_AXI_WR_0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_wr_0_ARADDR</port>
                <port>m_axi_wr_0_ARBURST</port>
                <port>m_axi_wr_0_ARCACHE</port>
                <port>m_axi_wr_0_ARID</port>
                <port>m_axi_wr_0_ARLEN</port>
                <port>m_axi_wr_0_ARLOCK</port>
                <port>m_axi_wr_0_ARPROT</port>
                <port>m_axi_wr_0_ARQOS</port>
                <port>m_axi_wr_0_ARREADY</port>
                <port>m_axi_wr_0_ARREGION</port>
                <port>m_axi_wr_0_ARSIZE</port>
                <port>m_axi_wr_0_ARUSER</port>
                <port>m_axi_wr_0_ARVALID</port>
                <port>m_axi_wr_0_AWADDR</port>
                <port>m_axi_wr_0_AWBURST</port>
                <port>m_axi_wr_0_AWCACHE</port>
                <port>m_axi_wr_0_AWID</port>
                <port>m_axi_wr_0_AWLEN</port>
                <port>m_axi_wr_0_AWLOCK</port>
                <port>m_axi_wr_0_AWPROT</port>
                <port>m_axi_wr_0_AWQOS</port>
                <port>m_axi_wr_0_AWREADY</port>
                <port>m_axi_wr_0_AWREGION</port>
                <port>m_axi_wr_0_AWSIZE</port>
                <port>m_axi_wr_0_AWUSER</port>
                <port>m_axi_wr_0_AWVALID</port>
                <port>m_axi_wr_0_BID</port>
                <port>m_axi_wr_0_BREADY</port>
                <port>m_axi_wr_0_BRESP</port>
                <port>m_axi_wr_0_BUSER</port>
                <port>m_axi_wr_0_BVALID</port>
                <port>m_axi_wr_0_RDATA</port>
                <port>m_axi_wr_0_RID</port>
                <port>m_axi_wr_0_RLAST</port>
                <port>m_axi_wr_0_RREADY</port>
                <port>m_axi_wr_0_RRESP</port>
                <port>m_axi_wr_0_RUSER</port>
                <port>m_axi_wr_0_RVALID</port>
                <port>m_axi_wr_0_WDATA</port>
                <port>m_axi_wr_0_WID</port>
                <port>m_axi_wr_0_WLAST</port>
                <port>m_axi_wr_0_WREADY</port>
                <port>m_axi_wr_0_WSTRB</port>
                <port>m_axi_wr_0_WUSER</port>
                <port>m_axi_wr_0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="wr_0"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="256" final_bitwidth="256" argName="wr_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_wr_1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_wr_1_" paramPrefix="C_M_AXI_WR_1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_wr_1_ARADDR</port>
                <port>m_axi_wr_1_ARBURST</port>
                <port>m_axi_wr_1_ARCACHE</port>
                <port>m_axi_wr_1_ARID</port>
                <port>m_axi_wr_1_ARLEN</port>
                <port>m_axi_wr_1_ARLOCK</port>
                <port>m_axi_wr_1_ARPROT</port>
                <port>m_axi_wr_1_ARQOS</port>
                <port>m_axi_wr_1_ARREADY</port>
                <port>m_axi_wr_1_ARREGION</port>
                <port>m_axi_wr_1_ARSIZE</port>
                <port>m_axi_wr_1_ARUSER</port>
                <port>m_axi_wr_1_ARVALID</port>
                <port>m_axi_wr_1_AWADDR</port>
                <port>m_axi_wr_1_AWBURST</port>
                <port>m_axi_wr_1_AWCACHE</port>
                <port>m_axi_wr_1_AWID</port>
                <port>m_axi_wr_1_AWLEN</port>
                <port>m_axi_wr_1_AWLOCK</port>
                <port>m_axi_wr_1_AWPROT</port>
                <port>m_axi_wr_1_AWQOS</port>
                <port>m_axi_wr_1_AWREADY</port>
                <port>m_axi_wr_1_AWREGION</port>
                <port>m_axi_wr_1_AWSIZE</port>
                <port>m_axi_wr_1_AWUSER</port>
                <port>m_axi_wr_1_AWVALID</port>
                <port>m_axi_wr_1_BID</port>
                <port>m_axi_wr_1_BREADY</port>
                <port>m_axi_wr_1_BRESP</port>
                <port>m_axi_wr_1_BUSER</port>
                <port>m_axi_wr_1_BVALID</port>
                <port>m_axi_wr_1_RDATA</port>
                <port>m_axi_wr_1_RID</port>
                <port>m_axi_wr_1_RLAST</port>
                <port>m_axi_wr_1_RREADY</port>
                <port>m_axi_wr_1_RRESP</port>
                <port>m_axi_wr_1_RUSER</port>
                <port>m_axi_wr_1_RVALID</port>
                <port>m_axi_wr_1_WDATA</port>
                <port>m_axi_wr_1_WID</port>
                <port>m_axi_wr_1_WLAST</port>
                <port>m_axi_wr_1_WREADY</port>
                <port>m_axi_wr_1_WSTRB</port>
                <port>m_axi_wr_1_WUSER</port>
                <port>m_axi_wr_1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="wr_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="256" final_bitwidth="256" argName="wr_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ingress_0" type="axi4stream" busTypeName="axis" mode="master" dataWidth="512" portPrefix="ingress_0_">
            <ports>
                <port>ingress_0_TDATA</port>
                <port>ingress_0_TDEST</port>
                <port>ingress_0_TKEEP</port>
                <port>ingress_0_TLAST</port>
                <port>ingress_0_TREADY</port>
                <port>ingress_0_TSTRB</port>
                <port>ingress_0_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="ingress_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ingress_1" type="axi4stream" busTypeName="axis" mode="master" dataWidth="512" portPrefix="ingress_1_">
            <ports>
                <port>ingress_1_TDATA</port>
                <port>ingress_1_TDEST</port>
                <port>ingress_1_TKEEP</port>
                <port>ingress_1_TLAST</port>
                <port>ingress_1_TREADY</port>
                <port>ingress_1_TSTRB</port>
                <port>ingress_1_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="ingress_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="egress_0" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="512" portPrefix="egress_0_">
            <ports>
                <port>egress_0_TDATA</port>
                <port>egress_0_TDEST</port>
                <port>egress_0_TKEEP</port>
                <port>egress_0_TLAST</port>
                <port>egress_0_TREADY</port>
                <port>egress_0_TSTRB</port>
                <port>egress_0_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="egress_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="egress_1" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="512" portPrefix="egress_1_">
            <ports>
                <port>egress_1_TDATA</port>
                <port>egress_1_TDEST</port>
                <port>egress_1_TKEEP</port>
                <port>egress_1_TLAST</port>
                <port>egress_1_TREADY</port>
                <port>egress_1_TSTRB</port>
                <port>egress_1_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="egress_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="golden_fifo_0" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="golden_fifo_0_">
            <ports>
                <port>golden_fifo_0_TDATA</port>
                <port>golden_fifo_0_TREADY</port>
                <port>golden_fifo_0_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="golden_fifo_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="golden_fifo_1" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="golden_fifo_1_">
            <ports>
                <port>golden_fifo_1_TDATA</port>
                <port>golden_fifo_1_TREADY</port>
                <port>golden_fifo_1_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="golden_fifo_1"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_rd_0">256 -&gt; 256, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=16</column>
                    <column name="m_axi_rd_1">256 -&gt; 256, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=16</column>
                    <column name="m_axi_wr_0">256 -&gt; 256, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=16</column>
                    <column name="m_axi_wr_1">256 -&gt; 256, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=16</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 8, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST</column>
                    <column name="s_axi_control">rd_0_offset_1, 0x10, 32, W, Data signal of rd_0_offset, </column>
                    <column name="s_axi_control">rd_0_offset_2, 0x14, 32, W, Data signal of rd_0_offset, </column>
                    <column name="s_axi_control">rd_1_offset_1, 0x1c, 32, W, Data signal of rd_1_offset, </column>
                    <column name="s_axi_control">rd_1_offset_2, 0x20, 32, W, Data signal of rd_1_offset, </column>
                    <column name="s_axi_control">wr_0_offset_1, 0x28, 32, W, Data signal of wr_0_offset, </column>
                    <column name="s_axi_control">wr_0_offset_2, 0x2c, 32, W, Data signal of wr_0_offset, </column>
                    <column name="s_axi_control">wr_1_offset_1, 0x34, 32, W, Data signal of wr_1_offset, </column>
                    <column name="s_axi_control">wr_1_offset_2, 0x38, 32, W, Data signal of wr_1_offset, </column>
                    <column name="s_axi_control">first, 0x40, 32, W, Data signal of first, </column>
                    <column name="s_axi_control">last, 0x48, 32, W, Data signal of last, </column>
                    <column name="s_axi_control">block_header_1, 0x50, 32, W, Data signal of block_header, </column>
                    <column name="s_axi_control">block_header_2, 0x54, 32, W, Data signal of block_header, </column>
                    <column name="s_axi_control">block_header_3, 0x58, 32, W, Data signal of block_header, </column>
                    <column name="s_axi_control">block_header_4, 0x5c, 32, W, Data signal of block_header, </column>
                    <column name="s_axi_control">block_header_5, 0x60, 32, W, Data signal of block_header, </column>
                    <column name="s_axi_control">block_header_6, 0x64, 32, W, Data signal of block_header, </column>
                    <column name="s_axi_control">block_header_7, 0x68, 32, W, Data signal of block_header, </column>
                    <column name="s_axi_control">block_header_8, 0x6c, 32, W, Data signal of block_header, </column>
                    <column name="s_axi_control">block_header_9, 0x70, 32, W, Data signal of block_header, </column>
                    <column name="s_axi_control">block_header_10, 0x74, 32, W, Data signal of block_header, </column>
                    <column name="s_axi_control">block_header_11, 0x78, 32, W, Data signal of block_header, </column>
                    <column name="s_axi_control">block_header_12, 0x7c, 32, W, Data signal of block_header, </column>
                    <column name="s_axi_control">block_header_13, 0x80, 32, W, Data signal of block_header, </column>
                    <column name="s_axi_control">block_header_14, 0x84, 32, W, Data signal of block_header, </column>
                    <column name="s_axi_control">block_header_15, 0x88, 32, W, Data signal of block_header, </column>
                    <column name="s_axi_control">block_header_16, 0x8c, 32, W, Data signal of block_header, </column>
                    <column name="s_axi_control">target_1, 0x94, 32, W, Data signal of target, </column>
                    <column name="s_axi_control">target_2, 0x98, 32, W, Data signal of target, </column>
                    <column name="s_axi_control">target_3, 0x9c, 32, W, Data signal of target, </column>
                    <column name="s_axi_control">target_4, 0xa0, 32, W, Data signal of target, </column>
                    <column name="s_axi_control">target_5, 0xa4, 32, W, Data signal of target, </column>
                    <column name="s_axi_control">target_6, 0xa8, 32, W, Data signal of target, </column>
                    <column name="s_axi_control">target_7, 0xac, 32, W, Data signal of target, </column>
                    <column name="s_axi_control">target_8, 0xb0, 32, W, Data signal of target, </column>
                    <column name="s_axi_control">target_9, 0xb4, 32, W, Data signal of target, </column>
                    <column name="s_axi_control">target_10, 0xb8, 32, W, Data signal of target, </column>
                    <column name="s_axi_control">target_11, 0xbc, 32, W, Data signal of target, </column>
                    <column name="s_axi_control">target_12, 0xc0, 32, W, Data signal of target, </column>
                    <column name="s_axi_control">target_13, 0xc4, 32, W, Data signal of target, </column>
                    <column name="s_axi_control">target_14, 0xc8, 32, W, Data signal of target, </column>
                    <column name="s_axi_control">target_15, 0xcc, 32, W, Data signal of target, </column>
                    <column name="s_axi_control">target_16, 0xd0, 32, W, Data signal of target, </column>
                </table>
            </item>
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="9">Interface, Register Mode, TDATA, TDEST, TKEEP, TLAST, TREADY, TSTRB, TVALID</keys>
                    <column name="egress_0">both, 512, 1, 64, 1, 1, 64, 1</column>
                    <column name="egress_1">both, 512, 1, 64, 1, 1, 64, 1</column>
                    <column name="golden_fifo_0">both, 32, , , , 1, , 1</column>
                    <column name="golden_fifo_1">both, 32, , , , 1, , 1</column>
                    <column name="ingress_0">both, 512, 1, 64, 1, 1, 64, 1</column>
                    <column name="ingress_1">both, 512, 1, 64, 1, 1, 64, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="rd_0">in, ap_uint&lt;256&gt; const *</column>
                    <column name="rd_1">in, ap_uint&lt;256&gt; const *</column>
                    <column name="wr_0">out, ap_uint&lt;256&gt;*</column>
                    <column name="wr_1">out, ap_uint&lt;256&gt;*</column>
                    <column name="ingress_0">out, stream&lt;hls::axis&lt;ap_uint&lt;512&gt; 0 0 1&gt; 0&gt;&amp;</column>
                    <column name="ingress_1">out, stream&lt;hls::axis&lt;ap_uint&lt;512&gt; 0 0 1&gt; 0&gt;&amp;</column>
                    <column name="egress_0">in, stream&lt;hls::axis&lt;ap_uint&lt;512&gt; 0 0 1&gt; 0&gt;&amp;</column>
                    <column name="egress_1">in, stream&lt;hls::axis&lt;ap_uint&lt;512&gt; 0 0 1&gt; 0&gt;&amp;</column>
                    <column name="golden_fifo_0">out, stream&lt;ap_uint&lt;32&gt; 0&gt;&amp;</column>
                    <column name="golden_fifo_1">out, stream&lt;ap_uint&lt;32&gt; 0&gt;&amp;</column>
                    <column name="first">in, bool</column>
                    <column name="last">in, bool</column>
                    <column name="block_header">in, ap_uint&lt;512&gt;</column>
                    <column name="target">in, ap_uint&lt;512&gt;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="rd_0">m_axi_rd_0, interface, , </column>
                    <column name="rd_0">s_axi_control, interface, offset, </column>
                    <column name="rd_1">m_axi_rd_1, interface, , </column>
                    <column name="rd_1">s_axi_control, interface, offset, </column>
                    <column name="wr_0">m_axi_wr_0, interface, , </column>
                    <column name="wr_0">s_axi_control, interface, offset, </column>
                    <column name="wr_1">m_axi_wr_1, interface, , </column>
                    <column name="wr_1">s_axi_control, interface, offset, </column>
                    <column name="ingress_0">ingress_0, interface, , </column>
                    <column name="ingress_1">ingress_1, interface, , </column>
                    <column name="egress_0">egress_0, interface, , </column>
                    <column name="egress_1">egress_1, interface, , </column>
                    <column name="golden_fifo_0">golden_fifo_0, interface, , </column>
                    <column name="golden_fifo_1">golden_fifo_1, interface, , </column>
                    <column name="first">s_axi_control, register, , name=first offset=0x40 range=32</column>
                    <column name="last">s_axi_control, register, , name=last offset=0x48 range=32</column>
                    <column name="block_header">s_axi_control, register, , name=block_header_1 offset=0x50 range=32</column>
                    <column name="block_header">s_axi_control, register, , name=block_header_2 offset=0x54 range=32</column>
                    <column name="block_header">s_axi_control, register, , name=block_header_3 offset=0x58 range=32</column>
                    <column name="block_header">s_axi_control, register, , name=block_header_4 offset=0x5c range=32</column>
                    <column name="block_header">s_axi_control, register, , name=block_header_5 offset=0x60 range=32</column>
                    <column name="block_header">s_axi_control, register, , name=block_header_6 offset=0x64 range=32</column>
                    <column name="block_header">s_axi_control, register, , name=block_header_7 offset=0x68 range=32</column>
                    <column name="block_header">s_axi_control, register, , name=block_header_8 offset=0x6c range=32</column>
                    <column name="block_header">s_axi_control, register, , name=block_header_9 offset=0x70 range=32</column>
                    <column name="block_header">s_axi_control, register, , name=block_header_10 offset=0x74 range=32</column>
                    <column name="block_header">s_axi_control, register, , name=block_header_11 offset=0x78 range=32</column>
                    <column name="block_header">s_axi_control, register, , name=block_header_12 offset=0x7c range=32</column>
                    <column name="block_header">s_axi_control, register, , name=block_header_13 offset=0x80 range=32</column>
                    <column name="block_header">s_axi_control, register, , name=block_header_14 offset=0x84 range=32</column>
                    <column name="block_header">s_axi_control, register, , name=block_header_15 offset=0x88 range=32</column>
                    <column name="block_header">s_axi_control, register, , name=block_header_16 offset=0x8c range=32</column>
                    <column name="target">s_axi_control, register, , name=target_1 offset=0x94 range=32</column>
                    <column name="target">s_axi_control, register, , name=target_2 offset=0x98 range=32</column>
                    <column name="target">s_axi_control, register, , name=target_3 offset=0x9c range=32</column>
                    <column name="target">s_axi_control, register, , name=target_4 offset=0xa0 range=32</column>
                    <column name="target">s_axi_control, register, , name=target_5 offset=0xa4 range=32</column>
                    <column name="target">s_axi_control, register, , name=target_6 offset=0xa8 range=32</column>
                    <column name="target">s_axi_control, register, , name=target_7 offset=0xac range=32</column>
                    <column name="target">s_axi_control, register, , name=target_8 offset=0xb0 range=32</column>
                    <column name="target">s_axi_control, register, , name=target_9 offset=0xb4 range=32</column>
                    <column name="target">s_axi_control, register, , name=target_10 offset=0xb8 range=32</column>
                    <column name="target">s_axi_control, register, , name=target_11 offset=0xbc range=32</column>
                    <column name="target">s_axi_control, register, , name=target_12 offset=0xc0 range=32</column>
                    <column name="target">s_axi_control, register, , name=target_13 offset=0xc4 range=32</column>
                    <column name="target">s_axi_control, register, , name=target_14 offset=0xc8 range=32</column>
                    <column name="target">s_axi_control, register, , name=target_15 offset=0xcc range=32</column>
                    <column name="target">s_axi_control, register, , name=target_16 offset=0xd0 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="5">HW Interface, Direction, Length, Width, Location</keys>
                    <column name="m_axi_rd_0">read, 2, 256, hash_controller/hash_controller.cpp:17:24</column>
                    <column name="m_axi_rd_1">read, 2, 256, hash_controller/hash_controller.cpp:17:24</column>
                    <column name="m_axi_wr_0">write, 2, 256, hash_controller/hash_controller.cpp:35:3</column>
                    <column name="m_axi_wr_1">write, 2, 256, hash_controller/hash_controller.cpp:35:3</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_wr_1">gmem, VITIS_LOOP_29_1, Access call is in the conditional branch, 214-232, hash_controller/hash_controller.cpp:29:19</column>
                    <column name="m_axi_rd_1">gmem, VITIS_LOOP_13_1, Access call is in the conditional branch, 214-232, hash_controller/hash_controller.cpp:13:19</column>
                    <column name="m_axi_rd_1">gmem, VITIS_LOOP_13_1, Access call is in the conditional branch, 214-232, hash_controller/hash_controller.cpp:13:19</column>
                    <column name="m_axi_wr_1">gmem, VITIS_LOOP_29_1, Access call is in the conditional branch, 214-232, hash_controller/hash_controller.cpp:29:19</column>
                    <column name="m_axi_wr_1">gmem, , Could not widen since the size of type 'i256' is greater than or equal to the max_widen_bitwidth threshold of '0'., , hash_controller/hash_controller.cpp:35:3</column>
                    <column name="m_axi_wr_1">gmem, , Could not widen since the size of type 'i256' is greater than or equal to the max_widen_bitwidth threshold of '0'., , hash_controller/hash_controller.cpp:35:3</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="hash_controller/hash_controller.cpp:14" status="valid" parentFunction="ingress" variable="" isDirective="0" options="II=2"/>
        <Pragma type="pipeline" location="hash_controller/hash_controller.cpp:30" status="valid" parentFunction="egress" variable="" isDirective="0" options="II=2"/>
        <Pragma type="dataflow" location="hash_controller/hash_controller.cpp:55" status="valid" parentFunction="pass" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="hash_controller/hash_controller.cpp:85" status="valid" parentFunction="hash_controller" variable="return" isDirective="0" options="mode=s_axilite port=return"/>
        <Pragma type="interface" location="hash_controller/hash_controller.cpp:86" status="valid" parentFunction="hash_controller" variable="first" isDirective="0" options="mode=s_axilite port=first"/>
        <Pragma type="interface" location="hash_controller/hash_controller.cpp:87" status="valid" parentFunction="hash_controller" variable="last" isDirective="0" options="mode=s_axilite port=last"/>
        <Pragma type="interface" location="hash_controller/hash_controller.cpp:88" status="valid" parentFunction="hash_controller" variable="block_header" isDirective="0" options="mode=s_axilite port=block_header"/>
        <Pragma type="interface" location="hash_controller/hash_controller.cpp:89" status="valid" parentFunction="hash_controller" variable="target" isDirective="0" options="mode=s_axilite port=target"/>
        <Pragma type="interface" location="hash_controller/hash_controller.cpp:90" status="valid" parentFunction="hash_controller" variable="egress_1" isDirective="0" options="mode=axis register_mode=both port=egress_1 register"/>
        <Pragma type="interface" location="hash_controller/hash_controller.cpp:91" status="valid" parentFunction="hash_controller" variable="egress_0" isDirective="0" options="mode=axis register_mode=both port=egress_0 register"/>
        <Pragma type="interface" location="hash_controller/hash_controller.cpp:92" status="valid" parentFunction="hash_controller" variable="ingress_1" isDirective="0" options="mode=axis register_mode=both port=ingress_1 register"/>
        <Pragma type="interface" location="hash_controller/hash_controller.cpp:93" status="valid" parentFunction="hash_controller" variable="ingress_0" isDirective="0" options="mode=axis register_mode=both port=ingress_0 register"/>
        <Pragma type="interface" location="hash_controller/hash_controller.cpp:94" status="valid" parentFunction="hash_controller" variable="golden_fifo_0" isDirective="0" options="mode=axis register_mode=both port=golden_fifo_0 register"/>
        <Pragma type="interface" location="hash_controller/hash_controller.cpp:95" status="valid" parentFunction="hash_controller" variable="golden_fifo_1" isDirective="0" options="mode=axis register_mode=both port=golden_fifo_1 register"/>
        <Pragma type="interface" location="hash_controller/hash_controller.cpp:96" status="valid" parentFunction="hash_controller" variable="rd_0" isDirective="0" options="mode=m_axi bundle=rd_0 port=rd_0 offset=slave"/>
        <Pragma type="interface" location="hash_controller/hash_controller.cpp:97" status="valid" parentFunction="hash_controller" variable="rd_1" isDirective="0" options="mode=m_axi bundle=rd_1 port=rd_1 offset=slave"/>
        <Pragma type="interface" location="hash_controller/hash_controller.cpp:98" status="valid" parentFunction="hash_controller" variable="wr_0" isDirective="0" options="mode=m_axi bundle=wr_0 port=wr_0 offset=slave"/>
        <Pragma type="interface" location="hash_controller/hash_controller.cpp:99" status="valid" parentFunction="hash_controller" variable="wr_1" isDirective="0" options="mode=m_axi bundle=wr_1 port=wr_1 offset=slave"/>
    </PragmaReport>
</profile>

