{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618468407733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618468407756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 15 15:33:27 2021 " "Processing started: Thu Apr 15 15:33:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618468407756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618468407756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chattering -c chattering " "Command: quartus_map --read_settings_files=on --write_settings_files=off chattering -c chattering" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618468407757 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618468409335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618468409335 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "chattering.v(58) " "Verilog HDL information at chattering.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "chattering.v" "" { Text "C:/Users/momon/le3hw/chattering/chattering.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1618468428400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chattering.v 1 1 " "Found 1 design units, including 1 entities, in source file chattering.v" { { "Info" "ISGN_ENTITY_NAME" "1 chattering " "Found entity 1: chattering" {  } { { "chattering.v" "" { Text "C:/Users/momon/le3hw/chattering/chattering.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618468428400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618468428400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "chattering " "Elaborating entity \"chattering\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618468428462 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 chattering.v(47) " "Verilog HDL assignment warning at chattering.v(47): truncated value with size 32 to match size of target (24)" {  } { { "chattering.v" "" { Text "C:/Users/momon/le3hw/chattering/chattering.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618468428468 "|chattering"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 chattering.v(49) " "Verilog HDL assignment warning at chattering.v(49): truncated value with size 32 to match size of target (4)" {  } { { "chattering.v" "" { Text "C:/Users/momon/le3hw/chattering/chattering.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618468428468 "|chattering"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 chattering.v(54) " "Verilog HDL assignment warning at chattering.v(54): truncated value with size 32 to match size of target (8)" {  } { { "chattering.v" "" { Text "C:/Users/momon/le3hw/chattering/chattering.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618468428468 "|chattering"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 chattering.v(67) " "Verilog HDL assignment warning at chattering.v(67): truncated value with size 32 to match size of target (8)" {  } { { "chattering.v" "" { Text "C:/Users/momon/le3hw/chattering/chattering.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618468428469 "|chattering"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 chattering.v(72) " "Verilog HDL assignment warning at chattering.v(72): truncated value with size 32 to match size of target (8)" {  } { { "chattering.v" "" { Text "C:/Users/momon/le3hw/chattering/chattering.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618468428471 "|chattering"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 chattering.v(77) " "Verilog HDL assignment warning at chattering.v(77): truncated value with size 32 to match size of target (8)" {  } { { "chattering.v" "" { Text "C:/Users/momon/le3hw/chattering/chattering.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618468428471 "|chattering"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 chattering.v(85) " "Verilog HDL assignment warning at chattering.v(85): truncated value with size 32 to match size of target (8)" {  } { { "chattering.v" "" { Text "C:/Users/momon/le3hw/chattering/chattering.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618468428472 "|chattering"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg\[1\]~reg0 seg\[1\]~reg0_emulated seg\[1\]~1 " "Register \"seg\[1\]~reg0\" is converted into an equivalent circuit using register \"seg\[1\]~reg0_emulated\" and latch \"seg\[1\]~1\"" {  } { { "chattering.v" "" { Text "C:/Users/momon/le3hw/chattering/chattering.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618468429396 "|chattering|seg[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg\[2\]~reg0 seg\[2\]~reg0_emulated seg\[2\]~5 " "Register \"seg\[2\]~reg0\" is converted into an equivalent circuit using register \"seg\[2\]~reg0_emulated\" and latch \"seg\[2\]~5\"" {  } { { "chattering.v" "" { Text "C:/Users/momon/le3hw/chattering/chattering.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618468429396 "|chattering|seg[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg\[3\]~reg0 seg\[3\]~reg0_emulated seg\[3\]~9 " "Register \"seg\[3\]~reg0\" is converted into an equivalent circuit using register \"seg\[3\]~reg0_emulated\" and latch \"seg\[3\]~9\"" {  } { { "chattering.v" "" { Text "C:/Users/momon/le3hw/chattering/chattering.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618468429396 "|chattering|seg[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg\[4\]~reg0 seg\[4\]~reg0_emulated seg\[4\]~13 " "Register \"seg\[4\]~reg0\" is converted into an equivalent circuit using register \"seg\[4\]~reg0_emulated\" and latch \"seg\[4\]~13\"" {  } { { "chattering.v" "" { Text "C:/Users/momon/le3hw/chattering/chattering.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618468429396 "|chattering|seg[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg\[5\]~reg0 seg\[5\]~reg0_emulated seg\[5\]~17 " "Register \"seg\[5\]~reg0\" is converted into an equivalent circuit using register \"seg\[5\]~reg0_emulated\" and latch \"seg\[5\]~17\"" {  } { { "chattering.v" "" { Text "C:/Users/momon/le3hw/chattering/chattering.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618468429396 "|chattering|seg[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg\[6\]~reg0 seg\[6\]~reg0_emulated seg\[6\]~21 " "Register \"seg\[6\]~reg0\" is converted into an equivalent circuit using register \"seg\[6\]~reg0_emulated\" and latch \"seg\[6\]~21\"" {  } { { "chattering.v" "" { Text "C:/Users/momon/le3hw/chattering/chattering.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618468429396 "|chattering|seg[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg\[7\]~reg0 seg\[7\]~reg0_emulated seg\[7\]~25 " "Register \"seg\[7\]~reg0\" is converted into an equivalent circuit using register \"seg\[7\]~reg0_emulated\" and latch \"seg\[7\]~25\"" {  } { { "chattering.v" "" { Text "C:/Users/momon/le3hw/chattering/chattering.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618468429396 "|chattering|seg[7]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1618468429396 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[0\] GND " "Pin \"seg\[0\]\" is stuck at GND" {  } { { "chattering.v" "" { Text "C:/Users/momon/le3hw/chattering/chattering.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618468429433 "|chattering|seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[0\] GND " "Pin \"sel\[0\]\" is stuck at GND" {  } { { "chattering.v" "" { Text "C:/Users/momon/le3hw/chattering/chattering.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618468429433 "|chattering|sel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[1\] VCC " "Pin \"sel\[1\]\" is stuck at VCC" {  } { { "chattering.v" "" { Text "C:/Users/momon/le3hw/chattering/chattering.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618468429433 "|chattering|sel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[2\] VCC " "Pin \"sel\[2\]\" is stuck at VCC" {  } { { "chattering.v" "" { Text "C:/Users/momon/le3hw/chattering/chattering.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618468429433 "|chattering|sel[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[3\] VCC " "Pin \"sel\[3\]\" is stuck at VCC" {  } { { "chattering.v" "" { Text "C:/Users/momon/le3hw/chattering/chattering.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618468429433 "|chattering|sel[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1618468429433 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618468429595 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/momon/le3hw/chattering/output_files/chattering.map.smsg " "Generated suppressed messages file C:/Users/momon/le3hw/chattering/output_files/chattering.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618468430371 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618468430590 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618468430590 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "chattering.v" "" { Text "C:/Users/momon/le3hw/chattering/chattering.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618468430714 "|chattering|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1618468430714 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618468430715 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618468430715 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Implemented 79 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618468430715 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618468430715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618468430759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 15 15:33:50 2021 " "Processing ended: Thu Apr 15 15:33:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618468430759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618468430759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618468430759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618468430759 ""}
