-- -------------------------------------------------------------
--
--  Entity Declaration for inst_a_e
--
-- Generated
--  by:  wig
--  on:  Wed Jul 13 10:10:59 2005
--  cmd: H:/work/eclipse/MIX/mix_0.pl -strip -nodelta ../logic.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_a_e-e.vhd,v 1.1 2005/07/13 08:15:38 wig Exp $
-- $Date: 2005/07/13 08:15:38 $
-- $Log: inst_a_e-e.vhd,v $
-- Revision 1.1  2005/07/13 08:15:38  wig
-- Adding testcase for simple logic generation
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.54 2005/06/23 13:14:42 wig Exp 
--
-- Generator: mix_0.pl Version: Revision: 1.35 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/enty


--

--
-- Start of Generated Entity inst_a_e
--
entity inst_a_e is

        -- Generics:
		-- No Generated Generics for Entity inst_a_e


    	-- Generated Port Declaration:
		port(
		-- Generated Port for Entity inst_a_e
			and_o1	: out	std_ulogic;
			and_o2	: out	std_ulogic_vector(15 downto 0);
			or_o1	: out	std_ulogic;
			or_o2	: out	std_ulogic_vector(15 downto 0);
			wire_bus_i	: in	std_ulogic_vector(7 downto 0);
			wire_bus_o	: out	std_ulogic_vector(7 downto 0);
			wire_i	: in	std_ulogic;
			wire_o	: out	std_ulogic
		-- End of Generated Port for Entity inst_a_e
		);
end inst_a_e;
--
-- End of Generated Entity inst_a_e
--


--
--!End of Entity/ies
-- --------------------------------------------------------------
