#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027b15444470 .scope module, "tb_decoder_stage_alt" "tb_decoder_stage_alt" 2 4;
 .timescale -9 -12;
P_0000027b153bf180 .param/l "AWIDTH" 0 2 7, +C4<00000000000000000000000000000101>;
P_0000027b153bf1b8 .param/l "DWIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
P_0000027b153bf1f0 .param/l "IWIDTH" 0 2 9, +C4<00000000000000000000000000100000>;
P_0000027b153bf228 .param/l "NUM_INST" 1 2 37, +C4<00000000000000000000000000110100>;
P_0000027b153bf260 .param/l "PC_WIDTH" 0 2 8, +C4<00000000000000000000000000100000>;
v0000027b154796e0_0 .var "ds_clk", 0 0;
v0000027b15479960_0 .var "ds_data_in_rd", 31 0;
v0000027b1547a720_0 .net "ds_data_out_rs1", 31 0, v0000027b15478ad0_0;  1 drivers
v0000027b15479b40_0 .net "ds_data_out_rs2", 31 0, v0000027b15478b70_0;  1 drivers
v0000027b1547a4a0_0 .var "ds_i_ce", 0 0;
v0000027b1547aae0_0 .var "ds_i_flush", 0 0;
v0000027b1547a180_0 .var "ds_i_instr", 31 0;
v0000027b15479f00_0 .var "ds_i_pc", 31 0;
v0000027b15479a00_0 .var "ds_i_stall", 0 0;
v0000027b1547acc0_0 .net "ds_o_addr_rd_p", 4 0, v0000027b15479250_0;  1 drivers
v0000027b15479c80_0 .net "ds_o_addr_rs1_p", 4 0, v0000027b15477770_0;  1 drivers
v0000027b1547ac20_0 .net "ds_o_addr_rs2_p", 4 0, v0000027b15479070_0;  1 drivers
v0000027b15479dc0_0 .net "ds_o_alu", 13 0, v0000027b154782b0_0;  1 drivers
v0000027b1547a540_0 .net "ds_o_ce", 0 0, v0000027b15478350_0;  1 drivers
v0000027b15479aa0_0 .net "ds_o_exception", 3 0, v0000027b15479430_0;  1 drivers
v0000027b1547ae00_0 .net "ds_o_flush", 0 0, L_0000027b15413df0;  1 drivers
v0000027b15479be0_0 .net "ds_o_funct3", 2 0, v0000027b15478c10_0;  1 drivers
v0000027b1547a5e0_0 .net "ds_o_imm", 31 0, v0000027b15478990_0;  1 drivers
v0000027b1547a680_0 .net "ds_o_opcode", 10 0, v0000027b154783f0_0;  1 drivers
v0000027b1547a7c0_0 .net "ds_o_pc", 31 0, v0000027b15479110_0;  1 drivers
v0000027b1547aea0_0 .net "ds_o_stall", 0 0, L_0000027b15414640;  1 drivers
v0000027b1547a860_0 .var "ds_rst", 0 0;
v0000027b1547c9b0_0 .var "ds_we", 0 0;
v0000027b1547bd30_0 .var/i "i", 31 0;
v0000027b1547bab0 .array "instr_mem", 51 0, 31 0;
S_0000027b15444600 .scope task, "reset" "reset" 2 86, 2 86 0, S_0000027b15444470;
 .timescale -9 -12;
v0000027b15450cc0_0 .var/i "cycles", 31 0;
E_0000027b1543b260 .event posedge, v0000027b15451300_0;
TD_tb_decoder_stage_alt.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1547a860_0, 0, 1;
    %load/vec4 v0000027b15450cc0_0;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000027b1543b260;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1547a860_0, 0, 1;
    %wait E_0000027b1543b260;
    %end;
S_0000027b153f92a0 .scope module, "uut" "decoder_stage" 2 47, 3 7 0, S_0000027b15444470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ds_clk";
    .port_info 1 /INPUT 1 "ds_rst";
    .port_info 2 /INPUT 32 "ds_i_instr";
    .port_info 3 /INPUT 32 "ds_i_pc";
    .port_info 4 /OUTPUT 32 "ds_o_pc";
    .port_info 5 /OUTPUT 5 "ds_o_addr_rs1_p";
    .port_info 6 /OUTPUT 5 "ds_o_addr_rs2_p";
    .port_info 7 /OUTPUT 5 "ds_o_addr_rd_p";
    .port_info 8 /OUTPUT 3 "ds_o_funct3";
    .port_info 9 /OUTPUT 32 "ds_o_imm";
    .port_info 10 /OUTPUT 14 "ds_o_alu";
    .port_info 11 /OUTPUT 11 "ds_o_opcode";
    .port_info 12 /OUTPUT 4 "ds_o_exception";
    .port_info 13 /INPUT 1 "ds_i_ce";
    .port_info 14 /OUTPUT 1 "ds_o_ce";
    .port_info 15 /INPUT 1 "ds_i_stall";
    .port_info 16 /OUTPUT 1 "ds_o_stall";
    .port_info 17 /INPUT 1 "ds_i_flush";
    .port_info 18 /OUTPUT 1 "ds_o_flush";
    .port_info 19 /INPUT 32 "ds_data_in_rd";
    .port_info 20 /OUTPUT 32 "ds_data_out_rs1";
    .port_info 21 /OUTPUT 32 "ds_data_out_rs2";
    .port_info 22 /INPUT 1 "ds_we";
P_0000027b153bf2a0 .param/l "AWIDTH" 0 3 9, +C4<00000000000000000000000000000101>;
P_0000027b153bf2d8 .param/l "DWIDTH" 0 3 8, +C4<00000000000000000000000000100000>;
P_0000027b153bf310 .param/l "FUNCT_WIDTH" 0 3 12, +C4<00000000000000000000000000000011>;
P_0000027b153bf348 .param/l "IWIDTH" 0 3 11, +C4<00000000000000000000000000100000>;
P_0000027b153bf380 .param/l "PC_WIDTH" 0 3 10, +C4<00000000000000000000000000100000>;
v0000027b1547b260_0 .net "ds_clk", 0 0, v0000027b154796e0_0;  1 drivers
v0000027b1547a220_0 .net "ds_data_in_rd", 31 0, v0000027b15479960_0;  1 drivers
v0000027b15479d20_0 .net "ds_data_out_rs1", 31 0, v0000027b15478ad0_0;  alias, 1 drivers
v0000027b1547af40_0 .net "ds_data_out_rs2", 31 0, v0000027b15478b70_0;  alias, 1 drivers
v0000027b15479fa0_0 .net "ds_i_ce", 0 0, v0000027b1547a4a0_0;  1 drivers
v0000027b1547b1c0_0 .net "ds_i_flush", 0 0, v0000027b1547aae0_0;  1 drivers
v0000027b1547a9a0_0 .net "ds_i_instr", 31 0, v0000027b1547a180_0;  1 drivers
v0000027b1547b120_0 .net "ds_i_pc", 31 0, v0000027b15479f00_0;  1 drivers
v0000027b1547aa40_0 .net "ds_i_stall", 0 0, v0000027b15479a00_0;  1 drivers
v0000027b154798c0_0 .net "ds_o_addr_rd", 4 0, L_0000027b154138b0;  1 drivers
v0000027b1547a900_0 .net "ds_o_addr_rd_p", 4 0, v0000027b15479250_0;  alias, 1 drivers
v0000027b1547b4e0_0 .net "ds_o_addr_rs1", 4 0, L_0000027b15414090;  1 drivers
v0000027b1547b300_0 .net "ds_o_addr_rs1_p", 4 0, v0000027b15477770_0;  alias, 1 drivers
v0000027b1547ab80_0 .net "ds_o_addr_rs2", 4 0, L_0000027b15414720;  1 drivers
v0000027b1547b3a0_0 .net "ds_o_addr_rs2_p", 4 0, v0000027b15479070_0;  alias, 1 drivers
v0000027b1547a040_0 .net "ds_o_alu", 13 0, v0000027b154782b0_0;  alias, 1 drivers
v0000027b1547a0e0_0 .net "ds_o_ce", 0 0, v0000027b15478350_0;  alias, 1 drivers
v0000027b1547afe0_0 .net "ds_o_exception", 3 0, v0000027b15479430_0;  alias, 1 drivers
v0000027b1547b080_0 .net "ds_o_flush", 0 0, L_0000027b15413df0;  alias, 1 drivers
v0000027b15479820_0 .net "ds_o_funct3", 2 0, v0000027b15478c10_0;  alias, 1 drivers
v0000027b15479e60_0 .net "ds_o_imm", 31 0, v0000027b15478990_0;  alias, 1 drivers
v0000027b1547b440_0 .net "ds_o_opcode", 10 0, v0000027b154783f0_0;  alias, 1 drivers
v0000027b1547a360_0 .net "ds_o_pc", 31 0, v0000027b15479110_0;  alias, 1 drivers
v0000027b1547a400_0 .net "ds_o_stall", 0 0, L_0000027b15414640;  alias, 1 drivers
v0000027b15479640_0 .net "ds_rst", 0 0, v0000027b1547a860_0;  1 drivers
v0000027b1547ad60_0 .net "ds_we", 0 0, v0000027b1547c9b0_0;  1 drivers
S_0000027b15402790 .scope module, "d" "decoder" 3 50, 4 5 0, S_0000027b153f92a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d_clk";
    .port_info 1 /INPUT 1 "d_rst";
    .port_info 2 /INPUT 32 "d_i_instr";
    .port_info 3 /INPUT 32 "d_i_pc";
    .port_info 4 /OUTPUT 32 "d_o_pc";
    .port_info 5 /OUTPUT 5 "d_o_addr_rs1";
    .port_info 6 /OUTPUT 5 "d_o_addr_rs1_p";
    .port_info 7 /OUTPUT 5 "d_o_addr_rs2";
    .port_info 8 /OUTPUT 5 "d_o_addr_rs2_p";
    .port_info 9 /OUTPUT 5 "d_o_addr_rd";
    .port_info 10 /OUTPUT 5 "d_o_addr_rd_p";
    .port_info 11 /OUTPUT 32 "d_o_imm";
    .port_info 12 /OUTPUT 3 "d_o_funct3";
    .port_info 13 /OUTPUT 14 "d_o_alu";
    .port_info 14 /OUTPUT 11 "d_o_opcode";
    .port_info 15 /OUTPUT 4 "d_o_exception";
    .port_info 16 /INPUT 1 "d_i_ce";
    .port_info 17 /OUTPUT 1 "d_o_ce";
    .port_info 18 /INPUT 1 "d_i_stall";
    .port_info 19 /OUTPUT 1 "d_o_stall";
    .port_info 20 /INPUT 1 "d_i_flush";
    .port_info 21 /OUTPUT 1 "d_o_flush";
P_0000027b153be520 .param/l "AWIDTH" 0 4 8, +C4<00000000000000000000000000000101>;
P_0000027b153be558 .param/l "DWIDTH" 0 4 6, +C4<00000000000000000000000000100000>;
P_0000027b153be590 .param/l "FUNCT_WIDTH" 0 4 10, +C4<00000000000000000000000000000011>;
P_0000027b153be5c8 .param/l "IWIDTH" 0 4 7, +C4<00000000000000000000000000100000>;
P_0000027b153be600 .param/l "PC_WIDTH" 0 4 9, +C4<00000000000000000000000000100000>;
L_0000027b15414720 .functor BUFZ 5, v0000027b15478210_0, C4<00000>, C4<00000>, C4<00000>;
L_0000027b15414090 .functor BUFZ 5, v0000027b15478530_0, C4<00000>, C4<00000>, C4<00000>;
L_0000027b154138b0 .functor BUFZ 5, v0000027b154787b0_0, C4<00000>, C4<00000>, C4<00000>;
L_0000027b15413d80 .functor OR 1, L_0000027b15414640, v0000027b15479a00_0, C4<0>, C4<0>;
L_0000027b15414640 .functor OR 1, v0000027b15479a00_0, L_0000027b1547d090, C4<0>, C4<0>;
L_0000027b15413df0 .functor OR 1, v0000027b1547aae0_0, L_0000027b1547c910, C4<0>, C4<0>;
v0000027b15451580_0 .net *"_ivl_13", 0 0, L_0000027b1547c910;  1 drivers
v0000027b154516c0_0 .net *"_ivl_9", 0 0, L_0000027b1547d090;  1 drivers
v0000027b15451620_0 .var "alu_add_d", 0 0;
v0000027b154519e0_0 .var "alu_and_d", 0 0;
v0000027b15450ea0_0 .var "alu_eq_d", 0 0;
v0000027b15450d60_0 .var "alu_ge_d", 0 0;
v0000027b15450f40_0 .var "alu_geu_d", 0 0;
v0000027b15450e00_0 .var "alu_lt_d", 0 0;
v0000027b154518a0_0 .var "alu_ltu_d", 0 0;
v0000027b15451080_0 .var "alu_neq_d", 0 0;
v0000027b15451120_0 .var "alu_or_d", 0 0;
v0000027b154513a0_0 .var "alu_sll_d", 0 0;
v0000027b15451440_0 .var "alu_slt_d", 0 0;
v0000027b15451940_0 .var "alu_sltu_d", 0 0;
v0000027b15451a80_0 .var "alu_sra_d", 0 0;
v0000027b154514e0_0 .var "alu_srl_d", 0 0;
v0000027b15450fe0_0 .var "alu_sub_d", 0 0;
v0000027b154511c0_0 .var "alu_xor_d", 0 0;
v0000027b15451300_0 .net "d_clk", 0 0, v0000027b154796e0_0;  alias, 1 drivers
v0000027b15451b20_0 .net "d_i_ce", 0 0, v0000027b1547a4a0_0;  alias, 1 drivers
v0000027b15451760_0 .net "d_i_flush", 0 0, v0000027b1547aae0_0;  alias, 1 drivers
v0000027b15451800_0 .net "d_i_instr", 31 0, v0000027b1547a180_0;  alias, 1 drivers
v0000027b15451260_0 .net "d_i_pc", 31 0, v0000027b15479f00_0;  alias, 1 drivers
v0000027b15450c20_0 .net "d_i_stall", 0 0, v0000027b15479a00_0;  alias, 1 drivers
v0000027b15478f30_0 .net "d_o_addr_rd", 4 0, L_0000027b154138b0;  alias, 1 drivers
v0000027b15479250_0 .var "d_o_addr_rd_p", 4 0;
v0000027b15478fd0_0 .net "d_o_addr_rs1", 4 0, L_0000027b15414090;  alias, 1 drivers
v0000027b15477770_0 .var "d_o_addr_rs1_p", 4 0;
v0000027b15477e50_0 .net "d_o_addr_rs2", 4 0, L_0000027b15414720;  alias, 1 drivers
v0000027b15479070_0 .var "d_o_addr_rs2_p", 4 0;
v0000027b154782b0_0 .var "d_o_alu", 13 0;
v0000027b15478350_0 .var "d_o_ce", 0 0;
v0000027b15479430_0 .var "d_o_exception", 3 0;
v0000027b154788f0_0 .net "d_o_flush", 0 0, L_0000027b15413df0;  alias, 1 drivers
v0000027b15478c10_0 .var "d_o_funct3", 2 0;
v0000027b15478990_0 .var "d_o_imm", 31 0;
v0000027b154783f0_0 .var "d_o_opcode", 10 0;
v0000027b15479110_0 .var "d_o_pc", 31 0;
v0000027b15477f90_0 .net "d_o_stall", 0 0, L_0000027b15414640;  alias, 1 drivers
v0000027b154791b0_0 .net "d_rst", 0 0, v0000027b1547a860_0;  alias, 1 drivers
v0000027b15478170_0 .var "funct3", 2 0;
v0000027b15477bd0_0 .var "illegal_check", 0 0;
v0000027b15478df0_0 .var "imm_d", 31 0;
v0000027b154792f0_0 .var "opcode", 6 0;
v0000027b15478710_0 .var "opcode_auipc_d", 0 0;
v0000027b15479390_0 .var "opcode_branch_d", 0 0;
v0000027b154794d0_0 .var "opcode_fence_d", 0 0;
v0000027b154779f0_0 .var "opcode_itype_d", 0 0;
v0000027b15478030_0 .var "opcode_jal_d", 0 0;
v0000027b154780d0_0 .var "opcode_jalr_d", 0 0;
v0000027b15477950_0 .var "opcode_load_word_d", 0 0;
v0000027b15477630_0 .var "opcode_lui_d", 0 0;
v0000027b15477c70_0 .var "opcode_rtype_d", 0 0;
v0000027b15478e90_0 .var "opcode_store_word_d", 0 0;
v0000027b154776d0_0 .var "opcode_system_d", 0 0;
v0000027b15478490_0 .net "stall_bit", 0 0, L_0000027b15413d80;  1 drivers
v0000027b15477810_0 .var "system_exeption", 0 0;
v0000027b154787b0_0 .var "temp_addr_rd", 4 0;
v0000027b15478530_0 .var "temp_addr_rs1", 4 0;
v0000027b15478210_0 .var "temp_addr_rs2", 4 0;
v0000027b154778b0_0 .var "valid_opcode", 0 0;
E_0000027b1543b5e0/0 .event anyedge, v0000027b15451800_0, v0000027b154792f0_0, v0000027b15478170_0, v0000027b15477c70_0;
E_0000027b1543b5e0/1 .event anyedge, v0000027b154779f0_0, v0000027b15477950_0, v0000027b15478e90_0, v0000027b15479390_0;
E_0000027b1543b5e0/2 .event anyedge, v0000027b15478030_0, v0000027b154780d0_0, v0000027b15477630_0, v0000027b15478710_0;
E_0000027b1543b5e0/3 .event anyedge, v0000027b154776d0_0, v0000027b154794d0_0, v0000027b154513a0_0, v0000027b154514e0_0;
E_0000027b1543b5e0/4 .event anyedge, v0000027b15451a80_0;
E_0000027b1543b5e0 .event/or E_0000027b1543b5e0/0, E_0000027b1543b5e0/1, E_0000027b1543b5e0/2, E_0000027b1543b5e0/3, E_0000027b1543b5e0/4;
E_0000027b1543b7e0/0 .event negedge, v0000027b154791b0_0;
E_0000027b1543b7e0/1 .event posedge, v0000027b15451300_0;
E_0000027b1543b7e0 .event/or E_0000027b1543b7e0/0, E_0000027b1543b7e0/1;
L_0000027b1547d090 .part v0000027b15479430_0, 0, 1;
L_0000027b1547c910 .part v0000027b15479430_0, 1, 1;
S_0000027b15392fb0 .scope module, "re" "register" 3 78, 5 4 0, S_0000027b153f92a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "r_rst";
    .port_info 2 /INPUT 5 "r_addr_rs_1";
    .port_info 3 /INPUT 5 "r_addr_rs_2";
    .port_info 4 /INPUT 5 "r_addr_rd";
    .port_info 5 /INPUT 32 "r_data_rd";
    .port_info 6 /OUTPUT 32 "r_data_out_rs1";
    .port_info 7 /OUTPUT 32 "r_data_out_rs2";
    .port_info 8 /INPUT 1 "r_we";
P_0000027b15424f80 .param/l "AWIDTH" 0 5 6, +C4<00000000000000000000000000000101>;
P_0000027b15424fb8 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
L_0000027b154143a0 .functor AND 1, v0000027b1547c9b0_0, L_0000027b1547cc30, C4<1>, C4<1>;
L_0000027b154b0098 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027b15478670_0 .net/2u *"_ivl_0", 4 0, L_0000027b154b0098;  1 drivers
v0000027b15478850_0 .net *"_ivl_2", 0 0, L_0000027b1547cc30;  1 drivers
v0000027b15477a90 .array "data", 31 0, 31 0;
v0000027b15477b30_0 .var/i "i", 31 0;
v0000027b15477d10_0 .net "r_addr_rd", 4 0, v0000027b15479250_0;  alias, 1 drivers
v0000027b15477db0_0 .net "r_addr_rs_1", 4 0, v0000027b15477770_0;  alias, 1 drivers
v0000027b15477ef0_0 .net "r_addr_rs_2", 4 0, v0000027b15479070_0;  alias, 1 drivers
v0000027b15478a30_0 .net "r_clk", 0 0, v0000027b154796e0_0;  alias, 1 drivers
v0000027b15478ad0_0 .var "r_data_out_rs1", 31 0;
v0000027b15478b70_0 .var "r_data_out_rs2", 31 0;
v0000027b15478cb0_0 .net "r_data_rd", 31 0, v0000027b15479960_0;  alias, 1 drivers
v0000027b15478d50_0 .net "r_rst", 0 0, v0000027b1547a860_0;  alias, 1 drivers
v0000027b1547a2c0_0 .net "r_wb", 0 0, L_0000027b154143a0;  1 drivers
v0000027b15479780_0 .net "r_we", 0 0, v0000027b1547c9b0_0;  alias, 1 drivers
L_0000027b1547cc30 .cmp/ne 5, v0000027b15479250_0, L_0000027b154b0098;
    .scope S_0000027b15402790;
T_1 ;
    %wait E_0000027b1543b7e0;
    %load/vec4 v0000027b154791b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b15478350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b15479110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b154778b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b15477bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b15477810_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027b15477770_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027b15479070_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027b15479250_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027b15479430_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000027b154782b0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000027b154783f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027b15478210_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027b15478530_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027b154787b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027b15451b20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0000027b15478490_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000027b15451260_0;
    %assign/vec4 v0000027b15479110_0, 0;
    %load/vec4 v0000027b15478530_0;
    %assign/vec4 v0000027b15477770_0, 0;
    %load/vec4 v0000027b15478210_0;
    %assign/vec4 v0000027b15479070_0, 0;
    %load/vec4 v0000027b154787b0_0;
    %assign/vec4 v0000027b15479250_0, 0;
    %load/vec4 v0000027b15478170_0;
    %assign/vec4 v0000027b15478c10_0, 0;
    %load/vec4 v0000027b15478df0_0;
    %assign/vec4 v0000027b15478990_0, 0;
    %load/vec4 v0000027b15451620_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b154782b0_0, 4, 5;
    %load/vec4 v0000027b15450fe0_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b154782b0_0, 4, 5;
    %load/vec4 v0000027b15451440_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b154782b0_0, 4, 5;
    %load/vec4 v0000027b15451940_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b154782b0_0, 4, 5;
    %load/vec4 v0000027b154511c0_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b154782b0_0, 4, 5;
    %load/vec4 v0000027b15451120_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b154782b0_0, 4, 5;
    %load/vec4 v0000027b154519e0_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b154782b0_0, 4, 5;
    %load/vec4 v0000027b154513a0_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b154782b0_0, 4, 5;
    %load/vec4 v0000027b154514e0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b154782b0_0, 4, 5;
    %load/vec4 v0000027b15451a80_0;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b154782b0_0, 4, 5;
    %load/vec4 v0000027b15450ea0_0;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b154782b0_0, 4, 5;
    %load/vec4 v0000027b15451080_0;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b154782b0_0, 4, 5;
    %load/vec4 v0000027b15450d60_0;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b154782b0_0, 4, 5;
    %load/vec4 v0000027b15450f40_0;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b154782b0_0, 4, 5;
    %load/vec4 v0000027b15477c70_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b154783f0_0, 4, 5;
    %load/vec4 v0000027b154779f0_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b154783f0_0, 4, 5;
    %load/vec4 v0000027b15477950_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b154783f0_0, 4, 5;
    %load/vec4 v0000027b15478e90_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b154783f0_0, 4, 5;
    %load/vec4 v0000027b15479390_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b154783f0_0, 4, 5;
    %load/vec4 v0000027b15478030_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b154783f0_0, 4, 5;
    %load/vec4 v0000027b154780d0_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b154783f0_0, 4, 5;
    %load/vec4 v0000027b15477630_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b154783f0_0, 4, 5;
    %load/vec4 v0000027b15478710_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b154783f0_0, 4, 5;
    %load/vec4 v0000027b154776d0_0;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b154783f0_0, 4, 5;
    %load/vec4 v0000027b154794d0_0;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b154783f0_0, 4, 5;
T_1.2 ;
    %load/vec4 v0000027b154792f0_0;
    %pad/u 11;
    %assign/vec4 v0000027b154783f0_0, 0;
    %load/vec4 v0000027b154778b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_1.5, 8;
    %load/vec4 v0000027b15477bd0_0;
    %or;
T_1.5;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b15479430_0, 4, 5;
    %load/vec4 v0000027b15477810_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.8, 9;
    %load/vec4 v0000027b15451800_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.8;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %pad/s 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b15479430_0, 4, 5;
    %load/vec4 v0000027b15477810_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.11, 9;
    %load/vec4 v0000027b15451800_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.11;
    %flag_set/vec4 8;
    %jmp/0 T_1.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %pad/s 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b15479430_0, 4, 5;
    %load/vec4 v0000027b15477810_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.14, 9;
    %load/vec4 v0000027b15451800_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.14;
    %flag_set/vec4 8;
    %jmp/0 T_1.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.13, 8;
T_1.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.13, 8;
 ; End of false expr.
    %blend;
T_1.13;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b15479430_0, 4, 5;
    %load/vec4 v0000027b15451760_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.17, 9;
    %load/vec4 v0000027b15478490_0;
    %nor/r;
    %and;
T_1.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b15478350_0, 0;
    %jmp T_1.16;
T_1.15 ;
    %load/vec4 v0000027b15478490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %load/vec4 v0000027b15451b20_0;
    %assign/vec4 v0000027b15478350_0, 0;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v0000027b15478490_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.22, 9;
    %load/vec4 v0000027b15450c20_0;
    %nor/r;
    %and;
T_1.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b15478350_0, 0;
T_1.20 ;
T_1.19 ;
T_1.16 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027b15402790;
T_2 ;
    %wait E_0000027b1543b5e0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000027b15478530_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000027b15478210_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000027b154787b0_0, 0, 5;
    %load/vec4 v0000027b15451800_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0000027b154792f0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027b15478170_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027b15478df0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b15451620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b15450fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b15451440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b15451940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b154511c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b15451120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b154519e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b154513a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b154514e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b15451a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b15450ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b15451080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b15450e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b154518a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b15450d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b15450f40_0, 0, 1;
    %load/vec4 v0000027b154792f0_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000027b15477c70_0, 0, 1;
    %load/vec4 v0000027b154792f0_0;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000027b154779f0_0, 0, 1;
    %load/vec4 v0000027b154792f0_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000027b15477950_0, 0, 1;
    %load/vec4 v0000027b154792f0_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000027b15478e90_0, 0, 1;
    %load/vec4 v0000027b154792f0_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000027b15479390_0, 0, 1;
    %load/vec4 v0000027b154792f0_0;
    %pushi/vec4 111, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000027b15478030_0, 0, 1;
    %load/vec4 v0000027b154792f0_0;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000027b154780d0_0, 0, 1;
    %load/vec4 v0000027b154792f0_0;
    %pushi/vec4 55, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000027b15477630_0, 0, 1;
    %load/vec4 v0000027b154792f0_0;
    %pushi/vec4 23, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000027b15478710_0, 0, 1;
    %load/vec4 v0000027b154792f0_0;
    %pushi/vec4 115, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000027b154776d0_0, 0, 1;
    %load/vec4 v0000027b154792f0_0;
    %pushi/vec4 15, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000027b154794d0_0, 0, 1;
    %load/vec4 v0000027b154792f0_0;
    %cmpi/e 115, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_2.0, 4;
    %load/vec4 v0000027b15478170_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.0;
    %store/vec4 v0000027b15477810_0, 0, 1;
    %load/vec4 v0000027b15477c70_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.10, 8;
    %load/vec4 v0000027b154779f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.10;
    %jmp/1 T_2.9, 8;
    %load/vec4 v0000027b15477950_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.9;
    %jmp/1 T_2.8, 8;
    %load/vec4 v0000027b15478e90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.8;
    %jmp/1 T_2.7, 8;
    %load/vec4 v0000027b15479390_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.7;
    %jmp/1 T_2.6, 8;
    %load/vec4 v0000027b15478030_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.6;
    %jmp/1 T_2.5, 8;
    %load/vec4 v0000027b154780d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.5;
    %jmp/1 T_2.4, 8;
    %load/vec4 v0000027b15477630_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.4;
    %jmp/1 T_2.3, 8;
    %load/vec4 v0000027b15478710_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.3;
    %jmp/1 T_2.2, 8;
    %load/vec4 v0000027b154776d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.2;
    %flag_get/vec4 8;
    %jmp/1 T_2.1, 8;
    %load/vec4 v0000027b154794d0_0;
    %or;
T_2.1;
    %store/vec4 v0000027b154778b0_0, 0, 1;
    %load/vec4 v0000027b154779f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.12, 9;
    %load/vec4 v0000027b154513a0_0;
    %flag_set/vec4 9;
    %jmp/1 T_2.14, 9;
    %load/vec4 v0000027b154514e0_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_2.14;
    %flag_get/vec4 9;
    %jmp/1 T_2.13, 9;
    %load/vec4 v0000027b15451a80_0;
    %or;
T_2.13;
    %and;
T_2.12;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.11, 8;
    %load/vec4 v0000027b15451800_0;
    %parti/s 1, 25, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.11;
    %store/vec4 v0000027b15477bd0_0, 0, 1;
    %load/vec4 v0000027b15477c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %load/vec4 v0000027b15451800_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0000027b15478210_0, 0, 5;
    %load/vec4 v0000027b15451800_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0000027b15478530_0, 0, 5;
    %load/vec4 v0000027b15451800_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0000027b154787b0_0, 0, 5;
    %load/vec4 v0000027b15451800_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0000027b15478170_0, 0, 3;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0000027b154779f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.22, 8;
    %load/vec4 v0000027b15477950_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.22;
    %jmp/1 T_2.21, 8;
    %load/vec4 v0000027b154780d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.21;
    %jmp/1 T_2.20, 8;
    %load/vec4 v0000027b154776d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.20;
    %jmp/1 T_2.19, 8;
    %load/vec4 v0000027b154794d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.19;
    %jmp/0xz  T_2.17, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000027b15478210_0, 0, 5;
    %load/vec4 v0000027b15451800_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0000027b15478530_0, 0, 5;
    %load/vec4 v0000027b15451800_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0000027b154787b0_0, 0, 5;
    %load/vec4 v0000027b15451800_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0000027b15478170_0, 0, 3;
    %jmp T_2.18;
T_2.17 ;
    %load/vec4 v0000027b15478e90_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.25, 8;
    %load/vec4 v0000027b15479390_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.25;
    %jmp/0xz  T_2.23, 8;
    %load/vec4 v0000027b15451800_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0000027b15478210_0, 0, 5;
    %load/vec4 v0000027b15451800_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0000027b15478530_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000027b154787b0_0, 0, 5;
    %load/vec4 v0000027b15451800_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0000027b15478170_0, 0, 3;
    %jmp T_2.24;
T_2.23 ;
    %load/vec4 v0000027b15477630_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.29, 8;
    %load/vec4 v0000027b15478710_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.29;
    %jmp/1 T_2.28, 8;
    %load/vec4 v0000027b15478030_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.28;
    %jmp/0xz  T_2.26, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000027b15478210_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000027b15478530_0, 0, 5;
    %load/vec4 v0000027b15451800_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0000027b154787b0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027b15478170_0, 0, 3;
    %jmp T_2.27;
T_2.26 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000027b15478210_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000027b15478530_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000027b154787b0_0, 0, 5;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000027b154792f0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027b15478170_0, 0, 3;
T_2.27 ;
T_2.24 ;
T_2.18 ;
T_2.16 ;
    %load/vec4 v0000027b154792f0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027b15478df0_0, 0, 32;
    %jmp T_2.42;
T_2.30 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027b15478df0_0, 0, 32;
    %jmp T_2.42;
T_2.31 ;
    %load/vec4 v0000027b15451800_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000027b15451800_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027b15478df0_0, 0, 32;
    %jmp T_2.42;
T_2.32 ;
    %load/vec4 v0000027b15451800_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000027b15451800_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027b15478df0_0, 0, 32;
    %jmp T_2.42;
T_2.33 ;
    %load/vec4 v0000027b15451800_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000027b15451800_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027b15478df0_0, 0, 32;
    %jmp T_2.42;
T_2.34 ;
    %load/vec4 v0000027b15451800_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000027b15451800_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027b15451800_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027b15478df0_0, 0, 32;
    %jmp T_2.42;
T_2.35 ;
    %load/vec4 v0000027b15451800_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000027b15451800_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027b15451800_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027b15451800_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000027b15478df0_0, 0, 32;
    %jmp T_2.42;
T_2.36 ;
    %load/vec4 v0000027b15451800_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0000027b15451800_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027b15451800_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027b15451800_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000027b15478df0_0, 0, 32;
    %jmp T_2.42;
T_2.37 ;
    %load/vec4 v0000027b15451800_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000027b15478df0_0, 0, 32;
    %jmp T_2.42;
T_2.38 ;
    %load/vec4 v0000027b15451800_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000027b15478df0_0, 0, 32;
    %jmp T_2.42;
T_2.39 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000027b15451800_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027b15478df0_0, 0, 32;
    %jmp T_2.42;
T_2.40 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000027b15451800_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027b15478df0_0, 0, 32;
    %jmp T_2.42;
T_2.42 ;
    %pop/vec4 1;
    %load/vec4 v0000027b154792f0_0;
    %cmpi/e 51, 0, 7;
    %jmp/1 T_2.45, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027b154792f0_0;
    %cmpi/e 19, 0, 7;
    %flag_or 4, 8;
T_2.45;
    %jmp/0xz  T_2.43, 4;
    %load/vec4 v0000027b154792f0_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_2.46, 4;
    %load/vec4 v0000027b15478170_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_2.50, 4;
    %load/vec4 v0000027b15451800_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.50;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.48, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b15451620_0, 0, 1;
    %jmp T_2.49;
T_2.48 ;
    %load/vec4 v0000027b15478170_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_2.53, 4;
    %load/vec4 v0000027b15451800_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.53;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.51, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b15450fe0_0, 0, 1;
T_2.51 ;
T_2.49 ;
    %jmp T_2.47;
T_2.46 ;
    %load/vec4 v0000027b15478170_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.54, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.55, 8;
T_2.54 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.55, 8;
 ; End of false expr.
    %blend;
T_2.55;
    %pad/s 1;
    %store/vec4 v0000027b15451620_0, 0, 1;
T_2.47 ;
    %load/vec4 v0000027b15478170_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.56, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.57, 8;
T_2.56 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.57, 8;
 ; End of false expr.
    %blend;
T_2.57;
    %pad/s 1;
    %store/vec4 v0000027b15451440_0, 0, 1;
    %load/vec4 v0000027b15478170_0;
    %cmpi/e 3, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.58, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.59, 8;
T_2.58 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.59, 8;
 ; End of false expr.
    %blend;
T_2.59;
    %pad/s 1;
    %store/vec4 v0000027b15451940_0, 0, 1;
    %load/vec4 v0000027b15478170_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.60, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.61, 8;
T_2.60 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.61, 8;
 ; End of false expr.
    %blend;
T_2.61;
    %pad/s 1;
    %store/vec4 v0000027b154511c0_0, 0, 1;
    %load/vec4 v0000027b15478170_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.62, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.63, 8;
T_2.62 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.63, 8;
 ; End of false expr.
    %blend;
T_2.63;
    %pad/s 1;
    %store/vec4 v0000027b15451120_0, 0, 1;
    %load/vec4 v0000027b15478170_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.64, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.65, 8;
T_2.64 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.65, 8;
 ; End of false expr.
    %blend;
T_2.65;
    %pad/s 1;
    %store/vec4 v0000027b154519e0_0, 0, 1;
    %load/vec4 v0000027b15478170_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.66, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.67, 8;
T_2.66 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.67, 8;
 ; End of false expr.
    %blend;
T_2.67;
    %pad/s 1;
    %store/vec4 v0000027b154513a0_0, 0, 1;
    %load/vec4 v0000027b15478170_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_2.68, 4;
    %load/vec4 v0000027b15451800_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.70, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b154514e0_0, 0, 1;
    %jmp T_2.71;
T_2.70 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b15451a80_0, 0, 1;
T_2.71 ;
T_2.68 ;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0000027b154792f0_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_2.72, 4;
    %load/vec4 v0000027b15478170_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.74, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.75, 8;
T_2.74 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.75, 8;
 ; End of false expr.
    %blend;
T_2.75;
    %pad/s 1;
    %store/vec4 v0000027b15450ea0_0, 0, 1;
    %load/vec4 v0000027b15478170_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.76, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.77, 8;
T_2.76 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.77, 8;
 ; End of false expr.
    %blend;
T_2.77;
    %pad/s 1;
    %store/vec4 v0000027b15451080_0, 0, 1;
    %load/vec4 v0000027b15478170_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.78, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.79, 8;
T_2.78 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.79, 8;
 ; End of false expr.
    %blend;
T_2.79;
    %pad/s 1;
    %store/vec4 v0000027b15450e00_0, 0, 1;
    %load/vec4 v0000027b15478170_0;
    %cmpi/e 5, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.80, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.81, 8;
T_2.80 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.81, 8;
 ; End of false expr.
    %blend;
T_2.81;
    %pad/s 1;
    %store/vec4 v0000027b15450d60_0, 0, 1;
    %load/vec4 v0000027b15478170_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.82, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.83, 8;
T_2.82 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.83, 8;
 ; End of false expr.
    %blend;
T_2.83;
    %pad/s 1;
    %store/vec4 v0000027b154518a0_0, 0, 1;
    %load/vec4 v0000027b15478170_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.84, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.85, 8;
T_2.84 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.85, 8;
 ; End of false expr.
    %blend;
T_2.85;
    %pad/s 1;
    %store/vec4 v0000027b15450f40_0, 0, 1;
    %jmp T_2.73;
T_2.72 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b15451620_0, 0, 1;
T_2.73 ;
T_2.44 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000027b15392fb0;
T_3 ;
    %wait E_0000027b1543b7e0;
    %load/vec4 v0000027b15478d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027b15477b30_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000027b15477b30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v0000027b15477b30_0;
    %ix/getv/s 3, v0000027b15477b30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027b15477a90, 0, 4;
    %load/vec4 v0000027b15477b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027b15477b30_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b15478ad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b15478b70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000027b1547a2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000027b15478cb0_0;
    %load/vec4 v0000027b15477d10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027b15477a90, 0, 4;
T_3.4 ;
    %load/vec4 v0000027b1547a2c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.8, 9;
    %load/vec4 v0000027b15477d10_0;
    %load/vec4 v0000027b15477db0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.8;
    %flag_set/vec4 8;
    %jmp/0 T_3.6, 8;
    %load/vec4 v0000027b15478cb0_0;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %load/vec4 v0000027b15477db0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000027b15477a90, 4;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %assign/vec4 v0000027b15478ad0_0, 0;
    %load/vec4 v0000027b1547a2c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.11, 9;
    %load/vec4 v0000027b15477d10_0;
    %load/vec4 v0000027b15477ef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.11;
    %flag_set/vec4 8;
    %jmp/0 T_3.9, 8;
    %load/vec4 v0000027b15478cb0_0;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %load/vec4 v0000027b15477ef0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000027b15477a90, 4;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %assign/vec4 v0000027b15478b70_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027b15444470;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b154796e0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000027b15444470;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v0000027b154796e0_0;
    %inv;
    %store/vec4 v0000027b154796e0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000027b15444470;
T_6 ;
    %vpi_call 2 81 "$dumpfile", "./waveform/decoder_stage.vcd" {0 0 0};
    %vpi_call 2 82 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027b15444470 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000027b15444470;
T_7 ;
    %pushi/vec4 3211443, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 1080197683, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 9708467, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 12956979, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 16205491, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 19458099, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 22706611, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 25926451, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 28694963, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 1106173619, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 5308563, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 10625683, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 1258259, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 16008083, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 4294268563, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 7763475, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 3038611, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 3209363, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 1091739923, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 16842755, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 33693955, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 67281155, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 134394243, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 9775139, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 11930659, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 28142115, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 2131555, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 2164323, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 2295395, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 2328163, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 2360931, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 2393699, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 1073774831, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 16875879, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 305418935, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 268436247, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 3211443, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 6455859, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 1083442099, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 12948787, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 16209587, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 1093195827, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 10518675, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 106755, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 65767, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 4293919379, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 5448739, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 2132067, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 305418679, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 20971759, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 115, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1547bab0, 4, 0;
    %end;
    .thread T_7;
    .scope S_0000027b15444470;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027b1547a180_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027b15479f00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1547a4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b15479a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1547aae0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027b15479960_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1547c9b0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000027b15450cc0_0, 0, 32;
    %fork TD_tb_decoder_stage_alt.reset, S_0000027b15444600;
    %join;
    %wait E_0000027b1543b260;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027b1547bd30_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000027b1547bd30_0;
    %cmpi/s 52, 0, 32;
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v0000027b1547bd30_0;
    %load/vec4a v0000027b1547bab0, 4;
    %store/vec4 v0000027b1547a180_0, 0, 32;
    %load/vec4 v0000027b1547bd30_0;
    %muli 4, 0, 32;
    %store/vec4 v0000027b15479f00_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %load/vec4 v0000027b1547bd30_0;
    %xor;
    %store/vec4 v0000027b15479960_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1547c9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1547a4a0_0, 0, 1;
    %wait E_0000027b1543b260;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1547a4a0_0, 0, 1;
    %vpi_call 2 172 "$display", "STEP %0d: pc=%0d instr=%08x -> rd_p=%0d rs1_p=%0d rs2_p=%0d opcode=%b funct3=%b ex=%b alu=%b imm=0x%h", v0000027b1547bd30_0, v0000027b1547a7c0_0, v0000027b1547a180_0, v0000027b1547acc0_0, v0000027b15479c80_0, v0000027b1547ac20_0, v0000027b1547a680_0, v0000027b15479be0_0, v0000027b15479aa0_0, v0000027b15479dc0_0, v0000027b1547a5e0_0 {0 0 0};
    %wait E_0000027b1543b260;
    %load/vec4 v0000027b1547bd30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027b1547bd30_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %delay 200000, 0;
    %vpi_call 2 176 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\test\tb_decoder_stage.v";
    "././source/decoder_stage.v";
    "././source/decoder.v";
    "././source/register_file.v";
