<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Greedy_snake.twx Greedy_snake.ncd -o Greedy_snake.twr
Greedy_snake.pcf -ucf Greedy_snake.ucf

</twCmdLine><twDesign>Greedy_snake.ncd</twDesign><twDesignPath>Greedy_snake.ncd</twDesignPath><twPCF>Greedy_snake.pcf</twPCF><twPcfPath>Greedy_snake.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="U1/dcm_sp_inst/CLKIN" logResource="U1/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="U1/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="U1/dcm_sp_inst/CLKIN" logResource="U1/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="U1/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmper_CLKIN" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="U1/dcm_sp_inst/CLKIN" logResource="U1/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="U1/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_U1_clk0 = PERIOD TIMEGRP &quot;U1_clk0&quot; TS_sys_clk_pin HIGH 50%;</twConstName><twItemCnt>326592</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2107</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.584</twMinPer></twConstHead><twPathRptBanner iPaths="1670" iCriticalPaths="0" sType="EndPoint">Paths for end point U4/Body_y_0_3 (SLICE_X27Y21.D3), 1670 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.416</twSlack><twSrc BELType="FF">U4/Body_x_0_3</twSrc><twDest BELType="FF">U4/Body_y_0_3</twDest><twTotPathDel>10.430</twTotPathDel><twClkSkew dest = "0.312" src = "0.331">0.019</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_x_0_3</twSrc><twDest BELType='FF'>U4/Body_y_0_3</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X24Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X24Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U4/Body_x_0&lt;3&gt;</twComp><twBEL>U4/Body_x_0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y20.B3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>U4/Body_x_0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191155</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191155</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y20.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191155</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/SF163</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191157</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y13.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.424</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19115</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o25</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o25</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y19.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o25</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y12.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.491</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y_0&lt;86&gt;</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y21.D3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.710</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o377</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y21.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U4/Body_y_0&lt;3&gt;</twComp><twBEL>U4/Body_y_0_3_dpot</twBEL><twBEL>U4/Body_y_0_3</twBEL></twPathDel><twLogDel>2.091</twLogDel><twRouteDel>8.339</twRouteDel><twTotDel>10.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.513</twSlack><twSrc BELType="FF">U4/Body_x_0_2</twSrc><twDest BELType="FF">U4/Body_y_0_3</twDest><twTotPathDel>10.333</twTotPathDel><twClkSkew dest = "0.312" src = "0.331">0.019</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_x_0_2</twSrc><twDest BELType='FF'>U4/Body_y_0_3</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X24Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X24Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U4/Body_x_0&lt;3&gt;</twComp><twBEL>U4/Body_x_0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.629</twDelInfo><twComp>U4/Body_x_0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191155</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191154</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y20.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191154</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/SF163</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191157</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y13.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.424</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19115</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o25</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o25</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y19.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o25</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y12.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.491</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y_0&lt;86&gt;</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y21.D3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.710</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o377</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y21.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U4/Body_y_0&lt;3&gt;</twComp><twBEL>U4/Body_y_0_3_dpot</twBEL><twBEL>U4/Body_y_0_3</twBEL></twPathDel><twLogDel>2.091</twLogDel><twRouteDel>8.242</twRouteDel><twTotDel>10.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.607</twSlack><twSrc BELType="FF">U4/Body_y_0_3</twSrc><twDest BELType="FF">U4/Body_y_0_3</twDest><twTotPathDel>10.258</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_3</twSrc><twDest BELType='FF'>U4/Body_y_0_3</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X27Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X27Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_y_0&lt;3&gt;</twComp><twBEL>U4/Body_y_0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y17.A1</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.608</twDelInfo><twComp>U4/Body_y_0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19143</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19122</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y19.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19122</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19125</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19127</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y24.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.242</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1912</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19114</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.304</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y17.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y17.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y12.A2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y_0&lt;86&gt;</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y21.D3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.710</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o377</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y21.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U4/Body_y_0&lt;3&gt;</twComp><twBEL>U4/Body_y_0_3_dpot</twBEL><twBEL>U4/Body_y_0_3</twBEL></twPathDel><twLogDel>2.300</twLogDel><twRouteDel>7.958</twRouteDel><twTotDel>10.258</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1732" iCriticalPaths="0" sType="EndPoint">Paths for end point U4/Body_y_0_2 (SLICE_X27Y21.CX), 1732 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.506</twSlack><twSrc BELType="FF">U4/Body_x_0_5</twSrc><twDest BELType="FF">U4/Body_y_0_2</twDest><twTotPathDel>10.336</twTotPathDel><twClkSkew dest = "0.432" src = "0.455">0.023</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_x_0_5</twSrc><twDest BELType='FF'>U4/Body_y_0_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X25Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X25Y13.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_x_0&lt;7&gt;</twComp><twBEL>U4/Body_x_0_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>U4/Body_x_0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Snake_light_sig_7</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191146</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y24.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191146</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19114</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191147</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.406</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19114</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o11</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o10</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o10</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o11</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y18.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o13</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o11</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o18</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y16.B2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.529</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o18</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_x_0_2_1</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y21.C3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y_0_2_2</twComp><twBEL>U4/Body_y_0_2_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y21.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>U4/Body_y_0_2_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y21.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>U4/Body_y_0&lt;3&gt;</twComp><twBEL>U4/Body_y_0_2</twBEL></twPathDel><twLogDel>2.333</twLogDel><twRouteDel>8.003</twRouteDel><twTotDel>10.336</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.780</twSlack><twSrc BELType="FF">U4/Body_x_0_3</twSrc><twDest BELType="FF">U4/Body_y_0_2</twDest><twTotPathDel>10.066</twTotPathDel><twClkSkew dest = "0.312" src = "0.331">0.019</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_x_0_3</twSrc><twDest BELType='FF'>U4/Body_y_0_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X24Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X24Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U4/Body_x_0&lt;3&gt;</twComp><twBEL>U4/Body_x_0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>U4/Body_x_0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191145</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191145</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y24.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191145</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19114</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191147</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.406</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19114</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o11</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o10</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o10</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o11</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y18.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o13</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o11</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o18</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y16.B2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.529</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o18</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_x_0_2_1</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y21.C3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y_0_2_2</twComp><twBEL>U4/Body_y_0_2_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y21.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>U4/Body_y_0_2_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y21.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>U4/Body_y_0&lt;3&gt;</twComp><twBEL>U4/Body_y_0_2</twBEL></twPathDel><twLogDel>2.374</twLogDel><twRouteDel>7.692</twRouteDel><twTotDel>10.066</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.811</twSlack><twSrc BELType="FF">U4/Body_x_0_3</twSrc><twDest BELType="FF">U4/Body_y_0_2</twDest><twTotPathDel>10.035</twTotPathDel><twClkSkew dest = "0.312" src = "0.331">0.019</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_x_0_3</twSrc><twDest BELType='FF'>U4/Body_y_0_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X24Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X24Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U4/Body_x_0&lt;3&gt;</twComp><twBEL>U4/Body_x_0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y20.B3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>U4/Body_x_0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191155</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191155</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y20.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191155</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/SF163</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191157</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y13.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.424</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19115</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o25</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o25</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y19.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o25</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y16.B5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.054</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_x_0_2_1</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y21.C3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y_0_2_2</twComp><twBEL>U4/Body_y_0_2_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y21.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>U4/Body_y_0_2_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y21.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>U4/Body_y_0&lt;3&gt;</twComp><twBEL>U4/Body_y_0_2</twBEL></twPathDel><twLogDel>2.091</twLogDel><twRouteDel>7.944</twRouteDel><twTotDel>10.035</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1670" iCriticalPaths="0" sType="EndPoint">Paths for end point U4/Body_y_0_1 (SLICE_X27Y21.B1), 1670 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.574</twSlack><twSrc BELType="FF">U4/Body_x_0_3</twSrc><twDest BELType="FF">U4/Body_y_0_1</twDest><twTotPathDel>10.272</twTotPathDel><twClkSkew dest = "0.312" src = "0.331">0.019</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_x_0_3</twSrc><twDest BELType='FF'>U4/Body_y_0_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X24Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X24Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U4/Body_x_0&lt;3&gt;</twComp><twBEL>U4/Body_x_0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y20.B3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>U4/Body_x_0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191155</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191155</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y20.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191155</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/SF163</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191157</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y13.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.424</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19115</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o25</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o25</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y19.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o25</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y12.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.491</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y_0&lt;86&gt;</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.552</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o377</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y21.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U4/Body_y_0&lt;3&gt;</twComp><twBEL>U4/Body_y_0_1_dpot</twBEL><twBEL>U4/Body_y_0_1</twBEL></twPathDel><twLogDel>2.091</twLogDel><twRouteDel>8.181</twRouteDel><twTotDel>10.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.671</twSlack><twSrc BELType="FF">U4/Body_x_0_2</twSrc><twDest BELType="FF">U4/Body_y_0_1</twDest><twTotPathDel>10.175</twTotPathDel><twClkSkew dest = "0.312" src = "0.331">0.019</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_x_0_2</twSrc><twDest BELType='FF'>U4/Body_y_0_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X24Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X24Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U4/Body_x_0&lt;3&gt;</twComp><twBEL>U4/Body_x_0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.629</twDelInfo><twComp>U4/Body_x_0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191155</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191154</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y20.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191154</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/SF163</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191157</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y13.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.424</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19115</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o25</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o25</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y19.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o25</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y12.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.491</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y_0&lt;86&gt;</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.552</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o377</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y21.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U4/Body_y_0&lt;3&gt;</twComp><twBEL>U4/Body_y_0_1_dpot</twBEL><twBEL>U4/Body_y_0_1</twBEL></twPathDel><twLogDel>2.091</twLogDel><twRouteDel>8.084</twRouteDel><twTotDel>10.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.765</twSlack><twSrc BELType="FF">U4/Body_y_0_3</twSrc><twDest BELType="FF">U4/Body_y_0_1</twDest><twTotPathDel>10.100</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_3</twSrc><twDest BELType='FF'>U4/Body_y_0_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X27Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X27Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_y_0&lt;3&gt;</twComp><twBEL>U4/Body_y_0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y17.A1</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.608</twDelInfo><twComp>U4/Body_y_0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19143</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19122</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y19.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19122</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19125</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19127</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y24.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.242</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1912</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19114</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.304</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y17.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y17.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y12.A2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y_0&lt;86&gt;</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.552</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o377</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y21.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U4/Body_y_0&lt;3&gt;</twComp><twBEL>U4/Body_y_0_1_dpot</twBEL><twBEL>U4/Body_y_0_1</twBEL></twPathDel><twLogDel>2.300</twLogDel><twRouteDel>7.800</twRouteDel><twTotDel>10.100</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U1_clk0 = PERIOD TIMEGRP &quot;U1_clk0&quot; TS_sys_clk_pin HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U4/Body_y_0_79 (SLICE_X28Y15.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.416</twSlack><twSrc BELType="FF">U4/Body_y_0_79</twSrc><twDest BELType="FF">U4/Body_y_0_79</twDest><twTotPathDel>0.416</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U4/Body_y_0_79</twSrc><twDest BELType='FF'>U4/Body_y_0_79</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X28Y15.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>U4/Body_y_0&lt;82&gt;</twComp><twBEL>U4/Body_y_0_79</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>U4/Body_y_0&lt;79&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y15.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>U4/Body_y_0&lt;82&gt;</twComp><twBEL>U4/Body_y_0_79_dpot</twBEL><twBEL>U4/Body_y_0_79</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>93.8</twPctLog><twPctRoute>6.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U4/Body_y_0_70 (SLICE_X24Y19.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.418</twSlack><twSrc BELType="FF">U4/Body_y_0_70</twSrc><twDest BELType="FF">U4/Body_y_0_70</twDest><twTotPathDel>0.418</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U4/Body_y_0_70</twSrc><twDest BELType='FF'>U4/Body_y_0_70</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X24Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>U4/Body_y_0&lt;73&gt;</twComp><twBEL>U4/Body_y_0_70</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y19.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>U4/Body_y_0&lt;70&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y19.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>U4/Body_y_0&lt;73&gt;</twComp><twBEL>U4/Body_y_0_70_dpot</twBEL><twBEL>U4/Body_y_0_70</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.028</twRouteDel><twTotDel>0.418</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>93.3</twPctLog><twPctRoute>6.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U7/Points_11 (SLICE_X8Y11.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.420</twSlack><twSrc BELType="FF">U7/Points_11</twSrc><twDest BELType="FF">U7/Points_11</twDest><twTotPathDel>0.420</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U7/Points_11</twSrc><twDest BELType='FF'>U7/Points_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X8Y11.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>U7/Points&lt;11&gt;</twComp><twBEL>U7/Points_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y11.CX</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>U7/Points&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y11.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.106</twDelInfo><twComp>U7/Points&lt;11&gt;</twComp><twBEL>U7/Mmux_Eaten_sig_GND_15_o_mux_40_OUT33</twBEL><twBEL>U7/Points_11</twBEL></twPathDel><twLogDel>0.306</twLogDel><twRouteDel>0.114</twRouteDel><twTotDel>0.420</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>72.9</twPctLog><twPctRoute>27.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_U1_clk0 = PERIOD TIMEGRP &quot;U1_clk0&quot; TS_sys_clk_pin HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="U1/clkout1_buf/I0" logResource="U1/clkout1_buf/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="U1/clk0"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="U6/Key_up2/CLK" logResource="U6/Key_right2/CK" locationPin="SLICE_X6Y4.CLK" clockNet="Clk_50mhz"/><twPinLimit anchorID="38" type="MINHIGHPULSE" name="Trpw" slack="19.520" period="20.000" constraintValue="10.000" deviceLimit="0.240" physResource="U6/Key_up2/SR" logResource="U6/Key_right2/SR" locationPin="SLICE_X6Y4.SR" clockNet="Rst_n_inv"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_U1_clkdv = PERIOD TIMEGRP &quot;U1_clkdv&quot; TS_sys_clk_pin / 2 HIGH 50%;</twConstName><twItemCnt>7539</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>604</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.990</twMinPer></twConstHead><twPathRptBanner iPaths="1103" iCriticalPaths="0" sType="EndPoint">Paths for end point U5/Vga_rgb_1 (SLICE_X22Y25.C5), 1103 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.505</twSlack><twSrc BELType="FF">U4/Body_y_0_86</twSrc><twDest BELType="FF">U5/Vga_rgb_1</twDest><twTotPathDel>7.742</twTotPathDel><twClkSkew dest = "1.823" src = "2.231">0.408</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_86</twSrc><twDest BELType='FF'>U5/Vga_rgb_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X31Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X31Y12.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_y_0&lt;86&gt;</twComp><twBEL>U4/Body_y_0_86</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y9.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>U4/Body_y_0&lt;86&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object21197</twComp><twBEL>U4/Mmux_Object21197</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>U4/Mmux_Object21197</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Mmux_Object2119</twComp><twBEL>U4/Mmux_Object21198</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y19.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.369</twDelInfo><twComp>U4/Mmux_Object2119</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object237</twComp><twBEL>U4/Mmux_Object239</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>U4/Mmux_Object238</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object237</twComp><twBEL>U4/Mmux_Object241</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>U4/Mmux_Object240</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U5/Vga_rgb&lt;0&gt;</twComp><twBEL>U4/Mmux_Object242</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>U4/Mmux_Object241</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U5/Vga_rgb&lt;1&gt;</twComp><twBEL>U5/Vga_rgb[2]_GND_12_o_mux_40_OUT&lt;2&gt;1</twBEL><twBEL>U5/Vga_rgb_1</twBEL></twPathDel><twLogDel>2.040</twLogDel><twRouteDel>5.702</twRouteDel><twTotDel>7.742</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.523</twSlack><twSrc BELType="FF">U4/Body_x_0_88</twSrc><twDest BELType="FF">U5/Vga_rgb_1</twDest><twTotPathDel>7.747</twTotPathDel><twClkSkew dest = "1.823" src = "2.208">0.385</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_x_0_88</twSrc><twDest BELType='FF'>U5/Vga_rgb_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X26Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X26Y10.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U4/Body_x_0&lt;91&gt;</twComp><twBEL>U4/Body_x_0_88</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y12.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U4/Body_x_0&lt;88&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Snake_light_sig_14</twComp><twBEL>U4/Mmux_Object21193_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y12.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>N125</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Snake_light_sig_14</twComp><twBEL>U4/Mmux_Object21193</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>U4/Mmux_Object21193</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Mmux_Object2119</twComp><twBEL>U4/Mmux_Object21198</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y19.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.369</twDelInfo><twComp>U4/Mmux_Object2119</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object237</twComp><twBEL>U4/Mmux_Object239</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>U4/Mmux_Object238</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object237</twComp><twBEL>U4/Mmux_Object241</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>U4/Mmux_Object240</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U5/Vga_rgb&lt;0&gt;</twComp><twBEL>U4/Mmux_Object242</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>U4/Mmux_Object241</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U5/Vga_rgb&lt;1&gt;</twComp><twBEL>U5/Vga_rgb[2]_GND_12_o_mux_40_OUT&lt;2&gt;1</twBEL><twBEL>U5/Vga_rgb_1</twBEL></twPathDel><twLogDel>2.394</twLogDel><twRouteDel>5.353</twRouteDel><twTotDel>7.747</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.595</twSlack><twSrc BELType="FF">U4/Body_x_0_87</twSrc><twDest BELType="FF">U5/Vga_rgb_1</twDest><twTotPathDel>7.664</twTotPathDel><twClkSkew dest = "1.823" src = "2.219">0.396</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_x_0_87</twSrc><twDest BELType='FF'>U5/Vga_rgb_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X29Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X29Y12.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_x_0&lt;87&gt;</twComp><twBEL>U4/Body_x_0_87</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y12.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>U4/Body_x_0&lt;87&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Snake_light_sig_14</twComp><twBEL>U4/Mmux_Object21193_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y12.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>N125</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Snake_light_sig_14</twComp><twBEL>U4/Mmux_Object21193</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>U4/Mmux_Object21193</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Mmux_Object2119</twComp><twBEL>U4/Mmux_Object21198</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y19.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.369</twDelInfo><twComp>U4/Mmux_Object2119</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object237</twComp><twBEL>U4/Mmux_Object239</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>U4/Mmux_Object238</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object237</twComp><twBEL>U4/Mmux_Object241</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>U4/Mmux_Object240</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U5/Vga_rgb&lt;0&gt;</twComp><twBEL>U4/Mmux_Object242</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>U4/Mmux_Object241</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U5/Vga_rgb&lt;1&gt;</twComp><twBEL>U5/Vga_rgb[2]_GND_12_o_mux_40_OUT&lt;2&gt;1</twBEL><twBEL>U5/Vga_rgb_1</twBEL></twPathDel><twLogDel>2.299</twLogDel><twRouteDel>5.365</twRouteDel><twTotDel>7.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1103" iCriticalPaths="0" sType="EndPoint">Paths for end point U5/Vga_rgb_1 (SLICE_X22Y25.C1), 1103 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.618</twSlack><twSrc BELType="FF">U4/Body_x_0_94</twSrc><twDest BELType="FF">U5/Vga_rgb_1</twDest><twTotPathDel>7.650</twTotPathDel><twClkSkew dest = "1.823" src = "2.210">0.387</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_x_0_94</twSrc><twDest BELType='FF'>U5/Vga_rgb_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X27Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X27Y11.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_x_0&lt;94&gt;</twComp><twBEL>U4/Body_x_0_94</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y13.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>U4/Body_x_0&lt;94&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Snake_light_sig_15</twComp><twBEL>U4/Mmux_Object21183_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y13.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N127</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Snake_light_sig_15</twComp><twBEL>U4/Mmux_Object21183</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>U4/Mmux_Object21183</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N222</twComp><twBEL>U4/Mmux_Object21188</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>U4/Mmux_Object2118</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Mmux_Object2119</twComp><twBEL>U4/Mmux_Object28</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y19.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>U4/Mmux_Object27</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object28</twComp><twBEL>U4/Mmux_Object210</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>U4/Mmux_Object29</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U5/Vga_rgb&lt;1&gt;</twComp><twBEL>U4/Mmux_Object221</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>U4/Mmux_Object220</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U5/Vga_rgb&lt;1&gt;</twComp><twBEL>U5/Vga_rgb[2]_GND_12_o_mux_40_OUT&lt;2&gt;1</twBEL><twBEL>U5/Vga_rgb_1</twBEL></twPathDel><twLogDel>2.270</twLogDel><twRouteDel>5.380</twRouteDel><twTotDel>7.650</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.619</twSlack><twSrc BELType="FF">U4/Body_y_0_92</twSrc><twDest BELType="FF">U5/Vga_rgb_1</twDest><twTotPathDel>7.647</twTotPathDel><twClkSkew dest = "1.823" src = "2.212">0.389</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_92</twSrc><twDest BELType='FF'>U5/Vga_rgb_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X28Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X28Y9.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U4/Body_y_0&lt;94&gt;</twComp><twBEL>U4/Body_y_0_92</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y11.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>U4/Body_y_0&lt;92&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object21186</twComp><twBEL>U4/Mmux_Object21187</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>U4/Mmux_Object21187</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N222</twComp><twBEL>U4/Mmux_Object21188</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>U4/Mmux_Object2118</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Mmux_Object2119</twComp><twBEL>U4/Mmux_Object28</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y19.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>U4/Mmux_Object27</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object28</twComp><twBEL>U4/Mmux_Object210</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>U4/Mmux_Object29</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U5/Vga_rgb&lt;1&gt;</twComp><twBEL>U4/Mmux_Object221</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>U4/Mmux_Object220</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U5/Vga_rgb&lt;1&gt;</twComp><twBEL>U5/Vga_rgb[2]_GND_12_o_mux_40_OUT&lt;2&gt;1</twBEL><twBEL>U5/Vga_rgb_1</twBEL></twPathDel><twLogDel>2.057</twLogDel><twRouteDel>5.590</twRouteDel><twTotDel>7.647</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.647</twSlack><twSrc BELType="FF">U4/Body_y_0_69</twSrc><twDest BELType="FF">U5/Vga_rgb_1</twDest><twTotPathDel>7.598</twTotPathDel><twClkSkew dest = "1.823" src = "2.233">0.410</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_69</twSrc><twDest BELType='FF'>U5/Vga_rgb_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X33Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X33Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_y_0&lt;69&gt;</twComp><twBEL>U4/Body_y_0_69</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>U4/Body_y_0&lt;69&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N228</twComp><twBEL>U4/Mmux_Object21154_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>N228</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object2115</twComp><twBEL>U4/Mmux_Object21154</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y21.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>U4/Mmux_Object21154</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object2115</twComp><twBEL>U4/Mmux_Object21158</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.169</twDelInfo><twComp>U4/Mmux_Object2115</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Mmux_Object231</twComp><twBEL>U4/Mmux_Object21</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y25.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>U4/Mmux_Object2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U5/Vga_rgb&lt;1&gt;</twComp><twBEL>U4/Mmux_Object26</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>U4/Mmux_Object25</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U5/Vga_rgb&lt;1&gt;</twComp><twBEL>U4/Mmux_Object221</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>U4/Mmux_Object220</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U5/Vga_rgb&lt;1&gt;</twComp><twBEL>U5/Vga_rgb[2]_GND_12_o_mux_40_OUT&lt;2&gt;1</twBEL><twBEL>U5/Vga_rgb_1</twBEL></twPathDel><twLogDel>2.308</twLogDel><twRouteDel>5.290</twRouteDel><twTotDel>7.598</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1103" iCriticalPaths="0" sType="EndPoint">Paths for end point U5/Vga_rgb_0 (SLICE_X23Y26.A5), 1103 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.641</twSlack><twSrc BELType="FF">U4/Body_y_0_86</twSrc><twDest BELType="FF">U5/Vga_rgb_0</twDest><twTotPathDel>7.609</twTotPathDel><twClkSkew dest = "1.826" src = "2.231">0.405</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_86</twSrc><twDest BELType='FF'>U5/Vga_rgb_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X31Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X31Y12.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_y_0&lt;86&gt;</twComp><twBEL>U4/Body_y_0_86</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y9.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>U4/Body_y_0&lt;86&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object21197</twComp><twBEL>U4/Mmux_Object21197</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>U4/Mmux_Object21197</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Mmux_Object2119</twComp><twBEL>U4/Mmux_Object21198</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y19.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.369</twDelInfo><twComp>U4/Mmux_Object2119</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object237</twComp><twBEL>U4/Mmux_Object239</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>U4/Mmux_Object238</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object237</twComp><twBEL>U4/Mmux_Object241</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>U4/Mmux_Object240</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U5/Vga_rgb&lt;0&gt;</twComp><twBEL>U4/Mmux_Object242</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>U4/Mmux_Object241</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U5/Vga_rgb&lt;0&gt;</twComp><twBEL>U5/Vga_rgb[2]_GND_12_o_mux_40_OUT&lt;0&gt;1</twBEL><twBEL>U5/Vga_rgb_0</twBEL></twPathDel><twLogDel>2.074</twLogDel><twRouteDel>5.535</twRouteDel><twTotDel>7.609</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.659</twSlack><twSrc BELType="FF">U4/Body_x_0_88</twSrc><twDest BELType="FF">U5/Vga_rgb_0</twDest><twTotPathDel>7.614</twTotPathDel><twClkSkew dest = "1.826" src = "2.208">0.382</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_x_0_88</twSrc><twDest BELType='FF'>U5/Vga_rgb_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X26Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X26Y10.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U4/Body_x_0&lt;91&gt;</twComp><twBEL>U4/Body_x_0_88</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y12.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>U4/Body_x_0&lt;88&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Snake_light_sig_14</twComp><twBEL>U4/Mmux_Object21193_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y12.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>N125</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Snake_light_sig_14</twComp><twBEL>U4/Mmux_Object21193</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>U4/Mmux_Object21193</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Mmux_Object2119</twComp><twBEL>U4/Mmux_Object21198</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y19.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.369</twDelInfo><twComp>U4/Mmux_Object2119</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object237</twComp><twBEL>U4/Mmux_Object239</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>U4/Mmux_Object238</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object237</twComp><twBEL>U4/Mmux_Object241</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>U4/Mmux_Object240</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U5/Vga_rgb&lt;0&gt;</twComp><twBEL>U4/Mmux_Object242</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>U4/Mmux_Object241</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U5/Vga_rgb&lt;0&gt;</twComp><twBEL>U5/Vga_rgb[2]_GND_12_o_mux_40_OUT&lt;0&gt;1</twBEL><twBEL>U5/Vga_rgb_0</twBEL></twPathDel><twLogDel>2.428</twLogDel><twRouteDel>5.186</twRouteDel><twTotDel>7.614</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.731</twSlack><twSrc BELType="FF">U4/Body_x_0_87</twSrc><twDest BELType="FF">U5/Vga_rgb_0</twDest><twTotPathDel>7.531</twTotPathDel><twClkSkew dest = "1.826" src = "2.219">0.393</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_x_0_87</twSrc><twDest BELType='FF'>U5/Vga_rgb_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X29Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X29Y12.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_x_0&lt;87&gt;</twComp><twBEL>U4/Body_x_0_87</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y12.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>U4/Body_x_0&lt;87&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Snake_light_sig_14</twComp><twBEL>U4/Mmux_Object21193_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y12.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>N125</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Snake_light_sig_14</twComp><twBEL>U4/Mmux_Object21193</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>U4/Mmux_Object21193</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Mmux_Object2119</twComp><twBEL>U4/Mmux_Object21198</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y19.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.369</twDelInfo><twComp>U4/Mmux_Object2119</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object237</twComp><twBEL>U4/Mmux_Object239</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>U4/Mmux_Object238</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object237</twComp><twBEL>U4/Mmux_Object241</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>U4/Mmux_Object240</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U5/Vga_rgb&lt;0&gt;</twComp><twBEL>U4/Mmux_Object242</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>U4/Mmux_Object241</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U5/Vga_rgb&lt;0&gt;</twComp><twBEL>U5/Vga_rgb[2]_GND_12_o_mux_40_OUT&lt;0&gt;1</twBEL><twBEL>U5/Vga_rgb_0</twBEL></twPathDel><twLogDel>2.333</twLogDel><twRouteDel>5.198</twRouteDel><twTotDel>7.531</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U1_clkdv = PERIOD TIMEGRP &quot;U1_clkdv&quot; TS_sys_clk_pin / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U5/Row_count_8 (SLICE_X12Y32.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.430</twSlack><twSrc BELType="FF">U5/Row_count_8</twSrc><twDest BELType="FF">U5/Row_count_8</twDest><twTotPathDel>0.430</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U5/Row_count_8</twSrc><twDest BELType='FF'>U5/Row_count_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twSrcClk><twPathDel><twSite>SLICE_X12Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>U5/Row_count&lt;4&gt;</twComp><twBEL>U5/Row_count_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.040</twDelInfo><twComp>U5/Row_count&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y32.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>U5/Row_count&lt;4&gt;</twComp><twBEL>U5/Mmux_Row_count[9]_Row_count[9]_mux_13_OUT91</twBEL><twBEL>U5/Row_count_8</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.040</twRouteDel><twTotDel>0.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>90.7</twPctLog><twPctRoute>9.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U5/Row_count_0 (SLICE_X15Y32.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.460</twSlack><twSrc BELType="FF">U5/Row_count_0</twSrc><twDest BELType="FF">U5/Row_count_0</twDest><twTotPathDel>0.460</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U5/Row_count_0</twSrc><twDest BELType='FF'>U5/Row_count_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>U5/Row_count&lt;3&gt;</twComp><twBEL>U5/Row_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y32.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.047</twDelInfo><twComp>U5/Row_count&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y32.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>U5/Row_count&lt;3&gt;</twComp><twBEL>U5/Mmux_Row_count[9]_Row_count[9]_mux_13_OUT11_INV_0</twBEL><twBEL>U5/Row_count_0</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.047</twRouteDel><twTotDel>0.460</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>89.8</twPctLog><twPctRoute>10.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U5/Column_count_7 (SLICE_X16Y27.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">U5/Column_count_7</twSrc><twDest BELType="FF">U5/Column_count_7</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U5/Column_count_7</twSrc><twDest BELType='FF'>U5/Column_count_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twSrcClk><twPathDel><twSite>SLICE_X16Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>U5/Column_count&lt;7&gt;</twComp><twBEL>U5/Column_count_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.075</twDelInfo><twComp>U5/Column_count&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y27.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>U5/Column_count&lt;7&gt;</twComp><twBEL>U5/Mmux_Column_count[9]_Column_count[9]_mux_20_OUT81</twBEL><twBEL>U5/Column_count_7</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.075</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>83.9</twPctLog><twPctRoute>16.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_U1_clkdv = PERIOD TIMEGRP &quot;U1_clkdv&quot; TS_sys_clk_pin / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="U8/end_top/U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.WIDE_PRIM18.ram/CLKA" logResource="U8/end_top/U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.WIDE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y8.CLKA" clockNet="Clk_25mhz"/><twPinLimit anchorID="66" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="U8/end_top/U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.WIDE_PRIM18.ram/CLKB" logResource="U8/end_top/U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.WIDE_PRIM18.ram/CLKB" locationPin="RAMB16_X1Y8.CLKB" clockNet="Clk_25mhz"/><twPinLimit anchorID="67" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="U8/end_top/U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.WIDE_PRIM18.ram/CLKA" logResource="U8/end_top/U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.WIDE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y6.CLKA" clockNet="Clk_25mhz"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="68"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="8.000" actualRollup="10.584" errors="0" errorRollup="0" items="0" itemsRollup="334131"/><twConstRollup name="TS_U1_clk0" fullName="TS_U1_clk0 = PERIOD TIMEGRP &quot;U1_clk0&quot; TS_sys_clk_pin HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="10.584" actualRollup="N/A" errors="0" errorRollup="0" items="326592" itemsRollup="0"/><twConstRollup name="TS_U1_clkdv" fullName="TS_U1_clkdv = PERIOD TIMEGRP &quot;U1_clkdv&quot; TS_sys_clk_pin / 2 HIGH 50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="16.990" actualRollup="N/A" errors="0" errorRollup="0" items="7539" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="69">0</twUnmetConstCnt><twDataSheet anchorID="70" twNameLen="15"><twClk2SUList anchorID="71" twDestWidth="3"><twDest>Clk</twDest><twClk2SU><twSrc>Clk</twSrc><twRiseRise>10.586</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="72"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>334131</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>5151</twConnCnt></twConstCov><twStats anchorID="73"><twMinPer>16.990</twMinPer><twFootnote number="1" /><twMaxFreq>58.858</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Dec 22 18:43:10 2015 </twTimestamp></twFoot><twClientInfo anchorID="74"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 238 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
