

================================================================
== Vivado HLS Report for 'my_module1'
================================================================
* Date:           Thu Mar 25 13:03:04 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        HLS_RECEIVER_FLOAT
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.955 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        2|     2312| 20.000 ns | 23.120 us |    2|  2312|   none  |
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+---------+---------+-----------+-----------+-----+------+---------+
        |                            |                 |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |          Instance          |      Module     |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +----------------------------+-----------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_ModuleCompute_fu_212    |ModuleCompute    |        0|       22|    0 ns   |  0.220 us |    0|    22|   none  |
        |grp_Detecteur1_fu_226       |Detecteur1       |        1|     2311| 10.000 ns | 23.110 us |    1|  2311|   none  |
        |grp_DownSampling_fu_278     |DownSampling     |        0|        5|    0 ns   | 50.000 ns |    0|     5|   none  |
        |grp_BitDecider_fu_292       |BitDecider       |        0|        5|    0 ns   | 50.000 ns |    0|     5|   none  |
        |grp_BitsToBytes_fu_306      |BitsToBytes      |        0|       12|    0 ns   |  0.120 us |    0|    12|   none  |
        |grp_CRCCheck_fu_320         |CRCCheck         |        0|      154|    0 ns   |  1.540 us |    0|   154|   none  |
        |grp_FrameProcessing_fu_334  |FrameProcessing  |        0|       75|    0 ns   |  0.750 us |    0|    75|   none  |
        +----------------------------+-----------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        1|      -|     465|    447|    -|
|Instance         |        3|     19|    1416|   3439|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|     19|    1881|   3886|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      270|    240|  126800|  63400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      7|       1|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------+---------+-------+-----+------+-----+
    |          Instance          |      Module     | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +----------------------------+-----------------+---------+-------+-----+------+-----+
    |grp_BitDecider_fu_292       |BitDecider       |        0|      0|   13|    50|    0|
    |grp_BitsToBytes_fu_306      |BitsToBytes      |        0|      0|   15|    77|    0|
    |grp_CRCCheck_fu_320         |CRCCheck         |        0|      0|  218|   890|    0|
    |grp_Detecteur1_fu_226       |Detecteur1       |        3|     18|  896|  1772|    0|
    |grp_DownSampling_fu_278     |DownSampling     |        0|      0|   20|    55|    0|
    |grp_FrameProcessing_fu_334  |FrameProcessing  |        0|      0|  176|   378|    0|
    |grp_ModuleCompute_fu_212    |ModuleCompute    |        0|      1|   78|   217|    0|
    +----------------------------+-----------------+---------+-------+-----+------+-----+
    |Total                       |                 |        3|     19| 1416|  3439|    0|
    +----------------------------+-----------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------+---------+----+----+-----+------+-----+---------+
    |       Name       | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------+---------+----+----+-----+------+-----+---------+
    |bit2byt_1_fifo_U  |        0|  50|   0|    -|    32|    1|       32|
    |byt2crc_1_fifo_U  |        0|  93|   0|    -|    32|    8|      256|
    |crc2fra_1_fifo_U  |        0|  93|   0|    -|    32|    8|      256|
    |det2dow_1_fifo_U  |        0|  93|   0|    -|    32|    8|      256|
    |dow2bit_1_fifo_U  |        0|  93|   0|    -|    32|    8|      256|
    |mod2dbl_1_fifo_U  |        1|  43|   0|    -|  1024|    8|     8192|
    +------------------+---------+----+----+-----+------+-----+---------+
    |Total             |        1| 465|   0|    0|  1184|   41|     9248|
    +------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------+-----+-----+------------+------------------------+--------------+
|clock        |  in |    1| ap_ctrl_hs | my_module1::my_module1 | return value |
|reset        |  in |    1| ap_ctrl_hs | my_module1::my_module1 | return value |
|e_dout       |  in |    8|   ap_fifo  |            e           |    pointer   |
|e_empty_n    |  in |    1|   ap_fifo  |            e           |    pointer   |
|e_read       | out |    1|   ap_fifo  |            e           |    pointer   |
|addr_din     | out |   32|   ap_fifo  |          addr          |    pointer   |
|addr_full_n  |  in |    1|   ap_fifo  |          addr          |    pointer   |
|addr_write   | out |    1|   ap_fifo  |          addr          |    pointer   |
|rgbv_din     | out |   24|   ap_fifo  |          rgbv          |    pointer   |
|rgbv_full_n  |  in |    1|   ap_fifo  |          rgbv          |    pointer   |
|rgbv_write   | out |    1|   ap_fifo  |          rgbv          |    pointer   |
+-------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "call void @"ModuleCompute::ModuleCompute.1"(i1* %clock_form, i1* %reset_form, i8* %e_form, i8* %mod2dbl_1_form)" [systemc/src/ModuleCompute_old.hpp:28->systemc/src/my_module1.hpp:35]   --->   Operation 3 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 4 [2/2] (0.00ns)   --->   "call void @"Detecteur1::Detecteur1.1"(i1* %clock_form4, i1* %reset_form5, i8* %mod2dbl_1_form6, i8* %det2dow_1_form, i1* %my_module1_det_s_calc_clock_m_if_Val, i1* %my_module1_det_s_calc_reset_m_if_Val, i8* %my_module1_det_s_calc_e_m_if_Val_V, i1* %my_module1_det_s_calc_detect_m_if_Val, i1* %my_module1_det_t_sep_clock_m_if_Val, i1* %my_module1_det_t_sep_reset_m_if_Val, i8* %my_module1_det_t_sep_e_m_if_Val_V, i1* %my_module1_det_t_sep_detect_m_if_Val, i8* %my_module1_det_t_sep_s_m_if_Val_V, i1* %my_module1_det_dbl_clock_m_if_Val, i1* %my_module1_det_dbl_reset_m_if_Val, i8* %my_module1_det_dbl_e_m_if_Val_V, i8* %my_module1_det_dbl_s1_m_if_Val_V, i8* %my_module1_det_dbl_s2_m_if_Val_V, i8* %my_module1_det_dbl2scalc_Val_V, i8* %my_module1_det_dbl2tsep_Val_V, i1* %my_module1_det_detect_Val)" [systemc/src/Detecteur1.hpp:59->systemc/src/my_module1.hpp:35]   --->   Operation 4 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "call void @"DownSampling::DownSampling.1"(i1* %clock_form7, i1* %reset_form8, i8* %det2dow_1_form9, i8* %dow2bit_1_form)" [systemc/src/DownSampling.hpp:28->systemc/src/my_module1.hpp:35]   --->   Operation 5 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "call void @"BitDecider::BitDecider.1"(i1* %clock_form10, i1* %reset_form11, i8* %dow2bit_1_form12, i1* %bit2byt_1_form)" [systemc/src/BitDecider.hpp:27->systemc/src/my_module1.hpp:35]   --->   Operation 6 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "call void @"BitsToBytes::BitsToBytes.1"(i1* %clock_form13, i1* %reset_form14, i1* %bit2byt_1_form15, i8* %byt2crc_1_form)" [systemc/src/BitsToBytes.hpp:27->systemc/src/my_module1.hpp:35]   --->   Operation 7 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "call void @"CRCCheck::CRCCheck.1"(i1* %clock_form16, i1* %reset_form17, i8* %byt2crc_1_form18, i8* %crc2fra_1_form)" [systemc/src/CRCCheck.hpp:29->systemc/src/my_module1.hpp:35]   --->   Operation 8 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "call void @"FrameProcessing::FrameProcessing.1"(i1* %clock_form19, i1* %reset_form20, i8* %crc2fra_1_form21, i32* %addr_form, i24* %rgbv_form)" [systemc/src/FrameProcessing.hpp:29->systemc/src/my_module1.hpp:35]   --->   Operation 9 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %rgbv_form, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %addr_form, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %crc2fra_1_form21, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %crc2fra_1_form, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %byt2crc_1_form18, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %byt2crc_1_form, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %bit2byt_1_form15, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %bit2byt_1_form, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dow2bit_1_form12, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dow2bit_1_form, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %det2dow_1_form9, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %my_module1_det_detect_Val, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %my_module1_det_dbl2tsep_Val_V, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %my_module1_det_dbl2scalc_Val_V, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %my_module1_det_dbl_s2_m_if_Val_V, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %my_module1_det_dbl_s1_m_if_Val_V, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %my_module1_det_dbl_e_m_if_Val_V, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %my_module1_det_t_sep_s_m_if_Val_V, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %my_module1_det_t_sep_detect_m_if_Val, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %my_module1_det_t_sep_e_m_if_Val_V, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %my_module1_det_s_calc_detect_m_if_Val, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %my_module1_det_s_calc_e_m_if_Val_V, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %det2dow_1_form, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %mod2dbl_1_form6, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %mod2dbl_1_form, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %e_form, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock), !map !253"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !257"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %e), !map !261"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %addr), !map !265"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %rgbv), !map !269"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock_form), !map !273"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset_form), !map !277"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %e_form), !map !281"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mod2dbl_1_form), !map !285"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock_form4), !map !289"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset_form5), !map !293"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mod2dbl_1_form6), !map !297"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %det2dow_1_form), !map !301"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %my_module1_det_s_calc_clock_m_if_Val), !map !305"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %my_module1_det_s_calc_reset_m_if_Val), !map !309"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %my_module1_det_s_calc_e_m_if_Val_V), !map !313"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %my_module1_det_s_calc_detect_m_if_Val), !map !317"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %my_module1_det_t_sep_clock_m_if_Val), !map !321"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %my_module1_det_t_sep_reset_m_if_Val), !map !325"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %my_module1_det_t_sep_e_m_if_Val_V), !map !329"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %my_module1_det_t_sep_detect_m_if_Val), !map !333"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %my_module1_det_t_sep_s_m_if_Val_V), !map !337"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %my_module1_det_dbl_clock_m_if_Val), !map !341"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %my_module1_det_dbl_reset_m_if_Val), !map !345"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %my_module1_det_dbl_e_m_if_Val_V), !map !349"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %my_module1_det_dbl_s1_m_if_Val_V), !map !353"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %my_module1_det_dbl_s2_m_if_Val_V), !map !357"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %my_module1_det_dbl2scalc_Val_V), !map !361"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %my_module1_det_dbl2tsep_Val_V), !map !365"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %my_module1_det_detect_Val), !map !369"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock_form7), !map !373"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset_form8), !map !377"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %det2dow_1_form9), !map !381"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dow2bit_1_form), !map !385"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock_form10), !map !389"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset_form11), !map !393"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dow2bit_1_form12), !map !397"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %bit2byt_1_form), !map !401"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock_form13), !map !405"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset_form14), !map !409"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %bit2byt_1_form15), !map !413"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %byt2crc_1_form), !map !417"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock_form16), !map !421"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset_form17), !map !425"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %byt2crc_1_form18), !map !429"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %crc2fra_1_form), !map !433"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock_form19), !map !437"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset_form20), !map !441"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %crc2fra_1_form21), !map !445"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %addr_form), !map !449"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %rgbv_form), !map !453"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mod2dbl_1), !map !457"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %sc_fifo_chn_1), !map !461"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %sc_fifo_chn_13), !map !465"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %det2dow_1), !map !469"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dow2bit_1), !map !473"   --->   Operation 91 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %bit2byt_1), !map !477"   --->   Operation 92 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %byt2crc_1), !map !481"   --->   Operation 93 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %crc2fra_1), !map !485"   --->   Operation 94 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %e, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind" [systemc/src/my_module1.hpp:35]   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([1 x i8]* @p_str30, i32 4, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i8* %e) nounwind" [systemc/src/my_module1.hpp:35]   --->   Operation 96 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %addr, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind" [systemc/src/my_module1.hpp:35]   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([1 x i8]* @p_str30, i32 5, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32* %addr) nounwind" [systemc/src/my_module1.hpp:35]   --->   Operation 98 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %rgbv, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind" [systemc/src/my_module1.hpp:35]   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([1 x i8]* @p_str30, i32 5, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i24* %rgbv) nounwind" [systemc/src/my_module1.hpp:35]   --->   Operation 100 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/2] (0.00ns)   --->   "call void @"ModuleCompute::ModuleCompute.1"(i1* %clock_form, i1* %reset_form, i8* %e_form, i8* %mod2dbl_1_form)" [systemc/src/ModuleCompute_old.hpp:28->systemc/src/my_module1.hpp:35]   --->   Operation 101 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 102 [1/2] (0.00ns)   --->   "call void @"Detecteur1::Detecteur1.1"(i1* %clock_form4, i1* %reset_form5, i8* %mod2dbl_1_form6, i8* %det2dow_1_form, i1* %my_module1_det_s_calc_clock_m_if_Val, i1* %my_module1_det_s_calc_reset_m_if_Val, i8* %my_module1_det_s_calc_e_m_if_Val_V, i1* %my_module1_det_s_calc_detect_m_if_Val, i1* %my_module1_det_t_sep_clock_m_if_Val, i1* %my_module1_det_t_sep_reset_m_if_Val, i8* %my_module1_det_t_sep_e_m_if_Val_V, i1* %my_module1_det_t_sep_detect_m_if_Val, i8* %my_module1_det_t_sep_s_m_if_Val_V, i1* %my_module1_det_dbl_clock_m_if_Val, i1* %my_module1_det_dbl_reset_m_if_Val, i8* %my_module1_det_dbl_e_m_if_Val_V, i8* %my_module1_det_dbl_s1_m_if_Val_V, i8* %my_module1_det_dbl_s2_m_if_Val_V, i8* %my_module1_det_dbl2scalc_Val_V, i8* %my_module1_det_dbl2tsep_Val_V, i1* %my_module1_det_detect_Val)" [systemc/src/Detecteur1.hpp:59->systemc/src/my_module1.hpp:35]   --->   Operation 102 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 103 [1/2] (0.00ns)   --->   "call void @"DownSampling::DownSampling.1"(i1* %clock_form7, i1* %reset_form8, i8* %det2dow_1_form9, i8* %dow2bit_1_form)" [systemc/src/DownSampling.hpp:28->systemc/src/my_module1.hpp:35]   --->   Operation 103 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 104 [1/2] (0.00ns)   --->   "call void @"BitDecider::BitDecider.1"(i1* %clock_form10, i1* %reset_form11, i8* %dow2bit_1_form12, i1* %bit2byt_1_form)" [systemc/src/BitDecider.hpp:27->systemc/src/my_module1.hpp:35]   --->   Operation 104 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 105 [1/2] (0.00ns)   --->   "call void @"BitsToBytes::BitsToBytes.1"(i1* %clock_form13, i1* %reset_form14, i1* %bit2byt_1_form15, i8* %byt2crc_1_form)" [systemc/src/BitsToBytes.hpp:27->systemc/src/my_module1.hpp:35]   --->   Operation 105 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 106 [1/2] (0.00ns)   --->   "call void @"CRCCheck::CRCCheck.1"(i1* %clock_form16, i1* %reset_form17, i8* %byt2crc_1_form18, i8* %crc2fra_1_form)" [systemc/src/CRCCheck.hpp:29->systemc/src/my_module1.hpp:35]   --->   Operation 106 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 107 [1/2] (0.00ns)   --->   "call void @"FrameProcessing::FrameProcessing.1"(i1* %clock_form19, i1* %reset_form20, i8* %crc2fra_1_form21, i32* %addr_form, i24* %rgbv_form)" [systemc/src/FrameProcessing.hpp:29->systemc/src/my_module1.hpp:35]   --->   Operation 107 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecChannel([1 x i8]* @p_str30, i32 1, [1 x i8]* @p_str30, [8 x i8]* @p_str19, i32 1024, i32 1024, i8* %mod2dbl_1, i8* %mod2dbl_1) nounwind" [systemc/src/my_module1.hpp:35]   --->   Operation 108 'specchannel' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %mod2dbl_1, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind" [systemc/src/my_module1.hpp:35]   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecChannel([1 x i8]* @p_str30, i32 1, [1 x i8]* @p_str30, [12 x i8]* @p_str40, i32 1, i32 1, i8* %sc_fifo_chn_1, i8* %sc_fifo_chn_1) nounwind" [systemc/src/my_module1.hpp:35]   --->   Operation 110 'specchannel' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %sc_fifo_chn_1, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind" [systemc/src/my_module1.hpp:35]   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecChannel([1 x i8]* @p_str30, i32 1, [1 x i8]* @p_str30, [12 x i8]* @p_str40, i32 1, i32 1, i8* %sc_fifo_chn_13, i8* %sc_fifo_chn_13) nounwind" [systemc/src/my_module1.hpp:35]   --->   Operation 112 'specchannel' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %sc_fifo_chn_13, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind" [systemc/src/my_module1.hpp:35]   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecChannel([1 x i8]* @p_str30, i32 1, [1 x i8]* @p_str30, [8 x i8]* @p_str20, i32 32, i32 32, i8* %det2dow_1, i8* %det2dow_1) nounwind" [systemc/src/my_module1.hpp:35]   --->   Operation 114 'specchannel' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %det2dow_1, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind" [systemc/src/my_module1.hpp:35]   --->   Operation 115 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecChannel([1 x i8]* @p_str30, i32 1, [1 x i8]* @p_str30, [8 x i8]* @p_str21, i32 32, i32 32, i8* %dow2bit_1, i8* %dow2bit_1) nounwind" [systemc/src/my_module1.hpp:35]   --->   Operation 116 'specchannel' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dow2bit_1, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind" [systemc/src/my_module1.hpp:35]   --->   Operation 117 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecChannel([1 x i8]* @p_str30, i32 1, [1 x i8]* @p_str30, [8 x i8]* @p_str22, i32 32, i32 32, i1* %bit2byt_1, i1* %bit2byt_1) nounwind" [systemc/src/my_module1.hpp:35]   --->   Operation 118 'specchannel' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %bit2byt_1, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind" [systemc/src/my_module1.hpp:35]   --->   Operation 119 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecChannel([1 x i8]* @p_str30, i32 1, [1 x i8]* @p_str30, [8 x i8]* @p_str23, i32 32, i32 32, i8* %byt2crc_1, i8* %byt2crc_1) nounwind" [systemc/src/my_module1.hpp:35]   --->   Operation 120 'specchannel' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %byt2crc_1, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind" [systemc/src/my_module1.hpp:35]   --->   Operation 121 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecChannel([1 x i8]* @p_str30, i32 1, [1 x i8]* @p_str30, [8 x i8]* @p_str24, i32 32, i32 32, i8* %crc2fra_1, i8* %crc2fra_1) nounwind" [systemc/src/my_module1.hpp:35]   --->   Operation 122 'specchannel' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %crc2fra_1, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind" [systemc/src/my_module1.hpp:35]   --->   Operation 123 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @p_str25, [11 x i8]* @p_str25) nounwind" [systemc/src/my_module1.hpp:36]   --->   Operation 124 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str25, i32 0, [7 x i8]* @p_str26, [6 x i8]* @p_str27, i32 0, i32 0, i1* %clock) nounwind" [systemc/src/my_module1.hpp:37]   --->   Operation 125 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str25, i32 0, [7 x i8]* @p_str26, [6 x i8]* @p_str28, i32 0, i32 0, i1* %reset) nounwind" [systemc/src/my_module1.hpp:38]   --->   Operation 126 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %e, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind" [systemc/src/my_module1.hpp:39]   --->   Operation 127 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str25, i32 4, [13 x i8]* @p_str31, [2 x i8]* @p_str32, i32 0, i32 0, i8* %e) nounwind" [systemc/src/my_module1.hpp:40]   --->   Operation 128 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %addr, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind" [systemc/src/my_module1.hpp:41]   --->   Operation 129 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str25, i32 5, [14 x i8]* @p_str33, [5 x i8]* @p_str34, i32 0, i32 0, i32* %addr) nounwind" [systemc/src/my_module1.hpp:42]   --->   Operation 130 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %rgbv, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind" [systemc/src/my_module1.hpp:43]   --->   Operation 131 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str25, i32 5, [14 x i8]* @p_str35, [5 x i8]* @p_str36, i32 0, i32 0, i24* %rgbv) nounwind" [systemc/src/my_module1.hpp:44]   --->   Operation 132 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %clock_form, i1* %clock) nounwind" [systemc/src/my_module1.hpp:45]   --->   Operation 133 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %reset_form, i1* %reset) nounwind" [systemc/src/my_module1.hpp:46]   --->   Operation 134 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i8* %e_form, i8* %e) nounwind" [systemc/src/my_module1.hpp:47]   --->   Operation 135 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i8* %mod2dbl_1_form, i8* %mod2dbl_1) nounwind" [systemc/src/my_module1.hpp:48]   --->   Operation 136 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %clock_form4, i1* %clock) nounwind" [systemc/src/my_module1.hpp:49]   --->   Operation 137 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %reset_form5, i1* %reset) nounwind" [systemc/src/my_module1.hpp:50]   --->   Operation 138 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i8* %mod2dbl_1_form6, i8* %mod2dbl_1) nounwind" [systemc/src/my_module1.hpp:51]   --->   Operation 139 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i8* %det2dow_1_form, i8* %det2dow_1) nounwind" [systemc/src/my_module1.hpp:52]   --->   Operation 140 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %clock_form7, i1* %clock) nounwind" [systemc/src/my_module1.hpp:53]   --->   Operation 141 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %reset_form8, i1* %reset) nounwind" [systemc/src/my_module1.hpp:54]   --->   Operation 142 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i8* %det2dow_1_form9, i8* %det2dow_1) nounwind" [systemc/src/my_module1.hpp:55]   --->   Operation 143 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i8* %dow2bit_1_form, i8* %dow2bit_1) nounwind" [systemc/src/my_module1.hpp:56]   --->   Operation 144 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %clock_form10, i1* %clock) nounwind" [systemc/src/my_module1.hpp:57]   --->   Operation 145 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %reset_form11, i1* %reset) nounwind" [systemc/src/my_module1.hpp:58]   --->   Operation 146 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i8* %dow2bit_1_form12, i8* %dow2bit_1) nounwind" [systemc/src/my_module1.hpp:59]   --->   Operation 147 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %bit2byt_1_form, i1* %bit2byt_1) nounwind" [systemc/src/my_module1.hpp:60]   --->   Operation 148 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %clock_form13, i1* %clock) nounwind" [systemc/src/my_module1.hpp:61]   --->   Operation 149 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %reset_form14, i1* %reset) nounwind" [systemc/src/my_module1.hpp:62]   --->   Operation 150 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %bit2byt_1_form15, i1* %bit2byt_1) nounwind" [systemc/src/my_module1.hpp:63]   --->   Operation 151 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i8* %byt2crc_1_form, i8* %byt2crc_1) nounwind" [systemc/src/my_module1.hpp:64]   --->   Operation 152 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %clock_form16, i1* %clock) nounwind" [systemc/src/my_module1.hpp:65]   --->   Operation 153 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %reset_form17, i1* %reset) nounwind" [systemc/src/my_module1.hpp:66]   --->   Operation 154 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i8* %byt2crc_1_form18, i8* %byt2crc_1) nounwind" [systemc/src/my_module1.hpp:67]   --->   Operation 155 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i8* %crc2fra_1_form, i8* %crc2fra_1) nounwind" [systemc/src/my_module1.hpp:68]   --->   Operation 156 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %clock_form19, i1* %clock) nounwind" [systemc/src/my_module1.hpp:69]   --->   Operation 157 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %reset_form20, i1* %reset) nounwind" [systemc/src/my_module1.hpp:70]   --->   Operation 158 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i8* %crc2fra_1_form21, i8* %crc2fra_1) nounwind" [systemc/src/my_module1.hpp:71]   --->   Operation 159 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i32* %addr_form, i32* %addr) nounwind" [systemc/src/my_module1.hpp:72]   --->   Operation 160 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i24* %rgbv_form, i24* %rgbv) nounwind" [systemc/src/my_module1.hpp:73]   --->   Operation 161 'specportmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "ret void" [systemc/src/my_module1.hpp:103]   --->   Operation 162 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clock]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ e]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ addr]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rgbv]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ clock_form]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset_form]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ e_form]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mod2dbl_1_form]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ clock_form4]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset_form5]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mod2dbl_1_form6]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ det2dow_1_form]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ my_module1_det_s_calc_clock_m_if_Val]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ my_module1_det_s_calc_reset_m_if_Val]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ my_module1_det_s_calc_e_m_if_Val_V]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ my_module1_det_s_calc_detect_m_if_Val]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ my_module1_det_t_sep_clock_m_if_Val]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ my_module1_det_t_sep_reset_m_if_Val]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ my_module1_det_t_sep_e_m_if_Val_V]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ my_module1_det_t_sep_detect_m_if_Val]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ my_module1_det_t_sep_s_m_if_Val_V]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ my_module1_det_dbl_clock_m_if_Val]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ my_module1_det_dbl_reset_m_if_Val]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ my_module1_det_dbl_e_m_if_Val_V]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ my_module1_det_dbl_s1_m_if_Val_V]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ my_module1_det_dbl_s2_m_if_Val_V]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ my_module1_det_dbl2scalc_Val_V]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ my_module1_det_dbl2tsep_Val_V]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ my_module1_det_detect_Val]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ clock_form7]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset_form8]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ det2dow_1_form9]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dow2bit_1_form]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ clock_form10]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset_form11]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dow2bit_1_form12]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bit2byt_1_form]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ clock_form13]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset_form14]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bit2byt_1_form15]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ byt2crc_1_form]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ clock_form16]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset_form17]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ byt2crc_1_form18]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ crc2fra_1_form]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ clock_form19]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset_form20]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc2fra_1_form21]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ addr_form]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rgbv_form]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mod2dbl_1]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sc_fifo_chn_1]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sc_fifo_chn_13]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ det2dow_1]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dow2bit_1]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bit2byt_1]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ byt2crc_1]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ crc2fra_1]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ModuleCompute_ssdm_thread_M_do_gen]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Seuil_calc1_ssdm_thread_M_do_gen]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ trames_separ1_ssdm_thread_M_do_gen]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ DOUBLEUR_U_ssdm_thread_M_do_gen]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ DownSampling_ssdm_thread_M_do_gen]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ BitDecider_ssdm_thread_M_do_gen]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ BitsToBytes_ssdm_thread_M_do_gen]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ CRCCheck_ssdm_thread_M_do_gen]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ FrameProcessing_ssdm_thread_M_do_gen]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln35 (specinterface) [ 000]
specport_ln35      (specport     ) [ 000]
specinterface_ln35 (specinterface) [ 000]
specport_ln35      (specport     ) [ 000]
specinterface_ln35 (specinterface) [ 000]
specport_ln35      (specport     ) [ 000]
call_ln28          (call         ) [ 000]
call_ln59          (call         ) [ 000]
call_ln28          (call         ) [ 000]
call_ln27          (call         ) [ 000]
call_ln27          (call         ) [ 000]
call_ln29          (call         ) [ 000]
call_ln29          (call         ) [ 000]
specchannel_ln35   (specchannel  ) [ 000]
specinterface_ln35 (specinterface) [ 000]
specchannel_ln35   (specchannel  ) [ 000]
specinterface_ln35 (specinterface) [ 000]
specchannel_ln35   (specchannel  ) [ 000]
specinterface_ln35 (specinterface) [ 000]
specchannel_ln35   (specchannel  ) [ 000]
specinterface_ln35 (specinterface) [ 000]
specchannel_ln35   (specchannel  ) [ 000]
specinterface_ln35 (specinterface) [ 000]
specchannel_ln35   (specchannel  ) [ 000]
specinterface_ln35 (specinterface) [ 000]
specchannel_ln35   (specchannel  ) [ 000]
specinterface_ln35 (specinterface) [ 000]
specchannel_ln35   (specchannel  ) [ 000]
specinterface_ln35 (specinterface) [ 000]
spectopmodule_ln36 (spectopmodule) [ 000]
specport_ln37      (specport     ) [ 000]
specport_ln38      (specport     ) [ 000]
specinterface_ln39 (specinterface) [ 000]
specport_ln40      (specport     ) [ 000]
specinterface_ln41 (specinterface) [ 000]
specport_ln42      (specport     ) [ 000]
specinterface_ln43 (specinterface) [ 000]
specport_ln44      (specport     ) [ 000]
specportmap_ln45   (specportmap  ) [ 000]
specportmap_ln46   (specportmap  ) [ 000]
specportmap_ln47   (specportmap  ) [ 000]
specportmap_ln48   (specportmap  ) [ 000]
specportmap_ln49   (specportmap  ) [ 000]
specportmap_ln50   (specportmap  ) [ 000]
specportmap_ln51   (specportmap  ) [ 000]
specportmap_ln52   (specportmap  ) [ 000]
specportmap_ln53   (specportmap  ) [ 000]
specportmap_ln54   (specportmap  ) [ 000]
specportmap_ln55   (specportmap  ) [ 000]
specportmap_ln56   (specportmap  ) [ 000]
specportmap_ln57   (specportmap  ) [ 000]
specportmap_ln58   (specportmap  ) [ 000]
specportmap_ln59   (specportmap  ) [ 000]
specportmap_ln60   (specportmap  ) [ 000]
specportmap_ln61   (specportmap  ) [ 000]
specportmap_ln62   (specportmap  ) [ 000]
specportmap_ln63   (specportmap  ) [ 000]
specportmap_ln64   (specportmap  ) [ 000]
specportmap_ln65   (specportmap  ) [ 000]
specportmap_ln66   (specportmap  ) [ 000]
specportmap_ln67   (specportmap  ) [ 000]
specportmap_ln68   (specportmap  ) [ 000]
specportmap_ln69   (specportmap  ) [ 000]
specportmap_ln70   (specportmap  ) [ 000]
specportmap_ln71   (specportmap  ) [ 000]
specportmap_ln72   (specportmap  ) [ 000]
specportmap_ln73   (specportmap  ) [ 000]
ret_ln103          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clock">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clock"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="e">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="e"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="addr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rgbv">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgbv"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="clock_form">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clock_form"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="reset_form">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_form"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="e_form">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_form"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mod2dbl_1_form">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mod2dbl_1_form"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="clock_form4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clock_form4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="reset_form5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_form5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mod2dbl_1_form6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mod2dbl_1_form6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="det2dow_1_form">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="det2dow_1_form"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="my_module1_det_s_calc_clock_m_if_Val">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_module1_det_s_calc_clock_m_if_Val"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="my_module1_det_s_calc_reset_m_if_Val">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_module1_det_s_calc_reset_m_if_Val"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="my_module1_det_s_calc_e_m_if_Val_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_module1_det_s_calc_e_m_if_Val_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="my_module1_det_s_calc_detect_m_if_Val">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_module1_det_s_calc_detect_m_if_Val"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="my_module1_det_t_sep_clock_m_if_Val">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_module1_det_t_sep_clock_m_if_Val"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="my_module1_det_t_sep_reset_m_if_Val">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_module1_det_t_sep_reset_m_if_Val"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="my_module1_det_t_sep_e_m_if_Val_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_module1_det_t_sep_e_m_if_Val_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="my_module1_det_t_sep_detect_m_if_Val">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_module1_det_t_sep_detect_m_if_Val"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="my_module1_det_t_sep_s_m_if_Val_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_module1_det_t_sep_s_m_if_Val_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="my_module1_det_dbl_clock_m_if_Val">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_module1_det_dbl_clock_m_if_Val"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="my_module1_det_dbl_reset_m_if_Val">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_module1_det_dbl_reset_m_if_Val"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="my_module1_det_dbl_e_m_if_Val_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_module1_det_dbl_e_m_if_Val_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="my_module1_det_dbl_s1_m_if_Val_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_module1_det_dbl_s1_m_if_Val_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="my_module1_det_dbl_s2_m_if_Val_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_module1_det_dbl_s2_m_if_Val_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="my_module1_det_dbl2scalc_Val_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_module1_det_dbl2scalc_Val_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="my_module1_det_dbl2tsep_Val_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_module1_det_dbl2tsep_Val_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="my_module1_det_detect_Val">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_module1_det_detect_Val"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="clock_form7">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clock_form7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="reset_form8">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_form8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="det2dow_1_form9">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="det2dow_1_form9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="dow2bit_1_form">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dow2bit_1_form"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="clock_form10">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clock_form10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="reset_form11">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_form11"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="dow2bit_1_form12">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dow2bit_1_form12"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="bit2byt_1_form">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bit2byt_1_form"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="clock_form13">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clock_form13"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="reset_form14">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_form14"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="bit2byt_1_form15">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bit2byt_1_form15"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="byt2crc_1_form">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="byt2crc_1_form"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="clock_form16">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clock_form16"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="reset_form17">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_form17"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="byt2crc_1_form18">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="byt2crc_1_form18"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="crc2fra_1_form">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc2fra_1_form"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="clock_form19">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clock_form19"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="reset_form20">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_form20"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="crc2fra_1_form21">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc2fra_1_form21"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="addr_form">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr_form"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="rgbv_form">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgbv_form"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="mod2dbl_1">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mod2dbl_1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="sc_fifo_chn_1">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_fifo_chn_1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="sc_fifo_chn_13">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_fifo_chn_13"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="det2dow_1">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="det2dow_1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="dow2bit_1">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dow2bit_1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="bit2byt_1">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bit2byt_1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="byt2crc_1">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="byt2crc_1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="crc2fra_1">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc2fra_1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="ModuleCompute_ssdm_thread_M_do_gen">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ModuleCompute_ssdm_thread_M_do_gen"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="Seuil_calc1_ssdm_thread_M_do_gen">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Seuil_calc1_ssdm_thread_M_do_gen"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="trames_separ1_ssdm_thread_M_do_gen">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trames_separ1_ssdm_thread_M_do_gen"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="DOUBLEUR_U_ssdm_thread_M_do_gen">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DOUBLEUR_U_ssdm_thread_M_do_gen"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="DownSampling_ssdm_thread_M_do_gen">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DownSampling_ssdm_thread_M_do_gen"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="BitDecider_ssdm_thread_M_do_gen">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BitDecider_ssdm_thread_M_do_gen"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="BitsToBytes_ssdm_thread_M_do_gen">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BitsToBytes_ssdm_thread_M_do_gen"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="CRCCheck_ssdm_thread_M_do_gen">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CRCCheck_ssdm_thread_M_do_gen"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="FrameProcessing_ssdm_thread_M_do_gen">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FrameProcessing_ssdm_thread_M_do_gen"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ModuleCompute::ModuleCompute.1"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Detecteur1::Detecteur1.1"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DownSampling::DownSampling.1"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BitDecider::BitDecider.1"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BitsToBytes::BitsToBytes.1"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CRCCheck::CRCCheck.1"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FrameProcessing::FrameProcessing.1"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPortMap"/></StgValue>
</bind>
</comp>

<comp id="212" class="1004" name="grp_ModuleCompute_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="0" index="3" bw="8" slack="0"/>
<pin id="217" dir="0" index="4" bw="8" slack="0"/>
<pin id="218" dir="0" index="5" bw="1" slack="0"/>
<pin id="219" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln28/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_Detecteur1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="0" index="3" bw="8" slack="0"/>
<pin id="231" dir="0" index="4" bw="8" slack="0"/>
<pin id="232" dir="0" index="5" bw="1" slack="0"/>
<pin id="233" dir="0" index="6" bw="1" slack="0"/>
<pin id="234" dir="0" index="7" bw="8" slack="0"/>
<pin id="235" dir="0" index="8" bw="1" slack="0"/>
<pin id="236" dir="0" index="9" bw="1" slack="0"/>
<pin id="237" dir="0" index="10" bw="1" slack="0"/>
<pin id="238" dir="0" index="11" bw="8" slack="0"/>
<pin id="239" dir="0" index="12" bw="1" slack="0"/>
<pin id="240" dir="0" index="13" bw="8" slack="0"/>
<pin id="241" dir="0" index="14" bw="1" slack="0"/>
<pin id="242" dir="0" index="15" bw="1" slack="0"/>
<pin id="243" dir="0" index="16" bw="8" slack="0"/>
<pin id="244" dir="0" index="17" bw="8" slack="0"/>
<pin id="245" dir="0" index="18" bw="8" slack="0"/>
<pin id="246" dir="0" index="19" bw="8" slack="0"/>
<pin id="247" dir="0" index="20" bw="8" slack="0"/>
<pin id="248" dir="0" index="21" bw="1" slack="0"/>
<pin id="249" dir="0" index="22" bw="1" slack="0"/>
<pin id="250" dir="0" index="23" bw="1" slack="0"/>
<pin id="251" dir="0" index="24" bw="1" slack="0"/>
<pin id="252" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln59/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_DownSampling_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="0" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="0" index="3" bw="8" slack="0"/>
<pin id="283" dir="0" index="4" bw="8" slack="0"/>
<pin id="284" dir="0" index="5" bw="1" slack="0"/>
<pin id="285" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln28/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_BitDecider_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="0" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="0" index="3" bw="8" slack="0"/>
<pin id="297" dir="0" index="4" bw="1" slack="0"/>
<pin id="298" dir="0" index="5" bw="1" slack="0"/>
<pin id="299" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_BitsToBytes_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="0" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="0" index="3" bw="1" slack="0"/>
<pin id="311" dir="0" index="4" bw="8" slack="0"/>
<pin id="312" dir="0" index="5" bw="1" slack="0"/>
<pin id="313" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_CRCCheck_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="0" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="0" index="3" bw="8" slack="0"/>
<pin id="325" dir="0" index="4" bw="8" slack="0"/>
<pin id="326" dir="0" index="5" bw="1" slack="0"/>
<pin id="327" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_FrameProcessing_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="0" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="0" index="3" bw="8" slack="0"/>
<pin id="339" dir="0" index="4" bw="32" slack="0"/>
<pin id="340" dir="0" index="5" bw="24" slack="0"/>
<pin id="341" dir="0" index="6" bw="1" slack="0"/>
<pin id="342" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="220"><net_src comp="136" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="10" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="12" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="14" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="224"><net_src comp="16" pin="0"/><net_sink comp="212" pin=4"/></net>

<net id="225"><net_src comp="118" pin="0"/><net_sink comp="212" pin=5"/></net>

<net id="253"><net_src comp="138" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="254"><net_src comp="18" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="255"><net_src comp="20" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="256"><net_src comp="22" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="257"><net_src comp="24" pin="0"/><net_sink comp="226" pin=4"/></net>

<net id="258"><net_src comp="26" pin="0"/><net_sink comp="226" pin=5"/></net>

<net id="259"><net_src comp="28" pin="0"/><net_sink comp="226" pin=6"/></net>

<net id="260"><net_src comp="30" pin="0"/><net_sink comp="226" pin=7"/></net>

<net id="261"><net_src comp="32" pin="0"/><net_sink comp="226" pin=8"/></net>

<net id="262"><net_src comp="34" pin="0"/><net_sink comp="226" pin=9"/></net>

<net id="263"><net_src comp="36" pin="0"/><net_sink comp="226" pin=10"/></net>

<net id="264"><net_src comp="38" pin="0"/><net_sink comp="226" pin=11"/></net>

<net id="265"><net_src comp="40" pin="0"/><net_sink comp="226" pin=12"/></net>

<net id="266"><net_src comp="42" pin="0"/><net_sink comp="226" pin=13"/></net>

<net id="267"><net_src comp="44" pin="0"/><net_sink comp="226" pin=14"/></net>

<net id="268"><net_src comp="46" pin="0"/><net_sink comp="226" pin=15"/></net>

<net id="269"><net_src comp="48" pin="0"/><net_sink comp="226" pin=16"/></net>

<net id="270"><net_src comp="50" pin="0"/><net_sink comp="226" pin=17"/></net>

<net id="271"><net_src comp="52" pin="0"/><net_sink comp="226" pin=18"/></net>

<net id="272"><net_src comp="54" pin="0"/><net_sink comp="226" pin=19"/></net>

<net id="273"><net_src comp="56" pin="0"/><net_sink comp="226" pin=20"/></net>

<net id="274"><net_src comp="58" pin="0"/><net_sink comp="226" pin=21"/></net>

<net id="275"><net_src comp="120" pin="0"/><net_sink comp="226" pin=22"/></net>

<net id="276"><net_src comp="122" pin="0"/><net_sink comp="226" pin=23"/></net>

<net id="277"><net_src comp="124" pin="0"/><net_sink comp="226" pin=24"/></net>

<net id="286"><net_src comp="140" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="60" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="62" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="289"><net_src comp="64" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="290"><net_src comp="66" pin="0"/><net_sink comp="278" pin=4"/></net>

<net id="291"><net_src comp="126" pin="0"/><net_sink comp="278" pin=5"/></net>

<net id="300"><net_src comp="142" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="68" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="70" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="303"><net_src comp="72" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="304"><net_src comp="74" pin="0"/><net_sink comp="292" pin=4"/></net>

<net id="305"><net_src comp="128" pin="0"/><net_sink comp="292" pin=5"/></net>

<net id="314"><net_src comp="144" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="76" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="78" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="80" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="318"><net_src comp="82" pin="0"/><net_sink comp="306" pin=4"/></net>

<net id="319"><net_src comp="130" pin="0"/><net_sink comp="306" pin=5"/></net>

<net id="328"><net_src comp="146" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="84" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="86" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="331"><net_src comp="88" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="332"><net_src comp="90" pin="0"/><net_sink comp="320" pin=4"/></net>

<net id="333"><net_src comp="132" pin="0"/><net_sink comp="320" pin=5"/></net>

<net id="343"><net_src comp="148" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="92" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="94" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="346"><net_src comp="96" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="347"><net_src comp="98" pin="0"/><net_sink comp="334" pin=4"/></net>

<net id="348"><net_src comp="100" pin="0"/><net_sink comp="334" pin=5"/></net>

<net id="349"><net_src comp="134" pin="0"/><net_sink comp="334" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mod2dbl_1_form | {1 2 }
	Port: my_module1_det_s_calc_detect_m_if_Val | {1 2 }
	Port: my_module1_det_t_sep_s_m_if_Val_V | {1 2 }
	Port: my_module1_det_dbl_s1_m_if_Val_V | {1 2 }
	Port: my_module1_det_dbl_s2_m_if_Val_V | {1 2 }
	Port: dow2bit_1_form | {1 2 }
	Port: bit2byt_1_form | {1 2 }
	Port: byt2crc_1_form | {1 2 }
	Port: crc2fra_1_form | {1 2 }
	Port: addr_form | {1 2 }
	Port: rgbv_form | {1 2 }
 - Input state : 
	Port: my_module1::my_module1 : e_form | {1 2 }
	Port: my_module1::my_module1 : my_module1_det_s_calc_e_m_if_Val_V | {1 2 }
	Port: my_module1::my_module1 : my_module1_det_t_sep_e_m_if_Val_V | {1 2 }
	Port: my_module1::my_module1 : my_module1_det_t_sep_detect_m_if_Val | {1 2 }
	Port: my_module1::my_module1 : my_module1_det_dbl_e_m_if_Val_V | {1 2 }
	Port: my_module1::my_module1 : det2dow_1_form9 | {1 2 }
	Port: my_module1::my_module1 : dow2bit_1_form12 | {1 2 }
	Port: my_module1::my_module1 : bit2byt_1_form15 | {1 2 }
	Port: my_module1::my_module1 : byt2crc_1_form18 | {1 2 }
	Port: my_module1::my_module1 : crc2fra_1_form21 | {1 2 }
	Port: my_module1::my_module1 : ModuleCompute_ssdm_thread_M_do_gen | {1 2 }
	Port: my_module1::my_module1 : Seuil_calc1_ssdm_thread_M_do_gen | {1 2 }
	Port: my_module1::my_module1 : trames_separ1_ssdm_thread_M_do_gen | {1 2 }
	Port: my_module1::my_module1 : DOUBLEUR_U_ssdm_thread_M_do_gen | {1 2 }
	Port: my_module1::my_module1 : DownSampling_ssdm_thread_M_do_gen | {1 2 }
	Port: my_module1::my_module1 : BitDecider_ssdm_thread_M_do_gen | {1 2 }
	Port: my_module1::my_module1 : BitsToBytes_ssdm_thread_M_do_gen | {1 2 }
	Port: my_module1::my_module1 : CRCCheck_ssdm_thread_M_do_gen | {1 2 }
	Port: my_module1::my_module1 : FrameProcessing_ssdm_thread_M_do_gen | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|          |  grp_ModuleCompute_fu_212  |    0    |    1    |  1.664  |    81   |   144   |    0    |
|          |    grp_Detecteur1_fu_226   |    0    |    18   |    0    |   720   |   1272  |    0    |
|          |   grp_DownSampling_fu_278  |    0    |    0    |    0    |    16   |    15   |    0    |
|   call   |    grp_BitDecider_fu_292   |    0    |    0    |    0    |    9    |    11   |    0    |
|          |   grp_BitsToBytes_fu_306   |    0    |    0    |    0    |    24   |    22   |    0    |
|          |     grp_CRCCheck_fu_320    |    0    |    0    | 5.03675 |   290   |   723   |    0    |
|          | grp_FrameProcessing_fu_334 |    0    |    0    |    0    |   215   |   250   |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                            |    0    |    19   | 6.70075 |   1355  |   2437  |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   19   |    6   |  1355  |  2437  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   19   |    6   |  1355  |  2437  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
