#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x7fc3dad02aa0 .scope module, "tb_skid" "tb_skid" 2 10;
 .timescale -11 -11;
P_0x7fc3dad02c00 .param/l "WIDTH" 1 2 12, +C4<00000000000000000000000000010000>;
v0x7fc3dad2d9c0_0 .var "glbl_err_count", 31 0;
v0x7fc3dad2da80_0 .var "i_clock", 0 0;
v0x7fc3dad2db20_0 .var "i_in_data", 15 0;
v0x7fc3dad2dbd0_0 .var "i_in_valid", 0 0;
v0x7fc3dad2dc80_0 .var "i_out_ready", 0 0;
v0x7fc3dad2dd50_0 .var "i_reset", 0 0;
v0x7fc3dad2dde0_0 .var "increment_i_in_data", 0 0;
v0x7fc3dad2de70_0 .var "increment_value", 31 0;
v0x7fc3dad2df00_0 .var "local_err_count", 31 0;
v0x7fc3dad2e020_0 .var "loop_index", 31 0;
v0x7fc3dad2e0d0_0 .net "o_in_ready", 0 0, v0x7fc3dad2d5f0_0;  1 drivers
v0x7fc3dad2e180_0 .net "o_out_data", 15 0, v0x7fc3dad2d690_0;  1 drivers
v0x7fc3dad2e210_0 .net "o_out_valid", 0 0, v0x7fc3dad2d740_0;  1 drivers
v0x7fc3dad2e2a0_0 .var "run_count", 31 0;
v0x7fc3dad2e330_0 .var "stored_value", 31 0;
S_0x7fc3dad1cce0 .scope begin, "clock_gen" "clock_gen" 2 28, 2 28 0, S_0x7fc3dad02aa0;
 .timescale -11 -11;
S_0x7fc3dad1ce40 .scope begin, "incrementer" "incrementer" 2 167, 2 167 0, S_0x7fc3dad02aa0;
 .timescale -11 -11;
S_0x7fc3dad1cfa0 .scope task, "reset_all" "reset_all" 2 39, 2 39 0, S_0x7fc3dad02aa0;
 .timescale -11 -11;
E_0x7fc3dad1b750 .event negedge, v0x7fc3dad2cf40_0;
TD_tb_skid.reset_all ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3dad2dd50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3dad2dbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3dad2dc80_0, 0, 1;
    %delay 1000, 0;
    %wait E_0x7fc3dad1b750;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3dad2dd50_0, 0, 1;
    %end;
S_0x7fc3dad1d100 .scope begin, "seq_check" "seq_check" 2 143, 2 143 0, S_0x7fc3dad02aa0;
 .timescale -11 -11;
S_0x7fc3dad1d260 .scope begin, "stimulus" "stimulus" 2 47, 2 47 0, S_0x7fc3dad02aa0;
 .timescale -11 -11;
S_0x7fc3dad1d3c0 .scope module, "uut" "skid" 2 26, 3 5 0, S_0x7fc3dad02aa0;
 .timescale -11 -11;
    .port_info 0 /INPUT 1 "i_clock"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 16 "i_in_data"
    .port_info 3 /INPUT 1 "i_in_valid"
    .port_info 4 /OUTPUT 1 "o_in_ready"
    .port_info 5 /OUTPUT 16 "o_out_data"
    .port_info 6 /OUTPUT 1 "o_out_valid"
    .port_info 7 /INPUT 1 "i_out_ready"
P_0x7fc3dad1d520 .param/l "ST_HALT" 1 3 32, C4<11>;
P_0x7fc3dad1d560 .param/l "ST_IDLE" 1 3 30, C4<01>;
P_0x7fc3dad1d5a0 .param/l "ST_PASSTHRU" 1 3 31, C4<10>;
P_0x7fc3dad1d5e0 .param/l "ST_START" 1 3 29, C4<00>;
P_0x7fc3dad1d620 .param/l "WIDTH" 0 3 6, +C4<00000000000000000000000000010000>;
v0x7fc3dad18630_0 .var "curr_state", 1 0;
v0x7fc3dad2cf40_0 .net "i_clock", 0 0, v0x7fc3dad2da80_0;  1 drivers
v0x7fc3dad2cfe0_0 .net "i_in_data", 15 0, v0x7fc3dad2db20_0;  1 drivers
v0x7fc3dad2d070_0 .net "i_in_valid", 0 0, v0x7fc3dad2dbd0_0;  1 drivers
v0x7fc3dad2d100_0 .net "i_out_ready", 0 0, v0x7fc3dad2dc80_0;  1 drivers
v0x7fc3dad2d1a0_0 .net "i_reset", 0 0, v0x7fc3dad2dd50_0;  1 drivers
v0x7fc3dad2d240_0 .var "next_in_ready", 0 0;
v0x7fc3dad2d2e0_0 .var "next_out_data", 15 0;
v0x7fc3dad2d390_0 .var "next_out_valid", 0 0;
v0x7fc3dad2d4a0_0 .var "next_skid_reg", 15 0;
v0x7fc3dad2d540_0 .var "next_state", 1 0;
v0x7fc3dad2d5f0_0 .var "o_in_ready", 0 0;
v0x7fc3dad2d690_0 .var "o_out_data", 15 0;
v0x7fc3dad2d740_0 .var "o_out_valid", 0 0;
v0x7fc3dad2d7e0_0 .var "out_data_reg", 15 0;
v0x7fc3dad2d890_0 .var "skid_reg", 15 0;
E_0x7fc3dad041a0/0 .event edge, v0x7fc3dad18630_0, v0x7fc3dad2cfe0_0, v0x7fc3dad2d070_0, v0x7fc3dad2d100_0;
E_0x7fc3dad041a0/1 .event edge, v0x7fc3dad2d7e0_0, v0x7fc3dad2d890_0;
E_0x7fc3dad041a0 .event/or E_0x7fc3dad041a0/0, E_0x7fc3dad041a0/1;
E_0x7fc3dad04780 .event posedge, v0x7fc3dad2cf40_0;
    .scope S_0x7fc3dad1d3c0;
T_1 ;
    %wait E_0x7fc3dad04780;
    %load/vec4 v0x7fc3dad2d1a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fc3dad18630_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fc3dad2d690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc3dad2d740_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fc3dad2d7e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fc3dad2d890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc3dad2d5f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fc3dad2d540_0;
    %assign/vec4 v0x7fc3dad18630_0, 0;
    %load/vec4 v0x7fc3dad2d2e0_0;
    %assign/vec4 v0x7fc3dad2d690_0, 0;
    %load/vec4 v0x7fc3dad2d2e0_0;
    %assign/vec4 v0x7fc3dad2d7e0_0, 0;
    %load/vec4 v0x7fc3dad2d390_0;
    %assign/vec4 v0x7fc3dad2d740_0, 0;
    %load/vec4 v0x7fc3dad2d4a0_0;
    %assign/vec4 v0x7fc3dad2d890_0, 0;
    %load/vec4 v0x7fc3dad2d240_0;
    %assign/vec4 v0x7fc3dad2d5f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc3dad1d3c0;
T_2 ;
    %wait E_0x7fc3dad041a0;
    %load/vec4 v0x7fc3dad18630_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc3dad2d2e0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3dad2d390_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc3dad2d4a0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3dad2d240_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc3dad2d540_0, 0, 2;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x7fc3dad2cfe0_0;
    %store/vec4 v0x7fc3dad2d2e0_0, 0, 16;
    %load/vec4 v0x7fc3dad2d070_0;
    %store/vec4 v0x7fc3dad2d390_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc3dad2d4a0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3dad2d240_0, 0, 1;
    %load/vec4 v0x7fc3dad2d070_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.5, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_2.6, 8;
T_2.5 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_2.6, 8;
 ; End of false expr.
    %blend;
T_2.6;
    %store/vec4 v0x7fc3dad2d540_0, 0, 2;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x7fc3dad2d100_0;
    %load/vec4 v0x7fc3dad2d070_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %vpi_call/w 3 107 "$display", "Error: Reached the unreachable state!" {0 0 0};
    %jmp T_2.12;
T_2.7 ;
    %load/vec4 v0x7fc3dad2cfe0_0;
    %store/vec4 v0x7fc3dad2d2e0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3dad2d390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3dad2d240_0, 0, 1;
    %load/vec4 v0x7fc3dad2cfe0_0;
    %store/vec4 v0x7fc3dad2d4a0_0, 0, 16;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc3dad2d540_0, 0, 2;
    %jmp T_2.12;
T_2.8 ;
    %load/vec4 v0x7fc3dad2d7e0_0;
    %store/vec4 v0x7fc3dad2d2e0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3dad2d390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3dad2d240_0, 0, 1;
    %load/vec4 v0x7fc3dad2cfe0_0;
    %store/vec4 v0x7fc3dad2d4a0_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc3dad2d540_0, 0, 2;
    %jmp T_2.12;
T_2.9 ;
    %load/vec4 v0x7fc3dad2d7e0_0;
    %store/vec4 v0x7fc3dad2d2e0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3dad2d390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3dad2d240_0, 0, 1;
    %load/vec4 v0x7fc3dad2cfe0_0;
    %store/vec4 v0x7fc3dad2d4a0_0, 0, 16;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc3dad2d540_0, 0, 2;
    %jmp T_2.12;
T_2.10 ;
    %load/vec4 v0x7fc3dad2d7e0_0;
    %store/vec4 v0x7fc3dad2d2e0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3dad2d390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3dad2d240_0, 0, 1;
    %load/vec4 v0x7fc3dad2cfe0_0;
    %store/vec4 v0x7fc3dad2d4a0_0, 0, 16;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc3dad2d540_0, 0, 2;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x7fc3dad2d100_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.13, 8;
    %load/vec4 v0x7fc3dad2d890_0;
    %jmp/1 T_2.14, 8;
T_2.13 ; End of true expr.
    %load/vec4 v0x7fc3dad2d7e0_0;
    %jmp/0 T_2.14, 8;
 ; End of false expr.
    %blend;
T_2.14;
    %store/vec4 v0x7fc3dad2d2e0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3dad2d390_0, 0, 1;
    %load/vec4 v0x7fc3dad2d890_0;
    %store/vec4 v0x7fc3dad2d4a0_0, 0, 16;
    %load/vec4 v0x7fc3dad2d100_0;
    %store/vec4 v0x7fc3dad2d240_0, 0, 1;
    %load/vec4 v0x7fc3dad2d100_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.15, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_2.16, 8;
T_2.15 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_2.16, 8;
 ; End of false expr.
    %blend;
T_2.16;
    %store/vec4 v0x7fc3dad2d540_0, 0, 2;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fc3dad02aa0;
T_3 ;
    %fork t_1, S_0x7fc3dad1cce0;
    %jmp t_0;
    .scope S_0x7fc3dad1cce0;
t_1 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3dad2da80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3dad2da80_0, 0, 1;
    %end;
    .scope S_0x7fc3dad02aa0;
t_0 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fc3dad02aa0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc3dad2e020_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x7fc3dad02aa0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc3dad2d9c0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x7fc3dad02aa0;
T_6 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fc3dad2de70_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x7fc3dad02aa0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc3dad2e2a0_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x7fc3dad02aa0;
T_8 ;
    %fork t_3, S_0x7fc3dad1d260;
    %jmp t_2;
    .scope S_0x7fc3dad1d260;
t_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3dad2dd50_0, 0, 1;
    %delay 1000, 0;
    %fork TD_tb_skid.reset_all, S_0x7fc3dad1cfa0;
    %join;
    %vpi_call/w 2 53 "$display", "Test 1 Started!" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fc3dad2de70_0, 0, 32;
    %fork TD_tb_skid.reset_all, S_0x7fc3dad1cfa0;
    %join;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fc3dad2e2a0_0;
    %cmp/u;
    %jmp/0xz  T_8.0, 5;
    %vpi_call/w 2 58 "$display", "Error: est 1 failed! No data input, but data output received." {0 0 0};
    %load/vec4 v0x7fc3dad2d9c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fc3dad2d9c0_0, 0, 32;
T_8.0 ;
    %delay 100, 0;
    %vpi_call/w 2 62 "$display", "Test 1 Done!" {0 0 0};
    %vpi_call/w 2 65 "$display", "Test 2 Started!" {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fc3dad2de70_0, 0, 32;
    %fork TD_tb_skid.reset_all, S_0x7fc3dad1cfa0;
    %join;
    %wait E_0x7fc3dad1b750;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3dad2dbd0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x7fc3dad2e180_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x7fc3dad2e210_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.4, 4;
    %vpi_call/w 2 72 "$display", "cycle number: %d", $stime {0 0 0};
    %vpi_call/w 2 73 "$display", "Error: Test 2 failed! Data output received while ready signal low." {0 0 0};
    %load/vec4 v0x7fc3dad2d9c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fc3dad2d9c0_0, 0, 32;
T_8.4 ;
T_8.2 ;
    %wait E_0x7fc3dad1b750;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3dad2dc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3dad2dbd0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x7fc3dad2e180_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x7fc3dad2e210_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.8, 4;
    %vpi_call/w 2 84 "$display", "Error: Test 2 failed! Data output not received while ready signal high." {0 0 0};
    %load/vec4 v0x7fc3dad2d9c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fc3dad2d9c0_0, 0, 32;
T_8.8 ;
T_8.6 ;
    %delay 1000, 0;
    %load/vec4 v0x7fc3dad2e2a0_0;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_call/w 2 90 "$display", "Error: Test 2 failed! Received more data than was taken in." {0 0 0};
    %load/vec4 v0x7fc3dad2d9c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fc3dad2d9c0_0, 0, 32;
T_8.10 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7fc3dad2de70_0, 0, 32;
    %fork TD_tb_skid.reset_all, S_0x7fc3dad1cfa0;
    %join;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3dad2dbd0_0, 0, 1;
    %delay 1000, 0;
    %wait E_0x7fc3dad1b750;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3dad2dc80_0, 0, 1;
    %delay 20, 0;
    %wait E_0x7fc3dad1b750;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3dad2dc80_0, 0, 1;
    %delay 30, 0;
    %wait E_0x7fc3dad1b750;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3dad2dc80_0, 0, 1;
    %delay 40, 0;
    %wait E_0x7fc3dad1b750;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3dad2dc80_0, 0, 1;
    %delay 50, 0;
    %wait E_0x7fc3dad1b750;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3dad2dc80_0, 0, 1;
    %vpi_call/w 2 120 "$display", "Test 2 Done!" {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fc3dad2de70_0, 0, 32;
    %fork TD_tb_skid.reset_all, S_0x7fc3dad1cfa0;
    %join;
    %delay 1000, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x7fc3dad2de70_0, 0, 32;
    %fork TD_tb_skid.reset_all, S_0x7fc3dad1cfa0;
    %join;
    %delay 1000, 0;
    %delay 10000, 0;
    %vpi_call/w 2 134 "$display", "Simulation done!" {0 0 0};
    %vpi_call/w 2 135 "$finish" {0 0 0};
    %end;
    .scope S_0x7fc3dad02aa0;
t_2 %join;
    %end;
    .thread T_8;
    .scope S_0x7fc3dad02aa0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc3dad2df00_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x7fc3dad02aa0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc3dad2e330_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7fc3dad02aa0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3dad2dde0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x7fc3dad02aa0;
T_12 ;
    %wait E_0x7fc3dad04780;
    %fork t_5, S_0x7fc3dad1d100;
    %jmp t_4;
    .scope S_0x7fc3dad1d100;
t_5 ;
    %load/vec4 v0x7fc3dad2dd50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc3dad2e330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc3dad2e2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc3dad2dde0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fc3dad2dbd0_0;
    %load/vec4 v0x7fc3dad2e0d0_0;
    %and;
    %assign/vec4 v0x7fc3dad2dde0_0, 0;
    %load/vec4 v0x7fc3dad2e210_0;
    %load/vec4 v0x7fc3dad2dc80_0;
    %and;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x7fc3dad2e180_0;
    %pad/u 32;
    %load/vec4 v0x7fc3dad2e330_0;
    %cmp/ne;
    %jmp/0xz  T_12.4, 4;
    %vpi_call/w 2 155 "$display", "Error: Output of %d expected, but received %d.", v0x7fc3dad2e330_0, v0x7fc3dad2e180_0 {0 0 0};
    %load/vec4 v0x7fc3dad2df00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fc3dad2df00_0, 0, 32;
T_12.4 ;
    %load/vec4 v0x7fc3dad2e2a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fc3dad2e2a0_0, 0;
    %load/vec4 v0x7fc3dad2e330_0;
    %load/vec4 v0x7fc3dad2de70_0;
    %add;
    %assign/vec4 v0x7fc3dad2e330_0, 0;
T_12.2 ;
T_12.1 ;
    %end;
    .scope S_0x7fc3dad02aa0;
t_4 %join;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fc3dad02aa0;
T_13 ;
    %wait E_0x7fc3dad1b750;
    %fork t_7, S_0x7fc3dad1ce40;
    %jmp t_6;
    .scope S_0x7fc3dad1ce40;
t_7 ;
    %load/vec4 v0x7fc3dad2dd50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fc3dad2db20_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fc3dad2dde0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x7fc3dad2db20_0;
    %pad/u 32;
    %load/vec4 v0x7fc3dad2de70_0;
    %add;
    %pad/u 16;
    %assign/vec4 v0x7fc3dad2db20_0, 0;
T_13.2 ;
T_13.1 ;
    %end;
    .scope S_0x7fc3dad02aa0;
t_6 %join;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fc3dad02aa0;
T_14 ;
    %vpi_call/w 2 177 "$dumpfile", "skid.vcd" {0 0 0};
    %vpi_call/w 2 178 "$dumpvars" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test/tb_skid.sv";
    "hdl/skid.sv";
