// Seed: 952865733
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    output tri id_2,
    output supply0 id_3,
    output wor id_4,
    input supply0 id_5,
    output wand id_6
);
  assign module_1.id_0 = 0;
  assign id_3 = id_5;
  assign id_4 = ~1 + 1'd0;
  assign id_4 = id_1;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_0  = 32'd74,
    parameter id_11 = 32'd7,
    parameter id_12 = 32'd18,
    parameter id_3  = 32'd16
) (
    output supply1 _id_0,
    input tri0 id_1,
    output tri id_2,
    input tri _id_3,
    inout supply0 id_4,
    output uwire id_5
);
  wire [-1 'd0 -  1 : 1] id_7;
  logic [-1 : id_0] id_8;
  wire [id_3  &  -1 'b0 : 1] id_9;
  logic id_10, _id_11, _id_12;
  wire id_13;
  wire [id_12 : id_11] id_14;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_4,
      id_4,
      id_4,
      id_1,
      id_2
  );
endmodule
