
*** Running vivado
    with args -log rv32_cpu_alu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rv32_cpu_alu.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source rv32_cpu_alu.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/multithread/project.srcs/utils_1/imports/synth_1/rv32_cpu_alu.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/multithread/project.srcs/utils_1/imports/synth_1/rv32_cpu_alu.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top rv32_cpu_alu -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 91984
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2750.598 ; gain = 391.676 ; free physical = 113507 ; free virtual = 122022
Synthesis current peak Physical Memory [PSS] (MB): peak = 2183.878; parent = 1974.907; children = 208.971
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3723.418; parent = 2750.602; children = 972.816
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rv32_cpu_alu' [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/rv32_cpu_alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rv32_cpu_alu' (0#1) [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/rv32_cpu_alu.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2818.566 ; gain = 459.645 ; free physical = 113592 ; free virtual = 122108
Synthesis current peak Physical Memory [PSS] (MB): peak = 2183.878; parent = 1974.907; children = 208.971
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3791.387; parent = 2818.570; children = 972.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2836.379 ; gain = 477.457 ; free physical = 113592 ; free virtual = 122108
Synthesis current peak Physical Memory [PSS] (MB): peak = 2183.878; parent = 1974.907; children = 208.971
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3809.199; parent = 2836.383; children = 972.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2836.379 ; gain = 477.457 ; free physical = 113592 ; free virtual = 122109
Synthesis current peak Physical Memory [PSS] (MB): peak = 2183.878; parent = 1974.907; children = 208.971
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3809.199; parent = 2836.383; children = 972.816
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2836.379 ; gain = 0.000 ; free physical = 113589 ; free virtual = 122105
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/multithread/project.srcs/constrs_1/new/arty.xdc]
WARNING: [Vivado 12-584] No ports matched 'i_clk'. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/multithread/project.srcs/constrs_1/new/arty.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/multithread/project.srcs/constrs_1/new/arty.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_clk'. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/multithread/project.srcs/constrs_1/new/arty.xdc:2]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports i_clk]'. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/multithread/project.srcs/constrs_1/new/arty.xdc:2]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'i_rstn'. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/multithread/project.srcs/constrs_1/new/arty.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/multithread/project.srcs/constrs_1/new/arty.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/multithread/project.srcs/constrs_1/new/arty.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.129 ; gain = 0.000 ; free physical = 113509 ; free virtual = 122025
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.129 ; gain = 0.000 ; free physical = 113509 ; free virtual = 122025
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2993.129 ; gain = 634.207 ; free physical = 113560 ; free virtual = 122076
Synthesis current peak Physical Memory [PSS] (MB): peak = 2218.892; parent = 2010.167; children = 208.971
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3933.934; parent = 2961.117; children = 972.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2993.129 ; gain = 634.207 ; free physical = 113560 ; free virtual = 122076
Synthesis current peak Physical Memory [PSS] (MB): peak = 2218.892; parent = 2010.167; children = 208.971
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3933.934; parent = 2961.117; children = 972.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2993.129 ; gain = 634.207 ; free physical = 113560 ; free virtual = 122076
Synthesis current peak Physical Memory [PSS] (MB): peak = 2218.892; parent = 2010.167; children = 208.971
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3933.934; parent = 2961.117; children = 972.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2993.129 ; gain = 634.207 ; free physical = 113546 ; free virtual = 122063
Synthesis current peak Physical Memory [PSS] (MB): peak = 2218.892; parent = 2010.167; children = 208.971
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3933.934; parent = 2961.117; children = 972.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 8     
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 8     
+---Muxes : 
	   2 Input   33 Bit        Muxes := 8     
	   2 Input   32 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2993.129 ; gain = 634.207 ; free physical = 113537 ; free virtual = 122050
Synthesis current peak Physical Memory [PSS] (MB): peak = 2218.892; parent = 2010.167; children = 208.971
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3933.934; parent = 2961.117; children = 972.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2993.129 ; gain = 634.207 ; free physical = 113431 ; free virtual = 121943
Synthesis current peak Physical Memory [PSS] (MB): peak = 2298.425; parent = 2089.831; children = 208.971
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3933.934; parent = 2961.117; children = 972.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2993.129 ; gain = 634.207 ; free physical = 113431 ; free virtual = 121943
Synthesis current peak Physical Memory [PSS] (MB): peak = 2298.647; parent = 2090.054; children = 208.971
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3933.934; parent = 2961.117; children = 972.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2993.129 ; gain = 634.207 ; free physical = 113422 ; free virtual = 121935
Synthesis current peak Physical Memory [PSS] (MB): peak = 2298.647; parent = 2090.054; children = 208.971
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3933.934; parent = 2961.117; children = 972.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2993.129 ; gain = 634.207 ; free physical = 113417 ; free virtual = 121933
Synthesis current peak Physical Memory [PSS] (MB): peak = 2298.647; parent = 2090.054; children = 208.971
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3933.934; parent = 2961.117; children = 972.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2993.129 ; gain = 634.207 ; free physical = 113417 ; free virtual = 121933
Synthesis current peak Physical Memory [PSS] (MB): peak = 2298.647; parent = 2090.054; children = 208.971
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3933.934; parent = 2961.117; children = 972.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2993.129 ; gain = 634.207 ; free physical = 113417 ; free virtual = 121933
Synthesis current peak Physical Memory [PSS] (MB): peak = 2298.647; parent = 2090.054; children = 208.971
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3933.934; parent = 2961.117; children = 972.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2993.129 ; gain = 634.207 ; free physical = 113417 ; free virtual = 121933
Synthesis current peak Physical Memory [PSS] (MB): peak = 2298.647; parent = 2090.054; children = 208.971
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3933.934; parent = 2961.117; children = 972.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2993.129 ; gain = 634.207 ; free physical = 113417 ; free virtual = 121933
Synthesis current peak Physical Memory [PSS] (MB): peak = 2298.647; parent = 2090.054; children = 208.971
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3933.934; parent = 2961.117; children = 972.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2993.129 ; gain = 634.207 ; free physical = 113417 ; free virtual = 121933
Synthesis current peak Physical Memory [PSS] (MB): peak = 2298.647; parent = 2090.054; children = 208.971
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3933.934; parent = 2961.117; children = 972.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   128|
|2     |LUT3   |   515|
|3     |LUT4   |   280|
|4     |LUT5   |   256|
|5     |LUT6   |   344|
|6     |IBUF   |  1072|
|7     |OBUF   |   528|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2993.129 ; gain = 634.207 ; free physical = 113417 ; free virtual = 121933
Synthesis current peak Physical Memory [PSS] (MB): peak = 2298.647; parent = 2090.054; children = 208.971
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3933.934; parent = 2961.117; children = 972.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2993.129 ; gain = 477.457 ; free physical = 113470 ; free virtual = 121986
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2993.129 ; gain = 634.207 ; free physical = 113470 ; free virtual = 121986
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2993.129 ; gain = 0.000 ; free physical = 113577 ; free virtual = 122093
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'rv32_cpu_alu' is not ideal for floorplanning, since the cellview 'rv32_cpu_alu' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.129 ; gain = 0.000 ; free physical = 113525 ; free virtual = 122038
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9ec4ee61
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2993.129 ; gain = 962.277 ; free physical = 113733 ; free virtual = 122247
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/multithread/project.runs/synth_1/rv32_cpu_alu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rv32_cpu_alu_utilization_synth.rpt -pb rv32_cpu_alu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 14 13:36:47 2023...
