Release 10.1 - xst K.31 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:/OwnProjects/HardwareDesign/lab4/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to D:/OwnProjects/HardwareDesign/lab4/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: Full_Device.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Full_Device.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Full_Device"
Output Format                      : NGC
Target Device                      : xc2s200-5-fg256

---- Source Options
Top Module Name                    : Full_Device
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : Full_Device.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/OwnProjects/HardwareDesign/lab4/JK_trigger.vhd" in Library work.
Entity <JK_trigger> compiled.
Entity <JK_trigger> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/OwnProjects/HardwareDesign/lab4/T_trigger_Modified.vhd" in Library work.
Entity <T_trigger_Modified> compiled.
Entity <T_trigger_Modified> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/OwnProjects/HardwareDesign/lab4/CLK_counter.vhd" in Library work.
Entity <CLK_counter> compiled.
Entity <CLK_counter> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/OwnProjects/HardwareDesign/lab4/Up_Down_counter.vhd" in Library work.
Entity <Up_Down_counter> compiled.
Entity <Up_Down_counter> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/OwnProjects/HardwareDesign/lab4/Full_Device.vhd" in Library work.
Entity <Full_Device> compiled.
Entity <Full_Device> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Full_Device> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <CLK_counter> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Up_Down_counter> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <T_trigger_Modified> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <JK_trigger> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Full_Device> in library <work> (Architecture <Behavioral>).
Entity <Full_Device> analyzed. Unit <Full_Device> generated.

Analyzing Entity <CLK_counter> in library <work> (Architecture <Behavioral>).
Entity <CLK_counter> analyzed. Unit <CLK_counter> generated.

Analyzing Entity <Up_Down_counter> in library <work> (Architecture <Behavioral>).
Entity <Up_Down_counter> analyzed. Unit <Up_Down_counter> generated.

Analyzing Entity <T_trigger_Modified> in library <work> (Architecture <Behavioral>).
Entity <T_trigger_Modified> analyzed. Unit <T_trigger_Modified> generated.

Analyzing Entity <JK_trigger> in library <work> (Architecture <Behavioral>).
Entity <JK_trigger> analyzed. Unit <JK_trigger> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CLK_counter>.
    Related source file is "D:/OwnProjects/HardwareDesign/lab4/CLK_counter.vhd".
    Found 26-bit up counter for signal <counter>.
    Found 1-bit register for signal <temporal>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <CLK_counter> synthesized.


Synthesizing Unit <JK_trigger>.
    Related source file is "D:/OwnProjects/HardwareDesign/lab4/JK_trigger.vhd".
INFO:Xst:1608 - Relative priorities of control signals on register <qbartemp> differ from those commonly found in the selected device family. This will result in additional logic around the register.
    Found 1-bit register for signal <qbartemp>.
    Found 1-bit register for signal <qtemp>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <JK_trigger> synthesized.


Synthesizing Unit <T_trigger_Modified>.
    Related source file is "D:/OwnProjects/HardwareDesign/lab4/T_trigger_Modified.vhd".
Unit <T_trigger_Modified> synthesized.


Synthesizing Unit <Up_Down_counter>.
    Related source file is "D:/OwnProjects/HardwareDesign/lab4/Up_Down_counter.vhd".
Unit <Up_Down_counter> synthesized.


Synthesizing Unit <Full_Device>.
    Related source file is "D:/OwnProjects/HardwareDesign/lab4/Full_Device.vhd".
Unit <Full_Device> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 9
 1-bit register                                        : 9

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file 'v200.nph' in environment C:\Xilinx\10.1\ISE.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 9
 Flip-Flops                                            : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Full_Device> ...

Optimizing unit <Up_Down_counter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Full_Device, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 35
 Flip-Flops                                            : 35

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Full_Device.ngr
Top Level Output File Name         : Full_Device
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 122
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 25
#      LUT2                        : 2
#      LUT3                        : 10
#      LUT4                        : 14
#      LUT4_L                      : 2
#      MUXCY                       : 32
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 35
#      FDCPE                       : 8
#      FDE                         : 1
#      FDR                         : 26
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 8
#      OBUF                        : 6
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200fg256-5 

 Number of Slices:                       29  out of   2352     1%  
 Number of Slice Flip Flops:             35  out of   4704     0%  
 Number of 4 input LUTs:                 63  out of   4704     1%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    176     8%  
 Number of GCLKs:                         1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------+----------------------------------------------+-------+
Clock Signal                                              | Clock buffer(FF name)                        | Load  |
----------------------------------------------------------+----------------------------------------------+-------+
CLK                                                       | BUFGP                                        | 27    |
Counter_Module/Trigger_0/T(Counter_Module/Trigger_0/T1:O) | NONE(*)(Counter_Module/Trigger_0/jk/qbartemp)| 2     |
Counter_Module/Trigger_1/T(Counter_Module/Trigger_1/T31:O)| NONE(*)(Counter_Module/Trigger_1/jk/qbartemp)| 2     |
Counter_Module/Trigger_2/T(Counter_Module/Trigger_2/T:O)  | NONE(*)(Counter_Module/Trigger_2/jk/qbartemp)| 2     |
Counter_Module/Trigger_3/T(Counter_Module/Trigger_3/T:O)  | NONE(*)(Counter_Module/Trigger_3/jk/qbartemp)| 2     |
----------------------------------------------------------+----------------------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------+-------------------------------------------+-------+
Control Signal                                                         | Buffer(FF name)                           | Load  |
-----------------------------------------------------------------------+-------------------------------------------+-------+
Counter_Module/Trigger_0/jk/R_inv(Counter_Module/Trigger_0/jk/R_inv1:O)| NONE(Counter_Module/Trigger_0/jk/qtemp)   | 2     |
Counter_Module/Trigger_0/jk/S_inv(Counter_Module/Trigger_0/jk/S_inv1:O)| NONE(Counter_Module/Trigger_0/jk/qtemp)   | 2     |
Counter_Module/Trigger_1/jk/R_inv(Counter_Module/Trigger_1/jk/R_inv1:O)| NONE(Counter_Module/Trigger_1/jk/qbartemp)| 2     |
Counter_Module/Trigger_1/jk/S_inv(Counter_Module/Trigger_1/jk/S_inv1:O)| NONE(Counter_Module/Trigger_1/jk/qbartemp)| 2     |
Counter_Module/Trigger_2/jk/R_inv(Counter_Module/Trigger_2/jk/R_inv1:O)| NONE(Counter_Module/Trigger_2/jk/qtemp)   | 2     |
Counter_Module/Trigger_2/jk/S_inv(Counter_Module/Trigger_2/jk/S_inv1:O)| NONE(Counter_Module/Trigger_2/jk/qtemp)   | 2     |
Counter_Module/Trigger_3/jk/R_inv(Counter_Module/Trigger_3/jk/R_inv1:O)| NONE(Counter_Module/Trigger_3/jk/qbartemp)| 2     |
Counter_Module/Trigger_3/jk/S_inv(Counter_Module/Trigger_3/jk/S_inv1:O)| NONE(Counter_Module/Trigger_3/jk/qbartemp)| 2     |
-----------------------------------------------------------------------+-------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.805ns (Maximum Frequency: 113.572MHz)
   Minimum input arrival time before clock: 8.409ns
   Maximum output required time after clock: 12.695ns
   Maximum combinational path delay: 11.877ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 8.805ns (frequency: 113.572MHz)
  Total number of paths / destination ports: 1054 / 54
-------------------------------------------------------------------------
Delay:               8.805ns (Levels of Logic = 8)
  Source:            CLK_Counter_module/counter_5 (FF)
  Destination:       CLK_Counter_module/temporal (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: CLK_Counter_module/counter_5 to CLK_Counter_module/temporal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   1.292   1.340  CLK_Counter_module/counter_5 (CLK_Counter_module/counter_5)
     LUT2:I0->O            1   0.653   0.000  CLK_Counter_module/temporal_cmp_eq0000_wg_lut<0> (CLK_Counter_module/temporal_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.784   0.000  CLK_Counter_module/temporal_cmp_eq0000_wg_cy<0> (CLK_Counter_module/temporal_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.050   0.000  CLK_Counter_module/temporal_cmp_eq0000_wg_cy<1> (CLK_Counter_module/temporal_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.050   0.000  CLK_Counter_module/temporal_cmp_eq0000_wg_cy<2> (CLK_Counter_module/temporal_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.050   0.000  CLK_Counter_module/temporal_cmp_eq0000_wg_cy<3> (CLK_Counter_module/temporal_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.050   0.000  CLK_Counter_module/temporal_cmp_eq0000_wg_cy<4> (CLK_Counter_module/temporal_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.050   0.000  CLK_Counter_module/temporal_cmp_eq0000_wg_cy<5> (CLK_Counter_module/temporal_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O          27   0.050   3.550  CLK_Counter_module/temporal_cmp_eq0000_wg_cy<6> (CLK_Counter_module/temporal_cmp_eq0000)
     FDE:CE                    0.886          CLK_Counter_module/temporal
    ----------------------------------------
    Total                      8.805ns (3.915ns logic, 4.890ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Counter_Module/Trigger_0/T'
  Clock period: 5.698ns (frequency: 175.500MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               5.698ns (Levels of Logic = 1)
  Source:            Counter_Module/Trigger_0/jk/qtemp (FF)
  Destination:       Counter_Module/Trigger_0/jk/qtemp (FF)
  Source Clock:      Counter_Module/Trigger_0/T rising
  Destination Clock: Counter_Module/Trigger_0/T rising

  Data Path: Counter_Module/Trigger_0/jk/qtemp to Counter_Module/Trigger_0/jk/qtemp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            6   1.292   1.850  Counter_Module/Trigger_0/jk/qtemp (Counter_Module/Trigger_0/jk/qtemp)
     INV:I->O              1   0.653   1.150  Counter_Module/Trigger_0/jk/qtemp_mux00021_INV_0 (Counter_Module/Trigger_0/jk/qtemp_mux0002)
     FDCPE:D                   0.753          Counter_Module/Trigger_0/jk/qtemp
    ----------------------------------------
    Total                      5.698ns (2.698ns logic, 3.000ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Counter_Module/Trigger_1/T'
  Clock period: 6.784ns (frequency: 147.406MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               6.784ns (Levels of Logic = 2)
  Source:            Counter_Module/Trigger_1/jk/qbartemp (FF)
  Destination:       Counter_Module/Trigger_1/jk/qbartemp (FF)
  Source Clock:      Counter_Module/Trigger_1/T rising
  Destination Clock: Counter_Module/Trigger_1/T rising

  Data Path: Counter_Module/Trigger_1/jk/qbartemp to Counter_Module/Trigger_1/jk/qbartemp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            4   1.292   1.600  Counter_Module/Trigger_1/jk/qbartemp (Counter_Module/Trigger_1/jk/qbartemp)
     LUT4_L:I1->LO         1   0.653   0.100  Counter_Module/Trigger_1/T12 (Counter_Module/Trigger_1/T12)
     LUT4:I1->O            4   0.653   1.600  Counter_Module/Trigger_1/T31 (Counter_Module/Trigger_1/T)
     FDCPE:CE                  0.886          Counter_Module/Trigger_1/jk/qtemp
    ----------------------------------------
    Total                      6.784ns (3.484ns logic, 3.300ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Counter_Module/Trigger_2/T'
  Clock period: 6.171ns (frequency: 162.048MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               6.171ns (Levels of Logic = 1)
  Source:            Counter_Module/Trigger_2/jk/qbartemp (FF)
  Destination:       Counter_Module/Trigger_2/jk/qbartemp (FF)
  Source Clock:      Counter_Module/Trigger_2/T rising
  Destination Clock: Counter_Module/Trigger_2/T rising

  Data Path: Counter_Module/Trigger_2/jk/qbartemp to Counter_Module/Trigger_2/jk/qbartemp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            5   1.292   1.740  Counter_Module/Trigger_2/jk/qbartemp (Counter_Module/Trigger_2/jk/qbartemp)
     LUT4:I2->O            4   0.653   1.600  Counter_Module/Trigger_2/T (Counter_Module/Trigger_2/T)
     FDCPE:CE                  0.886          Counter_Module/Trigger_2/jk/qtemp
    ----------------------------------------
    Total                      6.171ns (2.831ns logic, 3.340ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Counter_Module/Trigger_3/T'
  Clock period: 6.784ns (frequency: 147.406MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               6.784ns (Levels of Logic = 2)
  Source:            Counter_Module/Trigger_3/jk/qtemp (FF)
  Destination:       Counter_Module/Trigger_3/jk/qbartemp (FF)
  Source Clock:      Counter_Module/Trigger_3/T rising
  Destination Clock: Counter_Module/Trigger_3/T rising

  Data Path: Counter_Module/Trigger_3/jk/qtemp to Counter_Module/Trigger_3/jk/qbartemp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            4   1.292   1.600  Counter_Module/Trigger_3/jk/qtemp (Counter_Module/Trigger_3/jk/qtemp)
     LUT4_L:I0->LO         1   0.653   0.100  Counter_Module/Trigger_3/T_SW0 (N4)
     LUT4:I3->O            4   0.653   1.600  Counter_Module/Trigger_3/T (Counter_Module/Trigger_3/T)
     FDCPE:CE                  0.886          Counter_Module/Trigger_3/jk/qtemp
    ----------------------------------------
    Total                      6.784ns (3.484ns logic, 3.300ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Counter_Module/Trigger_0/T'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              5.663ns (Levels of Logic = 2)
  Source:            CPU (PAD)
  Destination:       Counter_Module/Trigger_0/jk/qbartemp (FF)
  Destination Clock: Counter_Module/Trigger_0/T rising

  Data Path: CPU to Counter_Module/Trigger_0/jk/qbartemp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.924   1.600  CPU_IBUF (CPU_IBUF)
     LUT3:I0->O            4   0.653   1.600  Counter_Module/Trigger_0/T1 (Counter_Module/Trigger_0/T)
     FDCPE:CE                  0.886          Counter_Module/Trigger_0/jk/qtemp
    ----------------------------------------
    Total                      5.663ns (2.463ns logic, 3.200ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Counter_Module/Trigger_1/T'
  Total number of paths / destination ports: 6 / 2
-------------------------------------------------------------------------
Offset:              8.409ns (Levels of Logic = 4)
  Source:            CPD (PAD)
  Destination:       Counter_Module/Trigger_1/jk/qbartemp (FF)
  Destination Clock: Counter_Module/Trigger_1/T rising

  Data Path: CPD to Counter_Module/Trigger_1/jk/qbartemp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.924   1.600  CPD_IBUF (CPD_IBUF)
     LUT3:I2->O            2   0.653   1.340  Counter_Module/Trigger_1/T12_SW0 (N8)
     LUT4_L:I0->LO         1   0.653   0.100  Counter_Module/Trigger_1/T12 (Counter_Module/Trigger_1/T12)
     LUT4:I1->O            4   0.653   1.600  Counter_Module/Trigger_1/T31 (Counter_Module/Trigger_1/T)
     FDCPE:CE                  0.886          Counter_Module/Trigger_1/jk/qtemp
    ----------------------------------------
    Total                      8.409ns (3.769ns logic, 4.640ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Counter_Module/Trigger_2/T'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              7.656ns (Levels of Logic = 3)
  Source:            CPD (PAD)
  Destination:       Counter_Module/Trigger_2/jk/qbartemp (FF)
  Destination Clock: Counter_Module/Trigger_2/T rising

  Data Path: CPD to Counter_Module/Trigger_2/jk/qbartemp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.924   1.600  CPD_IBUF (CPD_IBUF)
     LUT4:I1->O            2   0.653   1.340  Counter_Module/Trigger_2/T211 (Counter_Module/N9)
     LUT4:I1->O            4   0.653   1.600  Counter_Module/Trigger_2/T (Counter_Module/Trigger_2/T)
     FDCPE:CE                  0.886          Counter_Module/Trigger_2/jk/qtemp
    ----------------------------------------
    Total                      7.656ns (3.116ns logic, 4.540ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Counter_Module/Trigger_3/T'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              8.409ns (Levels of Logic = 4)
  Source:            CPU (PAD)
  Destination:       Counter_Module/Trigger_3/jk/qbartemp (FF)
  Destination Clock: Counter_Module/Trigger_3/T rising

  Data Path: CPU to Counter_Module/Trigger_3/jk/qbartemp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.924   1.600  CPU_IBUF (CPU_IBUF)
     LUT2:I1->O            2   0.653   1.340  cpu_in1 (cpu_in)
     LUT4_L:I3->LO         1   0.653   0.100  Counter_Module/Trigger_3/T_SW0 (N4)
     LUT4:I3->O            4   0.653   1.600  Counter_Module/Trigger_3/T (Counter_Module/Trigger_3/T)
     FDCPE:CE                  0.886          Counter_Module/Trigger_3/jk/qtemp
    ----------------------------------------
    Total                      8.409ns (3.769ns logic, 4.640ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Counter_Module/Trigger_1/T'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              10.252ns (Levels of Logic = 2)
  Source:            Counter_Module/Trigger_1/jk/qbartemp (FF)
  Destination:       notTCD (PAD)
  Source Clock:      Counter_Module/Trigger_1/T rising

  Data Path: Counter_Module/Trigger_1/jk/qbartemp to notTCD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            4   1.292   1.600  Counter_Module/Trigger_1/jk/qbartemp (Counter_Module/Trigger_1/jk/qbartemp)
     LUT4:I0->O            1   0.653   1.150  Counter_Module/notTCD (notTCD_OBUF)
     OBUF:I->O                 5.557          notTCD_OBUF (notTCD)
    ----------------------------------------
    Total                     10.252ns (7.502ns logic, 2.750ns route)
                                       (73.2% logic, 26.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Counter_Module/Trigger_2/T'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              10.392ns (Levels of Logic = 2)
  Source:            Counter_Module/Trigger_2/jk/qbartemp (FF)
  Destination:       notTCD (PAD)
  Source Clock:      Counter_Module/Trigger_2/T rising

  Data Path: Counter_Module/Trigger_2/jk/qbartemp to notTCD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            5   1.292   1.740  Counter_Module/Trigger_2/jk/qbartemp (Counter_Module/Trigger_2/jk/qbartemp)
     LUT4:I1->O            1   0.653   1.150  Counter_Module/notTCD (notTCD_OBUF)
     OBUF:I->O                 5.557          notTCD_OBUF (notTCD)
    ----------------------------------------
    Total                     10.392ns (7.502ns logic, 2.890ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Counter_Module/Trigger_3/T'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              10.392ns (Levels of Logic = 2)
  Source:            Counter_Module/Trigger_3/jk/qbartemp (FF)
  Destination:       notTCD (PAD)
  Source Clock:      Counter_Module/Trigger_3/T rising

  Data Path: Counter_Module/Trigger_3/jk/qbartemp to notTCD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            5   1.292   1.740  Counter_Module/Trigger_3/jk/qbartemp (Counter_Module/Trigger_3/jk/qbartemp)
     LUT4:I2->O            1   0.653   1.150  Counter_Module/notTCD (notTCD_OBUF)
     OBUF:I->O                 5.557          notTCD_OBUF (notTCD)
    ----------------------------------------
    Total                     10.392ns (7.502ns logic, 2.890ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Counter_Module/Trigger_0/T'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              12.245ns (Levels of Logic = 3)
  Source:            Counter_Module/Trigger_0/jk/qbartemp (FF)
  Destination:       notTCD (PAD)
  Source Clock:      Counter_Module/Trigger_0/T rising

  Data Path: Counter_Module/Trigger_0/jk/qbartemp to notTCD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            4   1.292   1.600  Counter_Module/Trigger_0/jk/qbartemp (Counter_Module/Trigger_0/jk/qbartemp)
     LUT3:I0->O            2   0.653   1.340  Counter_Module/Trigger_1/T12_SW0 (N8)
     LUT4:I3->O            1   0.653   1.150  Counter_Module/notTCD (notTCD_OBUF)
     OBUF:I->O                 5.557          notTCD_OBUF (notTCD)
    ----------------------------------------
    Total                     12.245ns (8.155ns logic, 4.090ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              12.695ns (Levels of Logic = 3)
  Source:            CLK_Counter_module/temporal (FF)
  Destination:       notTCD (PAD)
  Source Clock:      CLK rising

  Data Path: CLK_Counter_module/temporal to notTCD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   1.292   2.050  CLK_Counter_module/temporal (CLK_Counter_module/temporal)
     LUT3:I1->O            2   0.653   1.340  Counter_Module/Trigger_1/T12_SW0 (N8)
     LUT4:I3->O            1   0.653   1.150  Counter_Module/notTCD (notTCD_OBUF)
     OBUF:I->O                 5.557          notTCD_OBUF (notTCD)
    ----------------------------------------
    Total                     12.695ns (8.155ns logic, 4.540ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               11.877ns (Levels of Logic = 4)
  Source:            CPD (PAD)
  Destination:       notTCD (PAD)

  Data Path: CPD to notTCD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.924   1.600  CPD_IBUF (CPD_IBUF)
     LUT3:I2->O            2   0.653   1.340  Counter_Module/Trigger_1/T12_SW0 (N8)
     LUT4:I3->O            1   0.653   1.150  Counter_Module/notTCD (notTCD_OBUF)
     OBUF:I->O                 5.557          notTCD_OBUF (notTCD)
    ----------------------------------------
    Total                     11.877ns (7.787ns logic, 4.090ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.70 secs
 
--> 

Total memory usage is 193660 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

