[   14.069164] codec_set_device: set device: speaker...
[  160.376819] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[  160.380590] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[  160.380608] *** PROBE: ISP device allocated successfully: 80514000 ***
[  160.380625] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[  160.380630] *** PROBE: ISP device mutex and spinlock initialized ***
[  160.380638] *** PROBE: Event callback structure initialized at 0x8054f680 (offset 0xc from isp_dev) ***
[  160.380648] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[  160.380656] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[  160.380662] *** PROBE: Platform data: c06b7400 ***
[  160.380667] *** PROBE: Platform data validation passed ***
[  160.380672] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[  160.380678] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[  160.380684] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[  160.380690] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[  160.380696] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[  160.406964] All ISP subdev platform drivers registered successfully
[  160.409563] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[  160.409576] *** Registering platform device 0 from platform data ***
[  160.412077] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[  160.412092] *** tx_isp_subdev_init: pdev=c06b70e0, sd=85217c00, ops=c06b7700 ***
[  160.412098] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  160.412105] *** tx_isp_subdev_init: ops=c06b7700, ops->core=c06b7734 ***
[  160.412111] *** tx_isp_subdev_init: ops->core->init=c066d0e8 ***
[  160.412118] *** tx_isp_subdev_init: Set sd->dev=c06b70f0, sd->pdev=c06b70e0 ***
[  160.412124] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[  160.412131] tx_isp_module_init: Module initialized for isp-w00
[  160.412136] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  160.412143] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[  160.412150] tx_isp_subdev_init: platform_get_resource returned c06b71d8 for device isp-w00
[  160.412158] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[  160.412166] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[  160.412172] *** tx_isp_subdev_init: Clock count stored: 2 ***
[  160.412181] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b70e0, sd=85217c00, ourISPdev=80514000 ***
[  160.412188] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=80514000 ***
[  160.412194] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[  160.412199] *** DEBUG: About to check device name matches ***
[  160.412205] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[  160.412212] *** LINKED CSI device: 85217c00, regs: b0022000 ***
[  160.412218] *** CSI PROBE: Set dev_priv to csi_dev 85217c00 AFTER subdev_init ***
[  160.412225] *** CSI PROBE: Set host_priv to csi_dev 85217c00 AFTER subdev_init ***
[  160.412231] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[  160.412238] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  160.412257] *** Platform device 0 (isp-w00) registered successfully ***
[  160.412264] *** Registering platform device 1 from platform data ***
[  160.414750] *** VIC PROBE: IRQ numbers initialized to 38 ***
[  160.414764] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[  160.414771] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[  160.414777] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[  160.414784] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[  160.414790] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[  160.414796] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[  160.414801] *** VIC will operate in FULL mode with complete buffer operations ***
[  160.414807] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[  160.414814] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[  160.414820] *** VIC PROBE: Event callback structure stored in VIC device field ***
[  160.414826] *** VIC PROBE: Stored vic_dev pointer 85f4a000 in subdev dev_priv ***
[  160.414832] *** VIC PROBE: Set host_priv to vic_dev 85f4a000 for Binary Ninja compatibility ***
[  160.414838] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[  160.414846] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[  160.414854] *** tx_isp_subdev_init: pdev=c06b71f8, sd=85f4a000, ops=c06b7680 ***
[  160.414860] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  160.414867] *** tx_isp_subdev_init: ops=c06b7680, ops->core=c06b769c ***
[  160.414873] *** tx_isp_subdev_init: ops->core->init=c06828a4 ***
[  160.414880] *** tx_isp_subdev_init: Set sd->dev=c06b7208, sd->pdev=c06b71f8 ***
[  160.414886] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[  160.414892] tx_isp_module_init: Module initialized for isp-w02
[  160.414898] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  160.414906] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[  160.414914] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[  160.414924] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0675760, thread=c0668584, flags=0x80, name=isp-w02, dev_id=80514000) ***
[  160.414932] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0675760, thread=c0668584 ***
[  160.418757] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  160.418769] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[  160.418776] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[  160.418785] tx_isp_subdev_init: platform_get_resource returned c06b72f0 for device isp-w02
[  160.418793] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[  160.418802] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[  160.418808] *** tx_isp_subdev_init: Clock count stored: 2 ***
[  160.418816] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b71f8, sd=85f4a000, ourISPdev=80514000 ***
[  160.418824] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=80514000 ***
[  160.418830] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[  160.418834] *** DEBUG: About to check device name matches ***
[  160.418840] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[  160.418846] *** DEBUG: Retrieved vic_dev from subdev data: 85f4a000 ***
[  160.418852] *** DEBUG: About to set ourISPdev->vic_dev = 85f4a000 ***
[  160.418858] *** DEBUG: ourISPdev before linking: 80514000 ***
[  160.418864] *** DEBUG: ourISPdev->vic_dev set to: 85f4a000 ***
[  160.418870] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[  160.418876] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[  160.418882] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[  160.418889] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  160.418894] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[  160.418900] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[  160.418906] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[  160.418930] *** Platform device 1 (isp-w02) registered successfully ***
[  160.418937] *** Registering platform device 2 from platform data ***
[  160.425232] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[  160.425247] *** tx_isp_subdev_init: pdev=c06b7008, sd=8049c000, ops=c06b8564 ***
[  160.425254] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  160.425260] *** tx_isp_subdev_init: ops=c06b8564, ops->core=c06b8584 ***
[  160.425266] *** tx_isp_subdev_init: ops->core->init=c068efe4 ***
[  160.425274] *** tx_isp_subdev_init: Set sd->dev=c06b7018, sd->pdev=c06b7008 ***
[  160.425280] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b8564 ***
[  160.425287] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b7700 ***
[  160.425293] tx_isp_module_init: Module initialized for isp-w01
[  160.425298] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  160.425307] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7008, sd=8049c000, ourISPdev=80514000 ***
[  160.425314] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80514000 ***
[  160.425320] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[  160.425325] *** DEBUG: About to check device name matches ***
[  160.425331] *** DEBUG: VIN device name matched! Setting up VIN device ***
[  160.425337] *** LINKED VIN device: 8049c000 ***
[  160.425344] *** VIN SUBDEV OPS CONFIGURED: core=c06b8584, video=c06b8578, s_stream=c068f1dc ***
[  160.425351] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[  160.425358] *** VIN PROBE: Set dev_priv to vin_dev 8049c000 AFTER subdev_init ***
[  160.425364] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  160.425383] *** Platform device 2 (isp-w01) registered successfully ***
[  160.425390] *** Registering platform device 3 from platform data ***
[  160.427894] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[  160.427909] *** tx_isp_subdev_init: pdev=c06b6ec8, sd=8049c400, ops=c06b77b4 ***
[  160.427916] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  160.427923] *** tx_isp_subdev_init: ops=c06b77b4, ops->core=c06be63c ***
[  160.427929] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[  160.427935] *** tx_isp_subdev_init: Set sd->dev=c06b6ed8, sd->pdev=c06b6ec8 ***
[  160.427942] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b77b4 ***
[  160.427949] *** tx_isp_subdev_init: ops->sensor=c06be630, csi_subdev_ops=c06b7700 ***
[  160.427955] tx_isp_module_init: Module initialized for isp-fs
[  160.427961] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  160.427967] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[  160.427974] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[  160.427980] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[  160.427987] *** FS PROBE: Set dev_priv to fs_dev 8049c400 AFTER subdev_init ***
[  160.427994] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[  160.428013] *** Platform device 3 (isp-fs) registered successfully ***
[  160.428020] *** Registering platform device 4 from platform data ***
[  160.430621] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[  160.430635] *** tx_isp_create_core_device: Creating ISP core device ***
[  160.430645] *** tx_isp_create_core_device: Core device created successfully: 85f4a400 ***
[  160.430651] *** CORE PROBE: Set dev_priv to core_dev 85f4a400 ***
[  160.430657] *** CORE PROBE: Set host_priv to core_dev 85f4a400 - PREVENTS BadVA CRASH ***
[  160.430664] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[  160.430672] *** tx_isp_subdev_init: pdev=c06b6d90, sd=85f4a400, ops=c06b74b8 ***
[  160.430678] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  160.430685] *** tx_isp_subdev_init: ops=c06b74b8, ops->core=c06b74e4 ***
[  160.430691] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[  160.430697] *** tx_isp_subdev_init: Set sd->dev=c06b6da0, sd->pdev=c06b6d90 ***
[  160.430705] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[  160.430711] tx_isp_module_init: Module initialized for isp-m0
[  160.430716] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  160.430725] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[  160.430731] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[  160.430741] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0675760, thread=c0668584, flags=0x80, name=isp-m0, dev_id=80514000) ***
[  160.430749] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0675760, thread=c0668584 ***
[  160.433014] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  160.433026] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[  160.433033] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[  160.433041] tx_isp_subdev_init: platform_get_resource returned c06b6e90 for device isp-m0
[  160.433050] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[  160.433060] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[  160.433066] *** tx_isp_subdev_init: Clock count stored: 3 ***
[  160.433074] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b6d90, sd=85f4a400, ourISPdev=80514000 ***
[  160.433081] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=80514000 ***
[  160.433087] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[  160.433092] *** DEBUG: About to check device name matches ***
[  160.433099] *** DEBUG: CORE device name matched! Setting up Core device ***
[  160.433105] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[  160.433113] *** tx_isp_link_core_device: Linking core device 85f4a400 to ISP device 80514000 ***
[  160.433119] *** tx_isp_link_core_device: Core device linked successfully ***
[  160.433125] *** Core subdev already registered at slot 3: 85f4a400 ***
[  160.433131] *** LINKED CORE device: 85f4a400 ***
[  160.433136] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[  160.433142] *** tx_isp_core_probe: Core subdev initialized successfully ***
[  160.433149] *** tx_isp_core_device_init: Initializing core device: 85f4a400 ***
[  160.433161] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[  160.433166] *** tx_isp_core_device_init: Core device initialized successfully ***
[  160.433172] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[  160.433179] *** tx_isp_link_core_device: Linking core device 85f4a400 to ISP device 80514000 ***
[  160.433185] *** tx_isp_link_core_device: Core device linked successfully ***
[  160.433191] *** Core subdev already registered at slot 3: 85f4a400 ***
[  160.433205] *** tx_isp_core_probe: Assigned frame_channels=85f4a800 to core_dev ***
[  160.433211] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[  160.433217] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[  160.433222] *** tx_isp_core_probe: Calling sensor_early_init ***
[  160.433228] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[  160.433233] *** tx_isp_core_probe: ispcore_slake_module will be called when VIC reaches streaming state ***
[  160.433239] *** tx_isp_core_probe: Core device setup complete ***
[  160.433245] ***   - Core device: 85f4a400 ***
[  160.433250] ***   - Channel count: 6 ***
[  160.433256] ***   - Linked to ISP device: 80514000 ***
[  160.433261] *** tx_isp_core_probe: Initializing core tuning system ***
[  160.433267] isp_core_tuning_init: Initializing tuning data structure
[  160.433279] isp_core_tuning_init: Tuning data structure initialized at 84d56000
[  160.433285] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  160.433291] *** SAFE: mode_flag properly initialized using struct member access ***
[  160.433297] *** tx_isp_core_probe: Tuning init SUCCESS ***
[  160.433301] *** tx_isp_core_probe: Set platform driver data ***
[  160.433307] *** tx_isp_core_probe: Set global core device reference ***
[  160.433312] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[  160.433318] ***   - Core device: 85f4a400 ***
[  160.433324] ***   - Tuning device: 84d56000 ***
[  160.433329] *** tx_isp_core_probe: Creating frame channel devices ***
[  160.433334] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[  160.435303] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[  160.439145] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[  160.444449] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[  160.449267] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[  160.449277] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[  160.449283] *** tx_isp_core_probe: Frame channel devices created successfully ***
[  160.449289] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[  160.449295] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  160.449303] tisp_code_create_tuning_node: Allocated dynamic major 251
[  160.459380] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[  160.459391] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[  160.459397] *** tx_isp_core_probe: Core probe completed successfully ***
[  160.459417] *** Platform device 4 (isp-m0) registered successfully ***
[  160.459423] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[  160.459446] *** Created /proc/jz/isp directory ***
[  160.459454] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[  160.459463] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[  160.459470] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[  160.459477] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0684a70 ***
[  160.459485] *** PROC ENTRY FIX: Using ISP device 80514000 instead of VIC device 85f4a000 for isp-w02 ***
[  160.459493] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[  160.459500] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[  160.459508] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[  160.459518] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[  160.459527] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[  160.459533] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[  160.459538] *** Misc device registration handled via main tx-isp device ***
[  160.459543] *** Misc device registration handled via main tx-isp device ***
[  160.459549] *** Misc device registration handled via main tx-isp device ***
[  160.459554] *** Misc device registration handled via main tx-isp device ***
[  160.459559] *** Misc device registration handled via main tx-isp device ***
[  160.459565] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[  160.459574] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[  160.459581] *** Frame channel 1 initialized: 640x360, state=2 ***
[  160.459587] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[  160.459594] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85f4a000 ***
[  160.459599] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[  160.459605] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[  160.459612] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[  160.459619] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[  160.459624] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[  160.459630] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[  160.459635] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[  160.459641] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[  160.459647] *** PROBE: Binary Ninja reference implementation complete ***
[  160.462098] *** tx_isp_init: Platform device and driver registered successfully ***
[  162.072079] === gc2053 SENSOR MODULE INIT ===
[  162.074530] gc2053 I2C driver registered, waiting for device creation by ISP
[  164.063964] ISP opened successfully
[  164.064304] ISP IOCTL: cmd=0x805056c1 arg=0x7713ed60
[  164.064319] subdev_sensor_ops_ioctl: cmd=0x2000000
[  164.064324] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[  164.064331] *** Creating I2C sensor device on adapter 0 ***
[  164.064340] *** Creating I2C device: gc2053 at 0x37 ***
[  164.064345] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[  164.064353] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[  164.064358] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[  164.070217] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[  164.075122] === GC2053 SENSOR PROBE START ===
[  164.075138] sensor_probe: client=85478c00, addr=0x37, adapter=84074c10 (i2c0)
[  164.075144] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[  164.075150] Requesting reset GPIO 18
[  164.075158] GPIO reset sequence: HIGH -> LOW -> HIGH
root@ing-wyze-cam3-a000 ~# dmesg 
[  164.075158] GPIO reset sequence: HIGH -> LOW -> HIGH
[  164.304916] GPIO reset sequence completed successfully
[  164.304929] === GPIO INITIALIZATION COMPLETE ===
[  164.304940] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[  164.304954] sensor_probe: data_interface=1, sensor_max_fps=30
[  164.304960] sensor_probe: MIPI 30fps
[  164.304968] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[  164.304976] *** tx_isp_subdev_init: pdev=c06e1168, sd=8047b400, ops=c06e1248 ***
[  164.304982] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  164.304989] *** tx_isp_subdev_init: ops=c06e1248, ops->core=c06e1274 ***
[  164.304995] *** tx_isp_subdev_init: ops->core->init=c06de6bc ***
[  164.305002] *** tx_isp_subdev_init: Set sd->dev=c06e1178, sd->pdev=c06e1168 ***
[  164.305009] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e1248, ops->sensor=c06e125c ***
[  164.305015] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[  164.305022] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=8047b400 ***
[  164.305029] *** tx_isp_subdev_init: SENSOR ops=c06e1248, ops->sensor=c06e125c ***
[  164.305035] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[  164.305041] tx_isp_module_init: Module initialized for (null)
[  164.305047] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  164.305056] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e1168, sd=8047b400, ourISPdev=80514000 ***
[  164.305062] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=80514000 ***
[  164.305068] *** DEBUG: Device name comparison - checking 'gc2053' ***
[  164.305074] *** DEBUG: About to check device name matches ***
[  164.305080] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[  164.305088] *** SENSOR 'gc2053' registered at subdev index 5 ***
[  164.305094] *** SENSOR subdev: 8047b400, ops: c06e1248 ***
[  164.305100] *** SENSOR ops->sensor: c06e125c ***
[  164.305106] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[  164.305112] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[  164.305186] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  164.305195] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[  164.305202] sensor_probe: I2C client association complete
[  164.305210]   sd=8047b400, client=85478c00, addr=0x37, adapter=i2c0
[  164.305216] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[  164.305224] sensor_read: reg=0xf0, client=85478c00, adapter=i2c0, addr=0x37
[  164.309993] sensor_read: reg=0xf0 value=0x20 SUCCESS
[  164.310006] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[  164.310011] *** SUCCESS: I2C communication working after GPIO reset! ***
[  164.310021] sensor_read: reg=0xf1, client=85478c00, adapter=i2c0, addr=0x37
[  164.310426] sensor_read: reg=0xf1 value=0x53 SUCCESS
[  164.310433] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[  164.310438] === I2C COMMUNICATION TEST COMPLETE ===
[  164.310446] Registering gc2053 with ISP framework (sd=8047b400, sensor=8047b400)
[  164.310452] gc2053 registered with ISP framework successfully
[  164.310472] *** MIPS-SAFE: I2C device created successfully at 0x85478c00 ***
[  164.310480] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[  164.310485] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[  164.310492] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[  164.310499] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[  164.310539] ISP IOCTL: cmd=0xc050561a arg=0x7fe19898
[  164.310546] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[  164.310553] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[  164.310561] ISP IOCTL: cmd=0xc050561a arg=0x7fe19898
[  164.310567] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[  164.310573] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[  164.310580] ISP IOCTL: cmd=0xc0045627 arg=0x7fe198f0
[  164.310591] ISP IOCTL: cmd=0x800856d5 arg=0x7fe198e8
[  164.310596] TX_ISP_GET_BUF: IOCTL handler called
[  164.310603] TX_ISP_GET_BUF: core_dev=85f4a400, isp_dev=80514000
[  164.310610] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[  164.310617] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[  164.386772] ISP IOCTL: cmd=0x800856d4 arg=0x7fe198e8
[  164.386787] TX_ISP_SET_BUF: addr=0x6300000 size=0
[  164.392791] ISP IOCTL: cmd=0x40045626 arg=0x7fe19900
[  164.392806] subdev_sensor_ops_ioctl: cmd=0x2000003
[  164.392812] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[  164.392818] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[  164.392824] subdev_sensor_ops_ioctl: Returning current sensor index 0
[  164.392834] ISP IOCTL: cmd=0x80045612 arg=0x0
[  164.392840] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[  164.392846] === ISP Subdevice Array Status ===
[  164.392854]   [0]: isp-w00 (sd=85217c00)
[  164.392861]   [1]: isp-w02 (sd=85f4a000)
[  164.392868]   [2]: isp-w01 (sd=8049c000)
[  164.392874]   [3]: isp-m0 (sd=85f4a400)
[  164.392881]   [4]: gc2053 (sd=8047b400)
[  164.392887]   [5]: gc2053 (sd=8047b400)
[  164.392892]   [6]: (empty)
[  164.392898]   [7]: (empty)
[  164.392902]   [8]: (empty)
[  164.392908]   [9]: (empty)
[  164.392912]   [10]: (empty)
[  164.392918]   [11]: (empty)
[  164.392923]   [12]: (empty)
[  164.392928]   [13]: (empty)
[  164.392933]   [14]: (empty)
[  164.392938]   [15]: (empty)
[  164.392943] === End Subdevice Array ===
[  164.392948] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[  164.392954] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[  164.392960] *** ispcore_activate_module: Fixed for our struct layouts ***
[  164.392965] *** VIC device in state 1, proceeding with activation ***
[  164.392972] *** CLOCK CONFIGURATION SECTION: clk_array=  (null), clk_count=2 ***
[  164.392976] *** SUBDEVICE VALIDATION SECTION ***
[  164.392982] VIC device state set to 2 (activated)
[  164.392987] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[  164.392992] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[  164.392998] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[  164.393002] *** SUBDEVICE INITIALIZATION LOOP ***
[  164.393008] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[  164.393014] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[  164.393022] *** SENSOR_INIT: gc2053 enable=1 ***
[  164.393030] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[  164.393037] *** CALLING SENSOR_WRITE_ARRAY WITH c06e1e20 (should be 137 registers) ***
[  164.393046] sensor_write: reg=0xfe val=0x80, client=85478c00, adapter=i2c0, addr=0x37
[  164.393368] sensor_write: reg=0xfe val=0x80 SUCCESS
[  164.393375] sensor_write_array: reg[1] 0xfe=0x80 OK
[  164.393384] sensor_write: reg=0xfe val=0x80, client=85478c00, adapter=i2c0, addr=0x37
[  164.393704] sensor_write: reg=0xfe val=0x80 SUCCESS
[  164.393711] sensor_write_array: reg[2] 0xfe=0x80 OK
[  164.393720] sensor_write: reg=0xfe val=0x80, client=85478c00, adapter=i2c0, addr=0x37
[  164.394031] sensor_write: reg=0xfe val=0x80 SUCCESS
[  164.394038] sensor_write_array: reg[3] 0xfe=0x80 OK
[  164.394046] sensor_write: reg=0xfe val=0x00, client=85478c00, adapter=i2c0, addr=0x37
[  164.394360] sensor_write: reg=0xfe val=0x00 SUCCESS
[  164.394367] sensor_write_array: reg[4] 0xfe=0x00 OK
[  164.394376] sensor_write: reg=0xf2 val=0x00, client=85478c00, adapter=i2c0, addr=0x37
[  164.394689] sensor_write: reg=0xf2 val=0x00 SUCCESS
[  164.394696] sensor_write_array: reg[5] 0xf2=0x00 OK
[  164.394704] sensor_write: reg=0xf3 val=0x00, client=85478c00, adapter=i2c0, addr=0x37
[  164.395046] sensor_write: reg=0xf3 val=0x00 SUCCESS
[  164.395053] sensor_write_array: reg[6] 0xf3=0x00 OK
[  164.395062] sensor_write: reg=0xf4 val=0x36, client=85478c00, adapter=i2c0, addr=0x37
[  164.395376] sensor_write: reg=0xf4 val=0x36 SUCCESS
[  164.395384] sensor_write_array: reg[7] 0xf4=0x36 OK
[  164.395392] sensor_write: reg=0xf5 val=0xc0, client=85478c00, adapter=i2c0, addr=0x37
[  164.395704] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[  164.395711] sensor_write_array: reg[8] 0xf5=0xc0 OK
[  164.395720] sensor_write: reg=0xf6 val=0x44, client=85478c00, adapter=i2c0, addr=0x37
[  164.396033] sensor_write: reg=0xf6 val=0x44 SUCCESS
[  164.396040] sensor_write_array: reg[9] 0xf6=0x44 OK
[  164.396048] sensor_write: reg=0xf7 val=0x01, client=85478c00, adapter=i2c0, addr=0x37
[  164.396362] sensor_write: reg=0xf7 val=0x01 SUCCESS
[  164.396368] sensor_write_array: reg[10] 0xf7=0x01 OK
[  164.396377] sensor_write: reg=0xf8 val=0x68, client=85478c00, adapter=i2c0, addr=0x37
[  164.396690] sensor_write: reg=0xf8 val=0x68 SUCCESS
[  164.396698] sensor_write: reg=0xf9 val=0x40, client=85478c00, adapter=i2c0, addr=0x37
[  164.397012] sensor_write: reg=0xf9 val=0x40 SUCCESS
[  164.397020] sensor_write: reg=0xfc val=0x8e, client=85478c00, adapter=i2c0, addr=0x37
[  164.397333] sensor_write: reg=0xfc val=0x8e SUCCESS
[  164.397342] sensor_write: reg=0xfe val=0x00, client=85478c00, adapter=i2c0, addr=0x37
[  164.397654] sensor_write: reg=0xfe val=0x00 SUCCESS
[  164.397663] sensor_write: reg=0x87 val=0x18, client=85478c00, adapter=i2c0, addr=0x37
[  164.399798] sensor_write: reg=0x87 val=0x18 SUCCESS
[  164.399814] sensor_write: reg=0xee val=0x30, client=85478c00, adapter=i2c0, addr=0x37
[  164.400130] sensor_write: reg=0xee val=0x30 SUCCESS
[  164.400139] sensor_write: reg=0xd0 val=0xb7, client=85478c00, adapter=i2c0, addr=0x37
[  164.403214] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[  164.403230] sensor_write: reg=0x03 val=0x04, client=85478c00, adapter=i2c0, addr=0x37
[  164.403544] sensor_write: reg=0x03 val=0x04 SUCCESS
[  164.403553] sensor_write: reg=0x04 val=0x60, client=85478c00, adapter=i2c0, addr=0x37
[  164.403870] sensor_write: reg=0x04 val=0x60 SUCCESS
[  164.403879] sensor_write: reg=0x05 val=0x04, client=85478c00, adapter=i2c0, addr=0x37
[  164.404369] sensor_write: reg=0x05 val=0x04 SUCCESS
[  164.404382] sensor_write: reg=0x06 val=0x4c, client=85478c00, adapter=i2c0, addr=0x37
[  164.404695] sensor_write: reg=0x06 val=0x4c SUCCESS
[  164.404704] sensor_write: reg=0x07 val=0x00, client=85478c00, adapter=i2c0, addr=0x37
[  164.406674] sensor_write: reg=0x07 val=0x00 SUCCESS
[  164.406692] sensor_write: reg=0x08 val=0x11, client=85478c00, adapter=i2c0, addr=0x37
[  164.407712] sensor_write: reg=0x08 val=0x11 SUCCESS
[  164.407832] sensor_write: reg=0x09 val=0x00, client=85478c00, adapter=i2c0, addr=0x37
[  164.408174] sensor_write: reg=0x09 val=0x00 SUCCESS
[  164.408183] sensor_write: reg=0x0a val=0x02, client=85478c00, adapter=i2c0, addr=0x37
[  164.408494] sensor_write: reg=0x0a val=0x02 SUCCESS
[  164.408503] sensor_write: reg=0x0b val=0x00, client=85478c00, adapter=i2c0, addr=0x37
[  164.412035] sensor_write: reg=0x0b val=0x00 SUCCESS
[  164.412052] sensor_write: reg=0x0c val=0x02, client=85478c00, adapter=i2c0, addr=0x37
[  164.412370] sensor_write: reg=0x0c val=0x02 SUCCESS
[  164.412379] sensor_write: reg=0x0d val=0x04, client=85478c00, adapter=i2c0, addr=0x37
[  164.412695] sensor_write: reg=0x0d val=0x04 SUCCESS
[  164.412704] sensor_write: reg=0x0e val=0x40, client=85478c00, adapter=i2c0, addr=0x37
[  164.413018] sensor_write: reg=0x0e val=0x40 SUCCESS
[  164.413026] sensor_write: reg=0x12 val=0xe2, client=85478c00, adapter=i2c0, addr=0x37
[  164.413328] sensor_write: reg=0x12 val=0xe2 SUCCESS
[  164.413338] sensor_write: reg=0x13 val=0x16, client=85478c00, adapter=i2c0, addr=0x37
[  164.413651] sensor_write: reg=0x13 val=0x16 SUCCESS
[  164.413660] sensor_write: reg=0x19 val=0x0a, client=85478c00, adapter=i2c0, addr=0x37
[  164.413974] sensor_write: reg=0x19 val=0x0a SUCCESS
[  164.413982] sensor_write: reg=0x21 val=0x1c, client=85478c00, adapter=i2c0, addr=0x37
[  164.414294] sensor_write: reg=0x21 val=0x1c SUCCESS
[  164.414302] sensor_write: reg=0x28 val=0x0a, client=85478c00, adapter=i2c0, addr=0x37
[  164.414615] sensor_write: reg=0x28 val=0x0a SUCCESS
[  164.414624] sensor_write: reg=0x29 val=0x24, client=85478c00, adapter=i2c0, addr=0x37
[  164.423348] sensor_write: reg=0x29 val=0x24 SUCCESS
[  164.423364] sensor_write: reg=0x2b val=0x04, client=85478c00, adapter=i2c0, addr=0x37
[  164.423686] sensor_write: reg=0x2b val=0x04 SUCCESS
[  164.423695] sensor_write: reg=0x32 val=0xf8, client=85478c00, adapter=i2c0, addr=0x37
[  164.424014] sensor_write: reg=0x32 val=0xf8 SUCCESS
[  164.424023] sensor_write: reg=0x37 val=0x03, client=85478c00, adapter=i2c0, addr=0x37
[  164.424336] sensor_write: reg=0x37 val=0x03 SUCCESS
[  164.424345] sensor_write: reg=0x39 val=0x15, client=85478c00, adapter=i2c0, addr=0x37
[  164.424658] sensor_write: reg=0x39 val=0x15 SUCCESS
[  164.424667] sensor_write: reg=0x43 val=0x07, client=85478c00, adapter=i2c0, addr=0x37
[  164.425008] sensor_write: reg=0x43 val=0x07 SUCCESS
[  164.425018] sensor_write: reg=0x44 val=0x40, client=85478c00, adapter=i2c0, addr=0x37
[  164.425330] sensor_write: reg=0x44 val=0x40 SUCCESS
[  164.425339] sensor_write: reg=0x46 val=0x0b, client=85478c00, adapter=i2c0, addr=0x37
[  164.425654] sensor_write: reg=0x46 val=0x0b SUCCESS
[  164.425662] sensor_write: reg=0x4b val=0x20, client=85478c00, adapter=i2c0, addr=0x37
[  164.425976] sensor_write: reg=0x4b val=0x20 SUCCESS
[  164.425984] sensor_write: reg=0x4e val=0x08, client=85478c00, adapter=i2c0, addr=0x37
[  164.426298] sensor_write: reg=0x4e val=0x08 SUCCESS
[  164.426306] sensor_write: reg=0x55 val=0x20, client=85478c00, adapter=i2c0, addr=0x37
[  164.426619] sensor_write: reg=0x55 val=0x20 SUCCESS
[  164.426628] sensor_write: reg=0x66 val=0x05, client=85478c00, adapter=i2c0, addr=0x37
[  164.426941] sensor_write: reg=0x66 val=0x05 SUCCESS
[  164.426950] sensor_write: reg=0x67 val=0x05, client=85478c00, adapter=i2c0, addr=0x37
[  164.427262] sensor_write: reg=0x67 val=0x05 SUCCESS
[  164.427271] sensor_write: reg=0x77 val=0x01, client=85478c00, adapter=i2c0, addr=0x37
[  164.427584] sensor_write: reg=0x77 val=0x01 SUCCESS
[  164.427592] sensor_write: reg=0x78 val=0x00, client=85478c00, adapter=i2c0, addr=0x37
[  164.427913] sensor_write: reg=0x78 val=0x00 SUCCESS
[  164.427922] sensor_write: reg=0x7c val=0x93, client=85478c00, adapter=i2c0, addr=0x37
[  164.428233] sensor_write: reg=0x7c val=0x93 SUCCESS
[  164.428240] sensor_write_array: reg[50] 0x7c=0x93 OK
[  164.428249] sensor_write: reg=0x8c val=0x12, client=85478c00, adapter=i2c0, addr=0x37
[  164.428562] sensor_write: reg=0x8c val=0x12 SUCCESS
[  164.428571] sensor_write: reg=0x8d val=0x92, client=85478c00, adapter=i2c0, addr=0x37
[  164.428884] sensor_write: reg=0x8d val=0x92 SUCCESS
[  164.428892] sensor_write: reg=0x90 val=0x00, client=85478c00, adapter=i2c0, addr=0x37
[  164.429205] sensor_write: reg=0x90 val=0x00 SUCCESS
[  164.429214] sensor_write: reg=0x41 val=0x04, client=85478c00, adapter=i2c0, addr=0x37
[  164.429527] sensor_write: reg=0x41 val=0x04 SUCCESS
[  164.429535] sensor_write: reg=0x42 val=0x9d, client=85478c00, adapter=i2c0, addr=0x37
[  164.429848] sensor_write: reg=0x42 val=0x9d SUCCESS
[  164.429857] sensor_write: reg=0x9d val=0x10, client=85478c00, adapter=i2c0, addr=0x37
[  164.430170] sensor_write: reg=0x9d val=0x10 SUCCESS
[  164.430178] sensor_write: reg=0xce val=0x7c, client=85478c00, adapter=i2c0, addr=0x37
[  164.430491] sensor_write: reg=0xce val=0x7c SUCCESS
[  164.430500] sensor_write: reg=0xd2 val=0x41, client=85478c00, adapter=i2c0, addr=0x37
[  164.430812] sensor_write: reg=0xd2 val=0x41 SUCCESS
[  164.430821] sensor_write: reg=0xd3 val=0xdc, client=85478c00, adapter=i2c0, addr=0x37
[  164.431134] sensor_write: reg=0xd3 val=0xdc SUCCESS
[  164.431142] sensor_write: reg=0xe6 val=0x50, client=85478c00, adapter=i2c0, addr=0x37
[  164.431456] sensor_write: reg=0xe6 val=0x50 SUCCESS
[  164.431464] sensor_write: reg=0xb6 val=0xc0, client=85478c00, adapter=i2c0, addr=0x37
[  164.433366] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[  164.433380] sensor_write: reg=0xb0 val=0x70, client=85478c00, adapter=i2c0, addr=0x37
[  164.433697] sensor_write: reg=0xb0 val=0x70 SUCCESS
[  164.433706] sensor_write: reg=0xb1 val=0x01, client=85478c00, adapter=i2c0, addr=0x37
[  164.434024] sensor_write: reg=0xb1 val=0x01 SUCCESS
[  164.434033] sensor_write: reg=0xb2 val=0x00, client=85478c00, adapter=i2c0, addr=0x37
[  164.434347] sensor_write: reg=0xb2 val=0x00 SUCCESS
[  164.434356] sensor_write: reg=0xb3 val=0x00, client=85478c00, adapter=i2c0, addr=0x37
[  164.443653] sensor_write: reg=0xb3 val=0x00 SUCCESS
[  164.443669] sensor_write: reg=0xb4 val=0x00, client=85478c00, adapter=i2c0, addr=0x37
[  164.443988] sensor_write: reg=0xb4 val=0x00 SUCCESS
[  164.443996] sensor_write: reg=0xb8 val=0x01, client=85478c00, adapter=i2c0, addr=0x37
[  164.444314] sensor_write: reg=0xb8 val=0x01 SUCCESS
[  164.444322] sensor_write: reg=0xb9 val=0x00, client=85478c00, adapter=i2c0, addr=0x37
[  164.444634] sensor_write: reg=0xb9 val=0x00 SUCCESS
[  164.444642] sensor_write: reg=0x26 val=0x30, client=85478c00, adapter=i2c0, addr=0x37
[  164.444984] sensor_write: reg=0x26 val=0x30 SUCCESS
[  164.444993] sensor_write: reg=0xfe val=0x01, client=85478c00, adapter=i2c0, addr=0x37
[  164.445305] sensor_write: reg=0xfe val=0x01 SUCCESS
[  164.445314] sensor_write: reg=0x40 val=0x23, client=85478c00, adapter=i2c0, addr=0x37
[  164.445629] sensor_write: reg=0x40 val=0x23 SUCCESS
[  164.445638] sensor_write: reg=0x55 val=0x07, client=85478c00, adapter=i2c0, addr=0x37
[  164.445949] sensor_write: reg=0x55 val=0x07 SUCCESS
[  164.445958] sensor_write: reg=0x60 val=0x40, client=85478c00, adapter=i2c0, addr=0x37
[  164.446271] sensor_write: reg=0x60 val=0x40 SUCCESS
[  164.446280] sensor_write: reg=0xfe val=0x04, client=85478c00, adapter=i2c0, addr=0x37
[  164.446593] sensor_write: reg=0xfe val=0x04 SUCCESS
[  164.446601] sensor_write: reg=0x14 val=0x78, client=85478c00, adapter=i2c0, addr=0x37
[  164.446914] sensor_write: reg=0x14 val=0x78 SUCCESS
[  164.446923] sensor_write: reg=0x15 val=0x78, client=85478c00, adapter=i2c0, addr=0x37
[  164.447236] sensor_write: reg=0x15 val=0x78 SUCCESS
[  164.447244] sensor_write: reg=0x16 val=0x78, client=85478c00, adapter=i2c0, addr=0x37
[  164.447556] sensor_write: reg=0x16 val=0x78 SUCCESS
[  164.447564] sensor_write: reg=0x17 val=0x78, client=85478c00, adapter=i2c0, addr=0x37
[  164.447884] sensor_write: reg=0x17 val=0x78 SUCCESS
[  164.447893] sensor_write: reg=0xfe val=0x01, client=85478c00, adapter=i2c0, addr=0x37
[  164.448205] sensor_write: reg=0xfe val=0x01 SUCCESS
[  164.448213] sensor_write: reg=0x92 val=0x00, client=85478c00, adapter=i2c0, addr=0x37
[  164.448526] sensor_write: reg=0x92 val=0x00 SUCCESS
[  164.448535] sensor_write: reg=0x94 val=0x03, client=85478c00, adapter=i2c0, addr=0x37
[  164.448848] sensor_write: reg=0x94 val=0x03 SUCCESS
[  164.448856] sensor_write: reg=0x95 val=0x04, client=85478c00, adapter=i2c0, addr=0x37
[  164.449169] sensor_write: reg=0x95 val=0x04 SUCCESS
[  164.449178] sensor_write: reg=0x96 val=0x38, client=85478c00, adapter=i2c0, addr=0x37
[  164.449491] sensor_write: reg=0x96 val=0x38 SUCCESS
[  164.449500] sensor_write: reg=0x97 val=0x07, client=85478c00, adapter=i2c0, addr=0x37
[  164.449812] sensor_write: reg=0x97 val=0x07 SUCCESS
[  164.449821] sensor_write: reg=0x98 val=0x80, client=85478c00, adapter=i2c0, addr=0x37
[  164.450134] sensor_write: reg=0x98 val=0x80 SUCCESS
[  164.450142] sensor_write: reg=0xfe val=0x01, client=85478c00, adapter=i2c0, addr=0x37
[  164.450455] sensor_write: reg=0xfe val=0x01 SUCCESS
[  164.450464] sensor_write: reg=0x01 val=0x05, client=85478c00, adapter=i2c0, addr=0x37
[  164.450776] sensor_write: reg=0x01 val=0x05 SUCCESS
[  164.450785] sensor_write: reg=0x02 val=0x89, client=85478c00, adapter=i2c0, addr=0x37
[  164.451098] sensor_write: reg=0x02 val=0x89 SUCCESS
[  164.451106] sensor_write: reg=0x04 val=0x01, client=85478c00, adapter=i2c0, addr=0x37
[  164.451419] sensor_write: reg=0x04 val=0x01 SUCCESS
[  164.451428] sensor_write: reg=0x07 val=0xa6, client=85478c00, adapter=i2c0, addr=0x37
[  164.451740] sensor_write: reg=0x07 val=0xa6 SUCCESS
[  164.451749] sensor_write: reg=0x08 val=0xa9, client=85478c00, adapter=i2c0, addr=0x37
[  164.452066] sensor_write: reg=0x08 val=0xa9 SUCCESS
[  164.452074] sensor_write: reg=0x09 val=0xa8, client=85478c00, adapter=i2c0, addr=0x37
[  164.454020] sensor_write: reg=0x09 val=0xa8 SUCCESS
[  164.454036] sensor_write: reg=0x0a val=0xa7, client=85478c00, adapter=i2c0, addr=0x37
[  164.460773] sensor_write: reg=0x0a val=0xa7 SUCCESS
[  164.460788] sensor_write: reg=0x0b val=0xff, client=85478c00, adapter=i2c0, addr=0x37
[  164.461108] sensor_write: reg=0x0b val=0xff SUCCESS
[  164.461116] sensor_write: reg=0x0c val=0xff, client=85478c00, adapter=i2c0, addr=0x37
[  164.461433] sensor_write: reg=0x0c val=0xff SUCCESS
[  164.461442] sensor_write: reg=0x0f val=0x00, client=85478c00, adapter=i2c0, addr=0x37
[  164.461755] sensor_write: reg=0x0f val=0x00 SUCCESS
[  164.461764] sensor_write: reg=0x50 val=0x1c, client=85478c00, adapter=i2c0, addr=0x37
[  164.462075] sensor_write: reg=0x50 val=0x1c SUCCESS
[  164.462084] sensor_write: reg=0x89 val=0x03, client=85478c00, adapter=i2c0, addr=0x37
[  164.462396] sensor_write: reg=0x89 val=0x03 SUCCESS
[  164.462405] sensor_write: reg=0xfe val=0x04, client=85478c00, adapter=i2c0, addr=0x37
[  164.462718] sensor_write: reg=0xfe val=0x04 SUCCESS
[  164.462726] sensor_write: reg=0x28 val=0x86, client=85478c00, adapter=i2c0, addr=0x37
[  164.463040] sensor_write: reg=0x28 val=0x86 SUCCESS
[  164.463047] sensor_write_array: reg[100] 0x28=0x86 OK
[  164.463056] sensor_write: reg=0x29 val=0x86, client=85478c00, adapter=i2c0, addr=0x37
[  164.463368] sensor_write: reg=0x29 val=0x86 SUCCESS
[  164.463377] sensor_write: reg=0x2a val=0x86, client=85478c00, adapter=i2c0, addr=0x37
[  164.463690] sensor_write: reg=0x2a val=0x86 SUCCESS
[  164.463698] sensor_write: reg=0x2b val=0x68, client=85478c00, adapter=i2c0, addr=0x37
[  164.464070] sensor_write: reg=0x2b val=0x68 SUCCESS
[  164.464079] sensor_write: reg=0x2c val=0x68, client=85478c00, adapter=i2c0, addr=0x37
[  164.464394] sensor_write: reg=0x2c val=0x68 SUCCESS
[  164.464403] sensor_write: reg=0x2d val=0x68, client=85478c00, adapter=i2c0, addr=0x37
[  164.464717] sensor_write: reg=0x2d val=0x68 SUCCESS
[  164.464726] sensor_write: reg=0x2e val=0x68, client=85478c00, adapter=i2c0, addr=0x37
[  164.465060] sensor_write: reg=0x2e val=0x68 SUCCESS
[  164.465069] sensor_write: reg=0x2f val=0x68, client=85478c00, adapter=i2c0, addr=0x37
[  164.465385] sensor_write: reg=0x2f val=0x68 SUCCESS
[  164.465394] sensor_write: reg=0x30 val=0x4f, client=85478c00, adapter=i2c0, addr=0x37
[  164.465708] sensor_write: reg=0x30 val=0x4f SUCCESS
[  164.465716] sensor_write: reg=0x31 val=0x68, client=85478c00, adapter=i2c0, addr=0x37
[  164.466030] sensor_write: reg=0x31 val=0x68 SUCCESS
[  164.466038] sensor_write: reg=0x32 val=0x67, client=85478c00, adapter=i2c0, addr=0x37
[  164.466352] sensor_write: reg=0x32 val=0x67 SUCCESS
[  164.466360] sensor_write: reg=0x33 val=0x66, client=85478c00, adapter=i2c0, addr=0x37
[  164.466673] sensor_write: reg=0x33 val=0x66 SUCCESS
[  164.466682] sensor_write: reg=0x34 val=0x66, client=85478c00, adapter=i2c0, addr=0x37
[  164.474179] sensor_write: reg=0x34 val=0x66 SUCCESS
[  164.474194] sensor_write: reg=0x35 val=0x66, client=85478c00, adapter=i2c0, addr=0x37
[  164.474512] sensor_write: reg=0x35 val=0x66 SUCCESS
[  164.474522] sensor_write: reg=0x36 val=0x66, client=85478c00, adapter=i2c0, addr=0x37
[  164.474840] sensor_write: reg=0x36 val=0x66 SUCCESS
[  164.474848] sensor_write: reg=0x37 val=0x66, client=85478c00, adapter=i2c0, addr=0x37
[  164.475188] sensor_write: reg=0x37 val=0x66 SUCCESS
[  164.475200] sensor_write: reg=0x38 val=0x62, client=85478c00, adapter=i2c0, addr=0x37
[  164.475516] sensor_write: reg=0x38 val=0x62 SUCCESS
[  164.475526] sensor_write: reg=0x39 val=0x62, client=85478c00, adapter=i2c0, addr=0x37
[  164.475839] sensor_write: reg=0x39 val=0x62 SUCCESS
[  164.475848] sensor_write: reg=0x3a val=0x62, client=85478c00, adapter=i2c0, addr=0x37
[  164.476160] sensor_write: reg=0x3a val=0x62 SUCCESS
[  164.476168] sensor_write: reg=0x3b val=0x62, client=85478c00, adapter=i2c0, addr=0x37
[  164.476481] sensor_write: reg=0x3b val=0x62 SUCCESS
[  164.476490] sensor_write: reg=0x3c val=0x62, client=85478c00, adapter=i2c0, addr=0x37
[  164.476803] sensor_write: reg=0x3c val=0x62 SUCCESS
[  164.476812] sensor_write: reg=0x3d val=0x62, client=85478c00, adapter=i2c0, addr=0x37
[  164.477125] sensor_write: reg=0x3d val=0x62 SUCCESS
[  164.477134] sensor_write: reg=0x3e val=0x62, client=85478c00, adapter=i2c0, addr=0x37
[  164.477447] sensor_write: reg=0x3e val=0x62 SUCCESS
[  164.477456] sensor_write: reg=0x3f val=0x62, client=85478c00, adapter=i2c0, addr=0x37
[  164.477768] sensor_write: reg=0x3f val=0x62 SUCCESS
[  164.477777] sensor_write: reg=0xfe val=0x01, client=85478c00, adapter=i2c0, addr=0x37
[  164.478090] sensor_write: reg=0xfe val=0x01 SUCCESS
[  164.478099] sensor_write: reg=0x9a val=0x06, client=85478c00, adapter=i2c0, addr=0x37
[  164.478412] sensor_write: reg=0x9a val=0x06 SUCCESS
[  164.478420] sensor_write: reg=0xfe val=0x00, client=85478c00, adapter=i2c0, addr=0x37
[  164.478733] sensor_write: reg=0xfe val=0x00 SUCCESS
[  164.478742] sensor_write: reg=0x7b val=0x2a, client=85478c00, adapter=i2c0, addr=0x37
[  164.479055] sensor_write: reg=0x7b val=0x2a SUCCESS
[  164.479064] sensor_write: reg=0x23 val=0x2d, client=85478c00, adapter=i2c0, addr=0x37
[  164.479376] sensor_write: reg=0x23 val=0x2d SUCCESS
[  164.479385] sensor_write: reg=0xfe val=0x03, client=85478c00, adapter=i2c0, addr=0x37
[  164.479698] sensor_write: reg=0xfe val=0x03 SUCCESS
[  164.479706] sensor_write: reg=0x01 val=0x27, client=85478c00, adapter=i2c0, addr=0x37
[  164.480019] sensor_write: reg=0x01 val=0x27 SUCCESS
[  164.480028] sensor_write: reg=0x02 val=0x56, client=85478c00, adapter=i2c0, addr=0x37
[  164.480340] sensor_write: reg=0x02 val=0x56 SUCCESS
[  164.480349] sensor_write: reg=0x03 val=0x8e, client=85478c00, adapter=i2c0, addr=0x37
[  164.480662] sensor_write: reg=0x03 val=0x8e SUCCESS
[  164.480670] sensor_write: reg=0x12 val=0x80, client=85478c00, adapter=i2c0, addr=0x37
[  164.480984] sensor_write: reg=0x12 val=0x80 SUCCESS
[  164.480992] sensor_write: reg=0x13 val=0x07, client=85478c00, adapter=i2c0, addr=0x37
[  164.484292] sensor_write: reg=0x13 val=0x07 SUCCESS
[  164.484307] sensor_write: reg=0x15 val=0x12, client=85478c00, adapter=i2c0, addr=0x37
[  164.484624] sensor_write: reg=0x15 val=0x12 SUCCESS
[  164.484634] sensor_write: reg=0xfe val=0x00, client=85478c00, adapter=i2c0, addr=0x37
[  164.484972] sensor_write: reg=0xfe val=0x00 SUCCESS
[  164.484982] sensor_write: reg=0x3e val=0x91, client=85478c00, adapter=i2c0, addr=0x37
[  164.485302] sensor_write: reg=0x3e val=0x91 SUCCESS
[  164.485309] sensor_write_array: Complete - wrote 137 registers, 0 errors
[  164.485315] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[  164.485322] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[  164.485329] Calling subdev 4 initialization (REVERSE ORDER - sensors first)
[  164.485336] *** SENSOR_INIT: gc2053 enable=1 ***
[  164.485342] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  164.485349] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  164.485356] Calling subdev 2 initialization (REVERSE ORDER - sensors first)
[  164.485363] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[  164.485369] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  164.485377] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047b400 (name=gc2053) ***
[  164.485384] *** tx_isp_get_sensor: Found real sensor: 8047b400 ***
[  164.485390] VIN: tx_isp_vin_init: a0 (sensor) = 8047b400
[  164.485396] VIN: tx_isp_vin_init: using VIN device from global ISP: 8049c000
[  164.485403] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[  164.485409] *** SENSOR_INIT: gc2053 enable=1 ***
[  164.485415] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  164.485421] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  164.485427] VIN: tx_isp_vin_init: sensor init returned = 0x0
[  164.485433] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[  164.485438] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[  164.485445] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[  164.485452] *** vic_core_ops_init: ENTRY - sd=85f4a000, enable=1 ***
[  164.485458] *** vic_core_ops_init: vic_dev=85f4a000, current state check ***
[  164.485464] *** vic_core_ops_init: current_state=2, enable=1 ***
[  164.485470] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[  164.485476] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[  164.485482] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[  164.485488] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[  164.485494] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[  164.485501] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[  164.485507] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[  164.485513] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[  164.485519] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[  164.485525] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  164.485531] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  164.485537] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  164.485545] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  164.485550] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  164.485556] *** tx_vic_enable_irq: completed successfully ***
[  164.485562] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[  164.485570] csi_core_ops_init: sd=85217c00, csi_dev=85217c00, enable=1
[  164.485576] *** VIC device final state set to 2 (fully activated) ***
[  164.485582] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[  164.485588] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[  164.485593] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[  164.485600] *** vic_core_ops_init: ENTRY - sd=85f4a000, enable=1 ***
[  164.485606] *** vic_core_ops_init: vic_dev=85f4a000, current state check ***
[  164.485612] *** vic_core_ops_init: current_state=2, enable=1 ***
[  164.485618] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[  164.485624] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[  164.485629] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[  164.485635] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[  164.485641] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[  164.485648] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[  164.485654] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[  164.485660] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[  164.485666] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[  164.485671] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  164.485677] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  164.485683] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  164.485690] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  164.485695] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  164.485700] *** tx_vic_enable_irq: completed successfully ***
[  164.485706] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[  164.485712] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[  164.485718] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[  164.485726] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[  164.485733] csi_core_ops_init: sd=85217c00, csi_dev=85217c00, enable=1
[  164.485738] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[  164.485744] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[  164.485750] *** vic_core_ops_init: ENTRY - sd=85f4a000, enable=1 ***
[  164.485756] *** vic_core_ops_init: vic_dev=85f4a000, current state check ***
[  164.485763] *** vic_core_ops_init: current_state=3, enable=1 ***
[  164.485768] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[  164.485774] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[  164.485780] *** SENSOR_INIT: gc2053 enable=1 ***
[  164.485786] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  164.485792] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  164.485798] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[  164.485804] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[  164.485810] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[  164.485816] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  164.485823] csi_video_s_stream: sd=85217c00, enable=1
[  164.485829] csi_video_s_stream: Interface type 0 != 1 (MIPI), returning 0
[  164.485835] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[  164.485841] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[  164.485848] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f4a000, enable=1 ***
[  164.485854] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  164.485860] *** vic_core_s_stream: STREAM ON ***
[  164.485866] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  164.485872] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  164.485878] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  164.485885] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047b400 (name=gc2053) ***
[  164.485891] *** tx_isp_get_sensor: Found real sensor: 8047b400 ***
[  164.485897] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  164.485903] *** STREAMING: Configuring CPM registers for VIC access ***
[  164.514918] STREAMING: CPM clocks configured for VIC access
[  164.514932] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  164.514938] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  164.514945] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  164.514951] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  164.514957] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  164.514963] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  164.514970] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  164.514977] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  164.514984] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  164.514990] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  164.514995] *** VIC unlock: Commands written, checking VIC status register ***
[  164.515002] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  164.515008] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  164.515013] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  164.515019] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  164.515024] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  164.515030] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  164.515120] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  164.515128] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  164.515135] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[  164.515142] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[  164.515150] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  164.515156] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  164.515163] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  164.515170] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  164.515175] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  164.515181] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  164.515187] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  164.515194] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[  164.515199] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  164.515205] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  164.515212] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[  164.515217] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  164.515223] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  164.515230] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  164.515236] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  164.515241] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  164.515247] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  164.515254] *** ISP CORE VERIFY: 0x30=0x00000000, 0x10=0x00000000 ***
[  164.515260] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  164.515268] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000000, 0x100=0x00000000, 0x14=0x00000000 ***
[  164.515275] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  164.515281] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  164.515288] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[  164.515294] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  164.515300] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  164.515306] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  164.515312] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  164.515318] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  164.515324] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  164.515333] ispvic_frame_channel_qbuf: arg1=85f4a000, arg2=  (null)
[  164.515339] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  164.515345] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  164.515351] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  164.515358] ispvic_frame_channel_s_stream: arg1=85f4a000, arg2=1
[  164.515364] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f4a000
[  164.515371] ispvic_frame_channel_s_stream[2441]: streamon
[  164.515378] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  164.515384] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  164.515389] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  164.515395] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  164.515401] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  164.515408] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  164.515414] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  164.515421] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  164.515427] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  164.515432] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  164.515438] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  164.515444] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  164.515451] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  164.515458] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  164.515466] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  164.515474] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  164.515481] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  164.515489] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  164.515494] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  164.515500] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  164.515506] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  164.515513] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  164.515520] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[  164.515525] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  164.515531] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  164.515537] ispvic_frame_channel_qbuf: arg1=85f4a000, arg2=  (null)
[  164.515543] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  164.515554] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  164.515562] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x00000000 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[  164.515626] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  164.515636] *** VIC BUFS (PRIMARY): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  164.515642] *** VIC CTRL (PRIMARY): [0x300]=0x00000000 ***
[  164.515651] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  164.515658] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  164.515663] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  164.515670] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[  164.515676] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  164.516683] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  164.516688] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  164.516694] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  164.516801] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  164.516909] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  164.516916] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  164.516922] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  164.516927] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  164.516933] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  164.516940] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  164.516947] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  164.516952] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  164.516958] *** tx_vic_enable_irq: completed successfully ***
[  164.915754] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  164.915767] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[  164.915773] *** VIC STATE 4: Initializing clocks for streaming ***
[  164.915781] *** Initializing CSI clocks (2 clocks) ***
[  164.915788] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  164.915795] isp_subdev_init_clks: Using platform data clock arrays: c06b71c8
[  164.915803] isp_subdev_init_clks: Using platform data clock configs
[  164.915811] Platform data clock[0]: name=cgu_isp, rate=100000000
[  164.915823] Clock cgu_isp: set rate 100000000 Hz, result=0
[  164.915831] Clock cgu_isp enabled successfully
[  164.915837] Platform data clock[1]: name=isp, rate=65535
[  164.915845] Clock isp enabled successfully
[  164.944914] CPM clock gates configured
[  164.944931] isp_subdev_init_clks: Successfully initialized 2 clocks
[  164.944937] *** Initializing VIC clocks (2 clocks) ***
[  164.944944] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  164.944952] isp_subdev_init_clks: Using platform data clock arrays: c06b72e0
[  164.944959] isp_subdev_init_clks: Using platform data clock configs
[  164.944968] Platform data clock[0]: name=cgu_isp, rate=100000000
[  164.944978] Clock cgu_isp: set rate 100000000 Hz, result=0
[  164.944984] Clock cgu_isp enabled successfully
[  164.944991] Platform data clock[1]: name=isp, rate=65535
[  164.944998] Clock isp enabled successfully
[  164.974899] CPM clock gates configured
[  164.974913] isp_subdev_init_clks: Successfully initialized 2 clocks
[  164.974919] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[  164.974926] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[  164.974933] ispcore_slake_module: VIC device=85f4a000, state=4ispcore_slake_module: ISP state >= 3, calling ispcore_core_ops_init
[  164.974942] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  164.974952] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047b400 (name=gc2053) ***
[  164.974959] *** tx_isp_get_sensor: Found real sensor: 8047b400 ***
[  164.974964] ispcore_slake_module: Using sensor attributes from connected sensor
[  164.974971] *** ispcore_core_ops_init_with_sensor: GOOD-THINGS approach - isp=80514000, sensor_attr=c06e20cc ****** ispcore_core_ops_init_with_sensor: Calling tisp_init with sensor parameters (good-things approach) ***
[  164.974980] *** This will configure MIPI CSI lanes and enable proper interrupt flow ****** ispcore_core_ops_init_with_sensor: Calling tisp_init(&sensor_params, "gc2053") ***
[  164.974990] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[  164.974996] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[  164.975003] *** tisp_init: Invalid sensor dimensions 1x0, using defaults 1920x1080 ***
[  164.975009] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 1920x1080 ***
[  164.975016] tisp_init: Initializing ISP hardware for sensor (1920x1080)
[  164.975022] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  164.975027] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  164.975033] tisp_event_init: Initializing ISP event system
[  164.975041] tisp_event_init: SAFE event system initialized with 20 nodes
[  164.975047] tisp_event_set_cb: Setting callback for event 4
[  164.975054] tisp_event_set_cb: Event 4 callback set to c0685698
[  164.975060] tisp_event_set_cb: Setting callback for event 5
[  164.975067] tisp_event_set_cb: Event 5 callback set to c0685b60
[  164.975072] tisp_event_set_cb: Setting callback for event 7
[  164.975079] tisp_event_set_cb: Event 7 callback set to c068572c
[  164.975084] tisp_event_set_cb: Setting callback for event 9
[  164.975091] tisp_event_set_cb: Event 9 callback set to c06857b4
[  164.975096] tisp_event_set_cb: Setting callback for event 8
[  164.975103] tisp_event_set_cb: Event 8 callback set to c0685878
[  164.975110] *** system_irq_func_set: Registered handler c067e63c at index 13 ***
[  164.987226] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  164.987243] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[  164.987757] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[  164.987768] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[  164.987895] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[  164.987902] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[  164.987909] system_reg_write: BLOCKED core-control reg[0xb018]=0x40404040 during streaming (preserve interrupts)
[  164.987917] system_reg_write: BLOCKED core-control reg[0xb01c]=0x40404040 during streaming (preserve interrupts)
[  164.988359] system_reg_write: BLOCKED core-control reg[0xb020]=0x40404040 during streaming (preserve interrupts)
[  164.988511] system_reg_write: BLOCKED core-control reg[0xb024]=0x404040 during streaming (preserve interrupts)
[  164.988519] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[  164.988632] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[  164.988639] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[  164.988646] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[  164.989019] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[  164.989032] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[  164.989159] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[  164.989165] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[  164.989172] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[  164.989179] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[  164.989571] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[  164.989702] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[  164.989809] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  164.989816] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  164.989823] system_reg_write: BLOCKED reg[0x9804]=0x3f00 during streaming to protect interrupts
[  164.989831] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[  164.990204] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[  164.990217] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  164.990366] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  164.990374] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  164.990381] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  164.990388] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  164.990529] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  164.990856] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  164.990868] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  164.990937] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  164.990945] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  164.990951] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  164.990958] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  164.990965] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  164.990972] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  164.990979] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  164.990985] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  164.990991] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  164.991000] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 1920x1080)
[  164.991007] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  164.991013] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  164.991020] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  164.991026] *** tisp_init: ISP control register set to enable processing pipeline ***
[  164.991033] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  164.991039] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  164.991046] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  164.991051] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  164.991058] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  164.991065] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  164.991070] *** tisp_init: ISP data flow configured (input->processing->output) ***
[  164.991077] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  164.991083] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[  164.991089] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[  164.991095] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  164.991103] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[  164.991110] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  164.991117] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[  164.991123] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[  164.991131] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[  164.991136] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[  164.991143] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[  164.991149] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[  164.991156] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[  164.991163] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[  164.991169] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  164.991177] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[  164.991183] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[  164.991192] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[  164.991199] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[  164.991207] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[  164.991213] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[  164.991220] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[  164.991227] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[  164.991233] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[  164.991238] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[  164.991244] *** This should eliminate green frames by enabling proper color processing ***
[  164.991251] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[  164.991257] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[  164.991264] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[  164.991271] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[  164.991278] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[  164.991285] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[  164.991291] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[  164.991298] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[  164.991305] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[  164.991310] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[  164.991316] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[  164.991321] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[  164.991327] *** tisp_init: Standard tuning parameters loaded successfully ***
[  164.991332] *** tisp_init: Custom tuning parameters loaded successfully ***
[  164.991339] tisp_set_csc_version: Setting CSC version 0
[  164.991345] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[  164.991352] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[  164.991358] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[  164.991365] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  164.991371] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  164.991377] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[  164.991383] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  164.991389] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  164.991396] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[  164.991401] *** tisp_init: ISP-VIC frame synchronization enabled ***
[  164.991408] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[  164.991415] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[  164.991420] *** tisp_init: ISP processing pipeline fully enabled ***
[  164.991427] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[  164.991433] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[  164.991439] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[  164.991446] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  164.991453] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  164.991457] tisp_init: ISP memory buffers configured
[  164.991463] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  164.991471] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  164.991481] tiziano_ae_params_refresh: Refreshing AE parameters
[  164.991493] tiziano_ae_params_refresh: AE parameters refreshed
[  164.991499] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  164.991505] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  164.991510] tiziano_ae_para_addr: Setting up AE parameter addresses
[  164.991515] tiziano_ae_para_addr: AE parameter addresses configured
[  164.991522] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  164.991529] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  164.991536] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  164.991543] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  164.991550] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  164.991557] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  164.991564] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  164.991571] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b84c814 (Binary Ninja EXACT) ***
[  164.991578] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  164.991585] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  164.991591] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  164.991599] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  164.991605] tiziano_ae_set_hardware_param: Parameters written to AE0
[  164.991611] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  164.991617] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  164.991624] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  164.991631] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  164.991638] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  164.991645] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  164.991651] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  164.991658] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  164.991665] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  164.991671] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  164.991678] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  164.991685] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  164.991691] tiziano_ae_set_hardware_param: Parameters written to AE1
[  164.991696] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  164.991705] *** system_irq_func_set: Registered handler c0686870 at index 10 ***
[  165.003149] *** system_irq_func_set: Registered handler c0686964 at index 27 ***
[  165.014749] *** system_irq_func_set: Registered handler c0686870 at index 26 ***
root@ing-wyze-cam3-a000 ~# dm---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
root@ing-wyze-cam3-a000 ~# dmesg 
[  165.080780] *** system_irq_func_set: Registered handler c0686ac0 at index 30 ***
[  165.098573] *** system_irq_func_set: Registered handler c0686b14 at index 20 ***
[  165.114887] *** system_irq_func_set: Registered handler c0686b68 at index 18 ***
[  165.132695] *** system_irq_func_set: Registered handler c0686bbc at index 31 ***
[  165.142775] *** system_irq_func_set: Registered handler c0686c10 at index 11 ***
[  165.157620] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  165.157643] tiziano_deflicker_expt: Generated 119 LUT entries
[  165.157649] tisp_event_set_cb: Setting callback for event 1
[  165.157657] tisp_event_set_cb: Event 1 callback set to c0686470
[  165.157663] tisp_event_set_cb: Setting callback for event 6
[  165.157669] tisp_event_set_cb: Event 6 callback set to c06859d0
[  165.157675] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  165.157681] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  165.157688] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  165.157695] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  165.157703] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  165.157708] tiziano_awb_init: AWB hardware blocks enabled
[  165.157713] tiziano_gamma_init: Initializing Gamma processing
[  165.157719] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  165.157779] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  165.157784] tiziano_gib_init: Initializing GIB processing
[  165.157789] tiziano_lsc_init: Initializing LSC processing
[  165.157795] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  165.157801] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  165.157808] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  165.157815] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  165.157821] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  165.157878] tiziano_ccm_init: Initializing Color Correction Matrix
[  165.157883] tiziano_ccm_init: Using linear CCM parameters
[  165.157889] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  165.157896] jz_isp_ccm: EV=64, CT=9984
[  165.157903] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  165.157908] cm_control: saturation=128
[  165.157914] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  165.157920] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  165.157925] tiziano_ccm_init: CCM initialized successfully
[  165.157931] tiziano_dmsc_init: Initializing DMSC processing
[  165.157936] tiziano_sharpen_init: Initializing Sharpening
[  165.157941] tiziano_sharpen_init: Using linear sharpening parameters
[  165.157947] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  165.157954] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  165.157960] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  165.157986] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  165.157993] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  165.157999] tiziano_sharpen_init: Sharpening initialized successfully
[  165.158004] tiziano_sdns_init: Initializing SDNS processing
[  165.158012] tiziano_sdns_init: Using linear SDNS parameters
[  165.158018] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  165.158025] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  165.158031] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  165.158063] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  165.158070] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  165.158075] tiziano_sdns_init: SDNS processing initialized successfully
[  165.158082] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  165.158087] tiziano_mdns_init: Using linear MDNS parameters
[  165.158097] tiziano_mdns_init: MDNS processing initialized successfully
[  165.158103] tiziano_clm_init: Initializing CLM processing
[  165.158108] tiziano_dpc_init: Initializing DPC processing
[  165.158113] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  165.158120] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  165.158127] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  165.158132] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  165.158147] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  165.158154] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  165.158159] tiziano_hldc_init: Initializing HLDC processing
[  165.158166] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  165.158173] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  165.158179] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  165.158186] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  165.158193] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  165.158200] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  165.158207] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  165.158214] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  165.158221] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  165.158229] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  165.158235] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  165.158242] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  165.158249] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  165.158255] tiziano_adr_params_refresh: Refreshing ADR parameters
[  165.158261] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  165.158266] tiziano_adr_params_init: Initializing ADR parameter arrays
[  165.158273] tisp_adr_set_params: Writing ADR parameters to registers
[  165.158305] tisp_adr_set_params: ADR parameters written to hardware
[  165.158311] tisp_event_set_cb: Setting callback for event 18
[  165.158318] tisp_event_set_cb: Event 18 callback set to c0686b68
[  165.158323] tisp_event_set_cb: Setting callback for event 2
[  165.158330] tisp_event_set_cb: Event 2 callback set to c068566c
[  165.158335] tiziano_adr_init: ADR processing initialized successfully
[  165.158342] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  165.158347] tiziano_bcsh_init: Initializing BCSH processing
[  165.158353] tiziano_ydns_init: Initializing YDNS processing
[  165.158358] tiziano_rdns_init: Initializing RDNS processing
[  165.158363] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  165.158377] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1180000 (Binary Ninja EXACT) ***
[  165.158385] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1181000 (Binary Ninja EXACT) ***
[  165.158392] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x1182000 (Binary Ninja EXACT) ***
[  165.158399] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x1183000 (Binary Ninja EXACT) ***
[  165.158406] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x1184000 (Binary Ninja EXACT) ***
[  165.158413] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x1184800 (Binary Ninja EXACT) ***
[  165.158420] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x1185000 (Binary Ninja EXACT) ***
[  165.158427] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x1185800 (Binary Ninja EXACT) ***
[  165.158434] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  165.158440] *** tisp_init: AE0 buffer allocated at 0x01180000 ***
[  165.158446] *** CRITICAL FIX: data_b2f3c initialized to 0x81180000 (prevents stack corruption) ***
[  165.158455] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1188000 (Binary Ninja EXACT) ***
[  165.158462] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1189000 (Binary Ninja EXACT) ***
[  165.158469] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x118a000 (Binary Ninja EXACT) ***
[  165.158476] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x118b000 (Binary Ninja EXACT) ***
[  165.158483] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x118c000 (Binary Ninja EXACT) ***
[  165.158490] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x118c800 (Binary Ninja EXACT) ***
[  165.158497] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x118d000 (Binary Ninja EXACT) ***
[  165.158504] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x118d800 (Binary Ninja EXACT) ***
[  165.158511] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  165.158517] *** tisp_init: AE1 buffer allocated at 0x01188000 ***
[  165.158522] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  165.158529] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  165.158535] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[  165.158541] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  165.158547] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  165.158554] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  165.158562] tiziano_ae_params_refresh: Refreshing AE parameters
[  165.158573] tiziano_ae_params_refresh: AE parameters refreshed
[  165.158578] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  165.158584] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  165.158589] tiziano_ae_para_addr: Setting up AE parameter addresses
[  165.158595] tiziano_ae_para_addr: AE parameter addresses configured
[  165.158601] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  165.158609] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  165.158615] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  165.158623] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  165.158629] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  165.158637] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  165.158643] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  165.158651] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b84c814 (Binary Ninja EXACT) ***
[  165.158657] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  165.158664] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  165.158671] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  165.158678] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  165.158684] tiziano_ae_set_hardware_param: Parameters written to AE0
[  165.158690] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  165.158697] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  165.158703] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  165.158710] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  165.158717] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  165.158723] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  165.158730] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  165.158737] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  165.158743] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  165.158750] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  165.158757] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  165.158763] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  165.158769] tiziano_ae_set_hardware_param: Parameters written to AE1
[  165.158775] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  165.158782] *** system_irq_func_set: Registered handler c0686870 at index 10 ***
[  165.199711] *** system_irq_func_set: Registered handler c0686964 at index 27 ***
[  165.214886] *** system_irq_func_set: Registered handler c0686870 at index 26 ***
[  165.232695] *** system_irq_func_set: Registered handler c0686a4c at index 29 ***
[  165.252888] *** system_irq_func_set: Registered handler c06869d8 at index 28 ***
[  165.262973] *** system_irq_func_set: Registered handler c0686ac0 at index 30 ***
[  165.283172] *** system_irq_func_set: Registered handler c0686b14 at index 20 ***
[  165.293261] *** system_irq_func_set: Registered handler c0686b68 at index 18 ***
[  165.307708] *** system_irq_func_set: Registered handler c0686bbc at index 31 ***
[  165.325543] *** system_irq_func_set: Registered handler c0686c10 at index 11 ***
[  165.333175] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  165.333192] tiziano_deflicker_expt: Generated 119 LUT entries
[  165.333198] tisp_event_set_cb: Setting callback for event 1
[  165.333205] tisp_event_set_cb: Event 1 callback set to c0686470
[  165.333211] tisp_event_set_cb: Setting callback for event 6
[  165.333218] tisp_event_set_cb: Event 6 callback set to c06859d0
[  165.333223] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  165.333229] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  165.333236] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  165.333244] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  165.333251] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  165.333256] tiziano_awb_init: AWB hardware blocks enabled
[  165.333262] tiziano_gamma_init: Initializing Gamma processing
[  165.333268] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  165.333327] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  165.333333] tiziano_gib_init: Initializing GIB processing
[  165.333338] tiziano_lsc_init: Initializing LSC processing
[  165.333344] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  165.333350] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  165.333357] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  165.333364] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  165.333369] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  165.333427] tiziano_ccm_init: Initializing Color Correction Matrix
[  165.333432] tiziano_ccm_init: Using linear CCM parameters
[  165.333438] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  165.333444] jz_isp_ccm: EV=64, CT=9984
[  165.333451] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  165.333457] cm_control: saturation=128
[  165.333462] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  165.333469] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  165.333474] tiziano_ccm_init: CCM initialized successfully
[  165.333479] tiziano_dmsc_init: Initializing DMSC processing
[  165.333484] tiziano_sharpen_init: Initializing Sharpening
[  165.333490] tiziano_sharpen_init: Using linear sharpening parameters
[  165.333496] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  165.333502] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  165.333508] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  165.333535] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  165.333542] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  165.333547] tiziano_sharpen_init: Sharpening initialized successfully
[  165.333552] tiziano_sdns_init: Initializing SDNS processing
[  165.333560] tiziano_sdns_init: Using linear SDNS parameters
[  165.333566] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  165.333573] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  165.333578] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  165.333611] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  165.333618] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  165.333624] tiziano_sdns_init: SDNS processing initialized successfully
[  165.333630] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  165.333635] tiziano_mdns_init: Using linear MDNS parameters
[  165.333646] tiziano_mdns_init: MDNS processing initialized successfully
[  165.333651] tiziano_clm_init: Initializing CLM processing
[  165.333656] tiziano_dpc_init: Initializing DPC processing
[  165.333662] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  165.333668] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  165.333674] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  165.333680] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  165.333695] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  165.333702] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  165.333708] tiziano_hldc_init: Initializing HLDC processing
[  165.333714] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  165.333720] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  165.333727] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  165.333734] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  165.333741] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  165.333748] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  165.333755] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  165.333762] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  165.333769] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  165.333776] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  165.333783] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  165.333790] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  165.333797] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  165.333802] tiziano_adr_params_refresh: Refreshing ADR parameters
[  165.333808] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  165.333814] tiziano_adr_params_init: Initializing ADR parameter arrays
[  165.333821] tisp_adr_set_params: Writing ADR parameters to registers
[  165.333853] tisp_adr_set_params: ADR parameters written to hardware
[  165.333859] tisp_event_set_cb: Setting callback for event 18
[  165.333866] tisp_event_set_cb: Event 18 callback set to c0686b68
[  165.333871] tisp_event_set_cb: Setting callback for event 2
[  165.333878] tisp_event_set_cb: Event 2 callback set to c068566c
[  165.333883] tiziano_adr_init: ADR processing initialized successfully
[  165.333890] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  165.333895] tiziano_bcsh_init: Initializing BCSH processing
[  165.333900] tiziano_ydns_init: Initializing YDNS processing
[  165.333906] tiziano_rdns_init: Initializing RDNS processing
[  165.333911] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  165.333916] tisp_event_init: Initializing ISP event system
[  165.333923] tisp_event_init: SAFE event system initialized with 20 nodes
[  165.333929] tisp_event_set_cb: Setting callback for event 4
[  165.333936] tisp_event_set_cb: Event 4 callback set to c0685698
[  165.333941] tisp_event_set_cb: Setting callback for event 5
[  165.333948] tisp_event_set_cb: Event 5 callback set to c0685b60
[  165.333954] tisp_event_set_cb: Setting callback for event 7
[  165.333960] tisp_event_set_cb: Event 7 callback set to c068572c
[  165.333966] tisp_event_set_cb: Setting callback for event 9
[  165.333972] tisp_event_set_cb: Event 9 callback set to c06857b4
[  165.333978] tisp_event_set_cb: Setting callback for event 8
[  165.333984] tisp_event_set_cb: Event 8 callback set to c0685878
[  165.333990] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  165.333996] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  165.334002] tisp_param_operate_init: Initializing parameter operations
[  165.334009] tisp_netlink_init: Initializing netlink communication
[  165.334014] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  165.334046] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  165.334056] tisp_netlink_init: Netlink socket created successfully
[  165.334062] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  165.334068] tisp_code_create_tuning_node: Device already created, skipping
[  165.334074] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  165.334080] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  165.334086] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[  165.334092] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized with sensor attributes ***
[  165.334102] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[  165.334110] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[  165.334118] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[  165.334126] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[  165.334134] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[  165.334141] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=80514000, isp_dev->subdevs=80517274 ***
[  165.334154] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[  165.334162] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[  165.334168] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[  165.334174] ispcore_slake_module: CSI slake success
[  165.334178] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[  165.334184] *** tx_isp_vic_slake_subdev: ENTRY - sd=85f4a000 ***
[  165.334192] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85f4a000, current state=1 ***
[  165.334198] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[  165.334204] ispcore_slake_module: VIC slake success
[  165.334208] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[  165.334214] ispcore_slake_module: Managing ISP clocks
[  165.334218] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[  165.334226] ispcore_slake_module: Complete, result=0<6>[  165.334232] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[  165.334238] *** vic_core_s_stream: VIC initialized, final state=1 ***
[  165.334245] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[  165.334252] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[  165.334260] *** vin_s_stream: SAFE implementation - sd=8049c000, enable=1 ***
[  165.334266] vin_s_stream: VIN state = 3, enable = 1
[  165.334272] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  165.334281] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047b400 (name=gc2053) ***
[  165.334288] *** tx_isp_get_sensor: Found real sensor: 8047b400 ***
[  165.334294] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  165.334300] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  165.334306] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[  165.334312] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[  165.334320] gc2053: s_stream called with enable=1
[  165.334326] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  165.334333] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  165.334340] gc2053: About to write streaming registers for interface 1
[  165.334346] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  165.334355] sensor_write: reg=0xfe val=0x00, client=85478c00, adapter=i2c0, addr=0x37
[  165.334680] sensor_write: reg=0xfe val=0x00 SUCCESS
[  165.334688] sensor_write_array: reg[1] 0xfe=0x00 OK
[  165.334697] sensor_write: reg=0x3e val=0x91, client=85478c00, adapter=i2c0, addr=0x37
[  165.344931] sensor_write: reg=0x3e val=0x91 SUCCESS
[  165.344944] sensor_write_array: reg[2] 0x3e=0x91 OK
[  165.344950] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  165.344958] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  165.344965] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  165.344971] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  165.344978] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[  165.344984] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[  165.344991] gc2053: s_stream called with enable=1
[  165.344998] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  165.345004] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  165.345010] gc2053: About to write streaming registers for interface 1
[  165.345017] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  165.345026] sensor_write: reg=0xfe val=0x00, client=85478c00, adapter=i2c0, addr=0x37
[  165.345342] sensor_write: reg=0xfe val=0x00 SUCCESS
[  165.345349] sensor_write_array: reg[1] 0xfe=0x00 OK
[  165.345358] sensor_write: reg=0x3e val=0x91, client=85478c00, adapter=i2c0, addr=0x37
[  165.345675] sensor_write: reg=0x3e val=0x91 SUCCESS
[  165.345737] sensor_write_array: reg[2] 0x3e=0x91 OK
[  165.345744] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  165.345751] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  165.345757] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  165.345763] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  165.345769] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[  165.345775] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[  165.385915] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[  165.385962] ISP IOCTL: cmd=0x800456d0 arg=0x7fe19900
[  165.385971] TX_ISP_VIDEO_LINK_SETUP: config=0
[  165.385977] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[  165.385984] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  165.385991] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  165.385997] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  165.386004] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  165.386011] VIC activated: state 1 -> 2 (READY)
[  165.386016] *** VIC ACTIVATION: Buffer allocation DEFERRED to prevent Wyze Cam memory exhaustion ***
[  165.386083] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[  165.386090] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[  165.386096] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[  165.386102] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  165.386109] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  165.386116] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  165.386122] csi_video_s_stream: sd=85217c00, enable=1
[  165.386128] csi_video_s_stream: Interface type 0 != 1 (MIPI), returning 0
[  165.386136] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f4a000, enable=1 ***
[  165.386142] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[  165.386148] *** vic_core_s_stream: STREAM ON ***
[  165.386153] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  165.386159] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  165.386166] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  165.386175] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047b400 (name=gc2053) ***
[  165.386182] *** tx_isp_get_sensor: Found real sensor: 8047b400 ***
[  165.386188] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  165.386194] *** STREAMING: Configuring CPM registers for VIC access ***
[  165.414910] STREAMING: CPM clocks configured for VIC access
[  165.414924] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  165.414930] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  165.414938] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  165.414944] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  165.414949] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  165.414956] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  165.414964] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  165.414971] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  165.414978] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  165.414984] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  165.414990] *** VIC unlock: Commands written, checking VIC status register ***
[  165.414996] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  165.415002] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  165.415008] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  165.415014] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  165.415020] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  165.415025] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  165.415100] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  165.415108] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  165.415114] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[  165.415122] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  165.415128] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  165.415135] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  165.415142] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  165.415148] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  165.415154] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  165.415160] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  165.415166] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[  165.415172] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  165.415178] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  165.415184] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[  165.415190] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  165.415196] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  165.415203] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  165.415209] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  165.415214] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  165.415220] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  165.415228] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  165.415234] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  165.415243] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[  165.415250] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  165.415256] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  165.415263] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  165.415269] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  165.415275] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  165.415281] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  165.415286] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  165.415293] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  165.415300] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  165.415308] ispvic_frame_channel_qbuf: arg1=85f4a000, arg2=  (null)
[  165.415314] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  165.415320] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  165.415326] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  165.415419] ispvic_frame_channel_s_stream: arg1=85f4a000, arg2=1
[  165.415542] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f4a000
[  165.415553] ispvic_frame_channel_s_stream[2441]: streamon
[  165.415560] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  165.415566] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  165.415572] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  165.415578] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  165.415583] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  165.415591] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  165.415596] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  165.415604] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  165.415610] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  165.415616] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  165.415621] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  165.415628] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  165.415634] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  165.415642] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  165.415650] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  165.415657] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  165.415665] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  165.415673] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  165.415679] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  165.415685] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  165.415690] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  165.415698] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  165.415704] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[  165.415710] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  165.415716] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  165.415722] ispvic_frame_channel_qbuf: arg1=85f4a000, arg2=  (null)
[  165.415728] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  165.415742] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  165.415750] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[  165.415814] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  165.415826] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  165.415832] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  165.415841] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  165.415848] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  165.415854] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  165.415860] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[  165.415867] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  165.416940] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  165.416948] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  165.416954] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  165.417062] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  165.417170] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  165.417178] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  165.417183] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  165.417189] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  165.417195] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  165.417201] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  165.417208] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  165.417214] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  165.417220] *** tx_vic_enable_irq: completed successfully ***
[  165.835099] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  165.835114] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2  3 transition ***
[  165.835120] *** vic_core_s_stream: VIC initialized, final state=2 ***
[  165.835130] *** vin_s_stream: SAFE implementation - sd=8049c000, enable=1 ***
[  165.835136] vin_s_stream: VIN state = 4, enable = 1
[  165.835142] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  165.835152] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047b400 (name=gc2053) ***
[  165.835159] *** tx_isp_get_sensor: Found real sensor: 8047b400 ***
[  165.835165] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  165.835171] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  165.835179] gc2053: s_stream called with enable=1
[  165.835186] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  165.835192] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  165.835198] gc2053: About to write streaming registers for interface 1
[  165.835205] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  165.835214] sensor_write: reg=0xfe val=0x00, client=85478c00, adapter=i2c0, addr=0x37
[  165.835543] sensor_write: reg=0xfe val=0x00 SUCCESS
[  165.835550] sensor_write_array: reg[1] 0xfe=0x00 OK
[  165.835559] sensor_write: reg=0x3e val=0x91, client=85478c00, adapter=i2c0, addr=0x37
[  165.835876] sensor_write: reg=0x3e val=0x91 SUCCESS
[  165.835884] sensor_write_array: reg[2] 0x3e=0x91 OK
[  165.835890] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  165.835897] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  165.835903] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  165.835909] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  165.835916] gc2053: s_stream called with enable=1
[  165.835922] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  165.835928] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  165.835935] gc2053: About to write streaming registers for interface 1
[  165.835941] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  165.835950] sensor_write: reg=0xfe val=0x00, client=85478c00, adapter=i2c0, addr=0x37
[  165.836261] sensor_write: reg=0xfe val=0x00 SUCCESS
[  165.836268] sensor_write_array: reg[1] 0xfe=0x00 OK
[  165.836277] sensor_write: reg=0x3e val=0x91, client=85478c00, adapter=i2c0, addr=0x37
[  165.836590] sensor_write: reg=0x3e val=0x91 SUCCESS
[  165.836598] sensor_write_array: reg[2] 0x3e=0x91 OK
[  165.836604] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  165.836610] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  165.836616] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  165.836622] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  165.994241] ISP M0 device open called from pid 2606
[  165.994275] *** REFERENCE DRIVER IMPLEMENTATION ***
[  165.994283] ISP M0 tuning buffer allocated: 811f0000 (size=0x500c, aligned)
[  165.994289] tisp_par_ioctl global variable set: 811f0000
[  165.994345] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[  165.994353] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[  165.994359] isp_core_tuning_init: Initializing tuning data structure
[  165.994378] isp_core_tuning_init: Tuning data structure initialized at 811f8000
[  165.994385] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  165.994390] *** SAFE: mode_flag properly initialized using struct member access ***
[  165.994397] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 811f8000
[  165.994403] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[  165.994409] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[  165.994415] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  165.994423] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  165.994429] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  165.994435] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  165.994440] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  165.994463] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  165.994471] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[  165.994476] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[  165.994485] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  165.994491] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[  165.994497] CRITICAL: Cannot access saturation field at 811f8024 - PREVENTING BadVA CRASH
[  165.994995] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  165.995009] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  165.995015] Set control: cmd=0x980901 value=128
[  165.995162] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  165.995171] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  165.995178] Set control: cmd=0x98091b value=128
[  165.995304] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  165.995315] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  165.995321] Set control: cmd=0x980902 value=128
[  165.995327] tisp_bcsh_saturation: saturation=128
[  165.995333] tiziano_bcsh_update: Updating BCSH parameters
[  165.995341]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  165.995346] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  165.995494] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  165.995503] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  165.995511] Set control: cmd=0x980900 value=128
[  165.995671] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  165.995681] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  165.995689] Set control: cmd=0x980901 value=128
[  165.995816] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  165.995826] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  165.995833] Set control: cmd=0x98091b value=128
[  165.995957] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  165.995967] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  165.995974] Set control: cmd=0x980902 value=128
[  165.995980] tisp_bcsh_saturation: saturation=128
[  165.995985] tiziano_bcsh_update: Updating BCSH parameters
[  165.995993]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  165.995998] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  165.996122] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  165.996132] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  165.996139] Set control: cmd=0x980900 value=128
[  165.996273] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  165.996283] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  165.996289] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  165.996442] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  165.996451] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  165.996457] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  165.996599] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  165.996609] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[  165.996615] Set control: cmd=0x980914 value=0
[  165.996825] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  165.996837] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  165.996843] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  165.996849] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  165.996854] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  165.996991] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  165.997001] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[  165.997008] Set control: cmd=0x980915 value=0
[  165.997201] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  165.997211] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  165.997218] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  165.997375] ISP IOCTL: cmd=0x800456d3 arg=0x0
[  165.997386] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[  165.997393] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  165.997400] csi_video_s_stream: sd=85217c00, enable=0
[  165.997407] csi_video_s_stream: Interface type 0 != 1 (MIPI), returning 0
[  165.997414] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f4a000, enable=0 ***
[  165.997421] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[  165.997426] *** vic_core_s_stream: STREAM OFF ***
[  165.997433] *** vin_s_stream: SAFE implementation - sd=8049c000, enable=0 ***
[  165.997440] vin_s_stream: VIN state = 4, enable = 0
[  165.997445] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  165.997455] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047b400 (name=gc2053) ***
[  165.997461] *** tx_isp_get_sensor: Found real sensor: 8047b400 ***
[  165.997467] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  165.997473] vin_s_stream: VIN state set to 3 (SAFE implementation)
[  165.997482] gc2053: s_stream called with enable=0
[  165.997489] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  165.997495] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  165.997501] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  165.997511] sensor_write: reg=0xfe val=0x00, client=85478c00, adapter=i2c0, addr=0x37
[  165.997836] sensor_write: reg=0xfe val=0x00 SUCCESS
[  165.997844] sensor_write_array: reg[1] 0xfe=0x00 OK
[  165.997853] sensor_write: reg=0x3e val=0x00, client=85478c00, adapter=i2c0, addr=0x37
[  165.998172] sensor_write: reg=0x3e val=0x00 SUCCESS
[  165.998179] sensor_write_array: reg[2] 0x3e=0x00 OK
[  165.998186] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  165.998192] gc2053: Sensor hardware streaming stopped
[  165.998198] gc2053: s_stream called with enable=0
[  165.998205] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  165.998211] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  165.998217] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  165.998226] sensor_write: reg=0xfe val=0x00, client=85478c00, adapter=i2c0, addr=0x37
[  165.998539] sensor_write: reg=0xfe val=0x00 SUCCESS
[  165.998547] sensor_write_array: reg[1] 0xfe=0x00 OK
[  165.998555] sensor_write: reg=0x3e val=0x00, client=85478c00, adapter=i2c0, addr=0x37
[  165.998869] sensor_write: reg=0x3e val=0x00 SUCCESS
[  165.998875] sensor_write_array: reg[2] 0x3e=0x00 OK
[  165.998882] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  165.998887] gc2053: Sensor hardware streaming stopped
[  165.998897] ISP IOCTL: cmd=0x800456d1 arg=0x7fe19900
[  165.998903] tx_isp_video_link_destroy: Destroying links for config 0
[  165.998910] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[  165.998919] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  165.998926] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[  165.998933] Set control: cmd=0x8000164 value=1
[  165.998941] ISP IOCTL: cmd=0x800456d0 arg=0x7fe19900
[  165.998947] TX_ISP_VIDEO_LINK_SETUP: config=0
[  165.998953] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[  165.998959] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[  165.998965] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  165.998971] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  165.998977] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  165.998984] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  165.998991] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  165.998997] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  165.999003] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  165.999010] csi_video_s_stream: sd=85217c00, enable=1
[  165.999015] csi_video_s_stream: Interface type 0 != 1 (MIPI), returning 0
[  165.999023] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f4a000, enable=1 ***
[  165.999029] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[  165.999034] *** vic_core_s_stream: STREAM ON ***
[  165.999039] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  165.999045] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  165.999051] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  165.999059] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047b400 (name=gc2053) ***
[  165.999065] *** tx_isp_get_sensor: Found real sensor: 8047b400 ***
[  165.999072] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  165.999077] *** STREAMING: Configuring CPM registers for VIC access ***
[  166.024875] STREAMING: CPM clocks configured for VIC access
[  166.024890] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  166.024896] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  166.024903] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  166.024909] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  166.024915] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  166.024921] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  166.024930] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  166.024937] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  166.024944] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  166.024949] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  166.024955] *** VIC unlock: Commands written, checking VIC status register ***
[  166.024962] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  166.024968] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  166.024973] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  166.024979] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  166.024985] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  166.024991] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  166.025063] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  166.025071] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  166.025078] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[  166.025086] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  166.025092] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  166.025099] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  166.025105] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  166.025111] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  166.025117] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  166.025123] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  166.025130] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[  166.025136] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  166.025141] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  166.025148] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[  166.025154] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  166.025160] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  166.025167] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  166.025173] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  166.025178] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  166.025184] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  166.025192] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  166.025197] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  166.025207] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[  166.025214] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  166.025219] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  166.025227] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  166.025233] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  166.025239] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  166.025245] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  166.025251] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  166.025257] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  166.025263] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  166.025272] ispvic_frame_channel_qbuf: arg1=85f4a000, arg2=  (null)
[  166.025278] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  166.025284] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  166.025291] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  166.025297] ispvic_frame_channel_s_stream: arg1=85f4a000, arg2=1
[  166.025303] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f4a000
[  166.025310] ispvic_frame_channel_s_stream[2441]: streamon
[  166.025317] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  166.025323] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  166.025329] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  166.025334] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  166.025340] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  166.025347] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  166.025353] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  166.025360] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  166.025366] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  166.025372] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  166.025377] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  166.025384] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  166.025391] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  166.025398] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  166.025406] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  166.025413] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  166.025421] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  166.025429] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  166.025435] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  166.025441] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  166.025447] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  166.025454] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  166.025461] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[  166.025466] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  166.025472] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  166.025479] ispvic_frame_channel_qbuf: arg1=85f4a000, arg2=  (null)
[  166.025484] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  166.025497] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  166.025505] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[  166.025569] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  166.025581] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  166.025587] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  166.025597] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  166.025603] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  166.025609] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  166.025615] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[  166.025622] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  166.026631] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  166.026636] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  166.026642] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  166.026750] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  166.026857] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  166.026865] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  166.026871] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  166.026876] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  166.026882] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  166.026889] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  166.026896] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  166.026902] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  166.026907] *** tx_vic_enable_irq: completed successfully ***
root@ing-wyze-cam3-a000 ~# [INFO:WS.cpp]: Server started on port 8089
set jpeg streamMngCtx suceess
[INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:RTSP.cpp]: stream 1 available at: rtsp://192.168.50.211/ch1
root@ing-wyze-cam3-a000 ~# dmesg 
[  166.025111] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  166.025117] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  166.025123] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  166.025130] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[  166.025136] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  166.025141] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  166.025148] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[  166.025154] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  166.025160] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  166.025167] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  166.025173] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  166.025178] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  166.025184] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  166.025192] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  166.025197] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  166.025207] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[  166.025214] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  166.025219] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  166.025227] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  166.025233] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  166.025239] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  166.025245] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  166.025251] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  166.025257] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  166.025263] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  166.025272] ispvic_frame_channel_qbuf: arg1=85f4a000, arg2=  (null)
[  166.025278] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  166.025284] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  166.025291] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  166.025297] ispvic_frame_channel_s_stream: arg1=85f4a000, arg2=1
[  166.025303] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f4a000
[  166.025310] ispvic_frame_channel_s_stream[2441]: streamon
[  166.025317] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  166.025323] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  166.025329] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  166.025334] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  166.025340] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  166.025347] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  166.025353] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  166.025360] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  166.025366] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  166.025372] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  166.025377] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  166.025384] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  166.025391] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  166.025398] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  166.025406] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  166.025413] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  166.025421] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  166.025429] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  166.025435] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  166.025441] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  166.025447] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  166.025454] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  166.025461] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[  166.025466] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  166.025472] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  166.025479] ispvic_frame_channel_qbuf: arg1=85f4a000, arg2=  (null)
[  166.025484] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  166.025497] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  166.025505] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[  166.025569] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  166.025581] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  166.025587] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  166.025597] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  166.025603] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  166.025609] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  166.025615] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[  166.025622] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  166.026631] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  166.026636] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  166.026642] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  166.026750] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  166.026857] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  166.026865] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  166.026871] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  166.026876] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  166.026882] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  166.026889] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  166.026896] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  166.026902] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  166.026907] *** tx_vic_enable_irq: completed successfully ***
[  166.450037] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  166.450051] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2  3 transition ***
[  166.450058] *** vic_core_s_stream: VIC initialized, final state=2 ***
[  166.450067] *** vin_s_stream: SAFE implementation - sd=8049c000, enable=1 ***
[  166.450075] vin_s_stream: VIN state = 3, enable = 1
[  166.450080] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  166.450090] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047b400 (name=gc2053) ***
[  166.450097] *** tx_isp_get_sensor: Found real sensor: 8047b400 ***
[  166.450103] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  166.450109] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  166.450117] gc2053: s_stream called with enable=1
[  166.450124] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  166.450130] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  166.450137] gc2053: About to write streaming registers for interface 1
[  166.450143] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  166.450153] sensor_write: reg=0xfe val=0x00, client=85478c00, adapter=i2c0, addr=0x37
[  166.450472] sensor_write: reg=0xfe val=0x00 SUCCESS
[  166.450479] sensor_write_array: reg[1] 0xfe=0x00 OK
[  166.450488] sensor_write: reg=0x3e val=0x91, client=85478c00, adapter=i2c0, addr=0x37
[  166.450807] sensor_write: reg=0x3e val=0x91 SUCCESS
[  166.450814] sensor_write_array: reg[2] 0x3e=0x91 OK
[  166.450821] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  166.450827] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  166.450833] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  166.450839] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  166.450846] gc2053: s_stream called with enable=1
[  166.450853] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  166.450859] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  166.450865] gc2053: About to write streaming registers for interface 1
[  166.450871] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  166.450880] sensor_write: reg=0xfe val=0x00, client=85478c00, adapter=i2c0, addr=0x37
[  166.451191] sensor_write: reg=0xfe val=0x00 SUCCESS
[  166.451199] sensor_write_array: reg[1] 0xfe=0x00 OK
[  166.451207] sensor_write: reg=0x3e val=0x91, client=85478c00, adapter=i2c0, addr=0x37
[  166.454855] sensor_write: reg=0x3e val=0x91 SUCCESS
[  166.454867] sensor_write_array: reg[2] 0x3e=0x91 OK
[  166.454873] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  166.454881] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  166.454887] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  166.454893] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  166.455140] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  166.455152] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[  166.455159] Set control: cmd=0x980918 value=2
[  166.455306] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  166.455316] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  166.455322] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  166.455459] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  166.455469] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  166.455475] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  166.455627] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  166.455637] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  166.455643] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  166.455772] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  166.455781] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  166.455787] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  166.455947] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  166.455957] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  166.455962] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  166.456089] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  166.456097] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  166.456103] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  166.456235] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  166.456245] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  166.456251] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  166.456380] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  166.456389] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  166.456395] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  166.456611] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  166.456620] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  166.456626] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  166.456762] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  166.456771] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  166.456777] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  166.759737] *** FRAME CHANNEL OPEN: minor=54 ***
[  166.759750] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[  166.759756] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[  166.759763] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[  166.759769] *** SAFE: Frame channel device stored in file->private_data ***
[  166.759775] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[  166.759784] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[  166.759802] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[  166.759810] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[  166.759818] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[  166.760413] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[  166.760425] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  166.760432] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[  166.760439] Channel 0: Request 4 buffers, type=1 memory=2
[  166.760445] Channel 0: USERPTR mode - client will provide buffers
[  166.760451] Channel 0: USERPTR mode - 4 user buffers expected
[  166.760461] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 85ffaa80 ***
[  166.760468] *** Channel 0: VIC active_buffer_count set to 4 ***
[  166.760474] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[  166.760480] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[  166.760504] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  166.760512] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  166.760518] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  166.760525] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  166.760532] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  166.760540] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[  166.760547] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  166.760554] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[  166.760560] *** Channel 0: QBUF - Queue buffer index=0 ***
[  166.760566] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  166.760574] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[  166.760581] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  166.760588] *** Channel 0: QBUF EVENT - No VIC callback ***
[  166.760595] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[  166.760603] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[  166.760611] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[  166.760618] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85ffaa80, vbm_buffer_count=1 ***
[  166.760625] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[  166.760632] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[  166.760639] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  166.760649] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  166.760656] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  166.760662] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  166.760668] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  166.760676] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  166.760683] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[  166.760690] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  166.760698] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[  166.760704] *** Channel 0: QBUF - Queue buffer index=1 ***
[  166.760710] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  166.760717] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[  166.760723] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  166.760729] *** Channel 0: QBUF EVENT - No VIC callback ***
[  166.760736] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[  166.760744] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[  166.760752] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[  166.760759] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85ffaa80, vbm_buffer_count=2 ***
[  166.760766] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[  166.760773] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[  166.760779] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  166.760788] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  166.760794] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  166.760800] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  166.760807] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  166.760814] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[  166.760822] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[  166.760828] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  166.760836] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[  166.760842] *** Channel 0: QBUF - Queue buffer index=2 ***
[  166.760848] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[  166.760855] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[  166.760861] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  166.760867] *** Channel 0: QBUF EVENT - No VIC callback ***
[  166.760874] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[  166.760882] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[  166.760890] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[  166.760897] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85ffaa80, vbm_buffer_count=3 ***
[  166.760904] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[  166.760911] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[  166.760917] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  166.760926] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  166.760932] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  166.760938] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  166.760944] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  166.760952] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[  166.760960] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[  166.760966] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  166.760974] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[  166.760980] *** Channel 0: QBUF - Queue buffer index=3 ***
[  166.760986] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[  166.760993] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[  166.760999] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  166.761005] *** Channel 0: QBUF EVENT - No VIC callback ***
[  166.761012] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[  166.761020] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[  166.761028] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[  166.761035] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85ffaa80, vbm_buffer_count=4 ***
[  166.761042] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[  166.761048] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[  166.761055] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  166.761148] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[  166.761157] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[  166.761165] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[  166.761171] Channel 0: STREAMON - Enqueuing buffers in driver
[  166.761177] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[  166.762954] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.762967] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.762974] *** Channel 0: Frame completion wait ***
[  166.762980] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  166.762986] *** Channel 0: Frame wait returned 10 ***
[  166.762992] *** Channel 0: Frame was ready, consuming it ***
[  166.763094] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  166.763104] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  166.763110] *** Channel 0: DQBUF - dequeue buffer request ***
[  166.763116] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  166.763127] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047b400 (name=gc2053) ***
[  166.763134] *** tx_isp_get_sensor: Found real sensor: 8047b400 ***
[  166.763140] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  166.763344] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.763356] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.763363] *** Channel 0: Frame completion wait ***
[  166.763369] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  166.825884] *** FRAME CHANNEL OPEN: minor=53 ***
[  166.825896] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[  166.825903] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[  166.825910] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[  166.825915] *** SAFE: Frame channel device stored in file->private_data ***
[  166.825922] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[  166.825930] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[  166.825948] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[  166.825955] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[  166.825963] Channel 1: Set format 640x360 pixfmt=0x3231564e
[  166.826807] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[  166.826818] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  166.826825] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[  166.826832] Channel 1: Request 2 buffers, type=1 memory=2
[  166.826912] Channel 1: USERPTR mode - client will provide buffers
[  166.826920] Channel 1: USERPTR mode - 2 user buffers expected
[  166.826930] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 85ffa900 ***
[  166.826937] *** Channel 1: VIC active_buffer_count set to 2 ***
[  166.826943] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[  166.826950] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[  166.826964] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  166.826972] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  166.826978] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  166.826984] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  166.826992] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  166.827000] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[  166.827006] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  166.827014] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[  166.827020] *** Channel 1: QBUF - Queue buffer index=0 ***
[  166.827026] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  166.827034] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[  166.827042] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[  166.827050] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[  166.827058] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[  166.827066] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85ffa900, vbm_buffer_count=1 ***
[  166.827072] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[  166.827080] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[  166.827086] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  166.827097] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  166.827104] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  166.827110] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  166.827116] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  166.827124] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  166.827131] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[  166.827138] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  166.827145] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[  166.827152] *** Channel 1: QBUF - Queue buffer index=1 ***
[  166.827158] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  166.827164] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[  166.827172] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[  166.827179] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[  166.827187] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[  166.827195] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85ffa900, vbm_buffer_count=2 ***
[  166.827201] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[  166.827208] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[  166.827214] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  166.827308] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[  166.827318] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[  166.827324] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[  166.827330] Channel 1: STREAMON - Enqueuing buffers in driver
[  166.827337] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[  166.832694] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.832708] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.832714] *** Channel 1: Frame completion wait ***
[  166.832720] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  166.832727] *** Channel 1: Frame wait returned 10 ***
[  166.832733] *** Channel 1: Frame was ready, consuming it ***
[  166.832789] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  166.832797] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  166.832803] *** Channel 1: DQBUF - dequeue buffer request ***
[  166.832809] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  166.832820] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047b400 (name=gc2053) ***
[  166.832826] *** tx_isp_get_sensor: Found real sensor: 8047b400 ***
[  166.832833] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  166.832848] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.832856] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.832862] *** Channel 1: Frame completion wait ***
[  166.832868] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  166.854867] *** Channel 0: Frame wait returned 0 ***
[  166.854879] *** Channel 0: Frame wait timeout/error, generating frame ***
[  166.854901] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.854909] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.854916] *** Channel 0: Frame completion wait ***
[  166.854921] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  166.854928] *** Channel 0: Frame wait returned 10 ***
[  166.854933] *** Channel 0: Frame was ready, consuming it ***
[  166.854941] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.854948] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.854965] *** Channel 0: Frame completion wait ***
[  166.854971] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  166.924858] *** Channel 1: Frame wait returned 0 ***
[  166.924870] *** Channel 1: Frame wait timeout/error, generating frame ***
[  166.924892] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.924900] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.924906] *** Channel 1: Frame completion wait ***
[  166.924912] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  166.924918] *** Channel 1: Frame wait returned 10 ***
[  166.924924] *** Channel 1: Frame was ready, consuming it ***
[  166.924932] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.924938] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.924944] *** Channel 1: Frame completion wait ***
[  166.924950] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  166.954859] *** Channel 0: DQBUF wait returned 0 ***
[  166.954871] *** Channel 0: DQBUF timeout, generating frame ***
[  166.954880] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[  166.954919] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  166.954927] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  166.954934] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  166.954939] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  166.954945] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  166.955064] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  166.955075] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  166.955081] *** Channel 0: DQBUF - dequeue buffer request ***
[  166.955087] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  166.955097] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047b400 (name=gc2053) ***
[  166.955104] *** tx_isp_get_sensor: Found real sensor: 8047b400 ***
[  166.955110] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  166.955128] *** Channel 0: Frame wait returned 0 ***
[  166.955135] *** Channel 0: Frame wait timeout/error, generating frame ***
[  166.955146] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.955154] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.955160] *** Channel 0: Frame completion wait ***
[  166.955166] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  166.955172] *** Channel 0: Frame wait returned 10 ***
[  166.955178] *** Channel 0: Frame was ready, consuming it ***
[  166.955186] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.955192] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.955198] *** Channel 0: Frame completion wait ***
[  166.955204] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  166.964977] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  166.964991] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  166.964998] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  166.965004] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  166.965011] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  166.965019] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[  166.965026] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  166.965033] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[  166.965040] *** Channel 0: QBUF - Queue buffer index=0 ***
[  166.965046] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  166.965054] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[  166.965060] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  166.965068] *** Channel 0: QBUF EVENT - No VIC callback ***
[  166.965074] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[  166.965082] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[  166.965090] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[  166.965098] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85ffaa80, vbm_buffer_count=4 ***
[  166.965105] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[  166.965112] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[  166.965125] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  166.965194] *** Channel 0: Frame wait returned 9 ***
[  166.965202] *** Channel 0: Frame was ready, consuming it ***
[  166.965214] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.965238] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.965245] *** Channel 0: Frame completion wait ***
[  166.965251] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  167.024840] *** Channel 1: DQBUF wait returned 0 ***
[  167.024852] *** Channel 1: DQBUF timeout, generating frame ***
[  167.024862] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[  167.024987] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  167.024997] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  167.025004] *** Channel 1: DQBUF - dequeue buffer request ***
[  167.025010] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  167.025020] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047b400 (name=gc2053) ***
[  167.025028] *** tx_isp_get_sensor: Found real sensor: 8047b400 ***
[  167.025034] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  167.025052] *** Channel 1: Frame wait returned 0 ***
[  167.025060] *** Channel 1: Frame wait timeout/error, generating frame ***
[  167.025071] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  167.025078] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  167.025085] *** Channel 1: Frame completion wait ***
[  167.025091] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  167.025097] *** Channel 1: Frame wait returned 10 ***
[  167.025103] *** Channel 1: Frame was ready, consuming it ***
[  167.025110] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  167.025118] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  167.025124] *** Channel 1: Frame completion wait ***
[  167.025129] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  167.061420] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  167.061432] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  167.061439] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  167.061445] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  167.061450] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  167.063341] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  167.063354] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  167.063361] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  167.063368] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  167.063375] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  167.063382] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[  167.063390] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  167.063397] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[  167.063404] *** Channel 1: QBUF - Queue buffer index=0 ***
[  167.063410] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  167.063418] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[  167.063425] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[  167.063433] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[  167.063441] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[  167.063449] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85ffa900, vbm_buffer_count=2 ***
[  167.063456] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[  167.063463] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[  167.063474] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  167.063562] *** Channel 1: Frame wait returned 7 ***
[  167.063570] *** Channel 1: Frame was ready, consuming it ***
[  167.063583] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  167.063590] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  167.063597] *** Channel 1: Frame completion wait ***
[  167.063602] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  167.064850] *** Channel 0: Frame wait returned 0 ***
[  167.064862] *** Channel 0: Frame wait timeout/error, generating frame ***
[  167.064882] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  167.064890] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  167.064896] *** Channel 0: Frame completion wait ***
[  167.064902] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  167.064908] *** Channel 0: Frame wait returned 10 ***
[  167.064914] *** Channel 0: Frame was ready, consuming it ***
[  167.064922] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  167.064928] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  167.064934] *** Channel 0: Frame completion wait ***
[  167.064940] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  167.154832] *** Channel 0: DQBUF wait returned 0 ***
[  167.154843] *** Channel 0: DQBUF timeout, generating frame ***
[  167.154852] *** Channel 0: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[  167.154876] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  167.154884] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  167.154890] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  167.154896] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  167.154902] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  167.155019] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  167.155028] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  167.155035] *** Channel 0: DQBUF - dequeue buffer request ***
[  167.155041] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  167.155051] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047b400 (name=gc2053) ***
[  167.155058] *** tx_isp_get_sensor: Found real sensor: 8047b400 ***
[  167.155064] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  167.155082] *** Channel 1: Frame wait returned 0 ***
[  167.155090] *** Channel 1: Frame wait timeout/error, generating frame ***
[  167.155104] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  167.155110] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  167.155117] *** Channel 1: Frame completion wait ***
[  167.155123] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  167.155129] *** Channel 1: Frame wait returned 10 ***
[  167.155135] *** Channel 1: Frame was ready, consuming it ***
[  167.155142] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  167.155149] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  167.155155] *** Channel 1: Frame completion wait ***
[  167.155161] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  167.164886] *** Channel 0: Frame wait returned 0 ***
[  167.164901] *** Channel 0: Frame wait timeout/error, generating frame ***
[  167.164926] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  167.164934] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  167.164940] *** Channel 0: Frame completion wait ***
[  167.164947] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  167.164953] *** Channel 0: Frame wait returned 10 ***
[  167.164958] *** Channel 0: Frame was ready, consuming it ***
[  167.164967] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  167.164974] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  167.164980] *** Channel 0: Frame completion wait ***
[  167.164985] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  167.165170] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  167.165180] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  167.165186] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  167.165192] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  167.165200] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  167.165208] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[  167.165214] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  167.165222] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[  167.165228] *** Channel 0: QBUF - Queue buffer index=1 ***
[  167.165234] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  167.165242] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[  167.165249] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  167.165256] *** Channel 0: QBUF EVENT - No VIC callback ***
[  167.165263] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[  167.165271] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[  167.165279] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[  167.165287] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85ffaa80, vbm_buffer_count=4 ***
[  167.165294] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[  167.165301] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[  167.165312] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  167.165378] *** Channel 0: DQBUF wait returned 19 ***
[  167.165390] *** Channel 0: DQBUF complete - buffer[2] seq=1 flags=0x3 ***
[  167.165407] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  167.165414] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  167.165420] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  167.165426] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  167.165432] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  167.165549] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  167.165561] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  167.165568] *** Channel 0: DQBUF - dequeue buffer request ***
[  167.165574] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  167.165584] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047b400 (name=gc2053) ***
[  167.165591] *** tx_isp_get_sensor: Found real sensor: 8047b400 ***
[  167.165598] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  167.175766] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  167.175780] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  167.175787] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  167.175793] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  167.175801] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[  167.175808] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[  167.175816] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  167.175822] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[  167.175829] *** Channel 0: QBUF - Queue buffer index=2 ***
[  167.175835] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[  167.175843] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[  167.175850] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  167.175857] *** Channel 0: QBUF EVENT - No VIC callback ***
[  167.175864] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[  167.175872] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[  167.175880] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[  167.175888] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85ffaa80, vbm_buffer_count=4 ***
[  167.175894] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[  167.175902] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[  167.175914] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  167.175993] *** Channel 0: Frame wait returned 9 ***
[  167.176000] *** Channel 0: Frame was ready, consuming it ***
[  167.176013] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  167.176020] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  167.176026] *** Channel 0: Frame completion wait ***
[  167.176032] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  167.224831] *** Channel 1: DQBUF wait returned 0 ***
[  167.224842] *** Channel 1: DQBUF timeout, generating frame ***
[  167.224852] *** Channel 1: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[  167.224960] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  167.224968] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  167.224976] *** Channel 1: DQBUF - dequeue buffer request ***
[  167.224982] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  167.224992] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047b400 (name=gc2053) ***
[  167.224998] *** tx_isp_get_sensor: Found real sensor: 8047b400 ***
[  167.225005] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  167.227368] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  167.227382] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  167.227388] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  167.227411] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  167.227419] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  167.227426] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[  167.227434] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  167.227440] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[  167.227447] *** Channel 1: QBUF - Queue buffer index=1 ***
[  167.227453] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  167.227461] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[  167.227468] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[  167.227477] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[  167.227485] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[  167.227493] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85ffa900, vbm_buffer_count=2 ***
[  167.227500] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[  167.227506] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[  167.227517] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  167.227602] *** Channel 1: DQBUF wait returned 20 ***
[  167.227612] *** Channel 1: DQBUF complete - buffer[0] seq=1 flags=0x3 ***
[  167.227711] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  167.227721] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  167.227728] *** Channel 1: DQBUF - dequeue buffer request ***
[  167.227734] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  167.227744] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047b400 (name=gc2053) ***
[  167.227750] *** tx_isp_get_sensor: Found real sensor: 8047b400 ***
[  167.227757] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  167.230268] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  167.230281] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  167.230288] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  167.230294] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  167.230302] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  167.230310] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[  167.230316] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  167.230324] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[  167.230330] *** Channel 1: QBUF - Queue buffer index=0 ***
[  167.230336] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  167.230344] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[  167.230352] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[  167.230360] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[  167.230368] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[  167.230376] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85ffa900, vbm_buffer_count=2 ***
[  167.230382] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[  167.230390] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[  167.230402] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  167.230465] *** Channel 1: Frame wait returned 3 ***
[  167.230472] *** Channel 1: Frame was ready, consuming it ***
[  167.230485] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  167.230492] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  167.230498] *** Channel 1: Frame completion wait ***
[  167.230504] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  167.274835] *** Channel 0: Frame wait returned 0 ***
[  167.274847] *** Channel 0: Frame wait timeout/error, generating frame ***
[  167.274867] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  167.274889] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  167.274896] *** Channel 0: Frame completion wait ***
[  167.274902] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  167.274908] *** Channel 0: Frame wait returned 10 ***
[  167.274914] *** Channel 0: Frame was ready, consuming it ***
[  167.274923] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  167.274929] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  167.274935] *** Channel 0: Frame completion wait ***
[  167.274941] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  167.324836] *** Channel 1: Frame wait returned 0 ***
[  167.324848] *** Channel 1: Frame wait timeout/error, generating frame ***
[  167.324869] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  167.324877] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  167.324883] *** Channel 1: Frame completion wait ***
[  167.324889] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  167.324896] *** Channel 1: Frame wait returned 10 ***
[  167.324901] *** Channel 1: Frame was ready, consuming it ***
[  167.324909] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  167.324916] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  167.324922] *** Channel 1: Frame completion wait ***
[  167.324927] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  167.365007] *** Channel 0: DQBUF wait returned 0 ***
[  167.365019] *** Channel 0: DQBUF timeout, generating frame ***
[  167.365029] *** Channel 0: DQBUF complete - buffer[3] seq=2 flags=0x3 ***
[  167.365055] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  167.365063] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  167.365069] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  167.365075] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  167.365081] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  167.365217] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  167.365227] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  167.365234] *** Channel 0: DQBUF - dequeue buffer request ***
[  167.365240] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  167.365251] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047b400 (name=gc2053) ***
[  167.365257] *** tx_isp_get_sensor: Found real sensor: 8047b400 ***
[  167.365264] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  167.374856] *** Channel 0: Frame wait returned 0 ***
[  167.374871] *** Channel 0: Frame wait timeout/error, generating frame ***
[  167.374897] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  167.374906] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  167.374912] *** Channel 0: Frame completion wait ***
[  167.374919] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  167.374925] *** Channel 0: Frame wait returned 10 ***
[  167.374930] *** Channel 0: Frame was ready, consuming it ***
[  167.374938] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  167.374945] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  167.374951] *** Channel 0: Frame completion wait ***
[  167.374957] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  167.375350] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  167.375360] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  167.375367] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  167.375373] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  167.375381] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[  167.375388] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[  167.375395] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  167.375403] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[  167.375409] *** Channel 0: QBUF - Queue buffer index=3 ***
[  167.375415] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[  167.375423] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[  167.375430] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  167.375437] *** Channel 0: QBUF EVENT - No VIC callback ***
[  167.375444] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[  167.375452] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[  167.375460] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[  167.375468] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85ffaa80, vbm_buffer_count=4 ***
[  167.375475] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[  167.375482] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[  167.375493] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  167.375558] *** Channel 0: Frame wait returned 10 ***
[  167.375566] *** Channel 0: Frame was ready, consuming it ***
[  167.375578] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  167.375585] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  167.375591] *** Channel 0: Frame completion wait ***
[  167.375597] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  167.424826] *** Channel 1: DQBUF wait returned 0 ***
[  167.424837] *** Channel 1: DQBUF timeout, generating frame ***
[  167.424847] *** Channel 1: DQBUF complete - buffer[1] seq=2 flags=0x3 ***
[  167.424955] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  167.424965] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  167.424971] *** Channel 1: DQBUF - dequeue buffer request ***
[  167.424977] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  167.424988] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047b400 (name=gc2053) ***
[  167.424995] *** tx_isp_get_sensor: Found real sensor: 8047b400 ***
[  167.425018] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  167.425036] *** Channel 1: Frame wait returned 0 ***
[  167.425043] *** Channel 1: Frame wait timeout/error, generating frame ***
[  167.425054] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  167.425061] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  167.425068] *** Channel 1: Frame completion wait ***
[  167.425074] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  167.425080] *** Channel 1: Frame wait returned 10 ***
[  167.425086] *** Channel 1: Frame was ready, consuming it ***
[  167.425093] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  167.425101] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  167.425106] *** Channel 1: Frame completion wait ***
[  167.425112] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  167.427446] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  167.427459] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  167.427466] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  167.427472] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  167.427479] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  167.427487] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[  167.427509] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  167.427517] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[  167.427523] *** Channel 1: QBUF - Queue buffer index=1 ***
[  167.427529] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  167.427537] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[  167.427545] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[  167.427553] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[  167.427561] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[  167.427569] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85ffa900, vbm_buffer_count=2 ***
[  167.427576] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[  167.427583] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[  167.427593] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  167.427675] *** Channel 1: Frame wait returned 10 ***
[  167.427682] *** Channel 1: Frame was ready, consuming it ***
[  167.427695] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  167.427703] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  167.427709] *** Channel 1: Frame completion wait ***
[  167.427715] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  167.474821] *** Channel 0: Frame wait returned 0 ***
[  167.474833] *** Channel 0: Frame wait timeout/error, generating frame ***
[  167.474853] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  167.474861] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  167.474867] *** Channel 0: Frame completion wait ***
[  167.474873] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  167.474880] *** Channel 0: Frame wait returned 10 ***
[  167.474885] *** Channel 0: Frame was ready, consuming it ***
[  167.474893] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  167.474900] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  167.474906] *** Channel 0: Frame completion wait ***
[  167.474911] *** Channel 0: Waiting for frame (timeout=100ms) ***
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      29377   jz-intc  jz-timerost
 14:         84   jz-intc  ipu
 15:      77528   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          0   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:      13392   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        384   jz-intc  uart1
 68:        158   jz-intc  jz-i2c.0
 70:         18   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# cat /opt/trace.txt 
ISP Register Monitor v1.3 initializing
ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdeff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 250.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 250.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 250.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 250.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 250.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 250.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x30 (delta: 480.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 610.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x30 -> 0x1 (delta: 130.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 610.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 610.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
root@ing-wyze-cam3-a000 ~# 

