// Seed: 2014353189
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1 <= 1'b0;
  tri0 id_5 = 1;
  wire id_6;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input wor id_2,
    output tri id_3,
    input wand id_4,
    output wire id_5,
    input wor id_6,
    input supply0 id_7,
    input uwire id_8,
    input uwire id_9,
    output uwire id_10,
    input supply0 id_11,
    input tri id_12,
    output uwire id_13
    , id_33,
    output tri id_14,
    output supply1 id_15,
    input wire id_16,
    input wire id_17,
    input supply1 id_18,
    output wand id_19,
    input supply1 id_20,
    output supply0 id_21,
    output supply1 id_22,
    output tri id_23,
    output wor id_24,
    output tri1 id_25,
    input tri id_26,
    output wand id_27,
    output supply1 id_28,
    input wand id_29,
    input wire id_30
    , id_34,
    input wand id_31
);
  assign id_15 = 1;
  module_0(
      id_33, id_33, id_33, id_33
  );
endmodule
