/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [6:0] _03_;
  wire [4:0] _04_;
  wire [2:0] _05_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  reg [13:0] celloutsig_0_26z;
  wire [8:0] celloutsig_0_27z;
  wire [6:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_89z;
  wire celloutsig_0_90z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  reg [17:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[115] & in_data[173]);
  assign celloutsig_0_9z = ~(celloutsig_0_4z & celloutsig_0_2z[5]);
  assign celloutsig_1_8z = ~(celloutsig_1_2z[1] & celloutsig_1_3z);
  assign celloutsig_0_90z = ~(celloutsig_0_39z | celloutsig_0_39z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_1_12z = ~(celloutsig_1_1z | celloutsig_1_0z);
  assign celloutsig_0_37z = ~((celloutsig_0_24z | celloutsig_0_15z) & (celloutsig_0_15z | celloutsig_0_21z));
  assign celloutsig_1_5z = ~((in_data[188] | celloutsig_1_4z) & (celloutsig_1_1z | celloutsig_1_2z[4]));
  assign celloutsig_0_23z = ~((celloutsig_0_13z | celloutsig_0_13z) & (celloutsig_0_14z[1] | celloutsig_0_0z));
  assign celloutsig_0_29z = ~((celloutsig_0_15z | celloutsig_0_21z) & (celloutsig_0_6z | celloutsig_0_27z[6]));
  assign celloutsig_0_0z = in_data[19] | ~(in_data[26]);
  assign celloutsig_0_35z = ~(celloutsig_0_18z ^ celloutsig_0_21z);
  assign celloutsig_0_13z = ~(celloutsig_0_10z[3] ^ in_data[84]);
  reg [4:0] _19_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _19_ <= 5'h00;
    else _19_ <= { celloutsig_0_5z[5:4], celloutsig_0_5z[4], celloutsig_0_5z[2], celloutsig_0_3z };
  assign { _04_[4:1], _01_ } = _19_;
  reg [2:0] _20_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _20_ <= 3'h0;
    else _20_ <= { celloutsig_0_2z[1:0], celloutsig_0_4z };
  assign { _05_[2], _00_, _05_[0] } = _20_;
  reg [3:0] _21_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _21_ <= 4'h0;
    else _21_ <= { celloutsig_0_5z[4], celloutsig_0_5z[2], celloutsig_0_5z[4], celloutsig_0_5z[4] };
  assign { _03_[3], _02_, _03_[1:0] } = _21_;
  assign celloutsig_0_12z = { _05_[0], celloutsig_0_0z, celloutsig_0_9z } / { 1'h1, in_data[64], celloutsig_0_0z };
  assign celloutsig_0_39z = { celloutsig_0_26z[7:0], celloutsig_0_35z, celloutsig_0_29z, celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_30z, celloutsig_0_12z } === { _04_[4:2], celloutsig_0_0z, celloutsig_0_30z, celloutsig_0_0z, celloutsig_0_5z[6:4], celloutsig_0_5z[4], celloutsig_0_5z[2], celloutsig_0_5z[4], celloutsig_0_5z[4], celloutsig_0_37z, celloutsig_0_10z };
  assign celloutsig_1_3z = { celloutsig_1_2z[5:4], celloutsig_1_0z, celloutsig_1_1z } > { in_data[133:132], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_4z = { celloutsig_1_2z[6:5], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } && in_data[152:148];
  assign celloutsig_0_15z = in_data[54:43] && { celloutsig_0_2z[6:2], celloutsig_0_5z[6:4], celloutsig_0_5z[4], celloutsig_0_5z[2], celloutsig_0_5z[4], celloutsig_0_5z[4] };
  assign celloutsig_0_24z = { _03_[3], _02_, _03_[3], _02_, _03_[1:0], celloutsig_0_3z } && in_data[33:27];
  assign celloutsig_0_30z = { celloutsig_0_2z[3:0], celloutsig_0_0z } < { celloutsig_0_28z[5:3], celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_17z = { celloutsig_0_2z[3:0], celloutsig_0_3z, celloutsig_0_5z[6:4], celloutsig_0_5z[4], celloutsig_0_5z[2], celloutsig_0_5z[4], celloutsig_0_5z[4] } < { _04_[4:1], _01_, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_0_2z = in_data[6:0] % { 1'h1, in_data[61:58], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_28z = { celloutsig_0_16z[7:5], 2'h3, celloutsig_0_16z[2:1] } % { 1'h1, in_data[7:2] };
  assign celloutsig_0_10z = celloutsig_0_5z[2] ? { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z } : { _04_[4:1], _01_ };
  assign celloutsig_0_22z = celloutsig_0_18z ? { celloutsig_0_10z[4:1], celloutsig_0_14z } : { celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_27z = celloutsig_0_25z ? { celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_18z } : { celloutsig_0_22z[4:1], _04_[4:1], _01_ };
  assign celloutsig_0_3z = { celloutsig_0_2z[3:0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z } != in_data[93:74];
  assign celloutsig_0_19z = ~ { celloutsig_0_10z[1], _04_[4:1], _01_ };
  assign celloutsig_0_6z = & { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, in_data[38:23], celloutsig_0_0z };
  assign celloutsig_1_11z = celloutsig_1_0z & celloutsig_1_5z;
  assign celloutsig_0_21z = celloutsig_0_15z & celloutsig_0_0z;
  assign celloutsig_0_4z = | { in_data[82:69], celloutsig_0_0z };
  assign celloutsig_1_6z = | { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_9z = | { celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_11z = | { in_data[77:67], celloutsig_0_0z };
  assign celloutsig_0_18z = | { celloutsig_0_14z[4], celloutsig_0_5z[6:4], celloutsig_0_5z[2], celloutsig_0_3z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_13z[11:6], celloutsig_1_4z };
  assign celloutsig_0_25z = ~^ { in_data[32:27], celloutsig_0_3z, celloutsig_0_17z };
  assign celloutsig_0_89z = { 1'h1, celloutsig_0_16z[2:0] } << celloutsig_0_10z[3:0];
  assign celloutsig_1_10z = { celloutsig_1_7z[2:1], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_8z } << { celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_13z[15:6], celloutsig_1_10z, celloutsig_1_11z } << { in_data[164:156], celloutsig_1_14z };
  assign celloutsig_1_14z = { celloutsig_1_7z[2:1], celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_8z } >>> { celloutsig_1_2z[5:1], celloutsig_1_12z, celloutsig_1_6z };
  assign celloutsig_1_2z = in_data[119:112] ~^ { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z } ~^ in_data[181:179];
  always_latch
    if (!clkin_data[96]) celloutsig_1_13z = 18'h00000;
    else if (clkin_data[192]) celloutsig_1_13z = { celloutsig_1_2z[5], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_10z };
  always_latch
    if (clkin_data[64]) celloutsig_0_14z = 5'h00;
    else if (clkin_data[128]) celloutsig_0_14z = { _04_[4:1], _01_ };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_26z = 14'h0000;
    else if (clkin_data[160]) celloutsig_0_26z = { celloutsig_0_22z[7:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_18z };
  assign { celloutsig_0_5z[2], celloutsig_0_5z[6:4] } = ~ { celloutsig_0_4z, celloutsig_0_2z[4:3], celloutsig_0_0z };
  assign { celloutsig_0_16z[2:0], celloutsig_0_16z[5], celloutsig_0_16z[7:6] } = { _05_[2], _00_, _05_[0], celloutsig_0_5z[2], celloutsig_0_5z[4], celloutsig_0_5z[4] } ~^ { celloutsig_0_5z[2], celloutsig_0_5z[4], celloutsig_0_5z[4], celloutsig_0_5z[5], celloutsig_0_11z, celloutsig_0_5z[6] };
  assign { _03_[6:5], _03_[2] } = { celloutsig_0_12z[0], celloutsig_0_35z, _02_ };
  assign _04_[0] = _01_;
  assign _05_[1] = _00_;
  assign celloutsig_0_16z[4:3] = 2'h3;
  assign { celloutsig_0_5z[3], celloutsig_0_5z[1:0] } = { celloutsig_0_5z[4], celloutsig_0_5z[4], celloutsig_0_5z[4] };
  assign { out_data[128], out_data[111:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_89z, celloutsig_0_90z };
endmodule
