0.6
2019.2
Nov  6 2019
21:42:20
/home/pin_31_23/Desktop/Made-up modules/PS2Receiver.sv,1716399717,systemVerilog,,/home/pin_31_23/Desktop/opcodes/alu_opcodes_pkg.sv,,PS2Receiver;debouncer,,,,,,,,
/home/pin_31_23/Desktop/Made-up modules/lab_01.fulladder32.sv,1715017099,systemVerilog,,/home/pin_31_23/Desktop/Made-up modules/lab_07.ext_mem.sv,,fulladder32,,,,,,,,
/home/pin_31_23/Desktop/Made-up modules/lab_07.ext_mem.sv,1716474167,systemVerilog,,/home/pin_31_23/Desktop/Made-up modules/lab_08.lsu.sv,,ext_mem,,,,,,,,
/home/pin_31_23/Desktop/Made-up modules/lab_08.lsu.sv,1715064466,systemVerilog,,/home/pin_31_23/Desktop/Made-up modules/lab_10.csr.sv,,riscv_lsu,,,,,,,,
/home/pin_31_23/Desktop/Made-up modules/lab_10.csr.sv,1715064409,systemVerilog,,/home/pin_31_23/Desktop/Made-up modules/lab_10.irq.sv,,csr_controller,,,,,,,,
/home/pin_31_23/Desktop/Made-up modules/lab_10.irq.sv,1715064402,systemVerilog,,/home/pin_31_23/Desktop/periferal_units/periferal_units.srcs/sim_1/new/ps2_sb_ctrl.sv,,interrupt_controller,,,,,,,,
/home/pin_31_23/Desktop/Made-up modules/sys_clk_rst_gen.sv,1716293730,systemVerilog,,/home/pin_31_23/Desktop/periferal_units/periferal_units.srcs/sources_1/new/vga_sb_ctrl.sv,,sys_clk_rst_gen,,,,,,,,
/home/pin_31_23/Desktop/Made-up modules/vgachargen.sv,1716295905,systemVerilog,,/home/pin_31_23/Desktop/periferal_units/tb_riscv_unit.sv,,clk_divider;delay;index_generator;single_port_ro_bram;timing_generator;true_dual_port_rw_bram;vga_block;vgachargen,,,,,,,,
/home/pin_31_23/Desktop/Made-up modules/vgachargen_pkg.sv,1716294024,systemVerilog,/home/pin_31_23/Desktop/Made-up modules/vgachargen.sv,/home/pin_31_23/Desktop/Made-up modules/vgachargen.sv,,vgachargen_pkg,,,,,,,,
/home/pin_31_23/Desktop/PPD/PPD.srcs/sources_1/imports/new/alu_riscv.sv,1714067159,systemVerilog,,/home/pin_31_23/Desktop/opcodes/csr_pkg.sv,,alu_riscv,,,,,,,,
/home/pin_31_23/Desktop/PPD/PPD.srcs/sources_1/imports/new/instr_mem.sv,1716475336,systemVerilog,,/home/pin_31_23/Desktop/Made-up modules/lab_01.fulladder32.sv,,instr_mem,,,,,,,,
/home/pin_31_23/Desktop/PPD/PPD.srcs/sources_1/imports/new/rf_riscv.sv,1714066836,systemVerilog,,/home/pin_31_23/Desktop/periferal_units/periferal_units.srcs/sources_1/new/riscv_core.sv,,rf_riscv,,,,,,,,
/home/pin_31_23/Desktop/opcodes/alu_opcodes_pkg.sv,1713878487,systemVerilog,/home/pin_31_23/Desktop/PPD/PPD.srcs/sources_1/imports/new/alu_riscv.sv;/home/pin_31_23/Desktop/opcodes/riscv_pkg.sv,/home/pin_31_23/Desktop/PPD/PPD.srcs/sources_1/imports/new/alu_riscv.sv,,alu_opcodes_pkg,,,,,,,,
/home/pin_31_23/Desktop/opcodes/csr_pkg.sv,1713878481,systemVerilog,/home/pin_31_23/Desktop/opcodes/riscv_pkg.sv,/home/pin_31_23/Desktop/opcodes/riscv_pkg.sv,,csr_pkg,,,,,,,,
/home/pin_31_23/Desktop/opcodes/riscv_pkg.sv,1713878418,systemVerilog,/home/pin_31_23/Desktop/Made-up modules/lab_08.lsu.sv;/home/pin_31_23/decoder/decoder.srcs/sources_1/new/decoder_riscv.sv,/home/pin_31_23/decoder/decoder.srcs/sources_1/new/decoder_riscv.sv,,riscv_pkg,,,,,,,,
/home/pin_31_23/Desktop/periferal_units/periferal_units.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/pin_31_23/Desktop/periferal_units/periferal_units.srcs/sim_1/new/ps2_sb_ctrl.sv,1716476645,systemVerilog,,/home/pin_31_23/Desktop/PPD/PPD.srcs/sources_1/imports/new/rf_riscv.sv,,ps2_sb_ctrl,,,,,,,,
/home/pin_31_23/Desktop/periferal_units/periferal_units.srcs/sources_1/new/riscv_core.sv,1716474249,systemVerilog,,/home/pin_31_23/Desktop/periferal_units/periferal_units.srcs/sources_1/new/riscv_unit.sv,,riscv_core,,,,,,,,
/home/pin_31_23/Desktop/periferal_units/periferal_units.srcs/sources_1/new/riscv_unit.sv,1716474398,systemVerilog,,/home/pin_31_23/Desktop/Made-up modules/sys_clk_rst_gen.sv,,riscv_unit,,,,,,,,
/home/pin_31_23/Desktop/periferal_units/periferal_units.srcs/sources_1/new/vga_sb_ctrl.sv,1716472651,systemVerilog,,/home/pin_31_23/Desktop/Made-up modules/vgachargen_pkg.sv,,vga_sb_ctrl,,,,,,,,
/home/pin_31_23/Desktop/periferal_units/tb_riscv_unit.sv,1716401904,systemVerilog,,,,tb_riscv_unit,,,,,,,,
/home/pin_31_23/decoder/decoder.srcs/sources_1/new/decoder_riscv.sv,1715091585,systemVerilog,,/home/pin_31_23/Desktop/PPD/PPD.srcs/sources_1/imports/new/instr_mem.sv,,decoder_riscv,,,,,,,,
