/* Generated by Yosys 0.9 (git sha1 UNKNOWN, clang 12.0.0 -fPIC -Os) */

(* top =  1  *)
(* src = "to_verilog/risc_v_abs.v:1" *)
module risc_v_abs(CLK, RSTN, EN, loadValue, outMemData, inMemInstruction, outPC, MemWriteTOMem, MemReadTOMem, inMemDataAddress, inMemData);
  wire _00_;
  (* src = "to_verilog/risc_v_abs.v:31" *)
  wire [4:0] AddRd_ExMem;
  (* src = "to_verilog/risc_v_abs.v:2" *)
  input CLK;
  (* src = "to_verilog/risc_v_abs.v:4" *)
  input EN;
  (* src = "to_verilog/risc_v_abs.v:180" *)
  wire EN1;
  (* src = "to_verilog/risc_v_abs.v:55" *)
  wire ENIFIDINST;
  (* src = "to_verilog/risc_v_abs.v:55" *)
  wire ENPC;
  (* src = "to_verilog/risc_v_abs.v:21" *)
  wire EN_IF_ID_INST;
  (* src = "to_verilog/risc_v_abs.v:20" *)
  wire EN_IF_ID_PC;
  (* src = "to_verilog/risc_v_abs.v:19" *)
  wire EN_PC;
  (* src = "to_verilog/risc_v_abs.v:50" *)
  wire [31:0] ExMemAluResult;
  (* src = "to_verilog/risc_v_abs.v:89" *)
  wire ExMemRegWrite;
  (* src = "to_verilog/risc_v_abs.v:49" *)
  wire ExMem_MemReadStage3;
  (* src = "to_verilog/risc_v_abs.v:49" *)
  wire ExMem_MemWriteStage3;
  (* src = "to_verilog/risc_v_abs.v:50" *)
  wire [31:0] ExMem_ReadData2Bypass;
  (* src = "to_verilog/risc_v_abs.v:29" *)
  wire [31:0] MemInstructionPipe;
  (* src = "to_verilog/risc_v_abs.v:10" *)
  output MemReadTOMem;
  (* src = "to_verilog/risc_v_abs.v:26" *)
  wire MemRead_TOMem;
  (* src = "to_verilog/risc_v_abs.v:9" *)
  output MemWriteTOMem;
  (* src = "to_verilog/risc_v_abs.v:26" *)
  wire MemWrite_TOMem;
  (* src = "to_verilog/risc_v_abs.v:3" *)
  input RSTN;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:26" *)
  wire \Stage_1.CLK ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:28" *)
  wire \Stage_1.EN_PC ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:30" *)
  wire \Stage_1.EN_PIPE_Instruction ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:80|to_verilog/registerNbit.v:29" *)
  wire [29:0] \Stage_1.IF_ID_PC.a ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:80|to_verilog/registerNbit.v:26" *)
  wire \Stage_1.IF_ID_PC.clk ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:80|to_verilog/registerNbit.v:27" *)
  wire \Stage_1.IF_ID_PC.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:89|to_verilog/registerNbit.v:29" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \Stage_1.IF_ID_instruction.a ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:89|to_verilog/registerNbit.v:30" *)
  wire [31:0] \Stage_1.IF_ID_instruction.b ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:89|to_verilog/registerNbit.v:26" *)
  wire \Stage_1.IF_ID_instruction.clk ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:89|to_verilog/registerNbit.v:28" *)
  wire \Stage_1.IF_ID_instruction.enable ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:89|to_verilog/registerNbit.v:27" *)
  wire \Stage_1.IF_ID_instruction.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:34" *)
  wire [28:0] \Stage_1.Incrementer.connection ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29" *)
  wire \Stage_1.Incrementer.genSubBlock[10].subBlock.cout ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26" *)
  wire \Stage_1.Incrementer.genSubBlock[10].subBlock.in1 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27" *)
  wire \Stage_1.Incrementer.genSubBlock[10].subBlock.in2 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28" *)
  wire \Stage_1.Incrementer.genSubBlock[10].subBlock.res ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29" *)
  wire \Stage_1.Incrementer.genSubBlock[11].subBlock.cout ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26" *)
  wire \Stage_1.Incrementer.genSubBlock[11].subBlock.in1 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27" *)
  wire \Stage_1.Incrementer.genSubBlock[11].subBlock.in2 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28" *)
  wire \Stage_1.Incrementer.genSubBlock[11].subBlock.res ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29" *)
  wire \Stage_1.Incrementer.genSubBlock[12].subBlock.cout ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26" *)
  wire \Stage_1.Incrementer.genSubBlock[12].subBlock.in1 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27" *)
  wire \Stage_1.Incrementer.genSubBlock[12].subBlock.in2 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28" *)
  wire \Stage_1.Incrementer.genSubBlock[12].subBlock.res ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29" *)
  wire \Stage_1.Incrementer.genSubBlock[13].subBlock.cout ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26" *)
  wire \Stage_1.Incrementer.genSubBlock[13].subBlock.in1 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27" *)
  wire \Stage_1.Incrementer.genSubBlock[13].subBlock.in2 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28" *)
  wire \Stage_1.Incrementer.genSubBlock[13].subBlock.res ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29" *)
  wire \Stage_1.Incrementer.genSubBlock[14].subBlock.cout ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26" *)
  wire \Stage_1.Incrementer.genSubBlock[14].subBlock.in1 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27" *)
  wire \Stage_1.Incrementer.genSubBlock[14].subBlock.in2 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28" *)
  wire \Stage_1.Incrementer.genSubBlock[14].subBlock.res ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29" *)
  wire \Stage_1.Incrementer.genSubBlock[15].subBlock.cout ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26" *)
  wire \Stage_1.Incrementer.genSubBlock[15].subBlock.in1 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27" *)
  wire \Stage_1.Incrementer.genSubBlock[15].subBlock.in2 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28" *)
  wire \Stage_1.Incrementer.genSubBlock[15].subBlock.res ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29" *)
  wire \Stage_1.Incrementer.genSubBlock[16].subBlock.cout ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26" *)
  wire \Stage_1.Incrementer.genSubBlock[16].subBlock.in1 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27" *)
  wire \Stage_1.Incrementer.genSubBlock[16].subBlock.in2 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28" *)
  wire \Stage_1.Incrementer.genSubBlock[16].subBlock.res ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29" *)
  wire \Stage_1.Incrementer.genSubBlock[17].subBlock.cout ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26" *)
  wire \Stage_1.Incrementer.genSubBlock[17].subBlock.in1 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27" *)
  wire \Stage_1.Incrementer.genSubBlock[17].subBlock.in2 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28" *)
  wire \Stage_1.Incrementer.genSubBlock[17].subBlock.res ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29" *)
  wire \Stage_1.Incrementer.genSubBlock[18].subBlock.cout ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26" *)
  wire \Stage_1.Incrementer.genSubBlock[18].subBlock.in1 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27" *)
  wire \Stage_1.Incrementer.genSubBlock[18].subBlock.in2 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28" *)
  wire \Stage_1.Incrementer.genSubBlock[18].subBlock.res ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29" *)
  wire \Stage_1.Incrementer.genSubBlock[19].subBlock.cout ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26" *)
  wire \Stage_1.Incrementer.genSubBlock[19].subBlock.in1 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27" *)
  wire \Stage_1.Incrementer.genSubBlock[19].subBlock.in2 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28" *)
  wire \Stage_1.Incrementer.genSubBlock[19].subBlock.res ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29" *)
  wire \Stage_1.Incrementer.genSubBlock[1].subBlock.cout ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26" *)
  wire \Stage_1.Incrementer.genSubBlock[1].subBlock.in1 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27" *)
  wire \Stage_1.Incrementer.genSubBlock[1].subBlock.in2 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28" *)
  wire \Stage_1.Incrementer.genSubBlock[1].subBlock.res ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29" *)
  wire \Stage_1.Incrementer.genSubBlock[20].subBlock.cout ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26" *)
  wire \Stage_1.Incrementer.genSubBlock[20].subBlock.in1 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27" *)
  wire \Stage_1.Incrementer.genSubBlock[20].subBlock.in2 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28" *)
  wire \Stage_1.Incrementer.genSubBlock[20].subBlock.res ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29" *)
  wire \Stage_1.Incrementer.genSubBlock[21].subBlock.cout ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26" *)
  wire \Stage_1.Incrementer.genSubBlock[21].subBlock.in1 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27" *)
  wire \Stage_1.Incrementer.genSubBlock[21].subBlock.in2 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28" *)
  wire \Stage_1.Incrementer.genSubBlock[21].subBlock.res ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29" *)
  wire \Stage_1.Incrementer.genSubBlock[22].subBlock.cout ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26" *)
  wire \Stage_1.Incrementer.genSubBlock[22].subBlock.in1 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27" *)
  wire \Stage_1.Incrementer.genSubBlock[22].subBlock.in2 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28" *)
  wire \Stage_1.Incrementer.genSubBlock[22].subBlock.res ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29" *)
  wire \Stage_1.Incrementer.genSubBlock[23].subBlock.cout ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26" *)
  wire \Stage_1.Incrementer.genSubBlock[23].subBlock.in1 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27" *)
  wire \Stage_1.Incrementer.genSubBlock[23].subBlock.in2 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28" *)
  wire \Stage_1.Incrementer.genSubBlock[23].subBlock.res ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29" *)
  wire \Stage_1.Incrementer.genSubBlock[24].subBlock.cout ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26" *)
  wire \Stage_1.Incrementer.genSubBlock[24].subBlock.in1 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27" *)
  wire \Stage_1.Incrementer.genSubBlock[24].subBlock.in2 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28" *)
  wire \Stage_1.Incrementer.genSubBlock[24].subBlock.res ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29" *)
  wire \Stage_1.Incrementer.genSubBlock[25].subBlock.cout ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26" *)
  wire \Stage_1.Incrementer.genSubBlock[25].subBlock.in1 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27" *)
  wire \Stage_1.Incrementer.genSubBlock[25].subBlock.in2 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28" *)
  wire \Stage_1.Incrementer.genSubBlock[25].subBlock.res ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29" *)
  wire \Stage_1.Incrementer.genSubBlock[26].subBlock.cout ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26" *)
  wire \Stage_1.Incrementer.genSubBlock[26].subBlock.in1 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27" *)
  wire \Stage_1.Incrementer.genSubBlock[26].subBlock.in2 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28" *)
  wire \Stage_1.Incrementer.genSubBlock[26].subBlock.res ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29" *)
  wire \Stage_1.Incrementer.genSubBlock[27].subBlock.cout ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26" *)
  wire \Stage_1.Incrementer.genSubBlock[27].subBlock.in1 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27" *)
  wire \Stage_1.Incrementer.genSubBlock[27].subBlock.in2 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28" *)
  wire \Stage_1.Incrementer.genSubBlock[27].subBlock.res ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29" *)
  wire \Stage_1.Incrementer.genSubBlock[28].subBlock.cout ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26" *)
  wire \Stage_1.Incrementer.genSubBlock[28].subBlock.in1 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27" *)
  wire \Stage_1.Incrementer.genSubBlock[28].subBlock.in2 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28" *)
  wire \Stage_1.Incrementer.genSubBlock[28].subBlock.res ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29" *)
  wire \Stage_1.Incrementer.genSubBlock[2].subBlock.cout ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26" *)
  wire \Stage_1.Incrementer.genSubBlock[2].subBlock.in1 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27" *)
  wire \Stage_1.Incrementer.genSubBlock[2].subBlock.in2 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28" *)
  wire \Stage_1.Incrementer.genSubBlock[2].subBlock.res ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29" *)
  wire \Stage_1.Incrementer.genSubBlock[3].subBlock.cout ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26" *)
  wire \Stage_1.Incrementer.genSubBlock[3].subBlock.in1 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27" *)
  wire \Stage_1.Incrementer.genSubBlock[3].subBlock.in2 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28" *)
  wire \Stage_1.Incrementer.genSubBlock[3].subBlock.res ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29" *)
  wire \Stage_1.Incrementer.genSubBlock[4].subBlock.cout ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26" *)
  wire \Stage_1.Incrementer.genSubBlock[4].subBlock.in1 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27" *)
  wire \Stage_1.Incrementer.genSubBlock[4].subBlock.in2 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28" *)
  wire \Stage_1.Incrementer.genSubBlock[4].subBlock.res ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29" *)
  wire \Stage_1.Incrementer.genSubBlock[5].subBlock.cout ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26" *)
  wire \Stage_1.Incrementer.genSubBlock[5].subBlock.in1 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27" *)
  wire \Stage_1.Incrementer.genSubBlock[5].subBlock.in2 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28" *)
  wire \Stage_1.Incrementer.genSubBlock[5].subBlock.res ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29" *)
  wire \Stage_1.Incrementer.genSubBlock[6].subBlock.cout ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26" *)
  wire \Stage_1.Incrementer.genSubBlock[6].subBlock.in1 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27" *)
  wire \Stage_1.Incrementer.genSubBlock[6].subBlock.in2 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28" *)
  wire \Stage_1.Incrementer.genSubBlock[6].subBlock.res ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29" *)
  wire \Stage_1.Incrementer.genSubBlock[7].subBlock.cout ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26" *)
  wire \Stage_1.Incrementer.genSubBlock[7].subBlock.in1 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27" *)
  wire \Stage_1.Incrementer.genSubBlock[7].subBlock.in2 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28" *)
  wire \Stage_1.Incrementer.genSubBlock[7].subBlock.res ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29" *)
  wire \Stage_1.Incrementer.genSubBlock[8].subBlock.cout ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26" *)
  wire \Stage_1.Incrementer.genSubBlock[8].subBlock.in1 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27" *)
  wire \Stage_1.Incrementer.genSubBlock[8].subBlock.in2 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28" *)
  wire \Stage_1.Incrementer.genSubBlock[8].subBlock.res ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:29" *)
  wire \Stage_1.Incrementer.genSubBlock[9].subBlock.cout ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:26" *)
  wire \Stage_1.Incrementer.genSubBlock[9].subBlock.in1 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:27" *)
  wire \Stage_1.Incrementer.genSubBlock[9].subBlock.in2 ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:40|to_verilog/incrementerSubBlock.v:28" *)
  wire \Stage_1.Incrementer.genSubBlock[9].subBlock.res ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:74|to_verilog/incrementerBlock.v:26" *)
  wire [29:0] \Stage_1.Incrementer.in1 ;
  wire [1:0] \Stage_1.Incrementer.res ;
  wire [1:0] \Stage_1.Mux.A ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:66|to_verilog/mux2to1Nbit.v:27" *)
  wire [29:0] \Stage_1.Mux.B ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:66|to_verilog/mux2to1Nbit.v:38" *)
  wire \Stage_1.Mux.S ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:66|to_verilog/mux2to1Nbit.v:29" *)
  wire [29:0] \Stage_1.Mux.Z ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:66|to_verilog/mux2to1Nbit.v:28" *)
  wire \Stage_1.Mux.s ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:30" *)
  wire [29:0] \Stage_1.ProgramCounter.a ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:31" *)
  wire [29:0] \Stage_1.ProgramCounter.b ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:26" *)
  wire \Stage_1.ProgramCounter.clk ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:28" *)
  wire \Stage_1.ProgramCounter.enable ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:29" *)
  wire [29:0] \Stage_1.ProgramCounter.loadValue ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:27" *)
  wire \Stage_1.ProgramCounter.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:27" *)
  wire \Stage_1.RSTN ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:32" *)
  wire [29:0] \Stage_1.loadValue ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:33" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \Stage_1.outMemInstruction ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:36" *)
  wire [31:0] \Stage_1.outMemInstructionPipe ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:35" *)
  wire [31:0] \Stage_1.outPC ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:52" *)
  wire [29:0] \Stage_1.out_PC ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:77" *)
  wire \Stage_1.out_pc ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:31" *)
  wire \Stage_1.selJump ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:34" *)
  wire [29:0] \Stage_1.targetAddJump ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:51" *)
  wire [29:0] \Stage_1.targetAddPC ;
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:49" *)
  wire [29:0] \Stage_1.targetAddress ;
  wire [1:0] \Stage_1.targetAddressSeq ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:38" *)
  wire [4:0] \Stage_2.AddRD_ExMem ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:26" *)
  wire \Stage_2.CLK ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:136|to_verilog/Comparator_Nbit.v:26" *)
  wire [31:0] \Stage_2.ComparatorBlock.RdAdd ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:136|to_verilog/Comparator_Nbit.v:27" *)
  wire [31:0] \Stage_2.ComparatorBlock.RsAdd ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:136|to_verilog/Comparator_Nbit.v:28" *)
  wire \Stage_2.ComparatorBlock.equality ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:217|to_verilog/ControlUnit.v:43" *)
  wire \Stage_2.ControlUnitBlock.branch ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:217|to_verilog/ControlUnit.v:27" *)
  wire [2:0] \Stage_2.ControlUnitBlock.func3 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:217|to_verilog/ControlUnit.v:28" *)
  wire [6:0] \Stage_2.ControlUnitBlock.func7 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:217|to_verilog/ControlUnit.v:86" *)
  wire \Stage_2.ControlUnitBlock.jal_ok ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:217|to_verilog/ControlUnit.v:26" *)
  wire [6:0] \Stage_2.ControlUnitBlock.opcode ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:217|to_verilog/ControlUnit.v:29" *)
  wire \Stage_2.ControlUnitBlock.zero ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:28" *)
  wire \Stage_2.EN ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:101" *)
  wire \Stage_2.EN_AddRD ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:101" *)
  wire \Stage_2.EN_AddRS1 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:101" *)
  wire \Stage_2.EN_AddRS2 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:101" *)
  wire \Stage_2.EN_EX ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:55" *)
  wire \Stage_2.EN_IF_ID_INST ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:54" *)
  wire \Stage_2.EN_IF_ID_PC ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:101" *)
  wire \Stage_2.EN_Imm ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:101" *)
  wire \Stage_2.EN_MEM ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:56" *)
  wire \Stage_2.EN_PC ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:101" *)
  wire \Stage_2.EN_RS1 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:101" *)
  wire \Stage_2.EN_RS2 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:101" *)
  wire \Stage_2.EN_WB ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:41" *)
  wire [4:0] \Stage_2.HazardDetectorBlock.ADD1 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:42" *)
  wire [4:0] \Stage_2.HazardDetectorBlock.ADD2 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:44" *)
  wire [4:0] \Stage_2.HazardDetectorBlock.EX_MEM_ADDRD ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:27" *)
  wire \Stage_2.HazardDetectorBlock.EX_MEM_RegWrite ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:43" *)
  wire [4:0] \Stage_2.HazardDetectorBlock.ID_EX_ADDRD ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:26" *)
  wire \Stage_2.HazardDetectorBlock.ID_EX_RegWrite ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:48" *)
  wire \Stage_2.HazardDetectorBlock.IF_ID_INSTenable ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:47" *)
  wire \Stage_2.HazardDetectorBlock.IF_ID_PCenable ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:28" *)
  wire \Stage_2.HazardDetectorBlock.MEM_WB_RegWrite ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:46" *)
  wire \Stage_2.HazardDetectorBlock.Mux_control ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:49" *)
  wire \Stage_2.HazardDetectorBlock.PC_enable ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55" *)
  wire \Stage_2.HazardDetectorBlock.bobbleLW ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55" *)
  wire \Stage_2.HazardDetectorBlock.bobble_1 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55" *)
  wire \Stage_2.HazardDetectorBlock.bobble_2 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55" *)
  wire \Stage_2.HazardDetectorBlock.bobble_3 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55" *)
  wire \Stage_2.HazardDetectorBlock.bobbleout ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:39" *)
  wire \Stage_2.HazardDetectorBlock.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:57|to_verilog/Comparator_Nbit.v:26" *)
  wire [4:0] \Stage_2.HazardDetectorBlock.comp1.RdAdd ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:57|to_verilog/Comparator_Nbit.v:27" *)
  wire [4:0] \Stage_2.HazardDetectorBlock.comp1.RsAdd ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:57|to_verilog/Comparator_Nbit.v:28" *)
  wire \Stage_2.HazardDetectorBlock.comp1.equality ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:75|to_verilog/Comparator_Nbit.v:26" *)
  wire [4:0] \Stage_2.HazardDetectorBlock.comp1_2.RdAdd ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:75|to_verilog/Comparator_Nbit.v:27" *)
  wire [4:0] \Stage_2.HazardDetectorBlock.comp1_2.RsAdd ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:75|to_verilog/Comparator_Nbit.v:28" *)
  wire \Stage_2.HazardDetectorBlock.comp1_2.equality ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:91|to_verilog/Comparator_Nbit.v:27" *)
  wire [4:0] \Stage_2.HazardDetectorBlock.comp1_3.RsAdd ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:64|to_verilog/Comparator_Nbit.v:26" *)
  wire [4:0] \Stage_2.HazardDetectorBlock.comp2.RdAdd ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:64|to_verilog/Comparator_Nbit.v:27" *)
  wire [4:0] \Stage_2.HazardDetectorBlock.comp2.RsAdd ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:64|to_verilog/Comparator_Nbit.v:28" *)
  wire \Stage_2.HazardDetectorBlock.comp2.equality ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:82|to_verilog/Comparator_Nbit.v:26" *)
  wire [4:0] \Stage_2.HazardDetectorBlock.comp2_2.RdAdd ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:82|to_verilog/Comparator_Nbit.v:27" *)
  wire [4:0] \Stage_2.HazardDetectorBlock.comp2_2.RsAdd ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:82|to_verilog/Comparator_Nbit.v:28" *)
  wire \Stage_2.HazardDetectorBlock.comp2_2.equality ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:98|to_verilog/Comparator_Nbit.v:27" *)
  wire [4:0] \Stage_2.HazardDetectorBlock.comp2_3.RsAdd ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:130|to_verilog/ff_en.v:26" *)
  wire \Stage_2.HazardDetectorBlock.ffLW.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:130|to_verilog/ff_en.v:28" *)
  wire \Stage_2.HazardDetectorBlock.ffLW.en ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:130|to_verilog/ff_en.v:27" *)
  wire \Stage_2.HazardDetectorBlock.ffLW.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:120|to_verilog/ff_en.v:29" *)
  wire \Stage_2.HazardDetectorBlock.ffbobble2.a ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:120|to_verilog/ff_en.v:26" *)
  wire \Stage_2.HazardDetectorBlock.ffbobble2.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:120|to_verilog/ff_en.v:28" *)
  wire \Stage_2.HazardDetectorBlock.ffbobble2.en ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:120|to_verilog/ff_en.v:27" *)
  wire \Stage_2.HazardDetectorBlock.ffbobble2.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55" *)
  wire \Stage_2.HazardDetectorBlock.ffbobble2input ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:109|to_verilog/ff_en.v:29" *)
  wire \Stage_2.HazardDetectorBlock.ffbobble3.a ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:109|to_verilog/ff_en.v:30" *)
  wire \Stage_2.HazardDetectorBlock.ffbobble3.b ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:109|to_verilog/ff_en.v:26" *)
  wire \Stage_2.HazardDetectorBlock.ffbobble3.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:109|to_verilog/ff_en.v:28" *)
  wire \Stage_2.HazardDetectorBlock.ffbobble3.en ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:109|to_verilog/ff_en.v:27" *)
  wire \Stage_2.HazardDetectorBlock.ffbobble3.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55" *)
  wire \Stage_2.HazardDetectorBlock.ffbobble3_out ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:29" *)
  wire \Stage_2.HazardDetectorBlock.instBEQ ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55" *)
  wire \Stage_2.HazardDetectorBlock.outadd2 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55" *)
  wire \Stage_2.HazardDetectorBlock.outadd2_2 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55" *)
  wire \Stage_2.HazardDetectorBlock.outcomp1 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55" *)
  wire \Stage_2.HazardDetectorBlock.outcomp1_2 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55" *)
  wire \Stage_2.HazardDetectorBlock.outcomp2 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55" *)
  wire \Stage_2.HazardDetectorBlock.outcomp2_2 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:40" *)
  wire \Stage_2.HazardDetectorBlock.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55" *)
  wire \Stage_2.HazardDetectorBlock.same_reg ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55" *)
  wire \Stage_2.HazardDetectorBlock.same_reg_2 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:247|to_verilog/HazardDetector.v:55" *)
  wire \Stage_2.HazardDetectorBlock.verify_Add2 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:301|to_verilog/registerNbit.v:29" *)
  wire [4:0] \Stage_2.ID_EX_AddRS1.a ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:301|to_verilog/registerNbit.v:26" *)
  wire \Stage_2.ID_EX_AddRS1.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:301|to_verilog/registerNbit.v:28" *)
  wire \Stage_2.ID_EX_AddRS1.enable ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:301|to_verilog/registerNbit.v:27" *)
  wire \Stage_2.ID_EX_AddRS1.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:353|to_verilog/registerNbit.v:26" *)
  wire \Stage_2.ID_EX_AluOP.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:353|to_verilog/registerNbit.v:28" *)
  wire \Stage_2.ID_EX_AluOP.enable ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:353|to_verilog/registerNbit.v:27" *)
  wire \Stage_2.ID_EX_AluOP.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:346|to_verilog/ff_en.v:26" *)
  wire \Stage_2.ID_EX_AluSrc.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:346|to_verilog/ff_en.v:28" *)
  wire \Stage_2.ID_EX_AluSrc.en ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:346|to_verilog/ff_en.v:27" *)
  wire \Stage_2.ID_EX_AluSrc.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:319|to_verilog/registerNbit.v:29" *)
  wire [31:0] \Stage_2.ID_EX_Imm.a ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:319|to_verilog/registerNbit.v:26" *)
  wire \Stage_2.ID_EX_Imm.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:319|to_verilog/registerNbit.v:28" *)
  wire \Stage_2.ID_EX_Imm.enable ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:319|to_verilog/registerNbit.v:27" *)
  wire \Stage_2.ID_EX_Imm.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:369|to_verilog/ff_en.v:26" *)
  wire \Stage_2.ID_EX_MemRD.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:369|to_verilog/ff_en.v:28" *)
  wire \Stage_2.ID_EX_MemRD.en ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:369|to_verilog/ff_en.v:27" *)
  wire \Stage_2.ID_EX_MemRD.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:376|to_verilog/ff_en.v:26" *)
  wire \Stage_2.ID_EX_MemToReg.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:376|to_verilog/ff_en.v:28" *)
  wire \Stage_2.ID_EX_MemToReg.en ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:376|to_verilog/ff_en.v:27" *)
  wire \Stage_2.ID_EX_MemToReg.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:362|to_verilog/ff_en.v:26" *)
  wire \Stage_2.ID_EX_MemWR.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:362|to_verilog/ff_en.v:28" *)
  wire \Stage_2.ID_EX_MemWR.en ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:362|to_verilog/ff_en.v:27" *)
  wire \Stage_2.ID_EX_MemWR.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:337|to_verilog/registerNbit.v:26" *)
  wire \Stage_2.ID_EX_RS1.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:337|to_verilog/registerNbit.v:28" *)
  wire \Stage_2.ID_EX_RS1.enable ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:337|to_verilog/registerNbit.v:27" *)
  wire \Stage_2.ID_EX_RS1.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:383|to_verilog/ff_en.v:26" *)
  wire \Stage_2.ID_EX_RegWR.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:383|to_verilog/ff_en.v:28" *)
  wire \Stage_2.ID_EX_RegWR.en ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:383|to_verilog/ff_en.v:27" *)
  wire \Stage_2.ID_EX_RegWR.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:145|to_verilog/ImmediateGenerator.v:35" *)
  wire \Stage_2.ImmediateBlock.BEQ ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:145|to_verilog/ImmediateGenerator.v:40" *)
  wire [31:0] \Stage_2.ImmediateBlock.Immediate ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:145|to_verilog/ImmediateGenerator.v:54" *)
  wire [3:0] \Stage_2.ImmediateBlock.inst11_8 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:145|to_verilog/ImmediateGenerator.v:52" *)
  wire [7:0] \Stage_2.ImmediateBlock.inst19_12 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:145|to_verilog/ImmediateGenerator.v:51" *)
  wire \Stage_2.ImmediateBlock.inst20 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:145|to_verilog/ImmediateGenerator.v:54" *)
  wire [3:0] \Stage_2.ImmediateBlock.inst24_21 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:145|to_verilog/ImmediateGenerator.v:53" *)
  wire [5:0] \Stage_2.ImmediateBlock.inst30_25 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:145|to_verilog/ImmediateGenerator.v:50" *)
  wire [11:0] \Stage_2.ImmediateBlock.inst31_20 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:145|to_verilog/ImmediateGenerator.v:50" *)
  wire [11:0] \Stage_2.ImmediateBlock.inst31exp11 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:145|to_verilog/ImmediateGenerator.v:52" *)
  wire [7:0] \Stage_2.ImmediateBlock.inst31exp8 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:145|to_verilog/ImmediateGenerator.v:51" *)
  wire \Stage_2.ImmediateBlock.inst7 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:145|to_verilog/ImmediateGenerator.v:39" *)
  wire [31:0] \Stage_2.ImmediateBlock.instruction ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:29" *)
  wire [31:0] \Stage_2.MemInstructionPipe ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:188|to_verilog/mux2to1Nbit.v:26" *)
  wire [4:0] \Stage_2.MuxIn1Reg.A ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:188|to_verilog/mux2to1Nbit.v:27" *)
  wire [4:0] \Stage_2.MuxIn1Reg.B ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:208|to_verilog/mux2to1Nbit.v:26" *)
  wire [31:0] \Stage_2.MuxRS1.A ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:208|to_verilog/mux2to1Nbit.v:27" *)
  wire [31:0] \Stage_2.MuxRS1.B ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:172" *)
  wire \Stage_2.PCPIPE ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:99" *)
  wire [31:0] \Stage_2.PC_Pipe ;
  wire \Stage_2.PC_Pipe_s ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:70" *)
  wire [31:0] \Stage_2.RS1 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:70" *)
  wire [31:0] \Stage_2.RS2 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:27" *)
  wire \Stage_2.RSTN ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:341|to_verilog/mux32to1.v:72|to_verilog/mux_8_to_1.v:34" *)
  wire [2:0] \Stage_2.RegisterBlock.MUX1.Mux1.SEL ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:341|to_verilog/mux32to1.v:86|to_verilog/mux_8_to_1.v:34" *)
  wire [2:0] \Stage_2.RegisterBlock.MUX1.Mux2.SEL ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:341|to_verilog/mux32to1.v:100|to_verilog/mux_8_to_1.v:34" *)
  wire [2:0] \Stage_2.RegisterBlock.MUX1.Mux3.SEL ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:341|to_verilog/mux32to1.v:114|to_verilog/mux_8_to_1.v:34" *)
  wire [2:0] \Stage_2.RegisterBlock.MUX1.Mux4.SEL ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:341|to_verilog/mux32to1.v:128|to_verilog/mux4to1.v:30" *)
  wire [1:0] \Stage_2.RegisterBlock.MUX1.Muxfin.S ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:341|to_verilog/mux32to1.v:128|to_verilog/mux4to1.v:31" *)
  wire [31:0] \Stage_2.RegisterBlock.MUX1.Muxfin.Z ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:341|to_verilog/mux32to1.v:66" *)
  wire [2:0] \Stage_2.RegisterBlock.MUX1.SEL1 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:341|to_verilog/mux32to1.v:67" *)
  wire [1:0] \Stage_2.RegisterBlock.MUX1.SEL2 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:341|to_verilog/mux32to1.v:59" *)
  wire [31:0] \Stage_2.RegisterBlock.MUX1.Y ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:377|to_verilog/mux32to1.v:72|to_verilog/mux_8_to_1.v:34" *)
  wire [2:0] \Stage_2.RegisterBlock.MUX2.Mux1.SEL ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:377|to_verilog/mux32to1.v:86|to_verilog/mux_8_to_1.v:34" *)
  wire [2:0] \Stage_2.RegisterBlock.MUX2.Mux2.SEL ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:377|to_verilog/mux32to1.v:100|to_verilog/mux_8_to_1.v:34" *)
  wire [2:0] \Stage_2.RegisterBlock.MUX2.Mux3.SEL ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:377|to_verilog/mux32to1.v:114|to_verilog/mux_8_to_1.v:34" *)
  wire [2:0] \Stage_2.RegisterBlock.MUX2.Mux4.SEL ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:377|to_verilog/mux32to1.v:128|to_verilog/mux4to1.v:30" *)
  wire [1:0] \Stage_2.RegisterBlock.MUX2.Muxfin.S ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:377|to_verilog/mux32to1.v:128|to_verilog/mux4to1.v:31" *)
  wire [31:0] \Stage_2.RegisterBlock.MUX2.Muxfin.Z ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:377|to_verilog/mux32to1.v:66" *)
  wire [2:0] \Stage_2.RegisterBlock.MUX2.SEL1 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:377|to_verilog/mux32to1.v:67" *)
  wire [1:0] \Stage_2.RegisterBlock.MUX2.SEL2 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:377|to_verilog/mux32to1.v:58" *)
  wire [4:0] \Stage_2.RegisterBlock.MUX2.Sel ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:377|to_verilog/mux32to1.v:59" *)
  wire [31:0] \Stage_2.RegisterBlock.MUX2.Y ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:51|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG0.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:51|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG0.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:60|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG1.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:60|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG1.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:142|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG10.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:142|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG10.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:151|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG11.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:151|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG11.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:160|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG12.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:160|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG12.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:169|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG13.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:169|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG13.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:178|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG14.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:178|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG14.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:187|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG15.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:187|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG15.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:196|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG16.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:196|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG16.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:205|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG17.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:205|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG17.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:214|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG18.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:214|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG18.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:223|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG19.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:223|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG19.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:70|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG2.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:70|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG2.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:232|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG20.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:232|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG20.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:241|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG21.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:241|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG21.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:250|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG22.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:250|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG22.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:259|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG23.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:259|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG23.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:268|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG24.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:268|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG24.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:277|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG25.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:277|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG25.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:286|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG26.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:286|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG26.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:295|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG27.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:295|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG27.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:304|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG28.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:304|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG28.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:313|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG29.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:313|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG29.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:79|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG3.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:79|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG3.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:322|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG30.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:322|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG30.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:331|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG31.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:331|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG31.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:88|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG4.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:88|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG4.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:97|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG5.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:97|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG5.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:106|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG6.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:106|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG6.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:115|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG7.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:115|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG7.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:124|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG8.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:124|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG8.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:133|to_verilog/register_nbit_clock_n.v:26" *)
  wire \Stage_2.RegisterBlock.REG9.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:133|to_verilog/register_nbit_clock_n.v:27" *)
  wire \Stage_2.RegisterBlock.REG9.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:30" *)
  wire [4:0] \Stage_2.RegisterBlock.ReadRS2 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:33" *)
  wire [31:0] \Stage_2.RegisterBlock.Readdata1 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:34" *)
  wire [31:0] \Stage_2.RegisterBlock.Readdata2 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:26" *)
  wire \Stage_2.RegisterBlock.clk ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:196|to_verilog/register_32_mainblock.v:27" *)
  wire \Stage_2.RegisterBlock.rst_n ;
  wire \Stage_2.adderBlock.IN1 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:178|to_verilog/adderSubNbit.v:27" *)
  wire [29:0] \Stage_2.adderBlock.IN2 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:178|to_verilog/adderSubNbit.v:28" *)
  wire [29:0] \Stage_2.adderBlock.SUM ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:122|to_verilog/andBlock.v:26" *)
  wire [31:0] \Stage_2.andBlockEqRs1.IN1 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:122|to_verilog/andBlock.v:27" *)
  wire [31:0] \Stage_2.andBlockEqRs1.IN2 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:122|to_verilog/andBlock.v:28" *)
  wire [31:0] \Stage_2.andBlockEqRs1.RES ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:129|to_verilog/andBlock.v:26" *)
  wire [31:0] \Stage_2.andBlockEqRs2.IN1 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:129|to_verilog/andBlock.v:27" *)
  wire [31:0] \Stage_2.andBlockEqRs2.IN2 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:129|to_verilog/andBlock.v:28" *)
  wire [31:0] \Stage_2.andBlockEqRs2.RES ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:162|to_verilog/andBlock.v:26" *)
  wire [29:0] \Stage_2.andBlockJumpA.IN1 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:162|to_verilog/andBlock.v:27" *)
  wire [29:0] \Stage_2.andBlockJumpA.IN2 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:162|to_verilog/andBlock.v:28" *)
  wire [29:0] \Stage_2.andBlockJumpA.RES ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:169|to_verilog/andBlock.v:26" *)
  wire [29:0] \Stage_2.andBlockJumpB.IN1 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:169|to_verilog/andBlock.v:27" *)
  wire [29:0] \Stage_2.andBlockJumpB.IN2 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:169|to_verilog/andBlock.v:28" *)
  wire [29:0] \Stage_2.andBlockJumpB.RES ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:108" *)
  wire \Stage_2.beqOK ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:87" *)
  wire \Stage_2.branch ;
  wire [3:0] \Stage_2.controlSignals ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:274" *)
  wire \Stage_2.en ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:102" *)
  wire \Stage_2.en_Eq ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:102" *)
  wire \Stage_2.en_jump ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:103" *)
  wire [29:0] \Stage_2.en_jump_a ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:103" *)
  wire [29:0] \Stage_2.en_jump_b ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:104" *)
  wire [31:0] \Stage_2.en_xor_rs1 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:104" *)
  wire [31:0] \Stage_2.en_xor_rs2 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:83" *)
  wire [31:0] \Stage_2.immediateValue ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:84" *)
  wire [29:0] \Stage_2.immediate_Value ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:103" *)
  wire [29:0] \Stage_2.in_en_A ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:103" *)
  wire [29:0] \Stage_2.in_en_B ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:104" *)
  wire [31:0] \Stage_2.in_en_rs1 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:104" *)
  wire [31:0] \Stage_2.in_en_rs2 ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:102" *)
  wire \Stage_2.mux_Control ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:97" *)
  wire [4:0] \Stage_2.outAddRDIdEx ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:246" *)
  wire \Stage_2.outAddRD_IdEx ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:42" *)
  wire [4:0] \Stage_2.outAddRd_IdEx ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:46" *)
  wire [31:0] \Stage_2.outDataRs2_IdEx ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:41" *)
  wire [31:0] \Stage_2.outMux ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:69" *)
  wire \Stage_2.outXor ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:36" *)
  wire \Stage_2.regWR_ExMem ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:37" *)
  wire \Stage_2.regWR_IdEx ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:250" *)
  wire \Stage_2.regWr_MemWb ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:39" *)
  wire \Stage_2.selJump ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:40" *)
  wire [29:0] \Stage_2.targetAddJump ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:85" *)
  wire [29:0] \Stage_2.target_AddJump ;
  (* src = "to_verilog/risc_v_abs.v:75|to_verilog/stage2.v:69" *)
  wire \Stage_2.zero ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:145" *)
  wire \Stage_3.AluResult ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:163|to_verilog/ff_en.v:30" *)
  wire \Stage_3.ExMemFFMemRead.b ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:163|to_verilog/ff_en.v:26" *)
  wire \Stage_3.ExMemFFMemRead.clk ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:163|to_verilog/ff_en.v:28" *)
  wire \Stage_3.ExMemFFMemRead.en ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:163|to_verilog/ff_en.v:27" *)
  wire \Stage_3.ExMemFFMemRead.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:156|to_verilog/ff_en.v:29" *)
  wire \Stage_3.ExMemFFMemWrite.a ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:156|to_verilog/ff_en.v:30" *)
  wire \Stage_3.ExMemFFMemWrite.b ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:156|to_verilog/ff_en.v:26" *)
  wire \Stage_3.ExMemFFMemWrite.clk ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:156|to_verilog/ff_en.v:28" *)
  wire \Stage_3.ExMemFFMemWrite.en ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:156|to_verilog/ff_en.v:27" *)
  wire \Stage_3.ExMemFFMemWrite.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:170|to_verilog/ff_en.v:26" *)
  wire \Stage_3.ExMemFFMemtoReg.clk ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:170|to_verilog/ff_en.v:28" *)
  wire \Stage_3.ExMemFFMemtoReg.en ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:170|to_verilog/ff_en.v:27" *)
  wire \Stage_3.ExMemFFMemtoReg.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:29" *)
  wire [31:0] \Stage_3.ExMemRegAluRes.a ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:30" *)
  wire [31:0] \Stage_3.ExMemRegAluRes.b ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:26" *)
  wire \Stage_3.ExMemRegAluRes.clk ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:28" *)
  wire \Stage_3.ExMemRegAluRes.enable ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:27" *)
  wire \Stage_3.ExMemRegAluRes.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:121|to_verilog/registerNbit.v:29" *)
  wire [4:0] \Stage_3.ExMemRegRdAdd.a ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:121|to_verilog/registerNbit.v:26" *)
  wire \Stage_3.ExMemRegRdAdd.clk ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:121|to_verilog/registerNbit.v:28" *)
  wire \Stage_3.ExMemRegRdAdd.enable ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:121|to_verilog/registerNbit.v:27" *)
  wire \Stage_3.ExMemRegRdAdd.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:29" *)
  wire [31:0] \Stage_3.ExMemRegRs2Bypass.a ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:30" *)
  wire [31:0] \Stage_3.ExMemRegRs2Bypass.b ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:26" *)
  wire \Stage_3.ExMemRegRs2Bypass.clk ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:28" *)
  wire \Stage_3.ExMemRegRs2Bypass.enable ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:27" *)
  wire \Stage_3.ExMemRegRs2Bypass.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:56" *)
  wire [31:0] \Stage_3.ExMem_AluResult_Stage3 ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:45" *)
  wire [31:0] \Stage_3.ExMem_AluResult_Stage4 ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:53" *)
  wire \Stage_3.ExMem_MemReadStage3 ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:54" *)
  wire \Stage_3.ExMem_MemWriteStage3 ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:50" *)
  wire [4:0] \Stage_3.ExMem_RdAddStage4 ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:57" *)
  wire [31:0] \Stage_3.ExMem_ReadData2Bypass ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:46" *)
  wire [31:0] \Stage_3.FinalMuxResult ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:160" *)
  wire \Stage_3.IdEx_Memwrite ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:49" *)
  wire [4:0] \Stage_3.IdEx_RdAdd ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:43" *)
  wire [31:0] \Stage_3.IdEx_ReadData2 ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:32" *)
  wire \Stage_3.clk ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:36" *)
  wire \Stage_3.en_ALUres ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:38" *)
  wire \Stage_3.en_MemRead ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:39" *)
  wire \Stage_3.en_MemWrite ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:40" *)
  wire \Stage_3.en_MemtoReg ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:35" *)
  wire \Stage_3.en_RS2bypass ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:34" *)
  wire \Stage_3.en_RdAdd ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:37" *)
  wire \Stage_3.en_RegWrite ;
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:33" *)
  wire \Stage_3.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:98|to_verilog/ff_en.v:26" *)
  wire \Stage_4.ExMemFFMemTOReg.clk ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:98|to_verilog/ff_en.v:28" *)
  wire \Stage_4.ExMemFFMemTOReg.en ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:98|to_verilog/ff_en.v:27" *)
  wire \Stage_4.ExMemFFMemTOReg.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:90|to_verilog/ff_en.v:26" *)
  wire \Stage_4.ExMemFFRegWrite.clk ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:90|to_verilog/ff_en.v:28" *)
  wire \Stage_4.ExMemFFRegWrite.en ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:90|to_verilog/ff_en.v:27" *)
  wire \Stage_4.ExMemFFRegWrite.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:81|to_verilog/registerNbit.v:29" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \Stage_4.ExMemRegReadDataMem.a ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:81|to_verilog/registerNbit.v:26" *)
  wire \Stage_4.ExMemRegReadDataMem.clk ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:81|to_verilog/registerNbit.v:28" *)
  wire \Stage_4.ExMemRegReadDataMem.enable ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:81|to_verilog/registerNbit.v:27" *)
  wire \Stage_4.ExMemRegReadDataMem.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:37" *)
  wire [31:0] \Stage_4.ExMem_AluResBypass ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:28" *)
  wire \Stage_4.ExMem_MemRead ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:29" *)
  wire \Stage_4.ExMem_MemWrite ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:39" *)
  wire [4:0] \Stage_4.ExMem_RdAdd ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:38" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \Stage_4.FromMem_ReadDataMem ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:42" *)
  wire \Stage_4.MemReadTOMem ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:72|to_verilog/registerNbit.v:29" *)
  wire [31:0] \Stage_4.MemWbRegAluResBypass.a ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:72|to_verilog/registerNbit.v:26" *)
  wire \Stage_4.MemWbRegAluResBypass.clk ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:72|to_verilog/registerNbit.v:28" *)
  wire \Stage_4.MemWbRegAluResBypass.enable ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:72|to_verilog/registerNbit.v:27" *)
  wire \Stage_4.MemWbRegAluResBypass.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:63|to_verilog/registerNbit.v:29" *)
  wire [4:0] \Stage_4.MemWbRegRdAdd.a ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:63|to_verilog/registerNbit.v:26" *)
  wire \Stage_4.MemWbRegRdAdd.clk ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:63|to_verilog/registerNbit.v:28" *)
  wire \Stage_4.MemWbRegRdAdd.enable ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:63|to_verilog/registerNbit.v:27" *)
  wire \Stage_4.MemWbRegRdAdd.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:40" *)
  wire \Stage_4.MemWriteTOMem ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:30" *)
  wire \Stage_4.clk ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:33" *)
  wire \Stage_4.en_AluResbypass ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:35" *)
  wire \Stage_4.en_MemtoReg ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:32" *)
  wire \Stage_4.en_RdAdd ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:34" *)
  wire \Stage_4.en_ReadDataMem ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:36" *)
  wire \Stage_4.en_RegWrite ;
  (* src = "to_verilog/risc_v_abs.v:149|to_verilog/Stage4.v:31" *)
  wire \Stage_4.rst_n ;
  (* src = "to_verilog/risc_v_abs.v:179" *)
  wire en;
  (* src = "to_verilog/risc_v_abs.v:18" *)
  wire en1;
  (* src = "to_verilog/risc_v_abs.v:53" *)
  wire en_ALUres;
  (* src = "to_verilog/risc_v_abs.v:52" *)
  wire en_MemtoRegExMem;
  (* src = "to_verilog/risc_v_abs.v:53" *)
  wire en_RS2bypass;
  (* src = "to_verilog/risc_v_abs.v:52" *)
  wire en_RdAdd;
  (* src = "to_verilog/risc_v_abs.v:52" *)
  wire en_ReadDataMem;
  (* src = "to_verilog/risc_v_abs.v:53" *)
  wire en_RegWriteExMem;
  (* src = "to_verilog/risc_v_abs.v:12" *)
  output [31:0] inMemData;
  (* src = "to_verilog/risc_v_abs.v:11" *)
  output [31:0] inMemDataAddress;
  (* src = "to_verilog/risc_v_abs.v:7" *)
  input [31:0] inMemInstruction;
  (* src = "to_verilog/risc_v_abs.v:5" *)
  input [29:0] loadValue;
  (* src = "to_verilog/risc_v_abs.v:41" *)
  wire [31:0] outDataRs2_IdEx;
  (* src = "to_verilog/risc_v_abs.v:6" *)
  input [31:0] outMemData;
  (* src = "to_verilog/risc_v_abs.v:37" *)
  wire [31:0] outMux;
  (* src = "to_verilog/risc_v_abs.v:8" *)
  output [31:0] outPC;
  (* src = "to_verilog/risc_v_abs.v:25" *)
  wire [4:0] outRdAdd_IdEx;
  (* src = "to_verilog/risc_v_abs.v:51" *)
  wire [31:0] out_PC;
  (* src = "to_verilog/risc_v_abs.v:90" *)
  wire regWRIdEx;
  (* src = "to_verilog/risc_v_abs.v:22" *)
  wire selJump;
  (* src = "to_verilog/risc_v_abs.v:24" *)
  wire [29:0] targetAddJump;
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:40" *)
  SB_LUT4 #(
    .LUT_INIT(2'h1)
  ) _01_ (
    .I0(RSTN),
    .I1(1'h0),
    .I2(1'h0),
    .I3(1'h0),
    .O(_00_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _02_ (
    .C(CLK),
    .D(loadValue[0]),
    .E(_00_),
    .Q(\Stage_1.ProgramCounter.b [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _03_ (
    .C(CLK),
    .D(loadValue[1]),
    .E(_00_),
    .Q(\Stage_1.ProgramCounter.b [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _04_ (
    .C(CLK),
    .D(loadValue[2]),
    .E(_00_),
    .Q(\Stage_1.ProgramCounter.b [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _05_ (
    .C(CLK),
    .D(loadValue[3]),
    .E(_00_),
    .Q(\Stage_1.ProgramCounter.b [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _06_ (
    .C(CLK),
    .D(loadValue[4]),
    .E(_00_),
    .Q(\Stage_1.ProgramCounter.b [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07_ (
    .C(CLK),
    .D(loadValue[5]),
    .E(_00_),
    .Q(\Stage_1.ProgramCounter.b [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08_ (
    .C(CLK),
    .D(loadValue[6]),
    .E(_00_),
    .Q(\Stage_1.ProgramCounter.b [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09_ (
    .C(CLK),
    .D(loadValue[7]),
    .E(_00_),
    .Q(\Stage_1.ProgramCounter.b [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _10_ (
    .C(CLK),
    .D(loadValue[8]),
    .E(_00_),
    .Q(\Stage_1.ProgramCounter.b [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _11_ (
    .C(CLK),
    .D(loadValue[9]),
    .E(_00_),
    .Q(\Stage_1.ProgramCounter.b [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _12_ (
    .C(CLK),
    .D(loadValue[10]),
    .E(_00_),
    .Q(\Stage_1.ProgramCounter.b [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _13_ (
    .C(CLK),
    .D(loadValue[11]),
    .E(_00_),
    .Q(\Stage_1.ProgramCounter.b [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _14_ (
    .C(CLK),
    .D(loadValue[12]),
    .E(_00_),
    .Q(\Stage_1.ProgramCounter.b [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _15_ (
    .C(CLK),
    .D(loadValue[13]),
    .E(_00_),
    .Q(\Stage_1.ProgramCounter.b [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _16_ (
    .C(CLK),
    .D(loadValue[14]),
    .E(_00_),
    .Q(\Stage_1.ProgramCounter.b [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _17_ (
    .C(CLK),
    .D(loadValue[15]),
    .E(_00_),
    .Q(\Stage_1.ProgramCounter.b [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _18_ (
    .C(CLK),
    .D(loadValue[16]),
    .E(_00_),
    .Q(\Stage_1.ProgramCounter.b [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _19_ (
    .C(CLK),
    .D(loadValue[17]),
    .E(_00_),
    .Q(\Stage_1.ProgramCounter.b [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _20_ (
    .C(CLK),
    .D(loadValue[18]),
    .E(_00_),
    .Q(\Stage_1.ProgramCounter.b [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _21_ (
    .C(CLK),
    .D(loadValue[19]),
    .E(_00_),
    .Q(\Stage_1.ProgramCounter.b [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _22_ (
    .C(CLK),
    .D(loadValue[20]),
    .E(_00_),
    .Q(\Stage_1.ProgramCounter.b [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _23_ (
    .C(CLK),
    .D(loadValue[21]),
    .E(_00_),
    .Q(\Stage_1.ProgramCounter.b [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _24_ (
    .C(CLK),
    .D(loadValue[22]),
    .E(_00_),
    .Q(\Stage_1.ProgramCounter.b [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _25_ (
    .C(CLK),
    .D(loadValue[23]),
    .E(_00_),
    .Q(\Stage_1.ProgramCounter.b [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _26_ (
    .C(CLK),
    .D(loadValue[24]),
    .E(_00_),
    .Q(\Stage_1.ProgramCounter.b [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _27_ (
    .C(CLK),
    .D(loadValue[25]),
    .E(_00_),
    .Q(\Stage_1.ProgramCounter.b [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _28_ (
    .C(CLK),
    .D(loadValue[26]),
    .E(_00_),
    .Q(\Stage_1.ProgramCounter.b [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _29_ (
    .C(CLK),
    .D(loadValue[27]),
    .E(_00_),
    .Q(\Stage_1.ProgramCounter.b [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _30_ (
    .C(CLK),
    .D(loadValue[28]),
    .E(_00_),
    .Q(\Stage_1.ProgramCounter.b [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:58|to_verilog/stage1.v:54|to_verilog/PC.v:39|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _31_ (
    .C(CLK),
    .D(loadValue[29]),
    .E(_00_),
    .Q(\Stage_1.ProgramCounter.b [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:163|to_verilog/ff_en.v:37|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _32_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemFFMemRead.b )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:156|to_verilog/ff_en.v:37|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _33_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemFFMemWrite.b )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _34_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _35_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _36_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _37_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _38_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _39_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _40_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _41_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _42_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _43_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _44_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _45_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _46_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _47_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _48_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _49_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _50_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _51_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _52_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _53_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _54_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _55_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _56_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _57_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _58_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _59_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _60_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _61_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _62_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _63_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _64_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:139|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _65_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegAluRes.b [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _66_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _67_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _68_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _69_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _70_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _71_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _72_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _73_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _74_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _75_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _76_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _77_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _78_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _79_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _80_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _81_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _82_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _83_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _84_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _85_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _86_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _87_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _88_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _89_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _90_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _91_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _92_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _93_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _94_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _95_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _96_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "to_verilog/risc_v_abs.v:111|to_verilog/Stage3.v:130|to_verilog/registerNbit.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _97_ (
    .C(CLK),
    .D(1'h0),
    .E(_00_),
    .Q(\Stage_3.ExMemRegRs2Bypass.b [31])
  );
  assign AddRd_ExMem = 5'hxx;
  assign EN1 = 1'hx;
  assign ENIFIDINST = 1'h0;
  assign ENPC = 1'h0;
  assign EN_IF_ID_INST = 1'h0;
  assign EN_IF_ID_PC = 1'h0;
  assign EN_PC = 1'h0;
  assign ExMemAluResult = \Stage_3.ExMemRegAluRes.b ;
  assign ExMemRegWrite = 1'hx;
  assign ExMem_MemReadStage3 = \Stage_3.ExMemFFMemRead.b ;
  assign ExMem_MemWriteStage3 = \Stage_3.ExMemFFMemWrite.b ;
  assign ExMem_ReadData2Bypass = \Stage_3.ExMemRegRs2Bypass.b ;
  assign MemInstructionPipe = 32'hxxxxxxxx;
  assign MemReadTOMem = \Stage_3.ExMemFFMemRead.b ;
  assign MemRead_TOMem = \Stage_3.ExMemFFMemRead.b ;
  assign MemWriteTOMem = \Stage_3.ExMemFFMemWrite.b ;
  assign MemWrite_TOMem = \Stage_3.ExMemFFMemWrite.b ;
  assign \Stage_1.CLK  = CLK;
  assign \Stage_1.EN_PC  = 1'h0;
  assign \Stage_1.EN_PIPE_Instruction  = 1'h0;
  assign \Stage_1.IF_ID_PC.a  = 30'b00000000000000000000000000000x;
  assign \Stage_1.IF_ID_PC.clk  = CLK;
  assign \Stage_1.IF_ID_PC.rst_n  = RSTN;
  assign \Stage_1.IF_ID_instruction.a  = inMemInstruction;
  assign \Stage_1.IF_ID_instruction.b  = 32'hxxxxxxxx;
  assign \Stage_1.IF_ID_instruction.clk  = CLK;
  assign \Stage_1.IF_ID_instruction.enable  = 1'h0;
  assign \Stage_1.IF_ID_instruction.rst_n  = RSTN;
  assign \Stage_1.Incrementer.connection  = 29'b0000000000000000000000000000x;
  assign \Stage_1.Incrementer.genSubBlock[10].subBlock.cout  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[10].subBlock.in1  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[10].subBlock.in2  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[10].subBlock.res  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[11].subBlock.cout  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[11].subBlock.in1  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[11].subBlock.in2  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[11].subBlock.res  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[12].subBlock.cout  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[12].subBlock.in1  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[12].subBlock.in2  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[12].subBlock.res  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[13].subBlock.cout  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[13].subBlock.in1  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[13].subBlock.in2  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[13].subBlock.res  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[14].subBlock.cout  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[14].subBlock.in1  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[14].subBlock.in2  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[14].subBlock.res  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[15].subBlock.cout  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[15].subBlock.in1  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[15].subBlock.in2  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[15].subBlock.res  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[16].subBlock.cout  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[16].subBlock.in1  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[16].subBlock.in2  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[16].subBlock.res  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[17].subBlock.cout  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[17].subBlock.in1  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[17].subBlock.in2  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[17].subBlock.res  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[18].subBlock.cout  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[18].subBlock.in1  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[18].subBlock.in2  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[18].subBlock.res  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[19].subBlock.cout  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[19].subBlock.in1  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[19].subBlock.in2  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[19].subBlock.res  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[1].subBlock.cout  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[1].subBlock.in1  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[1].subBlock.in2  = 1'hx;
  assign \Stage_1.Incrementer.genSubBlock[1].subBlock.res  = 1'hx;
  assign \Stage_1.Incrementer.genSubBlock[20].subBlock.cout  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[20].subBlock.in1  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[20].subBlock.in2  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[20].subBlock.res  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[21].subBlock.cout  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[21].subBlock.in1  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[21].subBlock.in2  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[21].subBlock.res  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[22].subBlock.cout  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[22].subBlock.in1  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[22].subBlock.in2  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[22].subBlock.res  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[23].subBlock.cout  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[23].subBlock.in1  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[23].subBlock.in2  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[23].subBlock.res  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[24].subBlock.cout  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[24].subBlock.in1  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[24].subBlock.in2  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[24].subBlock.res  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[25].subBlock.cout  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[25].subBlock.in1  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[25].subBlock.in2  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[25].subBlock.res  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[26].subBlock.cout  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[26].subBlock.in1  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[26].subBlock.in2  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[26].subBlock.res  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[27].subBlock.cout  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[27].subBlock.in1  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[27].subBlock.in2  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[27].subBlock.res  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[28].subBlock.cout  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[28].subBlock.in1  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[28].subBlock.in2  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[28].subBlock.res  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[2].subBlock.cout  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[2].subBlock.in1  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[2].subBlock.in2  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[2].subBlock.res  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[3].subBlock.cout  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[3].subBlock.in1  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[3].subBlock.in2  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[3].subBlock.res  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[4].subBlock.cout  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[4].subBlock.in1  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[4].subBlock.in2  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[4].subBlock.res  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[5].subBlock.cout  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[5].subBlock.in1  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[5].subBlock.in2  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[5].subBlock.res  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[6].subBlock.cout  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[6].subBlock.in1  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[6].subBlock.in2  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[6].subBlock.res  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[7].subBlock.cout  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[7].subBlock.in1  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[7].subBlock.in2  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[7].subBlock.res  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[8].subBlock.cout  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[8].subBlock.in1  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[8].subBlock.in2  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[8].subBlock.res  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[9].subBlock.cout  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[9].subBlock.in1  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[9].subBlock.in2  = 1'h0;
  assign \Stage_1.Incrementer.genSubBlock[9].subBlock.res  = 1'h0;
  assign \Stage_1.Incrementer.in1  = 30'b00000000000000000000000000000x;
  assign \Stage_1.Incrementer.res  = 2'hx;
  assign \Stage_1.Mux.A  = 2'hx;
  assign \Stage_1.Mux.B  = 30'hxxxxxxxx;
  assign \Stage_1.Mux.S  = 1'hx;
  assign \Stage_1.Mux.Z  = 30'hxxxxxxxx;
  assign \Stage_1.Mux.s  = 1'h1;
  assign \Stage_1.ProgramCounter.a  = 30'hxxxxxxxx;
  assign \Stage_1.ProgramCounter.clk  = CLK;
  assign \Stage_1.ProgramCounter.enable  = 1'h0;
  assign \Stage_1.ProgramCounter.loadValue  = loadValue;
  assign \Stage_1.ProgramCounter.rst_n  = RSTN;
  assign \Stage_1.RSTN  = RSTN;
  assign \Stage_1.loadValue  = loadValue;
  assign \Stage_1.outMemInstruction  = inMemInstruction;
  assign \Stage_1.outMemInstructionPipe  = 32'hxxxxxxxx;
  assign \Stage_1.outPC  = { \Stage_1.ProgramCounter.b , 2'h0 };
  assign \Stage_1.out_PC  = \Stage_1.ProgramCounter.b ;
  assign \Stage_1.out_pc  = 1'hx;
  assign \Stage_1.selJump  = 1'h1;
  assign \Stage_1.targetAddJump  = 30'hxxxxxxxx;
  assign \Stage_1.targetAddPC  = \Stage_1.ProgramCounter.b ;
  assign \Stage_1.targetAddress  = 30'hxxxxxxxx;
  assign \Stage_1.targetAddressSeq  = 2'hx;
  assign \Stage_2.AddRD_ExMem  = 5'hxx;
  assign \Stage_2.CLK  = CLK;
  assign \Stage_2.ComparatorBlock.RdAdd  = 32'd0;
  assign \Stage_2.ComparatorBlock.RsAdd  = 32'd0;
  assign \Stage_2.ComparatorBlock.equality  = 1'h1;
  assign \Stage_2.ControlUnitBlock.branch  = 1'h1;
  assign \Stage_2.ControlUnitBlock.func3  = 3'hx;
  assign \Stage_2.ControlUnitBlock.func7  = 7'hxx;
  assign \Stage_2.ControlUnitBlock.jal_ok  = 1'hx;
  assign \Stage_2.ControlUnitBlock.opcode  = 7'hxx;
  assign \Stage_2.ControlUnitBlock.zero  = 1'h1;
  assign \Stage_2.EN  = 1'hx;
  assign \Stage_2.EN_AddRD  = 1'hx;
  assign \Stage_2.EN_AddRS1  = 1'hx;
  assign \Stage_2.EN_AddRS2  = 1'hx;
  assign \Stage_2.EN_EX  = 1'hx;
  assign \Stage_2.EN_IF_ID_INST  = 1'h0;
  assign \Stage_2.EN_IF_ID_PC  = 1'h0;
  assign \Stage_2.EN_Imm  = 1'hx;
  assign \Stage_2.EN_MEM  = 1'hx;
  assign \Stage_2.EN_PC  = 1'h0;
  assign \Stage_2.EN_RS1  = 1'hx;
  assign \Stage_2.EN_RS2  = 1'hx;
  assign \Stage_2.EN_WB  = 1'hx;
  assign \Stage_2.HazardDetectorBlock.ADD1  = 5'hxx;
  assign \Stage_2.HazardDetectorBlock.ADD2  = 5'hxx;
  assign \Stage_2.HazardDetectorBlock.EX_MEM_ADDRD  = 5'hxx;
  assign \Stage_2.HazardDetectorBlock.EX_MEM_RegWrite  = 1'hx;
  assign \Stage_2.HazardDetectorBlock.ID_EX_ADDRD  = 5'hxx;
  assign \Stage_2.HazardDetectorBlock.ID_EX_RegWrite  = 1'hx;
  assign \Stage_2.HazardDetectorBlock.IF_ID_INSTenable  = 1'h0;
  assign \Stage_2.HazardDetectorBlock.IF_ID_PCenable  = 1'h0;
  assign \Stage_2.HazardDetectorBlock.MEM_WB_RegWrite  = 1'hx;
  assign \Stage_2.HazardDetectorBlock.Mux_control  = 1'h1;
  assign \Stage_2.HazardDetectorBlock.PC_enable  = 1'h0;
  assign \Stage_2.HazardDetectorBlock.bobbleLW  = 1'h0;
  assign \Stage_2.HazardDetectorBlock.bobble_1  = 1'h0;
  assign \Stage_2.HazardDetectorBlock.bobble_2  = 1'hx;
  assign \Stage_2.HazardDetectorBlock.bobble_3  = 1'hx;
  assign \Stage_2.HazardDetectorBlock.bobbleout  = 1'h1;
  assign \Stage_2.HazardDetectorBlock.clk  = CLK;
  assign \Stage_2.HazardDetectorBlock.comp1.RdAdd  = 5'hxx;
  assign \Stage_2.HazardDetectorBlock.comp1.RsAdd  = 5'hxx;
  assign \Stage_2.HazardDetectorBlock.comp1.equality  = 1'hx;
  assign \Stage_2.HazardDetectorBlock.comp1_2.RdAdd  = 5'hxx;
  assign \Stage_2.HazardDetectorBlock.comp1_2.RsAdd  = 5'hxx;
  assign \Stage_2.HazardDetectorBlock.comp1_2.equality  = 1'hx;
  assign \Stage_2.HazardDetectorBlock.comp1_3.RsAdd  = 5'hxx;
  assign \Stage_2.HazardDetectorBlock.comp2.RdAdd  = 5'hxx;
  assign \Stage_2.HazardDetectorBlock.comp2.RsAdd  = 5'hxx;
  assign \Stage_2.HazardDetectorBlock.comp2.equality  = 1'hx;
  assign \Stage_2.HazardDetectorBlock.comp2_2.RdAdd  = 5'hxx;
  assign \Stage_2.HazardDetectorBlock.comp2_2.RsAdd  = 5'hxx;
  assign \Stage_2.HazardDetectorBlock.comp2_2.equality  = 1'hx;
  assign \Stage_2.HazardDetectorBlock.comp2_3.RsAdd  = 5'hxx;
  assign \Stage_2.HazardDetectorBlock.ffLW.clk  = CLK;
  assign \Stage_2.HazardDetectorBlock.ffLW.en  = 1'h1;
  assign \Stage_2.HazardDetectorBlock.ffLW.rst_n  = RSTN;
  assign \Stage_2.HazardDetectorBlock.ffbobble2.a  = 1'h1;
  assign \Stage_2.HazardDetectorBlock.ffbobble2.clk  = CLK;
  assign \Stage_2.HazardDetectorBlock.ffbobble2.en  = 1'h1;
  assign \Stage_2.HazardDetectorBlock.ffbobble2.rst_n  = RSTN;
  assign \Stage_2.HazardDetectorBlock.ffbobble2input  = 1'h1;
  assign \Stage_2.HazardDetectorBlock.ffbobble3.a  = 1'hx;
  assign \Stage_2.HazardDetectorBlock.ffbobble3.b  = 1'h0;
  assign \Stage_2.HazardDetectorBlock.ffbobble3.clk  = CLK;
  assign \Stage_2.HazardDetectorBlock.ffbobble3.en  = 1'h1;
  assign \Stage_2.HazardDetectorBlock.ffbobble3.rst_n  = RSTN;
  assign \Stage_2.HazardDetectorBlock.ffbobble3_out  = 1'h0;
  assign \Stage_2.HazardDetectorBlock.instBEQ  = 1'hx;
  assign \Stage_2.HazardDetectorBlock.outadd2  = 1'hx;
  assign \Stage_2.HazardDetectorBlock.outadd2_2  = 1'hx;
  assign \Stage_2.HazardDetectorBlock.outcomp1  = 1'hx;
  assign \Stage_2.HazardDetectorBlock.outcomp1_2  = 1'hx;
  assign \Stage_2.HazardDetectorBlock.outcomp2  = 1'hx;
  assign \Stage_2.HazardDetectorBlock.outcomp2_2  = 1'hx;
  assign \Stage_2.HazardDetectorBlock.rst_n  = RSTN;
  assign \Stage_2.HazardDetectorBlock.same_reg  = 1'hx;
  assign \Stage_2.HazardDetectorBlock.same_reg_2  = 1'hx;
  assign \Stage_2.HazardDetectorBlock.verify_Add2  = 1'h1;
  assign \Stage_2.ID_EX_AddRS1.a  = 5'hxx;
  assign \Stage_2.ID_EX_AddRS1.clk  = CLK;
  assign \Stage_2.ID_EX_AddRS1.enable  = 1'hx;
  assign \Stage_2.ID_EX_AddRS1.rst_n  = RSTN;
  assign \Stage_2.ID_EX_AluOP.clk  = CLK;
  assign \Stage_2.ID_EX_AluOP.enable  = 1'hx;
  assign \Stage_2.ID_EX_AluOP.rst_n  = RSTN;
  assign \Stage_2.ID_EX_AluSrc.clk  = CLK;
  assign \Stage_2.ID_EX_AluSrc.en  = 1'hx;
  assign \Stage_2.ID_EX_AluSrc.rst_n  = RSTN;
  assign \Stage_2.ID_EX_Imm.a  = 32'hxxxxxxxx;
  assign \Stage_2.ID_EX_Imm.clk  = CLK;
  assign \Stage_2.ID_EX_Imm.enable  = 1'hx;
  assign \Stage_2.ID_EX_Imm.rst_n  = RSTN;
  assign \Stage_2.ID_EX_MemRD.clk  = CLK;
  assign \Stage_2.ID_EX_MemRD.en  = 1'hx;
  assign \Stage_2.ID_EX_MemRD.rst_n  = RSTN;
  assign \Stage_2.ID_EX_MemToReg.clk  = CLK;
  assign \Stage_2.ID_EX_MemToReg.en  = 1'hx;
  assign \Stage_2.ID_EX_MemToReg.rst_n  = RSTN;
  assign \Stage_2.ID_EX_MemWR.clk  = CLK;
  assign \Stage_2.ID_EX_MemWR.en  = 1'hx;
  assign \Stage_2.ID_EX_MemWR.rst_n  = RSTN;
  assign \Stage_2.ID_EX_RS1.clk  = CLK;
  assign \Stage_2.ID_EX_RS1.enable  = 1'hx;
  assign \Stage_2.ID_EX_RS1.rst_n  = RSTN;
  assign \Stage_2.ID_EX_RegWR.clk  = CLK;
  assign \Stage_2.ID_EX_RegWR.en  = 1'hx;
  assign \Stage_2.ID_EX_RegWR.rst_n  = RSTN;
  assign \Stage_2.ImmediateBlock.BEQ  = 1'hx;
  assign \Stage_2.ImmediateBlock.Immediate  = 32'hxxxxxxxx;
  assign \Stage_2.ImmediateBlock.inst11_8  = 4'hx;
  assign \Stage_2.ImmediateBlock.inst19_12  = 8'hxx;
  assign \Stage_2.ImmediateBlock.inst20  = 1'hx;
  assign \Stage_2.ImmediateBlock.inst24_21  = 4'hx;
  assign \Stage_2.ImmediateBlock.inst30_25  = 6'hxx;
  assign \Stage_2.ImmediateBlock.inst31_20  = 12'hxxx;
  assign \Stage_2.ImmediateBlock.inst31exp11  = 12'hxxx;
  assign \Stage_2.ImmediateBlock.inst31exp8  = 8'hxx;
  assign \Stage_2.ImmediateBlock.inst7  = 1'hx;
  assign \Stage_2.ImmediateBlock.instruction  = 32'hxxxxxxxx;
  assign \Stage_2.MemInstructionPipe  = 32'hxxxxxxxx;
  assign \Stage_2.MuxIn1Reg.A  = 5'hxx;
  assign \Stage_2.MuxIn1Reg.B  = 5'h00;
  assign \Stage_2.MuxRS1.A  = 32'd0;
  assign \Stage_2.MuxRS1.B  = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00;
  assign \Stage_2.PCPIPE  = 1'hx;
  assign \Stage_2.PC_Pipe  = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00;
  assign \Stage_2.PC_Pipe_s  = 1'hx;
  assign \Stage_2.RS1  = 32'd0;
  assign \Stage_2.RS2  = 32'd0;
  assign \Stage_2.RSTN  = RSTN;
  assign \Stage_2.RegisterBlock.MUX1.Mux1.SEL  = 3'hx;
  assign \Stage_2.RegisterBlock.MUX1.Mux2.SEL  = 3'hx;
  assign \Stage_2.RegisterBlock.MUX1.Mux3.SEL  = 3'hx;
  assign \Stage_2.RegisterBlock.MUX1.Mux4.SEL  = 3'hx;
  assign \Stage_2.RegisterBlock.MUX1.Muxfin.S  = 2'hx;
  assign \Stage_2.RegisterBlock.MUX1.Muxfin.Z  = 32'd0;
  assign \Stage_2.RegisterBlock.MUX1.SEL1  = 3'hx;
  assign \Stage_2.RegisterBlock.MUX1.SEL2  = 2'hx;
  assign \Stage_2.RegisterBlock.MUX1.Y  = 32'd0;
  assign \Stage_2.RegisterBlock.MUX2.Mux1.SEL  = 3'hx;
  assign \Stage_2.RegisterBlock.MUX2.Mux2.SEL  = 3'hx;
  assign \Stage_2.RegisterBlock.MUX2.Mux3.SEL  = 3'hx;
  assign \Stage_2.RegisterBlock.MUX2.Mux4.SEL  = 3'hx;
  assign \Stage_2.RegisterBlock.MUX2.Muxfin.S  = 2'hx;
  assign \Stage_2.RegisterBlock.MUX2.Muxfin.Z  = 32'd0;
  assign \Stage_2.RegisterBlock.MUX2.SEL1  = 3'hx;
  assign \Stage_2.RegisterBlock.MUX2.SEL2  = 2'hx;
  assign \Stage_2.RegisterBlock.MUX2.Sel  = 5'hxx;
  assign \Stage_2.RegisterBlock.MUX2.Y  = 32'd0;
  assign \Stage_2.RegisterBlock.REG0.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG0.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG1.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG1.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG10.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG10.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG11.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG11.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG12.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG12.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG13.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG13.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG14.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG14.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG15.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG15.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG16.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG16.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG17.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG17.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG18.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG18.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG19.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG19.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG2.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG2.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG20.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG20.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG21.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG21.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG22.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG22.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG23.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG23.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG24.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG24.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG25.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG25.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG26.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG26.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG27.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG27.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG28.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG28.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG29.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG29.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG3.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG3.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG30.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG30.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG31.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG31.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG4.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG4.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG5.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG5.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG6.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG6.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG7.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG7.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG8.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG8.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.REG9.clk  = CLK;
  assign \Stage_2.RegisterBlock.REG9.rst_n  = RSTN;
  assign \Stage_2.RegisterBlock.ReadRS2  = 5'hxx;
  assign \Stage_2.RegisterBlock.Readdata1  = 32'd0;
  assign \Stage_2.RegisterBlock.Readdata2  = 32'd0;
  assign \Stage_2.RegisterBlock.clk  = CLK;
  assign \Stage_2.RegisterBlock.rst_n  = RSTN;
  assign \Stage_2.adderBlock.IN1  = 1'hx;
  assign \Stage_2.adderBlock.IN2  = 30'hxxxxxxxx;
  assign \Stage_2.adderBlock.SUM  = 30'hxxxxxxxx;
  assign \Stage_2.andBlockEqRs1.IN1  = 32'd0;
  assign \Stage_2.andBlockEqRs1.IN2  = 32'hxxxxxxxx;
  assign \Stage_2.andBlockEqRs1.RES  = 32'd0;
  assign \Stage_2.andBlockEqRs2.IN1  = 32'd0;
  assign \Stage_2.andBlockEqRs2.IN2  = 32'hxxxxxxxx;
  assign \Stage_2.andBlockEqRs2.RES  = 32'd0;
  assign \Stage_2.andBlockJumpA.IN1  = 30'hxxxxxxxx;
  assign \Stage_2.andBlockJumpA.IN2  = 30'h3fffffff;
  assign \Stage_2.andBlockJumpA.RES  = 30'hxxxxxxxx;
  assign \Stage_2.andBlockJumpB.IN1  = 30'b00000000000000000000000000000x;
  assign \Stage_2.andBlockJumpB.IN2  = 30'h3fffffff;
  assign \Stage_2.andBlockJumpB.RES  = 30'b00000000000000000000000000000x;
  assign \Stage_2.beqOK  = 1'hx;
  assign \Stage_2.branch  = 1'h1;
  assign \Stage_2.controlSignals  = 4'hx;
  assign \Stage_2.en  = 1'hx;
  assign \Stage_2.en_Eq  = 1'hx;
  assign \Stage_2.en_jump  = 1'h1;
  assign \Stage_2.en_jump_a  = 30'h3fffffff;
  assign \Stage_2.en_jump_b  = 30'h3fffffff;
  assign \Stage_2.en_xor_rs1  = 32'hxxxxxxxx;
  assign \Stage_2.en_xor_rs2  = 32'hxxxxxxxx;
  assign \Stage_2.immediateValue  = 32'hxxxxxxxx;
  assign \Stage_2.immediate_Value  = 30'hxxxxxxxx;
  assign \Stage_2.in_en_A  = 30'hxxxxxxxx;
  assign \Stage_2.in_en_B  = 30'b00000000000000000000000000000x;
  assign \Stage_2.in_en_rs1  = 32'd0;
  assign \Stage_2.in_en_rs2  = 32'd0;
  assign \Stage_2.mux_Control  = 1'h1;
  assign \Stage_2.outAddRDIdEx  = 5'hxx;
  assign \Stage_2.outAddRD_IdEx  = 1'hx;
  assign \Stage_2.outAddRd_IdEx  = 5'hxx;
  assign \Stage_2.outDataRs2_IdEx  = 32'hxxxxxxxx;
  assign \Stage_2.outMux  = 32'b0000000000000000000000000000000x;
  assign \Stage_2.outXor  = 1'h1;
  assign \Stage_2.regWR_ExMem  = 1'hx;
  assign \Stage_2.regWR_IdEx  = 1'hx;
  assign \Stage_2.regWr_MemWb  = 1'hx;
  assign \Stage_2.selJump  = 1'h1;
  assign \Stage_2.targetAddJump  = 30'hxxxxxxxx;
  assign \Stage_2.target_AddJump  = 30'hxxxxxxxx;
  assign \Stage_2.zero  = 1'h1;
  assign \Stage_3.AluResult  = 1'hx;
  assign \Stage_3.ExMemFFMemRead.clk  = CLK;
  assign \Stage_3.ExMemFFMemRead.en  = 1'hx;
  assign \Stage_3.ExMemFFMemRead.rst_n  = RSTN;
  assign \Stage_3.ExMemFFMemWrite.a  = 1'hx;
  assign \Stage_3.ExMemFFMemWrite.clk  = CLK;
  assign \Stage_3.ExMemFFMemWrite.en  = 1'hx;
  assign \Stage_3.ExMemFFMemWrite.rst_n  = RSTN;
  assign \Stage_3.ExMemFFMemtoReg.clk  = CLK;
  assign \Stage_3.ExMemFFMemtoReg.en  = 1'hx;
  assign \Stage_3.ExMemFFMemtoReg.rst_n  = RSTN;
  assign \Stage_3.ExMemRegAluRes.a  = 32'b0000000000000000000000000000000x;
  assign \Stage_3.ExMemRegAluRes.clk  = CLK;
  assign \Stage_3.ExMemRegAluRes.enable  = 1'hx;
  assign \Stage_3.ExMemRegAluRes.rst_n  = RSTN;
  assign \Stage_3.ExMemRegRdAdd.a  = 5'hxx;
  assign \Stage_3.ExMemRegRdAdd.clk  = CLK;
  assign \Stage_3.ExMemRegRdAdd.enable  = 1'hx;
  assign \Stage_3.ExMemRegRdAdd.rst_n  = RSTN;
  assign \Stage_3.ExMemRegRs2Bypass.a  = 32'hxxxxxxxx;
  assign \Stage_3.ExMemRegRs2Bypass.clk  = CLK;
  assign \Stage_3.ExMemRegRs2Bypass.enable  = 1'hx;
  assign \Stage_3.ExMemRegRs2Bypass.rst_n  = RSTN;
  assign \Stage_3.ExMem_AluResult_Stage3  = \Stage_3.ExMemRegAluRes.b ;
  assign \Stage_3.ExMem_AluResult_Stage4  = \Stage_3.ExMemRegAluRes.b ;
  assign \Stage_3.ExMem_MemReadStage3  = \Stage_3.ExMemFFMemRead.b ;
  assign \Stage_3.ExMem_MemWriteStage3  = \Stage_3.ExMemFFMemWrite.b ;
  assign \Stage_3.ExMem_RdAddStage4  = 5'hxx;
  assign \Stage_3.ExMem_ReadData2Bypass  = \Stage_3.ExMemRegRs2Bypass.b ;
  assign \Stage_3.FinalMuxResult  = 32'b0000000000000000000000000000000x;
  assign \Stage_3.IdEx_Memwrite  = 1'hx;
  assign \Stage_3.IdEx_RdAdd  = 5'hxx;
  assign \Stage_3.IdEx_ReadData2  = 32'hxxxxxxxx;
  assign \Stage_3.clk  = CLK;
  assign \Stage_3.en_ALUres  = 1'hx;
  assign \Stage_3.en_MemRead  = 1'hx;
  assign \Stage_3.en_MemWrite  = 1'hx;
  assign \Stage_3.en_MemtoReg  = 1'hx;
  assign \Stage_3.en_RS2bypass  = 1'hx;
  assign \Stage_3.en_RdAdd  = 1'hx;
  assign \Stage_3.en_RegWrite  = 1'hx;
  assign \Stage_3.rst_n  = RSTN;
  assign \Stage_4.ExMemFFMemTOReg.clk  = CLK;
  assign \Stage_4.ExMemFFMemTOReg.en  = 1'hx;
  assign \Stage_4.ExMemFFMemTOReg.rst_n  = RSTN;
  assign \Stage_4.ExMemFFRegWrite.clk  = CLK;
  assign \Stage_4.ExMemFFRegWrite.en  = 1'hx;
  assign \Stage_4.ExMemFFRegWrite.rst_n  = RSTN;
  assign \Stage_4.ExMemRegReadDataMem.a  = outMemData;
  assign \Stage_4.ExMemRegReadDataMem.clk  = CLK;
  assign \Stage_4.ExMemRegReadDataMem.enable  = 1'hx;
  assign \Stage_4.ExMemRegReadDataMem.rst_n  = RSTN;
  assign \Stage_4.ExMem_AluResBypass  = \Stage_3.ExMemRegAluRes.b ;
  assign \Stage_4.ExMem_MemRead  = \Stage_3.ExMemFFMemRead.b ;
  assign \Stage_4.ExMem_MemWrite  = \Stage_3.ExMemFFMemWrite.b ;
  assign \Stage_4.ExMem_RdAdd  = 5'hxx;
  assign \Stage_4.FromMem_ReadDataMem  = outMemData;
  assign \Stage_4.MemReadTOMem  = \Stage_3.ExMemFFMemRead.b ;
  assign \Stage_4.MemWbRegAluResBypass.a  = 32'b0000000000000000000000000000000x;
  assign \Stage_4.MemWbRegAluResBypass.clk  = CLK;
  assign \Stage_4.MemWbRegAluResBypass.enable  = 1'hx;
  assign \Stage_4.MemWbRegAluResBypass.rst_n  = RSTN;
  assign \Stage_4.MemWbRegRdAdd.a  = 5'hxx;
  assign \Stage_4.MemWbRegRdAdd.clk  = CLK;
  assign \Stage_4.MemWbRegRdAdd.enable  = 1'hx;
  assign \Stage_4.MemWbRegRdAdd.rst_n  = RSTN;
  assign \Stage_4.MemWriteTOMem  = \Stage_3.ExMemFFMemWrite.b ;
  assign \Stage_4.clk  = CLK;
  assign \Stage_4.en_AluResbypass  = 1'hx;
  assign \Stage_4.en_MemtoReg  = 1'hx;
  assign \Stage_4.en_RdAdd  = 1'hx;
  assign \Stage_4.en_ReadDataMem  = 1'hx;
  assign \Stage_4.en_RegWrite  = 1'hx;
  assign \Stage_4.rst_n  = RSTN;
  assign en = 1'hx;
  assign en1 = 1'hx;
  assign en_ALUres = 1'hx;
  assign en_MemtoRegExMem = 1'hx;
  assign en_RS2bypass = 1'hx;
  assign en_RdAdd = 1'hx;
  assign en_ReadDataMem = 1'hx;
  assign en_RegWriteExMem = 1'hx;
  assign inMemData = \Stage_3.ExMemRegRs2Bypass.b ;
  assign inMemDataAddress = \Stage_3.ExMemRegAluRes.b ;
  assign outDataRs2_IdEx = 32'hxxxxxxxx;
  assign outMux = 32'b0000000000000000000000000000000x;
  assign outPC = { \Stage_1.ProgramCounter.b , 2'h0 };
  assign outRdAdd_IdEx = 5'hxx;
  assign out_PC = { \Stage_1.ProgramCounter.b , 2'h0 };
  assign regWRIdEx = 1'hx;
  assign selJump = 1'h1;
  assign targetAddJump = 30'hxxxxxxxx;
endmodule
