{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562791223635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562791223635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 17:40:23 2019 " "Processing started: Wed Jul 10 17:40:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562791223635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562791223635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562791223636 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1562791223982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/ula_control/ula_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/ula_control/ula_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_control-ULA_control_arch " "Found design unit 1: ULA_control-ULA_control_arch" {  } { { "../ULA_control/ULA_Control.vhd" "" { Text "D:/Quartus/ProjetoFinal/ULA_control/ULA_Control.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562791224457 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_control " "Found entity 1: ULA_control" {  } { { "../ULA_control/ULA_Control.vhd" "" { Text "D:/Quartus/ProjetoFinal/ULA_control/ULA_Control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562791224457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562791224457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memdata-SYN " "Found design unit 1: memdata-SYN" {  } { { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562791224461 ""} { "Info" "ISGN_ENTITY_NAME" "1 memData " "Found entity 1: memData" {  } { { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562791224461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562791224461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memintr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memintr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memintr-SYN " "Found design unit 1: memintr-SYN" {  } { { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562791224464 ""} { "Info" "ISGN_ENTITY_NAME" "1 memIntr " "Found entity 1: memIntr" {  } { { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562791224464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562791224464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/pc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/pc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-PC_arch " "Found design unit 1: PC-PC_arch" {  } { { "../PC/PC.vhd" "" { Text "D:/Quartus/ProjetoFinal/PC/PC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562791224467 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../PC/PC.vhd" "" { Text "D:/Quartus/ProjetoFinal/PC/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562791224467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562791224467 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX ../MUX/MUX-2-1.vhd " "Entity \"MUX\" obtained from \"../MUX/MUX-2-1.vhd\" instead of from Quartus II megafunction library" {  } { { "../MUX/MUX-2-1.vhd" "" { Text "D:/Quartus/ProjetoFinal/MUX/MUX-2-1.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1562791224470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/mux/mux-2-1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/mux/mux-2-1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-MUX_arch " "Found design unit 1: MUX-MUX_arch" {  } { { "../MUX/MUX-2-1.vhd" "" { Text "D:/Quartus/ProjetoFinal/MUX/MUX-2-1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562791224470 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "../MUX/MUX-2-1.vhd" "" { Text "D:/Quartus/ProjetoFinal/MUX/MUX-2-1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562791224470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562791224470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/control/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/control/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-control_arch " "Found design unit 1: control-control_arch" {  } { { "../control/Control.vhd" "" { Text "D:/Quartus/ProjetoFinal/control/Control.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562791224473 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../control/Control.vhd" "" { Text "D:/Quartus/ProjetoFinal/control/Control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562791224473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562791224473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/adder/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/adder/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-Adder_arch " "Found design unit 1: Adder-Adder_arch" {  } { { "../Adder/Adder.vhd" "" { Text "D:/Quartus/ProjetoFinal/Adder/Adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562791224476 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../Adder/Adder.vhd" "" { Text "D:/Quartus/ProjetoFinal/Adder/Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562791224476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562791224476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/xregs/xregs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/xregs/xregs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xregs-xregs_arch " "Found design unit 1: xregs-xregs_arch" {  } { { "../xregs/xregs.vhd" "" { Text "D:/Quartus/ProjetoFinal/xregs/xregs.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562791224479 ""} { "Info" "ISGN_ENTITY_NAME" "1 xregs " "Found entity 1: xregs" {  } { { "../xregs/xregs.vhd" "" { Text "D:/Quartus/ProjetoFinal/xregs/xregs.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562791224479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562791224479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/xregs/reg_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /quartus/projetofinal/xregs/reg_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_pkg " "Found design unit 1: reg_pkg" {  } { { "../xregs/reg_pkg.vhd" "" { Text "D:/Quartus/ProjetoFinal/xregs/reg_pkg.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562791224481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562791224481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-ula_arch " "Found design unit 1: ula-ula_arch" {  } { { "../ula/ula.vhd" "" { Text "D:/Quartus/ProjetoFinal/ula/ula.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562791224484 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "../ula/ula.vhd" "" { Text "D:/Quartus/ProjetoFinal/ula/ula.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562791224484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562791224484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/ula/rv_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /quartus/projetofinal/ula/rv_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv_pkg " "Found design unit 1: rv_pkg" {  } { { "../ula/rv_pkg.vhd" "" { Text "D:/Quartus/ProjetoFinal/ula/rv_pkg.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562791224487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562791224487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/genimm32/genimm32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/genimm32/genimm32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genImm32-genImm32_arch " "Found design unit 1: genImm32-genImm32_arch" {  } { { "../genImm32/genImm32.vhd" "" { Text "D:/Quartus/ProjetoFinal/genImm32/genImm32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562791224491 ""} { "Info" "ISGN_ENTITY_NAME" "1 genImm32 " "Found entity 1: genImm32" {  } { { "../genImm32/genImm32.vhd" "" { Text "D:/Quartus/ProjetoFinal/genImm32/genImm32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562791224491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562791224491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-processor_arch " "Found design unit 1: processor-processor_arch" {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562791224494 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562791224494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562791224494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor_tb-processor_arch " "Found design unit 1: processor_tb-processor_arch" {  } { { "processor_tb.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562791224497 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_tb.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562791224497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562791224497 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1562791224557 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_pc processor.vhd(19) " "VHDL Signal Declaration warning at processor.vhd(19): used implicit default value for signal \"reset_pc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1562791224559 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemRead_control processor.vhd(50) " "Verilog HDL or VHDL warning at processor.vhd(50): object \"MemRead_control\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1562791224560 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC_adder processor.vhd(66) " "VHDL Signal Declaration warning at processor.vhd(66): used implicit default value for signal \"PC_adder\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1562791224560 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "and_Branch processor.vhd(140) " "VHDL Signal Declaration warning at processor.vhd(140): used explicit default value for signal \"and_Branch\" because signal was never assigned a value" {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 140 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1562791224560 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "concat_instr processor.vhd(143) " "VHDL Signal Declaration warning at processor.vhd(143): used explicit default value for signal \"concat_instr\" because signal was never assigned a value" {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 143 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1562791224560 "|processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:RegisterPC " "Elaborating entity \"PC\" for hierarchy \"PC:RegisterPC\"" {  } { { "processor.vhd" "RegisterPC" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:AdderPC " "Elaborating entity \"Adder\" for hierarchy \"Adder:AdderPC\"" {  } { { "processor.vhd" "AdderPC" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:MuxWherePC " "Elaborating entity \"MUX\" for hierarchy \"MUX:MuxWherePC\"" {  } { { "processor.vhd" "MuxWherePC" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memIntr memIntr:Mem_Instrunctions " "Elaborating entity \"memIntr\" for hierarchy \"memIntr:Mem_Instrunctions\"" {  } { { "processor.vhd" "Mem_Instrunctions" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\"" {  } { { "memIntr.vhd" "altsyncram_component" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\"" {  } { { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791224615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component " "Instantiated megafunction \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Colors_text.mif " "Parameter \"init_file\" = \"Colors_text.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224616 ""}  } { { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562791224616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ui1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ui1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ui1 " "Found entity 1: altsyncram_2ui1" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562791224686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562791224686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ui1 memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated " "Elaborating entity \"altsyncram_2ui1\" for hierarchy \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:Controller " "Elaborating entity \"control\" for hierarchy \"control:Controller\"" {  } { { "processor.vhd" "Controller" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xregs xregs:RegBank " "Elaborating entity \"xregs\" for hierarchy \"xregs:RegBank\"" {  } { { "processor.vhd" "RegBank" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224711 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs xregs.vhd(34) " "VHDL Process Statement warning at xregs.vhd(34): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../xregs/xregs.vhd" "" { Text "D:/Quartus/ProjetoFinal/xregs/xregs.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1562791224720 "|processor|xregs:RegBank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genImm32 genImm32:Imm_Gen " "Elaborating entity \"genImm32\" for hierarchy \"genImm32:Imm_Gen\"" {  } { { "processor.vhd" "Imm_Gen" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_control ULA_control:ULA_Controller " "Elaborating entity \"ULA_control\" for hierarchy \"ULA_control:ULA_Controller\"" {  } { { "processor.vhd" "ULA_Controller" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ALU " "Elaborating entity \"ula\" for hierarchy \"ula:ALU\"" {  } { { "processor.vhd" "ALU" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memData memData:Mem_Data " "Elaborating entity \"memData\" for hierarchy \"memData:Mem_Data\"" {  } { { "processor.vhd" "Mem_Data" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memData:Mem_Data\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memData:Mem_Data\|altsyncram:altsyncram_component\"" {  } { { "memData.vhd" "altsyncram_component" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memData:Mem_Data\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memData:Mem_Data\|altsyncram:altsyncram_component\"" {  } { { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791224773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memData:Mem_Data\|altsyncram:altsyncram_component " "Instantiated megafunction \"memData:Mem_Data\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Colors_data.mif " "Parameter \"init_file\" = \"Colors_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224773 ""}  } { { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562791224773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nsi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nsi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nsi1 " "Found entity 1: altsyncram_nsi1" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562791224842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562791224842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nsi1 memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated " "Elaborating entity \"altsyncram_nsi1\" for hierarchy \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562791224843 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[0\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[1\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[2\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[3\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[4\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[5\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[6\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[7\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[8\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[9\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 252 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[10\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[11\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[12\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[13\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[14\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[15\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 396 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[16\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[17\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[18\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[19\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 492 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[20\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 516 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[21\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[22\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[23\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[24\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 612 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[25\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[26\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[27\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 684 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[28\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 708 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[29\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 732 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[30\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[31\] " "Synthesized away node \"memData:Mem_Data\|altsyncram:altsyncram_component\|altsyncram_nsi1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_nsi1.tdf" 780 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memData:Mem_Data|altsyncram:altsyncram_component|altsyncram_nsi1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[0\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[1\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[2\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[3\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[4\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[5\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[6\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[7\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[8\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[9\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 252 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[10\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[11\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[12\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[13\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[14\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[15\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 396 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[16\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[17\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[18\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[19\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 492 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[20\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 516 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[21\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[22\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[23\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[24\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 612 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[25\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[26\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[27\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 684 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[28\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 708 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[29\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 732 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[30\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[31\] " "Synthesized away node \"memIntr:Mem_Instrunctions\|altsyncram:altsyncram_component\|altsyncram_2ui1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_2ui1.tdf" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/db/altsyncram_2ui1.tdf" 780 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 90 0 0 } } { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225051 "|processor|memIntr:Mem_Instrunctions|altsyncram:altsyncram_component|altsyncram_2ui1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1562791225051 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1562791225051 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1096 " "1096 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1562791225371 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1562791225548 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225548 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "masterClock " "No output dependent on input pin \"masterClock\"" {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225615 "|processor|masterClock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flipflopClock " "No output dependent on input pin \"flipflopClock\"" {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562791225615 "|processor|flipflopClock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1562791225615 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1562791225616 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1562791225616 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1562791225616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562791225668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 17:40:25 2019 " "Processing ended: Wed Jul 10 17:40:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562791225668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562791225668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562791225668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562791225668 ""}
