<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 3.31 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.45 seconds; current allocated memory: 340.047 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../decode.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../disassemble.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../emulate.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../execute.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../execute_wb.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../fetch.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../fetch_decode.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../immediate.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../print.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../simple_pipeline_ip.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../type.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 24.01 seconds. CPU system time: 5.57 seconds. Elapsed time: 29.64 seconds; current allocated memory: 342.070 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 7,786 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 560 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 437 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 429 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 429 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 620 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 614 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 614 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 614 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 522 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 522 instructions in the design after the &apos;Performance (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 521 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 521 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 521 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 551 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 544 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-415]" key="HLS 214-415" tag="" content="Performing recursive inline in function &apos;simple_pipeline_ip&apos; (../../simple_pipeline_ip.cpp:33:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;type_11(ap_uint&lt;3&gt;) (.143)&apos; into &apos;type(ap_uint&lt;5&gt;) (.139)&apos; (../../type.cpp:62:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;type_10(ap_uint&lt;3&gt;) (.144)&apos; into &apos;type(ap_uint&lt;5&gt;) (.139)&apos; (../../type.cpp:61:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;type_01(ap_uint&lt;3&gt;) (.145)&apos; into &apos;type(ap_uint&lt;5&gt;) (.139)&apos; (../../type.cpp:60:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;type_00(ap_uint&lt;3&gt;) (.146)&apos; into &apos;type(ap_uint&lt;5&gt;) (.139)&apos; (../../type.cpp:59:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;type(ap_uint&lt;5&gt;) (.139)&apos; into &apos;decode_instruction(unsigned int, decoded_instruction_s*) (.136)&apos; (../../decode.cpp:21:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;j_immediate(decoded_immediate_s) (.96)&apos; into &apos;decode_immediate(unsigned int, decoded_instruction_s*) (.92)&apos; (../../decode.cpp:42:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;u_immediate(decoded_immediate_s) (.108)&apos; into &apos;decode_immediate(unsigned int, decoded_instruction_s*) (.92)&apos; (../../decode.cpp:41:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;b_immediate(decoded_immediate_s) (.111)&apos; into &apos;decode_immediate(unsigned int, decoded_instruction_s*) (.92)&apos; (../../decode.cpp:40:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;s_immediate(decoded_immediate_s) (.123)&apos; into &apos;decode_immediate(unsigned int, decoded_instruction_s*) (.92)&apos; (../../decode.cpp:39:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;i_immediate(decoded_immediate_s) (.124)&apos; into &apos;decode_immediate(unsigned int, decoded_instruction_s*) (.92)&apos; (../../decode.cpp:38:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;decode_instruction(unsigned int, decoded_instruction_s*) (.136)&apos; into &apos;decode(unsigned int, decoded_instruction_s*) (.91)&apos; (../../decode.cpp:48:3)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;decode_immediate(unsigned int, decoded_instruction_s*) (.92)&apos; into &apos;decode(unsigned int, decoded_instruction_s*) (.91)&apos; (../../decode.cpp:49:3)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;decode(unsigned int, decoded_instruction_s*) (.91)&apos; into &apos;fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*) (.90)&apos; (../../fetch_decode.cpp:16:3)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;fetch(ap_uint&lt;15&gt;, unsigned int*, ap_uint&lt;15&gt;*, unsigned int*) (.161)&apos; into &apos;fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*) (.90)&apos; (../../fetch_decode.cpp:15:3)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;compute_next_pc(ap_uint&lt;15&gt;, decoded_instruction_s, ap_uint&lt;1&gt;, int) (.15)&apos; into &apos;execute_wb(from_f_to_e_s, from_e_to_e_s, int*, int*, from_e_to_f_s*, from_e_to_e_s*) (.14)&apos; (../../execute_wb.cpp:39:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;write_reg(decoded_instruction_s, int*, int) (.39)&apos; into &apos;execute_wb(from_f_to_e_s, from_e_to_e_s, int*, int*, from_e_to_f_s*, from_e_to_e_s*) (.14)&apos; (../../execute_wb.cpp:37:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;mem_load(int*, ap_uint&lt;17&gt;, ap_uint&lt;3&gt;) (.43)&apos; into &apos;execute_wb(from_f_to_e_s, from_e_to_e_s, int*, int*, from_e_to_f_s*, from_e_to_e_s*) (.14)&apos; (../../execute_wb.cpp:36:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;mem_store(int*, ap_uint&lt;17&gt;, int, ap_uint&lt;2&gt;) (.63)&apos; into &apos;execute_wb(from_f_to_e_s, from_e_to_e_s, int*, int*, from_e_to_f_s*, from_e_to_e_s*) (.14)&apos; (../../execute_wb.cpp:34:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;compute_result(ap_uint&lt;15&gt;, decoded_instruction_s, int, int) (.72)&apos; into &apos;execute_wb(from_f_to_e_s, from_e_to_e_s, int*, int*, from_e_to_f_s*, from_e_to_e_s*) (.14)&apos; (../../execute_wb.cpp:32:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;compute_op_result(decoded_instruction_s, int, int) (.76)&apos; into &apos;execute_wb(from_f_to_e_s, from_e_to_e_s, int*, int*, from_e_to_f_s*, from_e_to_e_s*) (.14)&apos; (../../execute_wb.cpp:31:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;compute_branch_result(int, int, ap_uint&lt;3&gt;) (.86)&apos; into &apos;execute_wb(from_f_to_e_s, from_e_to_e_s, int*, int*, from_e_to_f_s*, from_e_to_e_s*) (.14)&apos; (../../execute_wb.cpp:27:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;read_reg(int*, ap_uint&lt;5&gt;, ap_uint&lt;5&gt;, int*, int*) (.89)&apos; into &apos;execute_wb(from_f_to_e_s, from_e_to_e_s, int*, int*, from_e_to_f_s*, from_e_to_e_s*) (.14)&apos; (../../execute_wb.cpp:26:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;running_cond_update(ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;*) (.2)&apos; into &apos;simple_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*)&apos; (../../simple_pipeline_ip.cpp:54:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;statistic_update(ap_uint&lt;1&gt;, unsigned int) (.13)&apos; into &apos;simple_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*)&apos; (../../simple_pipeline_ip.cpp:53:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;execute_wb(from_f_to_e_s, from_e_to_e_s, int*, int*, from_e_to_f_s*, from_e_to_e_s*) (.14)&apos; into &apos;simple_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*)&apos; (../../simple_pipeline_ip.cpp:52:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*) (.90)&apos; into &apos;simple_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*)&apos; (../../simple_pipeline_ip.cpp:51:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;reg_file&apos;: Complete partitioning on dimension 1. (../../simple_pipeline_ip.cpp:34:6)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-358]" key="HLS 214-358" tag="" content="Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../execute.cpp:9:10)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-358]" key="HLS 214-358" tag="" content="Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../execute.cpp:10:10)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-358]" key="HLS 214-358" tag="" content="Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../execute.cpp:19:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_42_1&gt; at ../../simple_pipeline_ip.cpp:42:20" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 2.89 seconds. CPU system time: 0.44 seconds. Elapsed time: 7.46 seconds; current allocated memory: 343.840 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 343.840 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 345.656 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 346.863 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (../../simple_pipeline_ip.cpp:42:29) to (../../simple_pipeline_ip.cpp:42:20) in function &apos;simple_pipeline_ip&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (../../execute.cpp:6:13) to (../../execute_wb.cpp:33:9) in function &apos;simple_pipeline_ip&apos;... converting 28 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (../../execute_wb.cpp:36:35) to (../../execute.cpp:195:3) in function &apos;simple_pipeline_ip&apos;... converting 5 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 373.824 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 373.824 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;simple_pipeline_ip&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;simple_pipeline_ip&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_47_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 5, Final II = 5, Depth = 5, loop &apos;VITIS_LOOP_47_2&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.303 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;simple_pipeline_ip&apos; consists of the following:
	&apos;ashr&apos; operation 32 bit (&apos;result&apos;, ../../execute.cpp:64-&gt;../../execute_wb.cpp:31-&gt;../../simple_pipeline_ip.cpp:52) [223]  (4.420 ns)
	&apos;select&apos; operation 32 bit (&apos;result&apos;, ../../execute.cpp:63-&gt;../../execute_wb.cpp:31-&gt;../../simple_pipeline_ip.cpp:52) [225]  (0.698 ns)
	&apos;sparsemux&apos; operation 32 bit (&apos;result&apos;, ../../execute.cpp:68-&gt;../../execute_wb.cpp:31-&gt;../../simple_pipeline_ip.cpp:52) [228]  (2.184 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 426.402 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 426.402 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;simple_pipeline_ip&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;simple_pipeline_ip/start_pc&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;simple_pipeline_ip/code_ram&apos; to &apos;s_axilite &amp; ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;simple_pipeline_ip/data_ram&apos; to &apos;s_axilite &amp; ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;simple_pipeline_ip/nb_instruction&apos; to &apos;s_axilite &amp; ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;simple_pipeline_ip&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;start_pc&apos;, &apos;nb_instruction&apos;, &apos;code_ram&apos;, &apos;data_ram&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_15_6_1_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_17_7_32_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_65_5_32_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_9_3_8_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;simple_pipeline_ip&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 426.402 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 426.402 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 426.402 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for simple_pipeline_ip." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for simple_pipeline_ip." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 136.94 MHz" resolution=""/>
</Messages>
