{"top":"global.Top",
"namespaces":{
  "global":{
    "modules":{
      "MuxWrapperAOIImpl_2_16":{
        "type":["Record",[
          ["I",["Array",2,["Array",16,"BitIn"]]],
          ["O",["Array",16,"Bit"]],
          ["S",["Array",1,"BitIn"]]
        ]],
        "instances":{
          "mux_aoi_2_16_inst0":{
            "modref":"global.mux_aoi_2_16"
          }
        },
        "connections":[
          ["self.I.0","mux_aoi_2_16_inst0.I0"],
          ["self.I.1","mux_aoi_2_16_inst0.I1"],
          ["self.O","mux_aoi_2_16_inst0.O"],
          ["self.S.0","mux_aoi_2_16_inst0.S"]
        ],
        "metadata":{"inline_single_instance":false}
      },
      "Top":{
        "type":["Record",[
          ["I",["Array",2,["Array",16,"BitIn"]]],
          ["O",["Array",16,"Bit"]],
          ["S",["Array",1,"BitIn"]]
        ]],
        "instances":{
          "MuxWrapperAOIImpl_2_16_inst0":{
            "modref":"global.MuxWrapperAOIImpl_2_16"
          }
        },
        "connections":[
          ["self.I","MuxWrapperAOIImpl_2_16_inst0.I"],
          ["self.O","MuxWrapperAOIImpl_2_16_inst0.O"],
          ["self.S","MuxWrapperAOIImpl_2_16_inst0.S"]
        ]
      },
      "mux_aoi_2_16":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",16,"Bit"]]
        ]],
        "metadata":{"verilog":{"verilog_string":"module mux_aoi_2_16 ( \n\tinput logic  [15 : 0] I0, \n\tinput logic  [15 : 0] I1, \ninput logic S, \n\toutput logic [15 : 0] O); \n\n\tlogic  [1 : 0] out_sel;\n\tlogic  [15 : 0] O_int0;\n\nprecoder_16_2 u_precoder ( \n\t.S(S), \n\t.out_sel(out_sel)); \n\nmux_logic_16_2 u_mux_logic ( \n\t.I0 (I0),\n\t.I1 (I1),\n\t.out_sel(out_sel), \n\t.O0(O_int0)); \n\tassign O = (  \tO_int0 \t); \n\nendmodule \n\nmodule precoder_16_2 (\n\tinput logic  [0 : 0] S ,\n\toutput logic  [1 : 0] out_sel );\n\nalways_comb begin: mux_sel\n\tcase (S) \n\t\t1'd0    :   out_sel = 2'b01;\n\t\t1'd1    :   out_sel = 2'b10;\n\t\tdefault :   out_sel = 2'b0;\n\tendcase \nend \n\nendmodule \n\nmodule mux_logic_16_2 ( \n\tinput logic  [1 : 0] out_sel,\n\tinput logic  [15 : 0] I0, \n\tinput logic  [15 : 0] I1, \n\toutput logic  [15 : 0] O0); \n\tAO22D0BWP16P90 inst_0_0 ( \n\t.A1(out_sel[0]), \n\t.A2(I0[0]), \n\t.B1(out_sel[1]), \n\t.B2(I1[0]), \n\t.Z(O0[0])); \n\tAO22D0BWP16P90 inst_0_1 ( \n\t.A1(out_sel[0]), \n\t.A2(I0[1]), \n\t.B1(out_sel[1]), \n\t.B2(I1[1]), \n\t.Z(O0[1])); \n\tAO22D0BWP16P90 inst_0_2 ( \n\t.A1(out_sel[0]), \n\t.A2(I0[2]), \n\t.B1(out_sel[1]), \n\t.B2(I1[2]), \n\t.Z(O0[2])); \n\tAO22D0BWP16P90 inst_0_3 ( \n\t.A1(out_sel[0]), \n\t.A2(I0[3]), \n\t.B1(out_sel[1]), \n\t.B2(I1[3]), \n\t.Z(O0[3])); \n\tAO22D0BWP16P90 inst_0_4 ( \n\t.A1(out_sel[0]), \n\t.A2(I0[4]), \n\t.B1(out_sel[1]), \n\t.B2(I1[4]), \n\t.Z(O0[4])); \n\tAO22D0BWP16P90 inst_0_5 ( \n\t.A1(out_sel[0]), \n\t.A2(I0[5]), \n\t.B1(out_sel[1]), \n\t.B2(I1[5]), \n\t.Z(O0[5])); \n\tAO22D0BWP16P90 inst_0_6 ( \n\t.A1(out_sel[0]), \n\t.A2(I0[6]), \n\t.B1(out_sel[1]), \n\t.B2(I1[6]), \n\t.Z(O0[6])); \n\tAO22D0BWP16P90 inst_0_7 ( \n\t.A1(out_sel[0]), \n\t.A2(I0[7]), \n\t.B1(out_sel[1]), \n\t.B2(I1[7]), \n\t.Z(O0[7])); \n\tAO22D0BWP16P90 inst_0_8 ( \n\t.A1(out_sel[0]), \n\t.A2(I0[8]), \n\t.B1(out_sel[1]), \n\t.B2(I1[8]), \n\t.Z(O0[8])); \n\tAO22D0BWP16P90 inst_0_9 ( \n\t.A1(out_sel[0]), \n\t.A2(I0[9]), \n\t.B1(out_sel[1]), \n\t.B2(I1[9]), \n\t.Z(O0[9])); \n\tAO22D0BWP16P90 inst_0_10 ( \n\t.A1(out_sel[0]), \n\t.A2(I0[10]), \n\t.B1(out_sel[1]), \n\t.B2(I1[10]), \n\t.Z(O0[10])); \n\tAO22D0BWP16P90 inst_0_11 ( \n\t.A1(out_sel[0]), \n\t.A2(I0[11]), \n\t.B1(out_sel[1]), \n\t.B2(I1[11]), \n\t.Z(O0[11])); \n\tAO22D0BWP16P90 inst_0_12 ( \n\t.A1(out_sel[0]), \n\t.A2(I0[12]), \n\t.B1(out_sel[1]), \n\t.B2(I1[12]), \n\t.Z(O0[12])); \n\tAO22D0BWP16P90 inst_0_13 ( \n\t.A1(out_sel[0]), \n\t.A2(I0[13]), \n\t.B1(out_sel[1]), \n\t.B2(I1[13]), \n\t.Z(O0[13])); \n\tAO22D0BWP16P90 inst_0_14 ( \n\t.A1(out_sel[0]), \n\t.A2(I0[14]), \n\t.B1(out_sel[1]), \n\t.B2(I1[14]), \n\t.Z(O0[14])); \n\tAO22D0BWP16P90 inst_0_15 ( \n\t.A1(out_sel[0]), \n\t.A2(I0[15]), \n\t.B1(out_sel[1]), \n\t.B2(I1[15]), \n\t.Z(O0[15])); \nendmodule \n"}}
      }
    }
  }
}
}
