// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_B_IO_L2_in_5_x1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_B_B_IO_L2_in_5_x114_dout,
        fifo_B_B_IO_L2_in_5_x114_empty_n,
        fifo_B_B_IO_L2_in_5_x114_read,
        fifo_B_B_IO_L2_in_6_x115_din,
        fifo_B_B_IO_L2_in_6_x115_full_n,
        fifo_B_B_IO_L2_in_6_x115_write,
        fifo_B_PE_0_5_x186_din,
        fifo_B_PE_0_5_x186_full_n,
        fifo_B_PE_0_5_x186_write
);

parameter    ap_ST_fsm_state1 = 28'd1;
parameter    ap_ST_fsm_state2 = 28'd2;
parameter    ap_ST_fsm_state3 = 28'd4;
parameter    ap_ST_fsm_state4 = 28'd8;
parameter    ap_ST_fsm_state5 = 28'd16;
parameter    ap_ST_fsm_state6 = 28'd32;
parameter    ap_ST_fsm_state7 = 28'd64;
parameter    ap_ST_fsm_state8 = 28'd128;
parameter    ap_ST_fsm_state9 = 28'd256;
parameter    ap_ST_fsm_state10 = 28'd512;
parameter    ap_ST_fsm_state11 = 28'd1024;
parameter    ap_ST_fsm_state12 = 28'd2048;
parameter    ap_ST_fsm_state13 = 28'd4096;
parameter    ap_ST_fsm_state14 = 28'd8192;
parameter    ap_ST_fsm_state15 = 28'd16384;
parameter    ap_ST_fsm_state16 = 28'd32768;
parameter    ap_ST_fsm_state17 = 28'd65536;
parameter    ap_ST_fsm_state18 = 28'd131072;
parameter    ap_ST_fsm_state19 = 28'd262144;
parameter    ap_ST_fsm_state20 = 28'd524288;
parameter    ap_ST_fsm_state21 = 28'd1048576;
parameter    ap_ST_fsm_state22 = 28'd2097152;
parameter    ap_ST_fsm_state23 = 28'd4194304;
parameter    ap_ST_fsm_state24 = 28'd8388608;
parameter    ap_ST_fsm_state25 = 28'd16777216;
parameter    ap_ST_fsm_state26 = 28'd33554432;
parameter    ap_ST_fsm_state27 = 28'd67108864;
parameter    ap_ST_fsm_state28 = 28'd134217728;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] fifo_B_B_IO_L2_in_5_x114_dout;
input   fifo_B_B_IO_L2_in_5_x114_empty_n;
output   fifo_B_B_IO_L2_in_5_x114_read;
output  [255:0] fifo_B_B_IO_L2_in_6_x115_din;
input   fifo_B_B_IO_L2_in_6_x115_full_n;
output   fifo_B_B_IO_L2_in_6_x115_write;
output  [31:0] fifo_B_PE_0_5_x186_din;
input   fifo_B_PE_0_5_x186_full_n;
output   fifo_B_PE_0_5_x186_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_B_B_IO_L2_in_5_x114_read;
reg fifo_B_B_IO_L2_in_6_x115_write;
reg[31:0] fifo_B_PE_0_5_x186_din;
reg fifo_B_PE_0_5_x186_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [27:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_B_B_IO_L2_in_5_x114_blk_n;
wire    ap_CS_fsm_state6;
reg   [0:0] icmp_ln16370_reg_1575;
wire   [0:0] icmp_ln890_1657_fu_788_p2;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state15;
reg   [0:0] icmp_ln16438_reg_1682;
wire   [0:0] icmp_ln890_1654_fu_1046_p2;
wire    ap_CS_fsm_state16;
reg    fifo_B_B_IO_L2_in_6_x115_blk_n;
reg    fifo_B_PE_0_5_x186_blk_n;
wire    ap_CS_fsm_state13;
wire   [0:0] icmp_ln878_45_fu_886_p2;
wire    ap_CS_fsm_state21;
wire   [0:0] icmp_ln878_44_fu_1104_p2;
wire    ap_CS_fsm_state27;
wire   [0:0] icmp_ln878_fu_1281_p2;
wire   [255:0] local_B_ping_V_0_q0;
reg   [255:0] reg_686;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state23;
wire   [2:0] add_ln691_fu_692_p2;
reg   [2:0] add_ln691_reg_1491;
wire    ap_CS_fsm_state2;
wire   [2:0] add_ln691_1740_fu_704_p2;
reg   [2:0] add_ln691_1740_reg_1547;
wire    ap_CS_fsm_state3;
wire   [5:0] add_i_i611_cast_fu_724_p2;
reg   [5:0] add_i_i611_cast_reg_1555;
wire   [0:0] icmp_ln890_1649_fu_710_p2;
wire   [7:0] c2_V_184_fu_730_p2;
reg   [7:0] c2_V_184_reg_1561;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln16370_fu_759_p2;
wire    ap_CS_fsm_state5;
wire   [0:0] tmp_504_fu_742_p3;
wire   [0:0] icmp_ln886_17_fu_754_p2;
wire   [1:0] add_ln691_1748_fu_765_p2;
reg   [1:0] add_ln691_1748_reg_1579;
reg    ap_predicate_op121_read_state6;
reg    ap_block_state6;
wire   [1:0] add_ln691_1747_fu_777_p2;
wire   [3:0] c3_71_fu_794_p2;
wire   [0:0] icmp_ln890_1658_fu_771_p2;
wire   [1:0] add_ln691_1751_fu_800_p2;
reg   [1:0] add_ln691_1751_reg_1600;
wire    ap_CS_fsm_state8;
reg   [0:0] arb_21_reg_402;
reg   [0:0] intra_trans_en_26_reg_389;
wire   [0:0] icmp_ln890_1656_fu_811_p2;
wire   [1:0] add_ln691_1750_fu_817_p2;
reg   [1:0] add_ln691_1750_reg_1613;
wire   [0:0] icmp_ln890_1653_fu_828_p2;
wire   [0:0] arb_fu_834_p2;
wire   [5:0] add_ln691_1753_fu_840_p2;
reg   [5:0] add_ln691_1753_reg_1631;
wire    ap_CS_fsm_state10;
wire   [3:0] add_ln691_1755_fu_852_p2;
reg   [3:0] add_ln691_1755_reg_1639;
wire    ap_CS_fsm_state11;
wire   [2:0] empty_fu_864_p1;
reg   [2:0] empty_reg_1647;
wire   [0:0] icmp_ln890_1662_fu_858_p2;
wire   [4:0] add_ln691_1757_fu_868_p2;
reg   [4:0] add_ln691_1757_reg_1652;
wire    ap_CS_fsm_state12;
wire   [3:0] add_ln691_1759_fu_880_p2;
reg    ap_block_state13;
wire   [255:0] zext_ln1497_42_fu_950_p1;
wire   [0:0] icmp_ln16438_fu_1017_p2;
wire    ap_CS_fsm_state14;
wire   [0:0] tmp_fu_1000_p3;
wire   [0:0] icmp_ln886_fu_1012_p2;
wire   [1:0] add_ln691_1745_fu_1023_p2;
reg   [1:0] add_ln691_1745_reg_1686;
reg    ap_predicate_op247_read_state15;
reg    ap_block_state15;
wire   [1:0] add_ln691_1744_fu_1035_p2;
wire   [3:0] c3_70_fu_1052_p2;
wire   [0:0] icmp_ln890_1655_fu_1029_p2;
wire   [255:0] local_B_pong_V_0_q0;
reg   [255:0] in_data_V_163_reg_1707;
wire    ap_CS_fsm_state17;
wire   [5:0] add_ln691_1752_fu_1058_p2;
reg   [5:0] add_ln691_1752_reg_1712;
wire    ap_CS_fsm_state18;
wire   [3:0] add_ln691_1754_fu_1070_p2;
reg   [3:0] add_ln691_1754_reg_1720;
wire    ap_CS_fsm_state19;
wire   [2:0] empty_3065_fu_1082_p1;
reg   [2:0] empty_3065_reg_1728;
wire   [0:0] icmp_ln890_1661_fu_1076_p2;
wire   [4:0] add_ln691_1756_fu_1086_p2;
reg   [4:0] add_ln691_1756_reg_1733;
wire    ap_CS_fsm_state20;
wire   [3:0] add_ln691_1758_fu_1098_p2;
reg    ap_block_state21;
wire   [255:0] zext_ln1497_41_fu_1168_p1;
wire   [1:0] add_ln691_1739_fu_1218_p2;
reg   [1:0] add_ln691_1739_reg_1757;
wire    ap_CS_fsm_state22;
wire   [0:0] icmp_ln890_1648_fu_1229_p2;
wire   [5:0] add_ln691_1741_fu_1235_p2;
reg   [5:0] add_ln691_1741_reg_1770;
wire    ap_CS_fsm_state24;
wire   [3:0] add_ln691_1742_fu_1247_p2;
reg   [3:0] add_ln691_1742_reg_1778;
wire    ap_CS_fsm_state25;
wire   [2:0] empty_3066_fu_1259_p1;
reg   [2:0] empty_3066_reg_1786;
wire   [0:0] icmp_ln890_1651_fu_1253_p2;
wire   [4:0] add_ln691_1743_fu_1263_p2;
reg   [4:0] add_ln691_1743_reg_1791;
wire    ap_CS_fsm_state26;
wire   [3:0] add_ln691_1749_fu_1275_p2;
reg   [3:0] add_ln691_1749_reg_1799;
reg    ap_block_state27;
wire   [255:0] zext_ln1497_fu_1391_p1;
wire    ap_CS_fsm_state28;
reg   [0:0] local_B_ping_V_0_address0;
reg    local_B_ping_V_0_ce0;
reg    local_B_ping_V_0_we0;
reg   [0:0] local_B_pong_V_0_address0;
reg    local_B_pong_V_0_ce0;
reg    local_B_pong_V_0_we0;
reg   [2:0] c0_V_reg_340;
reg    ap_block_state1;
reg   [0:0] intra_trans_en_reg_351;
reg   [2:0] c1_V_reg_365;
wire   [0:0] icmp_ln890_fu_698_p2;
wire   [0:0] icmp_ln16359_fu_736_p2;
reg   [0:0] intra_trans_en_25_reg_376;
wire   [0:0] ap_phi_mux_arb_21_phi_fu_406_p4;
reg   [7:0] c2_V_reg_414;
reg   [3:0] c3_69_reg_425;
reg   [1:0] c4_V_69_reg_437;
reg    ap_block_state7;
reg   [1:0] c4_V_68_reg_448;
reg   [1:0] c5_V_164_reg_459;
wire   [0:0] icmp_ln890_1660_fu_846_p2;
reg   [1:0] c5_V_163_reg_470;
wire   [0:0] icmp_ln890_1659_fu_1064_p2;
reg   [5:0] c6_V_168_reg_481;
reg   [3:0] c7_V_106_reg_492;
wire   [0:0] icmp_ln890_1664_fu_874_p2;
reg   [4:0] c8_V_42_reg_503;
reg   [3:0] n_V_42_reg_514;
reg   [255:0] p_Val2_s_reg_525;
reg   [3:0] c3_reg_534;
reg   [1:0] c4_V_67_reg_546;
reg    ap_block_state16;
reg   [1:0] c4_V_reg_557;
reg   [5:0] c6_V_167_reg_568;
reg   [3:0] c7_V_105_reg_579;
wire   [0:0] icmp_ln890_1663_fu_1092_p2;
reg   [4:0] c8_V_41_reg_590;
reg   [3:0] n_V_41_reg_601;
reg   [255:0] p_Val2_83_reg_612;
reg   [1:0] c5_V_reg_621;
wire   [0:0] icmp_ln890_1650_fu_1241_p2;
reg   [5:0] c6_V_reg_632;
reg   [3:0] c7_V_reg_643;
wire   [0:0] icmp_ln890_1652_fu_1269_p2;
reg   [4:0] c8_V_reg_654;
reg   [3:0] n_V_reg_665;
reg   [255:0] p_Val2_84_reg_676;
wire   [63:0] zext_ln890_84_fu_783_p1;
wire   [63:0] zext_ln890_83_fu_806_p1;
wire   [63:0] zext_ln890_81_fu_823_p1;
wire   [63:0] zext_ln890_82_fu_1041_p1;
wire   [63:0] zext_ln890_fu_1224_p1;
reg   [31:0] data_split_V_7_fu_168;
wire   [31:0] data_split_V_0_fu_892_p1;
wire   [2:0] trunc_ln16415_fu_896_p1;
reg   [31:0] data_split_V_7_102_fu_172;
reg   [31:0] data_split_V_7_103_fu_176;
reg   [31:0] data_split_V_7_104_fu_180;
reg   [31:0] data_split_V_7_105_fu_184;
reg   [31:0] data_split_V_7_106_fu_188;
reg   [31:0] data_split_V_7_107_fu_192;
reg   [31:0] data_split_V_7_108_fu_196;
reg   [31:0] data_split_V_7_109_fu_200;
wire   [31:0] data_split_V_0_110_fu_1110_p1;
wire   [2:0] trunc_ln16483_fu_1114_p1;
reg   [31:0] data_split_V_7_110_fu_204;
reg   [31:0] data_split_V_7_111_fu_208;
reg   [31:0] data_split_V_7_112_fu_212;
reg   [31:0] data_split_V_7_113_fu_216;
reg   [31:0] data_split_V_7_114_fu_220;
reg   [31:0] data_split_V_7_115_fu_224;
reg   [31:0] data_split_V_7_116_fu_228;
reg   [31:0] data_split_V_7_117_fu_240;
wire   [31:0] data_split_V_0_111_fu_1287_p1;
wire   [2:0] trunc_ln16526_fu_1291_p1;
reg   [31:0] data_split_V_7_118_fu_244;
reg   [31:0] data_split_V_7_119_fu_248;
reg   [31:0] data_split_V_7_120_fu_252;
reg   [31:0] data_split_V_7_121_fu_256;
reg   [31:0] data_split_V_7_122_fu_260;
reg   [31:0] data_split_V_7_123_fu_264;
reg   [31:0] data_split_V_7_024_fu_268;
wire   [31:0] u_fu_978_p10;
wire   [31:0] u_16_fu_1196_p10;
wire   [31:0] u_17_fu_1359_p10;
wire   [5:0] p_shl_fu_716_p3;
wire   [5:0] zext_ln886_17_fu_750_p1;
wire   [223:0] r_fu_940_p4;
wire   [5:0] zext_ln886_fu_1008_p1;
wire   [223:0] r_74_fu_1158_p4;
wire   [223:0] r_75_fu_1381_p4;
reg   [27:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 28'd1;
end

top_B_IO_L2_in_0_x0_local_B_ping_V_0 #(
    .DataWidth( 256 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
local_B_ping_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_B_ping_V_0_address0),
    .ce0(local_B_ping_V_0_ce0),
    .we0(local_B_ping_V_0_we0),
    .d0(fifo_B_B_IO_L2_in_5_x114_dout),
    .q0(local_B_ping_V_0_q0)
);

top_B_IO_L2_in_0_x0_local_B_ping_V_0 #(
    .DataWidth( 256 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
local_B_pong_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_B_pong_V_0_address0),
    .ce0(local_B_pong_V_0_ce0),
    .we0(local_B_pong_V_0_we0),
    .d0(fifo_B_B_IO_L2_in_5_x114_dout),
    .q0(local_B_pong_V_0_q0)
);

top_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1168(
    .din0(data_split_V_7_fu_168),
    .din1(data_split_V_7_102_fu_172),
    .din2(data_split_V_7_103_fu_176),
    .din3(data_split_V_7_104_fu_180),
    .din4(data_split_V_7_105_fu_184),
    .din5(data_split_V_7_106_fu_188),
    .din6(data_split_V_7_107_fu_192),
    .din7(data_split_V_7_108_fu_196),
    .din8(empty_reg_1647),
    .dout(u_fu_978_p10)
);

top_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1169(
    .din0(data_split_V_7_109_fu_200),
    .din1(data_split_V_7_110_fu_204),
    .din2(data_split_V_7_111_fu_208),
    .din3(data_split_V_7_112_fu_212),
    .din4(data_split_V_7_113_fu_216),
    .din5(data_split_V_7_114_fu_220),
    .din6(data_split_V_7_115_fu_224),
    .din7(data_split_V_7_116_fu_228),
    .din8(empty_3065_reg_1728),
    .dout(u_16_fu_1196_p10)
);

top_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1170(
    .din0(data_split_V_7_117_fu_240),
    .din1(data_split_V_7_118_fu_244),
    .din2(data_split_V_7_119_fu_248),
    .din3(data_split_V_7_120_fu_252),
    .din4(data_split_V_7_121_fu_256),
    .din5(data_split_V_7_122_fu_260),
    .din6(data_split_V_7_123_fu_264),
    .din7(data_split_V_7_024_fu_268),
    .din8(empty_3066_reg_1786),
    .dout(u_17_fu_1359_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln890_1648_fu_1229_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (((intra_trans_en_26_reg_389 == 1'd0) | ((icmp_ln890_1653_fu_828_p2 == 1'd1) & (arb_21_reg_402 == 1'd1))) | ((icmp_ln890_1656_fu_811_p2 == 1'd1) & (arb_21_reg_402 == 1'd0))))) begin
        arb_21_reg_402 <= arb_fu_834_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1649_fu_710_p2 == 1'd0))) begin
        arb_21_reg_402 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1649_fu_710_p2 == 1'd1))) begin
        c0_V_reg_340 <= add_ln691_reg_1491;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c0_V_reg_340 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16359_fu_736_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        c1_V_reg_365 <= add_ln691_1740_reg_1547;
    end else if (((icmp_ln890_fu_698_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c1_V_reg_365 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (((intra_trans_en_26_reg_389 == 1'd0) | ((icmp_ln890_1653_fu_828_p2 == 1'd1) & (arb_21_reg_402 == 1'd1))) | ((icmp_ln890_1656_fu_811_p2 == 1'd1) & (arb_21_reg_402 == 1'd0))))) begin
        c2_V_reg_414 <= c2_V_184_reg_1561;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1649_fu_710_p2 == 1'd0))) begin
        c2_V_reg_414 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_arb_21_phi_fu_406_p4 == 1'd0) & (icmp_ln16359_fu_736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        c3_69_reg_425 <= 4'd5;
    end else if ((~((fifo_B_B_IO_L2_in_5_x114_empty_n == 1'b0) & (ap_predicate_op121_read_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (((icmp_ln890_1657_fu_788_p2 == 1'd1) & (icmp_ln16370_reg_1575 == 1'd1)) | ((icmp_ln16370_reg_1575 == 1'd0) & (icmp_ln890_1658_fu_771_p2 == 1'd1))))) begin
        c3_69_reg_425 <= c3_71_fu_794_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_arb_21_phi_fu_406_p4 == 1'd1) & (icmp_ln16359_fu_736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        c3_reg_534 <= 4'd5;
    end else if ((~((fifo_B_B_IO_L2_in_5_x114_empty_n == 1'b0) & (ap_predicate_op247_read_state15 == 1'b1)) & (1'b1 == ap_CS_fsm_state15) & (((icmp_ln890_1654_fu_1046_p2 == 1'd1) & (icmp_ln16438_reg_1682 == 1'd1)) | ((icmp_ln16438_reg_1682 == 1'd0) & (icmp_ln890_1655_fu_1029_p2 == 1'd1))))) begin
        c3_reg_534 <= c3_70_fu_1052_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1012_p2 == 1'd0) & (tmp_fu_1000_p3 == 1'd0) & (icmp_ln16438_fu_1017_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        c4_V_67_reg_546 <= 2'd0;
    end else if ((~((fifo_B_B_IO_L2_in_6_x115_full_n == 1'b0) | (fifo_B_B_IO_L2_in_5_x114_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        c4_V_67_reg_546 <= add_ln691_1745_reg_1686;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln886_17_fu_754_p2 == 1'd0) & (tmp_504_fu_742_p3 == 1'd0) & (icmp_ln16370_fu_759_p2 == 1'd1))) begin
        c4_V_68_reg_448 <= 2'd0;
    end else if ((~((fifo_B_B_IO_L2_in_5_x114_empty_n == 1'b0) & (ap_predicate_op121_read_state6 == 1'b1)) & (icmp_ln890_1657_fu_788_p2 == 1'd0) & (icmp_ln16370_reg_1575 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        c4_V_68_reg_448 <= add_ln691_1747_fu_777_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln886_17_fu_754_p2 == 1'd0) & (tmp_504_fu_742_p3 == 1'd0) & (icmp_ln16370_fu_759_p2 == 1'd0))) begin
        c4_V_69_reg_437 <= 2'd0;
    end else if ((~((fifo_B_B_IO_L2_in_6_x115_full_n == 1'b0) | (fifo_B_B_IO_L2_in_5_x114_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        c4_V_69_reg_437 <= add_ln691_1748_reg_1579;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1012_p2 == 1'd0) & (tmp_fu_1000_p3 == 1'd0) & (icmp_ln16438_fu_1017_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        c4_V_reg_557 <= 2'd0;
    end else if ((~((fifo_B_B_IO_L2_in_5_x114_empty_n == 1'b0) & (ap_predicate_op247_read_state15 == 1'b1)) & (icmp_ln890_1654_fu_1046_p2 == 1'd0) & (icmp_ln16438_reg_1682 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        c4_V_reg_557 <= add_ln691_1744_fu_1035_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (((tmp_fu_1000_p3 == 1'd1) & (intra_trans_en_26_reg_389 == 1'd1)) | ((icmp_ln886_fu_1012_p2 == 1'd1) & (intra_trans_en_26_reg_389 == 1'd1))))) begin
        c5_V_163_reg_470 <= 2'd0;
    end else if (((icmp_ln890_1659_fu_1064_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        c5_V_163_reg_470 <= add_ln691_1750_reg_1613;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (((intra_trans_en_26_reg_389 == 1'd1) & (tmp_504_fu_742_p3 == 1'd1)) | ((intra_trans_en_26_reg_389 == 1'd1) & (icmp_ln886_17_fu_754_p2 == 1'd1))))) begin
        c5_V_164_reg_459 <= 2'd0;
    end else if (((icmp_ln890_1660_fu_846_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        c5_V_164_reg_459 <= add_ln691_1751_reg_1600;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_698_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        c5_V_reg_621 <= 2'd0;
    end else if (((icmp_ln890_1650_fu_1241_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        c5_V_reg_621 <= add_ln691_1739_reg_1757;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1661_fu_1076_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        c6_V_167_reg_568 <= add_ln691_1752_reg_1712;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        c6_V_167_reg_568 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1662_fu_858_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        c6_V_168_reg_481 <= add_ln691_1753_reg_1631;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        c6_V_168_reg_481 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1651_fu_1253_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        c6_V_reg_632 <= add_ln691_1741_reg_1770;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        c6_V_reg_632 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1663_fu_1092_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        c7_V_105_reg_579 <= add_ln691_1754_reg_1720;
    end else if (((icmp_ln890_1659_fu_1064_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        c7_V_105_reg_579 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1664_fu_874_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        c7_V_106_reg_492 <= add_ln691_1755_reg_1639;
    end else if (((icmp_ln890_1660_fu_846_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        c7_V_106_reg_492 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1652_fu_1269_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        c7_V_reg_643 <= add_ln691_1742_reg_1778;
    end else if (((icmp_ln890_1650_fu_1241_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        c7_V_reg_643 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_44_fu_1104_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_44_fu_1104_p2 == 1'd1))) begin
        c8_V_41_reg_590 <= add_ln691_1756_reg_1733;
    end else if (((icmp_ln890_1661_fu_1076_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        c8_V_41_reg_590 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_45_fu_886_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_45_fu_886_p2 == 1'd1))) begin
        c8_V_42_reg_503 <= add_ln691_1757_reg_1652;
    end else if (((icmp_ln890_1662_fu_858_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        c8_V_42_reg_503 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_fu_1281_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1281_p2 == 1'd1))) begin
        c8_V_reg_654 <= add_ln691_1743_reg_1791;
    end else if (((icmp_ln890_1651_fu_1253_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        c8_V_reg_654 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16359_fu_736_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        intra_trans_en_25_reg_376 <= 1'd1;
    end else if (((icmp_ln890_fu_698_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        intra_trans_en_25_reg_376 <= intra_trans_en_reg_351;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (((intra_trans_en_26_reg_389 == 1'd0) | ((icmp_ln890_1653_fu_828_p2 == 1'd1) & (arb_21_reg_402 == 1'd1))) | ((icmp_ln890_1656_fu_811_p2 == 1'd1) & (arb_21_reg_402 == 1'd0))))) begin
        intra_trans_en_26_reg_389 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1649_fu_710_p2 == 1'd0))) begin
        intra_trans_en_26_reg_389 <= intra_trans_en_25_reg_376;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1649_fu_710_p2 == 1'd1))) begin
        intra_trans_en_reg_351 <= 1'd1;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        intra_trans_en_reg_351 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_44_fu_1104_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_44_fu_1104_p2 == 1'd0))) begin
        n_V_41_reg_601 <= add_ln691_1758_fu_1098_p2;
    end else if (((icmp_ln890_1663_fu_1092_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        n_V_41_reg_601 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_45_fu_886_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_45_fu_886_p2 == 1'd0))) begin
        n_V_42_reg_514 <= add_ln691_1759_fu_880_p2;
    end else if (((icmp_ln890_1664_fu_874_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        n_V_42_reg_514 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        n_V_reg_665 <= add_ln691_1749_reg_1799;
    end else if (((icmp_ln890_1652_fu_1269_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        n_V_reg_665 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_44_fu_1104_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_44_fu_1104_p2 == 1'd0))) begin
        p_Val2_83_reg_612 <= zext_ln1497_41_fu_1168_p1;
    end else if (((icmp_ln890_1663_fu_1092_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        p_Val2_83_reg_612 <= in_data_V_163_reg_1707;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        p_Val2_84_reg_676 <= zext_ln1497_fu_1391_p1;
    end else if (((icmp_ln890_1652_fu_1269_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        p_Val2_84_reg_676 <= reg_686;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_45_fu_886_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_45_fu_886_p2 == 1'd0))) begin
        p_Val2_s_reg_525 <= zext_ln1497_42_fu_950_p1;
    end else if (((icmp_ln890_1664_fu_874_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        p_Val2_s_reg_525 <= reg_686;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1649_fu_710_p2 == 1'd0))) begin
        add_i_i611_cast_reg_1555[5 : 3] <= add_i_i611_cast_fu_724_p2[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        add_ln691_1739_reg_1757 <= add_ln691_1739_fu_1218_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln691_1740_reg_1547 <= add_ln691_1740_fu_704_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln691_1741_reg_1770 <= add_ln691_1741_fu_1235_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        add_ln691_1742_reg_1778 <= add_ln691_1742_fu_1247_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln691_1743_reg_1791 <= add_ln691_1743_fu_1263_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_B_IO_L2_in_5_x114_empty_n == 1'b0) & (ap_predicate_op247_read_state15 == 1'b1)) & (icmp_ln16438_reg_1682 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        add_ln691_1745_reg_1686 <= add_ln691_1745_fu_1023_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_B_IO_L2_in_5_x114_empty_n == 1'b0) & (ap_predicate_op121_read_state6 == 1'b1)) & (icmp_ln16370_reg_1575 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        add_ln691_1748_reg_1579 <= add_ln691_1748_fu_765_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_fu_1281_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state27))) begin
        add_ln691_1749_reg_1799 <= add_ln691_1749_fu_1275_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((intra_trans_en_26_reg_389 == 1'd1) & (arb_21_reg_402 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        add_ln691_1750_reg_1613 <= add_ln691_1750_fu_817_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((intra_trans_en_26_reg_389 == 1'd1) & (arb_21_reg_402 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        add_ln691_1751_reg_1600 <= add_ln691_1751_fu_800_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        add_ln691_1752_reg_1712 <= add_ln691_1752_fu_1058_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln691_1753_reg_1631 <= add_ln691_1753_fu_840_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        add_ln691_1754_reg_1720 <= add_ln691_1754_fu_1070_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln691_1755_reg_1639 <= add_ln691_1755_fu_852_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln691_1756_reg_1733 <= add_ln691_1756_fu_1086_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln691_1757_reg_1652 <= add_ln691_1757_fu_868_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln691_reg_1491 <= add_ln691_fu_692_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        c2_V_184_reg_1561 <= c2_V_184_fu_730_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_fu_1281_p2 == 1'd1)) & (trunc_ln16526_fu_1291_p1 == 3'd7) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1281_p2 == 1'd0))) begin
        data_split_V_7_024_fu_268 <= data_split_V_0_111_fu_1287_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_45_fu_886_p2 == 1'd1)) & (trunc_ln16415_fu_896_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_45_fu_886_p2 == 1'd0))) begin
        data_split_V_7_102_fu_172 <= data_split_V_0_fu_892_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_45_fu_886_p2 == 1'd1)) & (trunc_ln16415_fu_896_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_45_fu_886_p2 == 1'd0))) begin
        data_split_V_7_103_fu_176 <= data_split_V_0_fu_892_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_45_fu_886_p2 == 1'd1)) & (trunc_ln16415_fu_896_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_45_fu_886_p2 == 1'd0))) begin
        data_split_V_7_104_fu_180 <= data_split_V_0_fu_892_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_45_fu_886_p2 == 1'd1)) & (trunc_ln16415_fu_896_p1 == 3'd4) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_45_fu_886_p2 == 1'd0))) begin
        data_split_V_7_105_fu_184 <= data_split_V_0_fu_892_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_45_fu_886_p2 == 1'd1)) & (trunc_ln16415_fu_896_p1 == 3'd5) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_45_fu_886_p2 == 1'd0))) begin
        data_split_V_7_106_fu_188 <= data_split_V_0_fu_892_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_45_fu_886_p2 == 1'd1)) & (trunc_ln16415_fu_896_p1 == 3'd6) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_45_fu_886_p2 == 1'd0))) begin
        data_split_V_7_107_fu_192 <= data_split_V_0_fu_892_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_45_fu_886_p2 == 1'd1)) & (trunc_ln16415_fu_896_p1 == 3'd7) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_45_fu_886_p2 == 1'd0))) begin
        data_split_V_7_108_fu_196 <= data_split_V_0_fu_892_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_44_fu_1104_p2 == 1'd1)) & (trunc_ln16483_fu_1114_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_44_fu_1104_p2 == 1'd0))) begin
        data_split_V_7_109_fu_200 <= data_split_V_0_110_fu_1110_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_44_fu_1104_p2 == 1'd1)) & (trunc_ln16483_fu_1114_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_44_fu_1104_p2 == 1'd0))) begin
        data_split_V_7_110_fu_204 <= data_split_V_0_110_fu_1110_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_44_fu_1104_p2 == 1'd1)) & (trunc_ln16483_fu_1114_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_44_fu_1104_p2 == 1'd0))) begin
        data_split_V_7_111_fu_208 <= data_split_V_0_110_fu_1110_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_44_fu_1104_p2 == 1'd1)) & (trunc_ln16483_fu_1114_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_44_fu_1104_p2 == 1'd0))) begin
        data_split_V_7_112_fu_212 <= data_split_V_0_110_fu_1110_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_44_fu_1104_p2 == 1'd1)) & (trunc_ln16483_fu_1114_p1 == 3'd4) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_44_fu_1104_p2 == 1'd0))) begin
        data_split_V_7_113_fu_216 <= data_split_V_0_110_fu_1110_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_44_fu_1104_p2 == 1'd1)) & (trunc_ln16483_fu_1114_p1 == 3'd5) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_44_fu_1104_p2 == 1'd0))) begin
        data_split_V_7_114_fu_220 <= data_split_V_0_110_fu_1110_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_44_fu_1104_p2 == 1'd1)) & (trunc_ln16483_fu_1114_p1 == 3'd6) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_44_fu_1104_p2 == 1'd0))) begin
        data_split_V_7_115_fu_224 <= data_split_V_0_110_fu_1110_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_44_fu_1104_p2 == 1'd1)) & (trunc_ln16483_fu_1114_p1 == 3'd7) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_44_fu_1104_p2 == 1'd0))) begin
        data_split_V_7_116_fu_228 <= data_split_V_0_110_fu_1110_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_fu_1281_p2 == 1'd1)) & (trunc_ln16526_fu_1291_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1281_p2 == 1'd0))) begin
        data_split_V_7_117_fu_240 <= data_split_V_0_111_fu_1287_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_fu_1281_p2 == 1'd1)) & (trunc_ln16526_fu_1291_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1281_p2 == 1'd0))) begin
        data_split_V_7_118_fu_244 <= data_split_V_0_111_fu_1287_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_fu_1281_p2 == 1'd1)) & (trunc_ln16526_fu_1291_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1281_p2 == 1'd0))) begin
        data_split_V_7_119_fu_248 <= data_split_V_0_111_fu_1287_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_fu_1281_p2 == 1'd1)) & (trunc_ln16526_fu_1291_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1281_p2 == 1'd0))) begin
        data_split_V_7_120_fu_252 <= data_split_V_0_111_fu_1287_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_fu_1281_p2 == 1'd1)) & (trunc_ln16526_fu_1291_p1 == 3'd4) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1281_p2 == 1'd0))) begin
        data_split_V_7_121_fu_256 <= data_split_V_0_111_fu_1287_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_fu_1281_p2 == 1'd1)) & (trunc_ln16526_fu_1291_p1 == 3'd5) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1281_p2 == 1'd0))) begin
        data_split_V_7_122_fu_260 <= data_split_V_0_111_fu_1287_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_fu_1281_p2 == 1'd1)) & (trunc_ln16526_fu_1291_p1 == 3'd6) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1281_p2 == 1'd0))) begin
        data_split_V_7_123_fu_264 <= data_split_V_0_111_fu_1287_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_45_fu_886_p2 == 1'd1)) & (trunc_ln16415_fu_896_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_45_fu_886_p2 == 1'd0))) begin
        data_split_V_7_fu_168 <= data_split_V_0_fu_892_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1661_fu_1076_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        empty_3065_reg_1728 <= empty_3065_fu_1082_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1651_fu_1253_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        empty_3066_reg_1786 <= empty_3066_fu_1259_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1662_fu_858_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        empty_reg_1647 <= empty_fu_864_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln886_17_fu_754_p2 == 1'd0) & (tmp_504_fu_742_p3 == 1'd0))) begin
        icmp_ln16370_reg_1575 <= icmp_ln16370_fu_759_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1012_p2 == 1'd0) & (tmp_fu_1000_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        icmp_ln16438_reg_1682 <= icmp_ln16438_fu_1017_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        in_data_V_163_reg_1707 <= local_B_pong_V_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state9))) begin
        reg_686 <= local_B_ping_V_0_q0;
    end
end

always @ (*) begin
    if (((icmp_ln890_1648_fu_1229_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_1648_fu_1229_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state7) | ((icmp_ln890_1654_fu_1046_p2 == 1'd0) & (icmp_ln16438_reg_1682 == 1'd1) & (1'b1 == ap_CS_fsm_state15)) | ((icmp_ln890_1657_fu_788_p2 == 1'd0) & (icmp_ln16370_reg_1575 == 1'd1) & (1'b1 == ap_CS_fsm_state6)))) begin
        fifo_B_B_IO_L2_in_5_x114_blk_n = fifo_B_B_IO_L2_in_5_x114_empty_n;
    end else begin
        fifo_B_B_IO_L2_in_5_x114_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((fifo_B_B_IO_L2_in_6_x115_full_n == 1'b0) | (fifo_B_B_IO_L2_in_5_x114_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | (~((fifo_B_B_IO_L2_in_6_x115_full_n == 1'b0) | (fifo_B_B_IO_L2_in_5_x114_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((fifo_B_B_IO_L2_in_5_x114_empty_n == 1'b0) & (ap_predicate_op247_read_state15 == 1'b1)) & (ap_predicate_op247_read_state15 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | (~((fifo_B_B_IO_L2_in_5_x114_empty_n == 1'b0) & (ap_predicate_op121_read_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (ap_predicate_op121_read_state6 == 1'b1)))) begin
        fifo_B_B_IO_L2_in_5_x114_read = 1'b1;
    end else begin
        fifo_B_B_IO_L2_in_5_x114_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state7))) begin
        fifo_B_B_IO_L2_in_6_x115_blk_n = fifo_B_B_IO_L2_in_6_x115_full_n;
    end else begin
        fifo_B_B_IO_L2_in_6_x115_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((fifo_B_B_IO_L2_in_6_x115_full_n == 1'b0) | (fifo_B_B_IO_L2_in_5_x114_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | (~((fifo_B_B_IO_L2_in_6_x115_full_n == 1'b0) | (fifo_B_B_IO_L2_in_5_x114_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        fifo_B_B_IO_L2_in_6_x115_write = 1'b1;
    end else begin
        fifo_B_B_IO_L2_in_6_x115_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1281_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln878_44_fu_1104_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state13) & (icmp_ln878_45_fu_886_p2 == 1'd1)))) begin
        fifo_B_PE_0_5_x186_blk_n = fifo_B_PE_0_5_x186_full_n;
    end else begin
        fifo_B_PE_0_5_x186_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_fu_1281_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1281_p2 == 1'd1))) begin
        fifo_B_PE_0_5_x186_din = u_17_fu_1359_p10;
    end else if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_44_fu_1104_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_44_fu_1104_p2 == 1'd1))) begin
        fifo_B_PE_0_5_x186_din = u_16_fu_1196_p10;
    end else if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_45_fu_886_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_45_fu_886_p2 == 1'd1))) begin
        fifo_B_PE_0_5_x186_din = u_fu_978_p10;
    end else begin
        fifo_B_PE_0_5_x186_din = 'bx;
    end
end

always @ (*) begin
    if (((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_fu_1281_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1281_p2 == 1'd1)) | (~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_44_fu_1104_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_44_fu_1104_p2 == 1'd1)) | (~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_45_fu_886_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_45_fu_886_p2 == 1'd1)))) begin
        fifo_B_PE_0_5_x186_write = 1'b1;
    end else begin
        fifo_B_PE_0_5_x186_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        local_B_ping_V_0_address0 = zext_ln890_fu_1224_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        local_B_ping_V_0_address0 = zext_ln890_82_fu_1041_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        local_B_ping_V_0_address0 = zext_ln890_83_fu_806_p1;
    end else begin
        local_B_ping_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state8) | (~((fifo_B_B_IO_L2_in_5_x114_empty_n == 1'b0) & (ap_predicate_op247_read_state15 == 1'b1)) & (1'b1 == ap_CS_fsm_state15)))) begin
        local_B_ping_V_0_ce0 = 1'b1;
    end else begin
        local_B_ping_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((fifo_B_B_IO_L2_in_5_x114_empty_n == 1'b0) & (ap_predicate_op247_read_state15 == 1'b1)) & (icmp_ln890_1654_fu_1046_p2 == 1'd0) & (icmp_ln16438_reg_1682 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        local_B_ping_V_0_we0 = 1'b1;
    end else begin
        local_B_ping_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        local_B_pong_V_0_address0 = zext_ln890_81_fu_823_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        local_B_pong_V_0_address0 = zext_ln890_84_fu_783_p1;
    end else begin
        local_B_pong_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (~((fifo_B_B_IO_L2_in_5_x114_empty_n == 1'b0) & (ap_predicate_op121_read_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6)))) begin
        local_B_pong_V_0_ce0 = 1'b1;
    end else begin
        local_B_pong_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((fifo_B_B_IO_L2_in_5_x114_empty_n == 1'b0) & (ap_predicate_op121_read_state6 == 1'b1)) & (icmp_ln890_1657_fu_788_p2 == 1'd0) & (icmp_ln16370_reg_1575 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        local_B_pong_V_0_we0 = 1'b1;
    end else begin
        local_B_pong_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln890_fu_698_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1649_fu_710_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln16359_fu_736_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((ap_phi_mux_arb_21_phi_fu_406_p4 == 1'd1) & (icmp_ln16359_fu_736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & ((icmp_ln886_17_fu_754_p2 == 1'd1) | (tmp_504_fu_742_p3 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((fifo_B_B_IO_L2_in_5_x114_empty_n == 1'b0) & (ap_predicate_op121_read_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (((icmp_ln890_1657_fu_788_p2 == 1'd1) & (icmp_ln16370_reg_1575 == 1'd1)) | ((icmp_ln16370_reg_1575 == 1'd0) & (icmp_ln890_1658_fu_771_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if ((~((fifo_B_B_IO_L2_in_5_x114_empty_n == 1'b0) & (ap_predicate_op121_read_state6 == 1'b1)) & (icmp_ln890_1657_fu_788_p2 == 1'd0) & (icmp_ln16370_reg_1575 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if ((~((fifo_B_B_IO_L2_in_5_x114_empty_n == 1'b0) & (ap_predicate_op121_read_state6 == 1'b1)) & (icmp_ln16370_reg_1575 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln890_1658_fu_771_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((fifo_B_B_IO_L2_in_6_x115_full_n == 1'b0) | (fifo_B_B_IO_L2_in_5_x114_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (((intra_trans_en_26_reg_389 == 1'd0) | ((icmp_ln890_1653_fu_828_p2 == 1'd1) & (arb_21_reg_402 == 1'd1))) | ((icmp_ln890_1656_fu_811_p2 == 1'd1) & (arb_21_reg_402 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((icmp_ln890_1653_fu_828_p2 == 1'd0) & (intra_trans_en_26_reg_389 == 1'd1) & (arb_21_reg_402 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln890_1660_fu_846_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln890_1662_fu_858_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln890_1664_fu_874_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_45_fu_886_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_45_fu_886_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_45_fu_886_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_45_fu_886_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & ((icmp_ln886_fu_1012_p2 == 1'd1) | (tmp_fu_1000_p3 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            if ((~((fifo_B_B_IO_L2_in_5_x114_empty_n == 1'b0) & (ap_predicate_op247_read_state15 == 1'b1)) & (1'b1 == ap_CS_fsm_state15) & (((icmp_ln890_1654_fu_1046_p2 == 1'd1) & (icmp_ln16438_reg_1682 == 1'd1)) | ((icmp_ln16438_reg_1682 == 1'd0) & (icmp_ln890_1655_fu_1029_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if ((~((fifo_B_B_IO_L2_in_5_x114_empty_n == 1'b0) & (ap_predicate_op247_read_state15 == 1'b1)) & (icmp_ln890_1654_fu_1046_p2 == 1'd0) & (icmp_ln16438_reg_1682 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if ((~((fifo_B_B_IO_L2_in_5_x114_empty_n == 1'b0) & (ap_predicate_op247_read_state15 == 1'b1)) & (icmp_ln16438_reg_1682 == 1'd0) & (icmp_ln890_1655_fu_1029_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if ((~((fifo_B_B_IO_L2_in_6_x115_full_n == 1'b0) | (fifo_B_B_IO_L2_in_5_x114_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((icmp_ln890_1659_fu_1064_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((icmp_ln890_1661_fu_1076_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((icmp_ln890_1663_fu_1092_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_44_fu_1104_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_44_fu_1104_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_44_fu_1104_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_44_fu_1104_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((icmp_ln890_1648_fu_1229_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((icmp_ln890_1650_fu_1241_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((icmp_ln890_1651_fu_1253_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln890_1652_fu_1269_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_fu_1281_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1281_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else if ((~((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_fu_1281_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1281_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_i611_cast_fu_724_p2 = ($signed(6'd41) - $signed(p_shl_fu_716_p3));

assign add_ln691_1739_fu_1218_p2 = (c5_V_reg_621 + 2'd1);

assign add_ln691_1740_fu_704_p2 = (c1_V_reg_365 + 3'd1);

assign add_ln691_1741_fu_1235_p2 = (c6_V_reg_632 + 6'd1);

assign add_ln691_1742_fu_1247_p2 = (c7_V_reg_643 + 4'd1);

assign add_ln691_1743_fu_1263_p2 = (c8_V_reg_654 + 5'd1);

assign add_ln691_1744_fu_1035_p2 = (c4_V_reg_557 + 2'd1);

assign add_ln691_1745_fu_1023_p2 = (c4_V_67_reg_546 + 2'd1);

assign add_ln691_1747_fu_777_p2 = (c4_V_68_reg_448 + 2'd1);

assign add_ln691_1748_fu_765_p2 = (c4_V_69_reg_437 + 2'd1);

assign add_ln691_1749_fu_1275_p2 = (n_V_reg_665 + 4'd1);

assign add_ln691_1750_fu_817_p2 = (c5_V_163_reg_470 + 2'd1);

assign add_ln691_1751_fu_800_p2 = (c5_V_164_reg_459 + 2'd1);

assign add_ln691_1752_fu_1058_p2 = (c6_V_167_reg_568 + 6'd1);

assign add_ln691_1753_fu_840_p2 = (c6_V_168_reg_481 + 6'd1);

assign add_ln691_1754_fu_1070_p2 = (c7_V_105_reg_579 + 4'd1);

assign add_ln691_1755_fu_852_p2 = (c7_V_106_reg_492 + 4'd1);

assign add_ln691_1756_fu_1086_p2 = (c8_V_41_reg_590 + 5'd1);

assign add_ln691_1757_fu_868_p2 = (c8_V_42_reg_503 + 5'd1);

assign add_ln691_1758_fu_1098_p2 = (n_V_41_reg_601 + 4'd1);

assign add_ln691_1759_fu_880_p2 = (n_V_42_reg_514 + 4'd1);

assign add_ln691_fu_692_p2 = (c0_V_reg_340 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state13 = ((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_45_fu_886_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state15 = ((fifo_B_B_IO_L2_in_5_x114_empty_n == 1'b0) & (ap_predicate_op247_read_state15 == 1'b1));
end

always @ (*) begin
    ap_block_state16 = ((fifo_B_B_IO_L2_in_6_x115_full_n == 1'b0) | (fifo_B_B_IO_L2_in_5_x114_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state21 = ((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_44_fu_1104_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state27 = ((fifo_B_PE_0_5_x186_full_n == 1'b0) & (icmp_ln878_fu_1281_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state6 = ((fifo_B_B_IO_L2_in_5_x114_empty_n == 1'b0) & (ap_predicate_op121_read_state6 == 1'b1));
end

always @ (*) begin
    ap_block_state7 = ((fifo_B_B_IO_L2_in_6_x115_full_n == 1'b0) | (fifo_B_B_IO_L2_in_5_x114_empty_n == 1'b0));
end

assign ap_phi_mux_arb_21_phi_fu_406_p4 = arb_21_reg_402;

always @ (*) begin
    ap_predicate_op121_read_state6 = ((icmp_ln890_1657_fu_788_p2 == 1'd0) & (icmp_ln16370_reg_1575 == 1'd1));
end

always @ (*) begin
    ap_predicate_op247_read_state15 = ((icmp_ln890_1654_fu_1046_p2 == 1'd0) & (icmp_ln16438_reg_1682 == 1'd1));
end

assign arb_fu_834_p2 = (arb_21_reg_402 ^ 1'd1);

assign c2_V_184_fu_730_p2 = (c2_V_reg_414 + 8'd1);

assign c3_70_fu_1052_p2 = (c3_reg_534 + 4'd1);

assign c3_71_fu_794_p2 = (c3_69_reg_425 + 4'd1);

assign data_split_V_0_110_fu_1110_p1 = p_Val2_83_reg_612[31:0];

assign data_split_V_0_111_fu_1287_p1 = p_Val2_84_reg_676[31:0];

assign data_split_V_0_fu_892_p1 = p_Val2_s_reg_525[31:0];

assign empty_3065_fu_1082_p1 = c7_V_105_reg_579[2:0];

assign empty_3066_fu_1259_p1 = c7_V_reg_643[2:0];

assign empty_fu_864_p1 = c7_V_106_reg_492[2:0];

assign fifo_B_B_IO_L2_in_6_x115_din = fifo_B_B_IO_L2_in_5_x114_dout;

assign icmp_ln16359_fu_736_p2 = ((c2_V_reg_414 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln16370_fu_759_p2 = ((c3_69_reg_425 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln16438_fu_1017_p2 = ((c3_reg_534 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln878_44_fu_1104_p2 = ((n_V_41_reg_601 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln878_45_fu_886_p2 = ((n_V_42_reg_514 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1281_p2 = ((n_V_reg_665 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln886_17_fu_754_p2 = ((zext_ln886_17_fu_750_p1 > add_i_i611_cast_reg_1555) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_1012_p2 = ((zext_ln886_fu_1008_p1 > add_i_i611_cast_reg_1555) ? 1'b1 : 1'b0);

assign icmp_ln890_1648_fu_1229_p2 = ((c5_V_reg_621 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1649_fu_710_p2 = ((c1_V_reg_365 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln890_1650_fu_1241_p2 = ((c6_V_reg_632 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1651_fu_1253_p2 = ((c7_V_reg_643 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1652_fu_1269_p2 = ((c8_V_reg_654 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1653_fu_828_p2 = ((c5_V_163_reg_470 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1654_fu_1046_p2 = ((c4_V_reg_557 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1655_fu_1029_p2 = ((c4_V_67_reg_546 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1656_fu_811_p2 = ((c5_V_164_reg_459 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1657_fu_788_p2 = ((c4_V_68_reg_448 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1658_fu_771_p2 = ((c4_V_69_reg_437 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1659_fu_1064_p2 = ((c6_V_167_reg_568 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1660_fu_846_p2 = ((c6_V_168_reg_481 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1661_fu_1076_p2 = ((c7_V_105_reg_579 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1662_fu_858_p2 = ((c7_V_106_reg_492 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1663_fu_1092_p2 = ((c8_V_41_reg_590 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1664_fu_874_p2 = ((c8_V_42_reg_503 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_698_p2 = ((c0_V_reg_340 == 3'd4) ? 1'b1 : 1'b0);

assign p_shl_fu_716_p3 = {{c1_V_reg_365}, {3'd0}};

assign r_74_fu_1158_p4 = {{p_Val2_83_reg_612[255:32]}};

assign r_75_fu_1381_p4 = {{p_Val2_84_reg_676[255:32]}};

assign r_fu_940_p4 = {{p_Val2_s_reg_525[255:32]}};

assign tmp_504_fu_742_p3 = c3_69_reg_425[32'd3];

assign tmp_fu_1000_p3 = c3_reg_534[32'd3];

assign trunc_ln16415_fu_896_p1 = n_V_42_reg_514[2:0];

assign trunc_ln16483_fu_1114_p1 = n_V_41_reg_601[2:0];

assign trunc_ln16526_fu_1291_p1 = n_V_reg_665[2:0];

assign zext_ln1497_41_fu_1168_p1 = r_74_fu_1158_p4;

assign zext_ln1497_42_fu_950_p1 = r_fu_940_p4;

assign zext_ln1497_fu_1391_p1 = r_75_fu_1381_p4;

assign zext_ln886_17_fu_750_p1 = c3_69_reg_425;

assign zext_ln886_fu_1008_p1 = c3_reg_534;

assign zext_ln890_81_fu_823_p1 = c5_V_163_reg_470;

assign zext_ln890_82_fu_1041_p1 = c4_V_reg_557;

assign zext_ln890_83_fu_806_p1 = c5_V_164_reg_459;

assign zext_ln890_84_fu_783_p1 = c4_V_68_reg_448;

assign zext_ln890_fu_1224_p1 = c5_V_reg_621;

always @ (posedge ap_clk) begin
    add_i_i611_cast_reg_1555[2:0] <= 3'b001;
end

endmodule //top_B_IO_L2_in_5_x1
