<HTML>
<HEAD>
<!-- This HTML file has been created by texi2html 1.31
     from as.texinfo on 5 October 1995 -->

<TITLE>Using as - MIPS Opts</TITLE>
</HEAD>
<BODY>
Go to the <A HREF="as_1.html">first</A>, <A HREF="as_216.html">previous</A>, <A HREF="as_218.html">next</A>, <A HREF="as_222.html">last</A> section, <A HREF="as_toc.html">table of contents</A>.
<HR>
<H2><A NAME="SEC219" HREF="as_toc.html#TOC219">Assembler options</A></H2>
<P>
The MIPS configurations of GNU <CODE>as</CODE> support these
special options:
<P>
<A NAME="IDX733"></A>
<DL COMPACT>
<DT><CODE>-G <VAR>num</VAR></CODE>
<DD>This option sets the largest size of an object that can be referenced
implicitly with the <CODE>gp</CODE> register.  It is only accepted for targets
that use ECOFF format.  The default value is 8.

<A NAME="IDX735"></A>
<A NAME="IDX736"></A>
<A NAME="IDX737"></A>
<A NAME="IDX738"></A>
<A NAME="IDX739"></A>
<A NAME="IDX734"></A>
<DT><CODE>-EB</CODE>
<DD><DT><CODE>-EL</CODE>
<DD>Any MIPS configuration of <CODE>as</CODE> can select big-endian or
little-endian output at run time (unlike the other GNU development
tools, which must be configured for one or the other).  Use <SAMP>`-EB'</SAMP>
to select big-endian output, and <SAMP>`-EL'</SAMP> for little-endian.

<A NAME="IDX740"></A>
<DT><CODE>-mips1</CODE>
<DD><DT><CODE>-mips2</CODE>
<DD><DT><CODE>-mips3</CODE>
<DD>Generate code for a particular MIPS Instruction Set Architecture level.
<SAMP>`-mips1'</SAMP> corresponds to the R2000 and R3000 processors,
<SAMP>`-mips2'</SAMP> to the R6000 processor, and <SAMP>`-mips3'</SAMP> to the R4000
processor.  You can also switch instruction sets during the assembly; see
section <A HREF="as_220.html#SEC222">Directives to override the ISA level</A>.

<DT><CODE>-m4650</CODE>
<DD><DT><CODE>-no-m4650</CODE>
<DD>Generate code for the MIPS R4650 chip.  This tells the assembler to accept
the <SAMP>`mad'</SAMP> and <SAMP>`madu'</SAMP> instruction, and to not schedule <SAMP>`nop'</SAMP>
instructions around accesses to the <SAMP>`HI'</SAMP> and <SAMP>`LO'</SAMP> registers.
<SAMP>`-no-m4650'</SAMP> turns off this option.

<DT><CODE>-m4010</CODE>
<DD><DT><CODE>-no-m4010</CODE>
<DD>Generate code for the LSI R4010 chip.  This tells the assembler to
accept the R4010 specific instructions (<SAMP>`addciu'</SAMP>, <SAMP>`ffc'</SAMP>,
etc.), and to not schedule <SAMP>`nop'</SAMP> instructions around accesses to
the <SAMP>`HI'</SAMP> and <SAMP>`LO'</SAMP> registers.  <SAMP>`-no-m4010'</SAMP> turns off this
option.

<DT><CODE>-mcpu=<VAR>CPU</VAR></CODE>
<DD>Generate code for a particular MIPS cpu.  This has little effect on the
assembler, but it is passed by <CODE>gcc</CODE>.

<A NAME="IDX741"></A>
<DT><CODE>-nocpp</CODE>
<DD>This option is ignored.  It is accepted for command-line compatibility with
other assemblers, which use it to turn off C style preprocessing.  With
GNU <CODE>as</CODE>, there is no need for <SAMP>`-nocpp'</SAMP>, because the
GNU assembler itself never runs the C preprocessor.

<DT><CODE>--trap</CODE>
<DD><DT><CODE>--no-break</CODE>
<DD><CODE>as</CODE> automatically macro expands certain division and
multiplication instructions to check for overflow and division by zero.  This
option causes <CODE>as</CODE> to generate code to take a trap exception
rather than a break exception when an error is detected.  The trap instructions
are only supported at Instruction Set Architecture level 2 and higher.

<DT><CODE>--break</CODE>
<DD><DT><CODE>--no-trap</CODE>
<DD>Generate code to take a break exception rather than a trap exception when an
error is detected.  This is the default.
</DL>
<P>
<HR>
Go to the <A HREF="as_1.html">first</A>, <A HREF="as_216.html">previous</A>, <A HREF="as_218.html">next</A>, <A HREF="as_222.html">last</A> section, <A HREF="as_toc.html">table of contents</A>.
</BODY>
</HTML>
