TimeQuest Timing Analyzer report for simpleCPU
Fri Jan 10 13:16:03 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_27'
 12. Slow Model Setup: 'datapath:u2|instruction_reg:IR|data_out[11]'
 13. Slow Model Hold: 'CLOCK_27'
 14. Slow Model Hold: 'datapath:u2|instruction_reg:IR|data_out[11]'
 15. Slow Model Minimum Pulse Width: 'CLOCK_27'
 16. Slow Model Minimum Pulse Width: 'datapath:u2|instruction_reg:IR|data_out[11]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'CLOCK_27'
 27. Fast Model Setup: 'datapath:u2|instruction_reg:IR|data_out[11]'
 28. Fast Model Hold: 'CLOCK_27'
 29. Fast Model Hold: 'datapath:u2|instruction_reg:IR|data_out[11]'
 30. Fast Model Minimum Pulse Width: 'CLOCK_27'
 31. Fast Model Minimum Pulse Width: 'datapath:u2|instruction_reg:IR|data_out[11]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; simpleCPU                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                   ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+
; Clock Name                                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                         ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+
; CLOCK_27                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_27 }                                    ;
; datapath:u2|instruction_reg:IR|data_out[11] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { datapath:u2|instruction_reg:IR|data_out[11] } ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+


+----------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                          ;
+-----------+-----------------+---------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                  ; Note ;
+-----------+-----------------+---------------------------------------------+------+
; 39.32 MHz ; 39.32 MHz       ; CLOCK_27                                    ;      ;
; 67.77 MHz ; 67.77 MHz       ; datapath:u2|instruction_reg:IR|data_out[11] ;      ;
+-----------+-----------------+---------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------+
; Slow Model Setup Summary                                              ;
+---------------------------------------------+---------+---------------+
; Clock                                       ; Slack   ; End Point TNS ;
+---------------------------------------------+---------+---------------+
; CLOCK_27                                    ; -24.433 ; -2705.771     ;
; datapath:u2|instruction_reg:IR|data_out[11] ; -10.563 ; -10.563       ;
+---------------------------------------------+---------+---------------+


+----------------------------------------------------------------------+
; Slow Model Hold Summary                                              ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; CLOCK_27                                    ; -0.420 ; -0.624        ;
; datapath:u2|instruction_reg:IR|data_out[11] ; 3.065  ; 0.000         ;
+---------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; CLOCK_27                                    ; -2.000 ; -520.380      ;
; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_27'                                                                                                                                                                          ;
+---------+----------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                          ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -24.433 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3] ; datapath:u2|RegFile:regFile|data5[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.014      ; 25.483     ;
; -24.432 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3] ; datapath:u2|RegFile:regFile|data7[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.014      ; 25.482     ;
; -24.429 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3] ; datapath:u2|RegFile:regFile|data0[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 25.465     ;
; -24.429 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3] ; datapath:u2|RegFile:regFile|data1[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 25.465     ;
; -24.401 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3] ; datapath:u2|RegFile:regFile|data3[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 25.437     ;
; -24.401 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3] ; datapath:u2|RegFile:regFile|data2[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 25.437     ;
; -24.284 ; datapath:u2|instruction_reg:IR|data_out[12]        ; datapath:u2|RegFile:regFile|data5[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.554     ; 24.766     ;
; -24.283 ; datapath:u2|instruction_reg:IR|data_out[12]        ; datapath:u2|RegFile:regFile|data7[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.554     ; 24.765     ;
; -24.280 ; datapath:u2|instruction_reg:IR|data_out[12]        ; datapath:u2|RegFile:regFile|data0[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.568     ; 24.748     ;
; -24.280 ; datapath:u2|instruction_reg:IR|data_out[12]        ; datapath:u2|RegFile:regFile|data1[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.568     ; 24.748     ;
; -24.252 ; datapath:u2|instruction_reg:IR|data_out[12]        ; datapath:u2|RegFile:regFile|data3[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.568     ; 24.720     ;
; -24.252 ; datapath:u2|instruction_reg:IR|data_out[12]        ; datapath:u2|RegFile:regFile|data2[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.568     ; 24.720     ;
; -24.236 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[5] ; datapath:u2|RegFile:regFile|data5[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.007      ; 25.279     ;
; -24.235 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[5] ; datapath:u2|RegFile:regFile|data7[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.007      ; 25.278     ;
; -24.232 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[5] ; datapath:u2|RegFile:regFile|data0[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 25.261     ;
; -24.232 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[5] ; datapath:u2|RegFile:regFile|data1[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 25.261     ;
; -24.224 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[0] ; datapath:u2|RegFile:regFile|data5[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.014      ; 25.274     ;
; -24.223 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[0] ; datapath:u2|RegFile:regFile|data7[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.014      ; 25.273     ;
; -24.220 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[0] ; datapath:u2|RegFile:regFile|data0[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 25.256     ;
; -24.220 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[0] ; datapath:u2|RegFile:regFile|data1[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 25.256     ;
; -24.205 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[6] ; datapath:u2|RegFile:regFile|data5[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.007      ; 25.248     ;
; -24.204 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[5] ; datapath:u2|RegFile:regFile|data3[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 25.233     ;
; -24.204 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[5] ; datapath:u2|RegFile:regFile|data2[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 25.233     ;
; -24.204 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[6] ; datapath:u2|RegFile:regFile|data7[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.007      ; 25.247     ;
; -24.201 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[6] ; datapath:u2|RegFile:regFile|data0[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 25.230     ;
; -24.201 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[6] ; datapath:u2|RegFile:regFile|data1[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 25.230     ;
; -24.192 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[0] ; datapath:u2|RegFile:regFile|data3[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 25.228     ;
; -24.192 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[0] ; datapath:u2|RegFile:regFile|data2[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 25.228     ;
; -24.173 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[6] ; datapath:u2|RegFile:regFile|data3[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 25.202     ;
; -24.173 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[6] ; datapath:u2|RegFile:regFile|data2[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 25.202     ;
; -24.151 ; datapath:u2|instruction_reg:IR|data_out[13]        ; datapath:u2|RegFile:regFile|data5[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.554     ; 24.633     ;
; -24.150 ; datapath:u2|instruction_reg:IR|data_out[13]        ; datapath:u2|RegFile:regFile|data7[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.554     ; 24.632     ;
; -24.147 ; datapath:u2|instruction_reg:IR|data_out[13]        ; datapath:u2|RegFile:regFile|data0[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.568     ; 24.615     ;
; -24.147 ; datapath:u2|instruction_reg:IR|data_out[13]        ; datapath:u2|RegFile:regFile|data1[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.568     ; 24.615     ;
; -24.119 ; datapath:u2|instruction_reg:IR|data_out[13]        ; datapath:u2|RegFile:regFile|data3[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.568     ; 24.587     ;
; -24.119 ; datapath:u2|instruction_reg:IR|data_out[13]        ; datapath:u2|RegFile:regFile|data2[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.568     ; 24.587     ;
; -24.080 ; datapath:u2|instruction_reg:IR|data_out[14]        ; datapath:u2|RegFile:regFile|data5[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.554     ; 24.562     ;
; -24.079 ; datapath:u2|instruction_reg:IR|data_out[14]        ; datapath:u2|RegFile:regFile|data7[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.554     ; 24.561     ;
; -24.076 ; datapath:u2|instruction_reg:IR|data_out[14]        ; datapath:u2|RegFile:regFile|data0[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.568     ; 24.544     ;
; -24.076 ; datapath:u2|instruction_reg:IR|data_out[14]        ; datapath:u2|RegFile:regFile|data1[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.568     ; 24.544     ;
; -24.048 ; datapath:u2|instruction_reg:IR|data_out[14]        ; datapath:u2|RegFile:regFile|data3[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.568     ; 24.516     ;
; -24.048 ; datapath:u2|instruction_reg:IR|data_out[14]        ; datapath:u2|RegFile:regFile|data2[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.568     ; 24.516     ;
; -24.038 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[2] ; datapath:u2|RegFile:regFile|data5[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.014      ; 25.088     ;
; -24.037 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[2] ; datapath:u2|RegFile:regFile|data7[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.014      ; 25.087     ;
; -24.034 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[2] ; datapath:u2|RegFile:regFile|data0[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 25.070     ;
; -24.034 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[2] ; datapath:u2|RegFile:regFile|data1[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 25.070     ;
; -24.026 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3] ; datapath:u2|instruction_reg:IR|data_out[0]                       ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.014      ; 25.076     ;
; -24.023 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[4] ; datapath:u2|RegFile:regFile|data5[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.007      ; 25.066     ;
; -24.022 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[4] ; datapath:u2|RegFile:regFile|data7[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.007      ; 25.065     ;
; -24.019 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[4] ; datapath:u2|RegFile:regFile|data0[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 25.048     ;
; -24.019 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[4] ; datapath:u2|RegFile:regFile|data1[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 25.048     ;
; -24.006 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[2] ; datapath:u2|RegFile:regFile|data3[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 25.042     ;
; -24.006 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[2] ; datapath:u2|RegFile:regFile|data2[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 25.042     ;
; -23.999 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3] ; datapath:u2|instruction_reg:IR|data_out[8]                       ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.008      ; 25.043     ;
; -23.991 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[4] ; datapath:u2|RegFile:regFile|data3[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 25.020     ;
; -23.991 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[4] ; datapath:u2|RegFile:regFile|data2[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 25.020     ;
; -23.942 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[1] ; datapath:u2|RegFile:regFile|data5[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.014      ; 24.992     ;
; -23.941 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[1] ; datapath:u2|RegFile:regFile|data7[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.014      ; 24.991     ;
; -23.938 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[1] ; datapath:u2|RegFile:regFile|data0[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 24.974     ;
; -23.938 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[1] ; datapath:u2|RegFile:regFile|data1[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 24.974     ;
; -23.934 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3] ; datapath:u2|RegFile:regFile|data4[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.010     ; 24.960     ;
; -23.934 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3] ; datapath:u2|RegFile:regFile|data6[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.010     ; 24.960     ;
; -23.922 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[7] ; datapath:u2|RegFile:regFile|data5[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.007      ; 24.965     ;
; -23.921 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[7] ; datapath:u2|RegFile:regFile|data7[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.007      ; 24.964     ;
; -23.918 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[7] ; datapath:u2|RegFile:regFile|data0[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 24.947     ;
; -23.918 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[7] ; datapath:u2|RegFile:regFile|data1[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 24.947     ;
; -23.910 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[1] ; datapath:u2|RegFile:regFile|data3[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 24.946     ;
; -23.910 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[1] ; datapath:u2|RegFile:regFile|data2[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 24.946     ;
; -23.903 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3] ; datapath:u2|RegFile:regFile|data7[1]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.014      ; 24.953     ;
; -23.890 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[7] ; datapath:u2|RegFile:regFile|data3[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 24.919     ;
; -23.890 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[7] ; datapath:u2|RegFile:regFile|data2[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 24.919     ;
; -23.877 ; datapath:u2|instruction_reg:IR|data_out[12]        ; datapath:u2|instruction_reg:IR|data_out[0]                       ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.554     ; 24.359     ;
; -23.850 ; datapath:u2|instruction_reg:IR|data_out[12]        ; datapath:u2|instruction_reg:IR|data_out[8]                       ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.560     ; 24.326     ;
; -23.829 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[5] ; datapath:u2|instruction_reg:IR|data_out[0]                       ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.007      ; 24.872     ;
; -23.817 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[0] ; datapath:u2|instruction_reg:IR|data_out[0]                       ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.014      ; 24.867     ;
; -23.813 ; datapath:u2|instruction_reg:IR|data_out[4]         ; datapath:u2|RegFile:regFile|data5[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.006      ; 24.855     ;
; -23.812 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3] ; datapath:u2|data_buffer:bus2MSBBuff|simple_reg_8b:u0|data_out[1] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.007      ; 24.855     ;
; -23.812 ; datapath:u2|instruction_reg:IR|data_out[4]         ; datapath:u2|RegFile:regFile|data7[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.006      ; 24.854     ;
; -23.809 ; datapath:u2|instruction_reg:IR|data_out[4]         ; datapath:u2|RegFile:regFile|data0[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 24.837     ;
; -23.809 ; datapath:u2|instruction_reg:IR|data_out[4]         ; datapath:u2|RegFile:regFile|data1[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 24.837     ;
; -23.809 ; datapath:u2|instruction_reg:IR|data_out[6]         ; datapath:u2|RegFile:regFile|data5[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.006      ; 24.851     ;
; -23.808 ; datapath:u2|instruction_reg:IR|data_out[6]         ; datapath:u2|RegFile:regFile|data7[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.006      ; 24.850     ;
; -23.805 ; datapath:u2|instruction_reg:IR|data_out[6]         ; datapath:u2|RegFile:regFile|data0[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 24.833     ;
; -23.805 ; datapath:u2|instruction_reg:IR|data_out[6]         ; datapath:u2|RegFile:regFile|data1[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 24.833     ;
; -23.802 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[5] ; datapath:u2|instruction_reg:IR|data_out[8]                       ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.001      ; 24.839     ;
; -23.798 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[6] ; datapath:u2|instruction_reg:IR|data_out[0]                       ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.007      ; 24.841     ;
; -23.790 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[0] ; datapath:u2|instruction_reg:IR|data_out[8]                       ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.008      ; 24.834     ;
; -23.785 ; datapath:u2|instruction_reg:IR|data_out[12]        ; datapath:u2|RegFile:regFile|data4[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.578     ; 24.243     ;
; -23.785 ; datapath:u2|instruction_reg:IR|data_out[12]        ; datapath:u2|RegFile:regFile|data6[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.578     ; 24.243     ;
; -23.781 ; datapath:u2|instruction_reg:IR|data_out[4]         ; datapath:u2|RegFile:regFile|data3[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 24.809     ;
; -23.781 ; datapath:u2|instruction_reg:IR|data_out[4]         ; datapath:u2|RegFile:regFile|data2[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 24.809     ;
; -23.777 ; datapath:u2|instruction_reg:IR|data_out[6]         ; datapath:u2|RegFile:regFile|data3[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 24.805     ;
; -23.777 ; datapath:u2|instruction_reg:IR|data_out[6]         ; datapath:u2|RegFile:regFile|data2[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 24.805     ;
; -23.771 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[6] ; datapath:u2|instruction_reg:IR|data_out[8]                       ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.001      ; 24.808     ;
; -23.760 ; datapath:u2|instruction_reg:IR|data_out[2]         ; datapath:u2|RegFile:regFile|data5[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.006      ; 24.802     ;
; -23.759 ; datapath:u2|instruction_reg:IR|data_out[2]         ; datapath:u2|RegFile:regFile|data7[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.006      ; 24.801     ;
; -23.756 ; datapath:u2|instruction_reg:IR|data_out[2]         ; datapath:u2|RegFile:regFile|data0[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 24.784     ;
; -23.756 ; datapath:u2|instruction_reg:IR|data_out[2]         ; datapath:u2|RegFile:regFile|data1[0]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 24.784     ;
; -23.754 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3] ; datapath:u2|instruction_reg:IR|data_out[11]                      ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.001     ; 24.789     ;
; -23.754 ; datapath:u2|instruction_reg:IR|data_out[12]        ; datapath:u2|RegFile:regFile|data7[1]                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.554     ; 24.236     ;
+---------+----------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'datapath:u2|instruction_reg:IR|data_out[11]'                                                                                                                                                                     ;
+---------+------------------------------------------------------------+-------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                  ; To Node                 ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------+-------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -10.563 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.525     ; 9.585      ;
; -10.414 ; datapath:u2|instruction_reg:IR|data_out[12]                ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -1.093     ; 8.868      ;
; -10.366 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[5]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.532     ; 9.381      ;
; -10.354 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[0]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.525     ; 9.376      ;
; -10.335 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[6]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.532     ; 9.350      ;
; -10.281 ; datapath:u2|instruction_reg:IR|data_out[13]                ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -1.093     ; 8.735      ;
; -10.210 ; datapath:u2|instruction_reg:IR|data_out[14]                ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -1.093     ; 8.664      ;
; -10.168 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[2]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.525     ; 9.190      ;
; -10.153 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[4]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.532     ; 9.168      ;
; -10.072 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[1]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.525     ; 9.094      ;
; -10.052 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[7]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.532     ; 9.067      ;
; -9.964  ; datapath:u2|instruction_reg:IR|data_out[15]                ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -1.093     ; 8.418      ;
; -9.943  ; datapath:u2|instruction_reg:IR|data_out[4]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.533     ; 8.957      ;
; -9.939  ; datapath:u2|instruction_reg:IR|data_out[6]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.533     ; 8.953      ;
; -9.890  ; datapath:u2|instruction_reg:IR|data_out[2]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.533     ; 8.904      ;
; -9.860  ; datapath:u2|instruction_reg:IR|data_out[3]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.533     ; 8.874      ;
; -9.570  ; datapath:u2|instruction_reg:IR|data_out[1]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.533     ; 8.584      ;
; -9.520  ; datapath:u2|instruction_reg:IR|data_out[5]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.533     ; 8.534      ;
; -9.435  ; datapath:u2|status_reg:Status|simple_reg_8b:u0|data_out[2] ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.538     ; 8.444      ;
; -9.115  ; datapath:u2|instruction_reg:IR|data_out[7]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.533     ; 8.129      ;
; -8.988  ; controller:u1|state.S_DecEx                                ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.533     ; 8.002      ;
; -8.388  ; datapath:u2|instruction_reg:IR|data_out[8]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.533     ; 7.402      ;
; -8.350  ; datapath:u2|instruction_reg:IR|data_out[9]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.533     ; 7.364      ;
; -7.705  ; datapath:u2|RegFile:regFile|data5[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.533     ; 6.719      ;
; -7.648  ; datapath:u2|RegFile:regFile|data6[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.504     ; 6.691      ;
; -7.641  ; datapath:u2|RegFile:regFile|data6[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.527     ; 6.661      ;
; -7.594  ; datapath:u2|RegFile:regFile|data6[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.504     ; 6.637      ;
; -7.582  ; datapath:u2|RegFile:regFile|data6[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.527     ; 6.602      ;
; -7.477  ; datapath:u2|RegFile:regFile|data6[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.504     ; 6.520      ;
; -7.422  ; controller:u1|state.S_Jal2                                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.533     ; 6.436      ;
; -7.407  ; datapath:u2|instruction_reg:IR|data_out[10]                ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.543     ; 6.411      ;
; -7.383  ; datapath:u2|RegFile:regFile|data4[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.533     ; 6.397      ;
; -7.345  ; datapath:u2|RegFile:regFile|data7[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.504     ; 6.388      ;
; -7.301  ; datapath:u2|RegFile:regFile|data5[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.533     ; 6.315      ;
; -7.204  ; datapath:u2|RegFile:regFile|data1[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.526     ; 6.225      ;
; -7.131  ; datapath:u2|RegFile:regFile|data1[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.525     ; 6.153      ;
; -7.083  ; datapath:u2|RegFile:regFile|data4[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.533     ; 6.097      ;
; -7.016  ; datapath:u2|RegFile:regFile|data4[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.533     ; 6.030      ;
; -6.983  ; datapath:u2|RegFile:regFile|data0[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.525     ; 6.005      ;
; -6.939  ; datapath:u2|RegFile:regFile|data6[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.515     ; 5.971      ;
; -6.939  ; datapath:u2|RegFile:regFile|data0[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.516     ; 5.970      ;
; -6.923  ; datapath:u2|RegFile:regFile|data1[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.525     ; 5.945      ;
; -6.906  ; datapath:u2|RegFile:regFile|data1[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.525     ; 5.928      ;
; -6.899  ; datapath:u2|RegFile:regFile|data6[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.504     ; 5.942      ;
; -6.878  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|ALU:dpALU|T ; datapath:u2|instruction_reg:IR|data_out[11] ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; 2.109      ; 8.784      ;
; -6.877  ; datapath:u2|RegFile:regFile|data1[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.525     ; 5.899      ;
; -6.851  ; datapath:u2|RegFile:regFile|data4[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.533     ; 5.865      ;
; -6.815  ; datapath:u2|RegFile:regFile|data2[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.527     ; 5.835      ;
; -6.814  ; datapath:u2|RegFile:regFile|data4[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.533     ; 5.828      ;
; -6.731  ; datapath:u2|RegFile:regFile|data0[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.525     ; 5.753      ;
; -6.713  ; datapath:u2|RegFile:regFile|data0[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.525     ; 5.735      ;
; -6.711  ; datapath:u2|RegFile:regFile|data7[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.504     ; 5.754      ;
; -6.678  ; datapath:u2|program_counter:PC|data_internal[1]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.487     ; 5.738      ;
; -6.661  ; datapath:u2|RegFile:regFile|data4[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.533     ; 5.675      ;
; -6.658  ; datapath:u2|RegFile:regFile|data1[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.525     ; 5.680      ;
; -6.647  ; datapath:u2|RegFile:regFile|data0[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.525     ; 5.669      ;
; -6.643  ; datapath:u2|program_counter:PC|data_internal[2]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.515     ; 5.675      ;
; -6.637  ; datapath:u2|RegFile:regFile|data4[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.515     ; 5.669      ;
; -6.612  ; datapath:u2|RegFile:regFile|data0[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.525     ; 5.634      ;
; -6.611  ; datapath:u2|program_counter:PC|data_internal[4]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.487     ; 5.671      ;
; -6.588  ; datapath:u2|RegFile:regFile|data1[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.525     ; 5.610      ;
; -6.574  ; datapath:u2|RegFile:regFile|data2[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.539     ; 5.582      ;
; -6.547  ; datapath:u2|RegFile:regFile|data3[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.525     ; 5.569      ;
; -6.544  ; datapath:u2|RegFile:regFile|data0[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.525     ; 5.566      ;
; -6.525  ; datapath:u2|RegFile:regFile|data5[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.510     ; 5.562      ;
; -6.521  ; datapath:u2|RegFile:regFile|data3[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.516     ; 5.552      ;
; -6.484  ; datapath:u2|RegFile:regFile|data3[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.525     ; 5.506      ;
; -6.470  ; datapath:u2|RegFile:regFile|data1[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.525     ; 5.492      ;
; -6.457  ; datapath:u2|RegFile:regFile|data7[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.539     ; 5.465      ;
; -6.415  ; datapath:u2|RegFile:regFile|data4[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.533     ; 5.429      ;
; -6.404  ; datapath:u2|RegFile:regFile|data3[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.525     ; 5.426      ;
; -6.398  ; datapath:u2|program_counter:PC|data_internal[3]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.487     ; 5.458      ;
; -6.378  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|ALU:dpALU|T ; datapath:u2|instruction_reg:IR|data_out[11] ; datapath:u2|instruction_reg:IR|data_out[11] ; 1.000        ; 2.109      ; 8.784      ;
; -6.365  ; datapath:u2|RegFile:regFile|data7[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.510     ; 5.402      ;
; -6.363  ; datapath:u2|RegFile:regFile|data6[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.504     ; 5.406      ;
; -6.358  ; datapath:u2|RegFile:regFile|data0[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.525     ; 5.380      ;
; -6.350  ; datapath:u2|program_counter:PC|data_internal[5]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.528     ; 5.369      ;
; -6.348  ; datapath:u2|program_counter:PC|data_internal[6]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.487     ; 5.408      ;
; -6.312  ; datapath:u2|RegFile:regFile|data7[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.510     ; 5.349      ;
; -6.299  ; datapath:u2|RegFile:regFile|data2[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.525     ; 5.321      ;
; -6.286  ; datapath:u2|RegFile:regFile|data7[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.539     ; 5.294      ;
; -6.285  ; datapath:u2|RegFile:regFile|data5[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.533     ; 5.299      ;
; -6.248  ; datapath:u2|RegFile:regFile|data7[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.504     ; 5.291      ;
; -6.149  ; datapath:u2|RegFile:regFile|data2[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.525     ; 5.171      ;
; -6.069  ; datapath:u2|RegFile:regFile|data5[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.539     ; 5.077      ;
; -6.045  ; datapath:u2|RegFile:regFile|data2[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.527     ; 5.065      ;
; -6.039  ; datapath:u2|RegFile:regFile|data2[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.527     ; 5.059      ;
; -6.017  ; datapath:u2|RegFile:regFile|data5[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.533     ; 5.031      ;
; -6.009  ; datapath:u2|RegFile:regFile|data3[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.527     ; 5.029      ;
; -6.009  ; datapath:u2|RegFile:regFile|data3[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.527     ; 5.029      ;
; -5.968  ; datapath:u2|RegFile:regFile|data5[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.539     ; 4.976      ;
; -5.958  ; datapath:u2|RegFile:regFile|data3[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.525     ; 4.980      ;
; -5.920  ; datapath:u2|RegFile:regFile|data7[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.510     ; 4.957      ;
; -5.879  ; datapath:u2|RegFile:regFile|data5[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.510     ; 4.916      ;
; -5.871  ; datapath:u2|RegFile:regFile|data3[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.525     ; 4.893      ;
; -5.857  ; datapath:u2|RegFile:regFile|data2[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.525     ; 4.879      ;
; -5.845  ; datapath:u2|program_counter:PC|data_internal[0]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.516     ; 4.876      ;
; -5.833  ; datapath:u2|RegFile:regFile|data2[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.525     ; 4.855      ;
; -5.145  ; datapath:u2|instruction_reg:IR|data_out[0]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.539     ; 4.153      ;
; -5.068  ; datapath:u2|program_counter:PC|data_internal[7]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.487     ; 4.128      ;
+---------+------------------------------------------------------------+-------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_27'                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                                                                                    ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -0.420 ; datapath:u2|instruction_reg:IR|data_out[11]                      ; controller:u1|state.S_Jal2                                                                                                 ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.642      ; 2.738      ;
; -0.204 ; datapath:u2|instruction_reg:IR|data_out[11]                      ; controller:u1|state.S_J2                                                                                                   ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.625      ; 2.937      ;
; 0.080  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; controller:u1|state.S_Jal2                                                                                                 ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 2.642      ; 2.738      ;
; 0.126  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; controller:u1|state.S_MulDiv2                                                                                              ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.624      ; 3.266      ;
; 0.296  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; controller:u1|state.S_J2                                                                                                   ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 2.625      ; 2.937      ;
; 0.351  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|program_counter:PC|data_internal[0]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.625      ; 3.492      ;
; 0.371  ; datapath:u2|ALU:dpALU|T                                          ; datapath:u2|status_reg:Status|simple_reg_8b:u0|data_out[2]                                                                 ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 0.538      ; 0.675      ;
; 0.391  ; datapath:u2|status_reg:Status|simple_reg_8b:u0|data_out[2]       ; datapath:u2|status_reg:Status|simple_reg_8b:u0|data_out[2]                                                                 ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:u2|program_counter:PC|data_internal[0]                  ; datapath:u2|program_counter:PC|data_internal[0]                                                                            ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.000      ; 0.657      ;
; 0.427  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|status_reg:Status|simple_reg_8b:u0|data_out[2]                                                                 ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.647      ; 3.590      ;
; 0.516  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; controller:u1|state.S_IF1                                                                                                  ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.625      ; 3.657      ;
; 0.531  ; controller:u1|state.S_J2                                         ; controller:u1|state.S_IF1                                                                                                  ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.000      ; 0.797      ;
; 0.570  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_we_reg       ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.716      ; 3.770      ;
; 0.586  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~portb_we_reg       ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.724      ; 3.794      ;
; 0.626  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; controller:u1|state.S_MulDiv2                                                                                              ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 2.624      ; 3.266      ;
; 0.692  ; datapath:u2|program_counter:PC|data_internal[9]                  ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~porta_address_reg8 ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.056      ; 0.982      ;
; 0.807  ; datapath:u2|program_counter:PC|data_internal[14]                 ; datapath:u2|linkReg:LR|simple_reg_8b:uH|data_out[6]                                                                        ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.000      ; 1.073      ;
; 0.828  ; controller:u1|state.S_Idle                                       ; controller:u1|state.S_IF1                                                                                                  ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.000      ; 1.094      ;
; 0.829  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|program_counter:PC|data_internal[7]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.596      ; 3.941      ;
; 0.830  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|program_counter:PC|data_internal[4]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.596      ; 3.942      ;
; 0.831  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|program_counter:PC|data_internal[3]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.596      ; 3.943      ;
; 0.834  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|program_counter:PC|data_internal[8]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.596      ; 3.946      ;
; 0.836  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|program_counter:PC|data_internal[6]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.596      ; 3.948      ;
; 0.847  ; datapath:u2|program_counter:PC|data_internal[15]                 ; datapath:u2|linkReg:LR|simple_reg_8b:uH|data_out[7]                                                                        ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.000      ; 1.113      ;
; 0.851  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|program_counter:PC|data_internal[0]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 2.625      ; 3.492      ;
; 0.857  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|program_counter:PC|data_internal[1]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.596      ; 3.969      ;
; 0.870  ; datapath:u2|program_counter:PC|data_internal[9]                  ; datapath:u2|linkReg:LR|simple_reg_8b:uH|data_out[1]                                                                        ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; -0.007     ; 1.129      ;
; 0.886  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|linkReg:LR|simple_reg_8b:uH|data_out[3]                                                                        ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.608      ; 4.010      ;
; 0.927  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|status_reg:Status|simple_reg_8b:u0|data_out[2]                                                                 ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 2.647      ; 3.590      ;
; 0.952  ; datapath:u2|instruction_reg:IR|data_out[4]                       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~portb_address_reg4 ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.082      ; 1.268      ;
; 0.954  ; datapath:u2|program_counter:PC|data_internal[5]                  ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.051      ; 1.239      ;
; 0.971  ; datapath:u2|program_counter:PC|data_internal[5]                  ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~porta_address_reg4 ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.059      ; 1.264      ;
; 0.973  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|program_counter:PC|data_internal[11]                                                                           ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.605      ; 4.094      ;
; 0.979  ; datapath:u2|program_counter:PC|data_internal[9]                  ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.048      ; 1.261      ;
; 1.016  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; controller:u1|state.S_IF1                                                                                                  ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 2.625      ; 3.657      ;
; 1.070  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_we_reg       ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 2.716      ; 3.770      ;
; 1.086  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~portb_we_reg       ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 2.724      ; 3.794      ;
; 1.089  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|program_counter:PC|data_internal[15]                                                                           ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.640      ; 4.245      ;
; 1.090  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|program_counter:PC|data_internal[14]                                                                           ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.640      ; 4.246      ;
; 1.095  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|program_counter:PC|data_internal[2]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.624      ; 4.235      ;
; 1.097  ; datapath:u2|program_counter:PC|data_internal[11]                 ; datapath:u2|linkReg:LR|simple_reg_8b:uH|data_out[3]                                                                        ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.003      ; 1.366      ;
; 1.097  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[7]                                                                         ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.641      ; 4.254      ;
; 1.097  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[4]                                                                         ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.641      ; 4.254      ;
; 1.097  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[6]                                                                         ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.641      ; 4.254      ;
; 1.097  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[5]                                                                         ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.641      ; 4.254      ;
; 1.098  ; controller:u1|state.S_MulDiv2                                    ; datapath:u2|RegFile:regFile|data7[5]                                                                                       ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; -0.011     ; 1.353      ;
; 1.100  ; datapath:u2|program_counter:PC|data_internal[8]                  ; datapath:u2|linkReg:LR|simple_reg_8b:uH|data_out[0]                                                                        ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.009      ; 1.375      ;
; 1.110  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[1]                                                                         ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.634      ; 4.260      ;
; 1.110  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[2]                                                                         ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.634      ; 4.260      ;
; 1.110  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[0]                                                                         ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.634      ; 4.260      ;
; 1.110  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3]                                                                         ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.634      ; 4.260      ;
; 1.146  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|LEDL_reg:LEDLR|simple_reg_8b:u0|data_out[0]                                                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.624      ; 4.286      ;
; 1.148  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|linkReg:LR|simple_reg_8b:uH|data_out[2]                                                                        ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.640      ; 4.304      ;
; 1.148  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|linkReg:LR|simple_reg_8b:uH|data_out[6]                                                                        ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.640      ; 4.304      ;
; 1.148  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|linkReg:LR|simple_reg_8b:uH|data_out[7]                                                                        ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.640      ; 4.304      ;
; 1.156  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|data_buffer:bus2MSBBuff|simple_reg_8b:u0|data_out[0]                                                           ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.625      ; 4.297      ;
; 1.163  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|program_counter:PC|data_internal[9]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.640      ; 4.319      ;
; 1.164  ; datapath:u2|instruction_reg:IR|data_out[3]                       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~portb_address_reg3 ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.082      ; 1.480      ;
; 1.168  ; datapath:u2|instruction_reg:IR|data_out[2]                       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~portb_address_reg2 ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.082      ; 1.484      ;
; 1.172  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|LEDL_reg:LEDLR|simple_reg_8b:u0|data_out[3]                                                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.624      ; 4.312      ;
; 1.177  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|program_counter:PC|data_internal[13]                                                                           ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.653      ; 4.346      ;
; 1.183  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|program_counter:PC|data_internal[12]                                                                           ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.653      ; 4.352      ;
; 1.188  ; datapath:u2|BtnH_reg:BTNHR|simple_reg_8b:u0|data_out[6]          ; datapath:u2|LEDL_reg:LEDLR|simple_reg_8b:u0|data_out[6]                                                                    ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.000      ; 1.454      ;
; 1.199  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[0]               ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg8 ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.082      ; 1.515      ;
; 1.220  ; datapath:u2|instruction_reg:IR|data_out[0]                       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.076      ; 1.530      ;
; 1.225  ; datapath:u2|BtnL_reg:BTNLR|simple_reg_8b:u0|data_out[6]          ; datapath:u2|LEDL_reg:LEDLR|simple_reg_8b:u0|data_out[6]                                                                    ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.000      ; 1.491      ;
; 1.230  ; datapath:u2|instruction_reg:IR|data_out[7]                       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg7 ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.074      ; 1.538      ;
; 1.234  ; datapath:u2|instruction_reg:IR|data_out[0]                       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.068      ; 1.536      ;
; 1.279  ; datapath:u2|data_buffer:bus2MSBBuff|simple_reg_8b:u0|data_out[3] ; datapath:u2|RegFile:regFile|data3[3]                                                                                       ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.000      ; 1.545      ;
; 1.284  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|program_counter:PC|data_internal[10]                                                                           ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.652      ; 4.452      ;
; 1.327  ; datapath:u2|linkReg:LR|simple_reg_8b:uL|data_out[7]              ; datapath:u2|LEDL_reg:LEDLR|simple_reg_8b:u0|data_out[7]                                                                    ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; -0.002     ; 1.591      ;
; 1.329  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|LEDL_reg:LEDHR|simple_reg_8b:u0|data_out[0]                                                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.624      ; 4.469      ;
; 1.329  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|program_counter:PC|data_internal[7]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 2.596      ; 3.941      ;
; 1.330  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|program_counter:PC|data_internal[4]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 2.596      ; 3.942      ;
; 1.331  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|program_counter:PC|data_internal[3]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 2.596      ; 3.943      ;
; 1.334  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|program_counter:PC|data_internal[8]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 2.596      ; 3.946      ;
; 1.336  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|program_counter:PC|data_internal[6]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 2.596      ; 3.948      ;
; 1.357  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|program_counter:PC|data_internal[1]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 2.596      ; 3.969      ;
; 1.366  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|linkReg:LR|simple_reg_8b:uL|data_out[6]                                                                        ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.641      ; 4.523      ;
; 1.366  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|linkReg:LR|simple_reg_8b:uL|data_out[5]                                                                        ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.641      ; 4.523      ;
; 1.366  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|linkReg:LR|simple_reg_8b:uL|data_out[4]                                                                        ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.641      ; 4.523      ;
; 1.386  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|linkReg:LR|simple_reg_8b:uH|data_out[3]                                                                        ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 2.608      ; 4.010      ;
; 1.401  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|instruction_reg:IR|data_out[14]                                                                                ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 3.202      ; 5.119      ;
; 1.402  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|data_buffer:bus2MSBBuff|simple_reg_8b:u0|data_out[6]                                                           ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.641      ; 4.559      ;
; 1.416  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3]               ; datapath:u2|data_buffer:bus2MSBBuff|simple_reg_8b:u0|data_out[3]                                                           ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.000      ; 1.682      ;
; 1.427  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|data_buffer:bus2MSBBuff|simple_reg_8b:u0|data_out[5]                                                           ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.653      ; 4.596      ;
; 1.427  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|data_buffer:bus2MSBBuff|simple_reg_8b:u0|data_out[4]                                                           ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.653      ; 4.596      ;
; 1.439  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|linkReg:LR|simple_reg_8b:uL|data_out[0]                                                                        ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.633      ; 4.588      ;
; 1.439  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|linkReg:LR|simple_reg_8b:uH|data_out[1]                                                                        ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.633      ; 4.588      ;
; 1.444  ; datapath:u2|instruction_reg:IR|data_out[2]                       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.074      ; 1.752      ;
; 1.460  ; datapath:u2|instruction_reg:IR|data_out[3]                       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.074      ; 1.768      ;
; 1.461  ; datapath:u2|program_counter:PC|data_internal[1]                  ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.100      ; 1.795      ;
; 1.464  ; datapath:u2|instruction_reg:IR|data_out[4]                       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg4 ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.074      ; 1.772      ;
; 1.464  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|data_buffer:bus2MSBBuff|simple_reg_8b:u0|data_out[3]                                                           ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 2.634      ; 4.614      ;
; 1.466  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|instruction_reg:IR|data_out[15]                                                                                ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 3.202      ; 5.184      ;
; 1.469  ; controller:u1|state.S_MulDiv2                                    ; datapath:u2|RegFile:regFile|data7[2]                                                                                       ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; -0.005     ; 1.730      ;
; 1.471  ; datapath:u2|program_counter:PC|data_internal[11]                 ; datapath:u2|program_counter:PC|data_internal[11]                                                                           ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.000      ; 1.737      ;
; 1.473  ; controller:u1|state.S_MulDiv2                                    ; datapath:u2|RegFile:regFile|data5[2]                                                                                       ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; -0.005     ; 1.734      ;
; 1.473  ; datapath:u2|instruction_reg:IR|data_out[11]                      ; datapath:u2|program_counter:PC|data_internal[11]                                                                           ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 2.605      ; 4.094      ;
; 1.478  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[0]               ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~portb_address_reg8 ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.090      ; 1.802      ;
+--------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'datapath:u2|instruction_reg:IR|data_out[11]'                                                                                                                                                                    ;
+-------+------------------------------------------------------------+-------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                 ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.065 ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|ALU:dpALU|T ; datapath:u2|instruction_reg:IR|data_out[11] ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.000        ; 2.109      ; 5.424      ;
; 3.565 ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|ALU:dpALU|T ; datapath:u2|instruction_reg:IR|data_out[11] ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; 2.109      ; 5.424      ;
; 3.567 ; datapath:u2|instruction_reg:IR|data_out[1]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.533     ; 2.534      ;
; 4.044 ; datapath:u2|instruction_reg:IR|data_out[0]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.539     ; 3.005      ;
; 4.840 ; datapath:u2|RegFile:regFile|data5[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.539     ; 3.801      ;
; 4.846 ; datapath:u2|RegFile:regFile|data2[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.539     ; 3.807      ;
; 4.865 ; datapath:u2|program_counter:PC|data_internal[7]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.487     ; 3.878      ;
; 4.972 ; datapath:u2|RegFile:regFile|data2[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.525     ; 3.947      ;
; 5.011 ; datapath:u2|RegFile:regFile|data5[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.533     ; 3.978      ;
; 5.011 ; datapath:u2|RegFile:regFile|data3[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.525     ; 3.986      ;
; 5.053 ; datapath:u2|RegFile:regFile|data5[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.533     ; 4.020      ;
; 5.053 ; controller:u1|state.S_DecEx                                ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.533     ; 4.020      ;
; 5.066 ; datapath:u2|RegFile:regFile|data2[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.525     ; 4.041      ;
; 5.148 ; datapath:u2|RegFile:regFile|data1[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.525     ; 4.123      ;
; 5.179 ; datapath:u2|instruction_reg:IR|data_out[2]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.533     ; 4.146      ;
; 5.185 ; datapath:u2|RegFile:regFile|data3[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.527     ; 4.158      ;
; 5.215 ; datapath:u2|RegFile:regFile|data2[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.527     ; 4.188      ;
; 5.218 ; datapath:u2|RegFile:regFile|data5[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.533     ; 4.185      ;
; 5.247 ; datapath:u2|program_counter:PC|data_internal[0]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.516     ; 4.231      ;
; 5.251 ; datapath:u2|RegFile:regFile|data3[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.525     ; 4.226      ;
; 5.279 ; datapath:u2|instruction_reg:IR|data_out[7]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.533     ; 4.246      ;
; 5.281 ; datapath:u2|RegFile:regFile|data7[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.504     ; 4.277      ;
; 5.301 ; datapath:u2|RegFile:regFile|data3[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.525     ; 4.276      ;
; 5.315 ; datapath:u2|RegFile:regFile|data3[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.527     ; 4.288      ;
; 5.329 ; datapath:u2|RegFile:regFile|data2[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.525     ; 4.304      ;
; 5.351 ; datapath:u2|RegFile:regFile|data2[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.527     ; 4.324      ;
; 5.364 ; datapath:u2|RegFile:regFile|data5[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.539     ; 4.325      ;
; 5.365 ; datapath:u2|RegFile:regFile|data5[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.510     ; 4.355      ;
; 5.371 ; datapath:u2|instruction_reg:IR|data_out[5]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.533     ; 4.338      ;
; 5.391 ; datapath:u2|RegFile:regFile|data7[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.539     ; 4.352      ;
; 5.411 ; controller:u1|state.S_Jal2                                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.533     ; 4.378      ;
; 5.436 ; datapath:u2|RegFile:regFile|data5[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.510     ; 4.426      ;
; 5.441 ; datapath:u2|instruction_reg:IR|data_out[6]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.533     ; 4.408      ;
; 5.476 ; datapath:u2|RegFile:regFile|data7[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.510     ; 4.466      ;
; 5.521 ; datapath:u2|RegFile:regFile|data2[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.525     ; 4.496      ;
; 5.563 ; datapath:u2|RegFile:regFile|data7[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.510     ; 4.553      ;
; 5.568 ; datapath:u2|program_counter:PC|data_internal[5]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.528     ; 4.540      ;
; 5.592 ; datapath:u2|instruction_reg:IR|data_out[3]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.533     ; 4.559      ;
; 5.612 ; datapath:u2|RegFile:regFile|data7[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.510     ; 4.602      ;
; 5.636 ; datapath:u2|RegFile:regFile|data1[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.525     ; 4.611      ;
; 5.651 ; datapath:u2|RegFile:regFile|data1[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.525     ; 4.626      ;
; 5.693 ; datapath:u2|RegFile:regFile|data0[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.525     ; 4.668      ;
; 5.699 ; datapath:u2|RegFile:regFile|data3[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.525     ; 4.674      ;
; 5.709 ; datapath:u2|RegFile:regFile|data3[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.525     ; 4.684      ;
; 5.710 ; datapath:u2|RegFile:regFile|data4[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.515     ; 4.695      ;
; 5.710 ; datapath:u2|RegFile:regFile|data0[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.525     ; 4.685      ;
; 5.717 ; datapath:u2|RegFile:regFile|data4[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.533     ; 4.684      ;
; 5.752 ; datapath:u2|RegFile:regFile|data7[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.539     ; 4.713      ;
; 5.762 ; datapath:u2|RegFile:regFile|data0[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.525     ; 4.737      ;
; 5.786 ; datapath:u2|RegFile:regFile|data0[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.525     ; 4.761      ;
; 5.835 ; datapath:u2|RegFile:regFile|data1[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.525     ; 4.810      ;
; 5.839 ; datapath:u2|RegFile:regFile|data0[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.525     ; 4.814      ;
; 5.880 ; datapath:u2|RegFile:regFile|data6[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.527     ; 4.853      ;
; 5.888 ; datapath:u2|RegFile:regFile|data1[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.525     ; 4.863      ;
; 5.889 ; datapath:u2|RegFile:regFile|data0[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.525     ; 4.864      ;
; 5.894 ; datapath:u2|RegFile:regFile|data5[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.533     ; 4.861      ;
; 5.903 ; datapath:u2|RegFile:regFile|data6[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.504     ; 4.899      ;
; 5.914 ; datapath:u2|RegFile:regFile|data7[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.504     ; 4.910      ;
; 5.927 ; datapath:u2|RegFile:regFile|data7[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.504     ; 4.923      ;
; 5.953 ; datapath:u2|program_counter:PC|data_internal[2]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.515     ; 4.938      ;
; 5.980 ; datapath:u2|RegFile:regFile|data4[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.533     ; 4.947      ;
; 5.995 ; datapath:u2|instruction_reg:IR|data_out[4]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.533     ; 4.962      ;
; 6.009 ; datapath:u2|RegFile:regFile|data6[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.504     ; 5.005      ;
; 6.030 ; datapath:u2|RegFile:regFile|data6[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.515     ; 5.015      ;
; 6.057 ; datapath:u2|RegFile:regFile|data4[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.533     ; 5.024      ;
; 6.063 ; datapath:u2|RegFile:regFile|data2[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.527     ; 5.036      ;
; 6.064 ; datapath:u2|RegFile:regFile|data6[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.504     ; 5.060      ;
; 6.076 ; datapath:u2|program_counter:PC|data_internal[3]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.487     ; 5.089      ;
; 6.141 ; datapath:u2|RegFile:regFile|data4[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.533     ; 5.108      ;
; 6.175 ; datapath:u2|RegFile:regFile|data3[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.516     ; 5.159      ;
; 6.176 ; datapath:u2|program_counter:PC|data_internal[1]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.487     ; 5.189      ;
; 6.209 ; datapath:u2|program_counter:PC|data_internal[6]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.487     ; 5.222      ;
; 6.229 ; datapath:u2|RegFile:regFile|data1[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.525     ; 5.204      ;
; 6.240 ; datapath:u2|RegFile:regFile|data1[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.525     ; 5.215      ;
; 6.278 ; datapath:u2|RegFile:regFile|data0[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.525     ; 5.253      ;
; 6.293 ; datapath:u2|RegFile:regFile|data4[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.533     ; 5.260      ;
; 6.293 ; datapath:u2|RegFile:regFile|data4[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.533     ; 5.260      ;
; 6.303 ; datapath:u2|instruction_reg:IR|data_out[10]                ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.543     ; 5.260      ;
; 6.358 ; datapath:u2|instruction_reg:IR|data_out[15]                ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -1.093     ; 4.765      ;
; 6.363 ; datapath:u2|instruction_reg:IR|data_out[14]                ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -1.093     ; 4.770      ;
; 6.378 ; datapath:u2|RegFile:regFile|data4[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.533     ; 5.345      ;
; 6.397 ; datapath:u2|instruction_reg:IR|data_out[8]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.533     ; 5.364      ;
; 6.432 ; datapath:u2|instruction_reg:IR|data_out[9]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.533     ; 5.399      ;
; 6.439 ; datapath:u2|program_counter:PC|data_internal[4]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.487     ; 5.452      ;
; 6.536 ; datapath:u2|RegFile:regFile|data6[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.527     ; 5.509      ;
; 6.570 ; datapath:u2|RegFile:regFile|data1[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.526     ; 5.544      ;
; 6.620 ; datapath:u2|instruction_reg:IR|data_out[12]                ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -1.093     ; 5.027      ;
; 6.717 ; datapath:u2|instruction_reg:IR|data_out[13]                ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -1.093     ; 5.124      ;
; 6.719 ; datapath:u2|RegFile:regFile|data6[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.504     ; 5.715      ;
; 6.767 ; datapath:u2|RegFile:regFile|data0[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.516     ; 5.751      ;
; 6.900 ; datapath:u2|RegFile:regFile|data6[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.504     ; 5.896      ;
; 6.980 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[7]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.532     ; 5.948      ;
; 7.000 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[1]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.525     ; 5.975      ;
; 7.081 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[4]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.532     ; 6.049      ;
; 7.096 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[2]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.525     ; 6.071      ;
; 7.263 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[6]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.532     ; 6.231      ;
; 7.282 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[0]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.525     ; 6.257      ;
; 7.294 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[5]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.532     ; 6.262      ;
; 7.491 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.525     ; 6.466      ;
; 7.573 ; datapath:u2|status_reg:Status|simple_reg_8b:u0|data_out[2] ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.538     ; 6.535      ;
+-------+------------------------------------------------------------+-------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_27'                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_memory_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_memory_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a1~porta_memory_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a1~porta_memory_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a2~porta_memory_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a2~porta_memory_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a3~porta_memory_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a3~porta_memory_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~porta_address_reg5 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'datapath:u2|instruction_reg:IR|data_out[11]'                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------+------------+---------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                    ;
+-------+--------------+----------------+------------------+---------------------------------------------+------------+---------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; datapath:u2|instruction_reg:IR|data_out[11] ; Fall       ; datapath:u2|ALU:dpALU|T   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; datapath:u2|instruction_reg:IR|data_out[11] ; Fall       ; datapath:u2|ALU:dpALU|T   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; datapath:u2|instruction_reg:IR|data_out[11] ; Rise       ; u2|IR|data_out[11]|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; datapath:u2|instruction_reg:IR|data_out[11] ; Rise       ; u2|IR|data_out[11]|regout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; datapath:u2|instruction_reg:IR|data_out[11] ; Rise       ; u2|dpALU|Equal1~0|combout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; datapath:u2|instruction_reg:IR|data_out[11] ; Rise       ; u2|dpALU|Equal1~0|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; datapath:u2|instruction_reg:IR|data_out[11] ; Rise       ; u2|dpALU|Equal1~0|datab   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; datapath:u2|instruction_reg:IR|data_out[11] ; Rise       ; u2|dpALU|Equal1~0|datab   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; datapath:u2|instruction_reg:IR|data_out[11] ; Rise       ; u2|dpALU|Equal1~1|combout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; datapath:u2|instruction_reg:IR|data_out[11] ; Rise       ; u2|dpALU|Equal1~1|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; datapath:u2|instruction_reg:IR|data_out[11] ; Rise       ; u2|dpALU|Equal1~1|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; datapath:u2|instruction_reg:IR|data_out[11] ; Rise       ; u2|dpALU|Equal1~1|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; datapath:u2|instruction_reg:IR|data_out[11] ; Rise       ; u2|dpALU|T|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; datapath:u2|instruction_reg:IR|data_out[11] ; Rise       ; u2|dpALU|T|datac          ;
+-------+--------------+----------------+------------------+---------------------------------------------+------------+---------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; CLOCK_27   ; 7.071  ; 7.071  ; Rise       ; CLOCK_27        ;
;  SW[0]    ; CLOCK_27   ; 0.300  ; 0.300  ; Rise       ; CLOCK_27        ;
;  SW[1]    ; CLOCK_27   ; 0.284  ; 0.284  ; Rise       ; CLOCK_27        ;
;  SW[2]    ; CLOCK_27   ; 0.329  ; 0.329  ; Rise       ; CLOCK_27        ;
;  SW[3]    ; CLOCK_27   ; 0.385  ; 0.385  ; Rise       ; CLOCK_27        ;
;  SW[4]    ; CLOCK_27   ; -0.402 ; -0.402 ; Rise       ; CLOCK_27        ;
;  SW[5]    ; CLOCK_27   ; -0.389 ; -0.389 ; Rise       ; CLOCK_27        ;
;  SW[6]    ; CLOCK_27   ; -0.251 ; -0.251 ; Rise       ; CLOCK_27        ;
;  SW[7]    ; CLOCK_27   ; 0.766  ; 0.766  ; Rise       ; CLOCK_27        ;
;  SW[8]    ; CLOCK_27   ; 0.378  ; 0.378  ; Rise       ; CLOCK_27        ;
;  SW[9]    ; CLOCK_27   ; 0.780  ; 0.780  ; Rise       ; CLOCK_27        ;
;  SW[10]   ; CLOCK_27   ; 0.350  ; 0.350  ; Rise       ; CLOCK_27        ;
;  SW[11]   ; CLOCK_27   ; 0.250  ; 0.250  ; Rise       ; CLOCK_27        ;
;  SW[12]   ; CLOCK_27   ; 0.216  ; 0.216  ; Rise       ; CLOCK_27        ;
;  SW[13]   ; CLOCK_27   ; 5.575  ; 5.575  ; Rise       ; CLOCK_27        ;
;  SW[14]   ; CLOCK_27   ; 6.107  ; 6.107  ; Rise       ; CLOCK_27        ;
;  SW[15]   ; CLOCK_27   ; 3.682  ; 3.682  ; Rise       ; CLOCK_27        ;
;  SW[16]   ; CLOCK_27   ; 7.071  ; 7.071  ; Rise       ; CLOCK_27        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; CLOCK_27   ; 0.632  ; 0.632  ; Rise       ; CLOCK_27        ;
;  SW[0]    ; CLOCK_27   ; -0.070 ; -0.070 ; Rise       ; CLOCK_27        ;
;  SW[1]    ; CLOCK_27   ; -0.054 ; -0.054 ; Rise       ; CLOCK_27        ;
;  SW[2]    ; CLOCK_27   ; -0.099 ; -0.099 ; Rise       ; CLOCK_27        ;
;  SW[3]    ; CLOCK_27   ; -0.155 ; -0.155 ; Rise       ; CLOCK_27        ;
;  SW[4]    ; CLOCK_27   ; 0.632  ; 0.632  ; Rise       ; CLOCK_27        ;
;  SW[5]    ; CLOCK_27   ; 0.619  ; 0.619  ; Rise       ; CLOCK_27        ;
;  SW[6]    ; CLOCK_27   ; 0.481  ; 0.481  ; Rise       ; CLOCK_27        ;
;  SW[7]    ; CLOCK_27   ; -0.536 ; -0.536 ; Rise       ; CLOCK_27        ;
;  SW[8]    ; CLOCK_27   ; -0.148 ; -0.148 ; Rise       ; CLOCK_27        ;
;  SW[9]    ; CLOCK_27   ; -0.550 ; -0.550 ; Rise       ; CLOCK_27        ;
;  SW[10]   ; CLOCK_27   ; -0.120 ; -0.120 ; Rise       ; CLOCK_27        ;
;  SW[11]   ; CLOCK_27   ; -0.020 ; -0.020 ; Rise       ; CLOCK_27        ;
;  SW[12]   ; CLOCK_27   ; 0.014  ; 0.014  ; Rise       ; CLOCK_27        ;
;  SW[13]   ; CLOCK_27   ; -5.345 ; -5.345 ; Rise       ; CLOCK_27        ;
;  SW[14]   ; CLOCK_27   ; -5.877 ; -5.877 ; Rise       ; CLOCK_27        ;
;  SW[15]   ; CLOCK_27   ; -3.452 ; -3.452 ; Rise       ; CLOCK_27        ;
;  SW[16]   ; CLOCK_27   ; -3.734 ; -3.734 ; Rise       ; CLOCK_27        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; CLOCK_27   ; 8.922 ; 8.922 ; Rise       ; CLOCK_27        ;
;  LEDR[0]  ; CLOCK_27   ; 8.423 ; 8.423 ; Rise       ; CLOCK_27        ;
;  LEDR[1]  ; CLOCK_27   ; 8.472 ; 8.472 ; Rise       ; CLOCK_27        ;
;  LEDR[2]  ; CLOCK_27   ; 8.582 ; 8.582 ; Rise       ; CLOCK_27        ;
;  LEDR[3]  ; CLOCK_27   ; 8.879 ; 8.879 ; Rise       ; CLOCK_27        ;
;  LEDR[4]  ; CLOCK_27   ; 7.771 ; 7.771 ; Rise       ; CLOCK_27        ;
;  LEDR[5]  ; CLOCK_27   ; 8.743 ; 8.743 ; Rise       ; CLOCK_27        ;
;  LEDR[6]  ; CLOCK_27   ; 8.575 ; 8.575 ; Rise       ; CLOCK_27        ;
;  LEDR[7]  ; CLOCK_27   ; 8.922 ; 8.922 ; Rise       ; CLOCK_27        ;
;  LEDR[8]  ; CLOCK_27   ; 7.435 ; 7.435 ; Rise       ; CLOCK_27        ;
;  LEDR[9]  ; CLOCK_27   ; 7.478 ; 7.478 ; Rise       ; CLOCK_27        ;
;  LEDR[10] ; CLOCK_27   ; 7.179 ; 7.179 ; Rise       ; CLOCK_27        ;
;  LEDR[11] ; CLOCK_27   ; 7.625 ; 7.625 ; Rise       ; CLOCK_27        ;
;  LEDR[12] ; CLOCK_27   ; 7.013 ; 7.013 ; Rise       ; CLOCK_27        ;
;  LEDR[13] ; CLOCK_27   ; 6.983 ; 6.983 ; Rise       ; CLOCK_27        ;
;  LEDR[14] ; CLOCK_27   ; 6.940 ; 6.940 ; Rise       ; CLOCK_27        ;
;  LEDR[15] ; CLOCK_27   ; 6.937 ; 6.937 ; Rise       ; CLOCK_27        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; CLOCK_27   ; 6.937 ; 6.937 ; Rise       ; CLOCK_27        ;
;  LEDR[0]  ; CLOCK_27   ; 8.423 ; 8.423 ; Rise       ; CLOCK_27        ;
;  LEDR[1]  ; CLOCK_27   ; 8.472 ; 8.472 ; Rise       ; CLOCK_27        ;
;  LEDR[2]  ; CLOCK_27   ; 8.582 ; 8.582 ; Rise       ; CLOCK_27        ;
;  LEDR[3]  ; CLOCK_27   ; 8.879 ; 8.879 ; Rise       ; CLOCK_27        ;
;  LEDR[4]  ; CLOCK_27   ; 7.771 ; 7.771 ; Rise       ; CLOCK_27        ;
;  LEDR[5]  ; CLOCK_27   ; 8.743 ; 8.743 ; Rise       ; CLOCK_27        ;
;  LEDR[6]  ; CLOCK_27   ; 8.575 ; 8.575 ; Rise       ; CLOCK_27        ;
;  LEDR[7]  ; CLOCK_27   ; 8.922 ; 8.922 ; Rise       ; CLOCK_27        ;
;  LEDR[8]  ; CLOCK_27   ; 7.435 ; 7.435 ; Rise       ; CLOCK_27        ;
;  LEDR[9]  ; CLOCK_27   ; 7.478 ; 7.478 ; Rise       ; CLOCK_27        ;
;  LEDR[10] ; CLOCK_27   ; 7.179 ; 7.179 ; Rise       ; CLOCK_27        ;
;  LEDR[11] ; CLOCK_27   ; 7.625 ; 7.625 ; Rise       ; CLOCK_27        ;
;  LEDR[12] ; CLOCK_27   ; 7.013 ; 7.013 ; Rise       ; CLOCK_27        ;
;  LEDR[13] ; CLOCK_27   ; 6.983 ; 6.983 ; Rise       ; CLOCK_27        ;
;  LEDR[14] ; CLOCK_27   ; 6.940 ; 6.940 ; Rise       ; CLOCK_27        ;
;  LEDR[15] ; CLOCK_27   ; 6.937 ; 6.937 ; Rise       ; CLOCK_27        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Fast Model Setup Summary                                              ;
+---------------------------------------------+---------+---------------+
; Clock                                       ; Slack   ; End Point TNS ;
+---------------------------------------------+---------+---------------+
; CLOCK_27                                    ; -10.009 ; -1084.163     ;
; datapath:u2|instruction_reg:IR|data_out[11] ; -4.821  ; -4.821        ;
+---------------------------------------------+---------+---------------+


+----------------------------------------------------------------------+
; Fast Model Hold Summary                                              ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; CLOCK_27                                    ; -0.649 ; -3.170        ;
; datapath:u2|instruction_reg:IR|data_out[11] ; 1.326  ; 0.000         ;
+---------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; CLOCK_27                                    ; -2.000 ; -520.380      ;
; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_27'                                                                                                                                                     ;
+---------+----------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                          ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.009 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3] ; datapath:u2|RegFile:regFile|data5[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.013      ; 11.054     ;
; -10.008 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3] ; datapath:u2|RegFile:regFile|data7[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.013      ; 11.053     ;
; -10.005 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3] ; datapath:u2|RegFile:regFile|data0[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 11.037     ;
; -10.005 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3] ; datapath:u2|RegFile:regFile|data1[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 11.037     ;
; -9.988  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3] ; datapath:u2|RegFile:regFile|data2[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 11.020     ;
; -9.986  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3] ; datapath:u2|RegFile:regFile|data3[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 11.018     ;
; -9.930  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[5] ; datapath:u2|RegFile:regFile|data5[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.006      ; 10.968     ;
; -9.929  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[5] ; datapath:u2|RegFile:regFile|data7[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.006      ; 10.967     ;
; -9.926  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[5] ; datapath:u2|RegFile:regFile|data0[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 10.951     ;
; -9.926  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[5] ; datapath:u2|RegFile:regFile|data1[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 10.951     ;
; -9.922  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[6] ; datapath:u2|RegFile:regFile|data5[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.006      ; 10.960     ;
; -9.921  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[6] ; datapath:u2|RegFile:regFile|data7[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.006      ; 10.959     ;
; -9.918  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[6] ; datapath:u2|RegFile:regFile|data0[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 10.943     ;
; -9.918  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[6] ; datapath:u2|RegFile:regFile|data1[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 10.943     ;
; -9.909  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[5] ; datapath:u2|RegFile:regFile|data2[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 10.934     ;
; -9.907  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[5] ; datapath:u2|RegFile:regFile|data3[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 10.932     ;
; -9.906  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[0] ; datapath:u2|RegFile:regFile|data5[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.013      ; 10.951     ;
; -9.905  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[0] ; datapath:u2|RegFile:regFile|data7[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.013      ; 10.950     ;
; -9.902  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[0] ; datapath:u2|RegFile:regFile|data0[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 10.934     ;
; -9.902  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[0] ; datapath:u2|RegFile:regFile|data1[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 10.934     ;
; -9.901  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[6] ; datapath:u2|RegFile:regFile|data2[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 10.926     ;
; -9.899  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[6] ; datapath:u2|RegFile:regFile|data3[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 10.924     ;
; -9.885  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[0] ; datapath:u2|RegFile:regFile|data2[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 10.917     ;
; -9.883  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[0] ; datapath:u2|RegFile:regFile|data3[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 10.915     ;
; -9.866  ; datapath:u2|instruction_reg:IR|data_out[12]        ; datapath:u2|RegFile:regFile|data5[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.166     ; 10.732     ;
; -9.865  ; datapath:u2|instruction_reg:IR|data_out[12]        ; datapath:u2|RegFile:regFile|data7[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.166     ; 10.731     ;
; -9.862  ; datapath:u2|instruction_reg:IR|data_out[12]        ; datapath:u2|RegFile:regFile|data0[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.179     ; 10.715     ;
; -9.862  ; datapath:u2|instruction_reg:IR|data_out[12]        ; datapath:u2|RegFile:regFile|data1[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.179     ; 10.715     ;
; -9.848  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[4] ; datapath:u2|RegFile:regFile|data5[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.006      ; 10.886     ;
; -9.847  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[4] ; datapath:u2|RegFile:regFile|data7[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.006      ; 10.885     ;
; -9.846  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3] ; datapath:u2|instruction_reg:IR|data_out[8]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.008      ; 10.886     ;
; -9.845  ; datapath:u2|instruction_reg:IR|data_out[12]        ; datapath:u2|RegFile:regFile|data2[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.179     ; 10.698     ;
; -9.844  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[4] ; datapath:u2|RegFile:regFile|data0[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 10.869     ;
; -9.844  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[4] ; datapath:u2|RegFile:regFile|data1[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 10.869     ;
; -9.843  ; datapath:u2|instruction_reg:IR|data_out[12]        ; datapath:u2|RegFile:regFile|data3[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.179     ; 10.696     ;
; -9.831  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3] ; datapath:u2|instruction_reg:IR|data_out[0]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.013      ; 10.876     ;
; -9.831  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[2] ; datapath:u2|RegFile:regFile|data5[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.013      ; 10.876     ;
; -9.830  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[2] ; datapath:u2|RegFile:regFile|data7[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.013      ; 10.875     ;
; -9.827  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[2] ; datapath:u2|RegFile:regFile|data0[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 10.859     ;
; -9.827  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[2] ; datapath:u2|RegFile:regFile|data1[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 10.859     ;
; -9.827  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[4] ; datapath:u2|RegFile:regFile|data2[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 10.852     ;
; -9.825  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[4] ; datapath:u2|RegFile:regFile|data3[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 10.850     ;
; -9.810  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[2] ; datapath:u2|RegFile:regFile|data2[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 10.842     ;
; -9.808  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[2] ; datapath:u2|RegFile:regFile|data3[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 10.840     ;
; -9.805  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[1] ; datapath:u2|RegFile:regFile|data5[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.013      ; 10.850     ;
; -9.804  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[1] ; datapath:u2|RegFile:regFile|data7[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.013      ; 10.849     ;
; -9.802  ; datapath:u2|instruction_reg:IR|data_out[13]        ; datapath:u2|RegFile:regFile|data5[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.166     ; 10.668     ;
; -9.801  ; datapath:u2|instruction_reg:IR|data_out[13]        ; datapath:u2|RegFile:regFile|data7[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.166     ; 10.667     ;
; -9.801  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[1] ; datapath:u2|RegFile:regFile|data0[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 10.833     ;
; -9.801  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[1] ; datapath:u2|RegFile:regFile|data1[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 10.833     ;
; -9.798  ; datapath:u2|instruction_reg:IR|data_out[13]        ; datapath:u2|RegFile:regFile|data0[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.179     ; 10.651     ;
; -9.798  ; datapath:u2|instruction_reg:IR|data_out[13]        ; datapath:u2|RegFile:regFile|data1[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.179     ; 10.651     ;
; -9.798  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[7] ; datapath:u2|RegFile:regFile|data5[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.006      ; 10.836     ;
; -9.797  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[7] ; datapath:u2|RegFile:regFile|data7[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.006      ; 10.835     ;
; -9.796  ; datapath:u2|instruction_reg:IR|data_out[14]        ; datapath:u2|RegFile:regFile|data5[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.166     ; 10.662     ;
; -9.795  ; datapath:u2|instruction_reg:IR|data_out[14]        ; datapath:u2|RegFile:regFile|data7[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.166     ; 10.661     ;
; -9.794  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[7] ; datapath:u2|RegFile:regFile|data0[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 10.819     ;
; -9.794  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[7] ; datapath:u2|RegFile:regFile|data1[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 10.819     ;
; -9.792  ; datapath:u2|instruction_reg:IR|data_out[14]        ; datapath:u2|RegFile:regFile|data0[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.179     ; 10.645     ;
; -9.792  ; datapath:u2|instruction_reg:IR|data_out[14]        ; datapath:u2|RegFile:regFile|data1[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.179     ; 10.645     ;
; -9.784  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[1] ; datapath:u2|RegFile:regFile|data2[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 10.816     ;
; -9.783  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3] ; datapath:u2|RegFile:regFile|data4[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.009     ; 10.806     ;
; -9.783  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3] ; datapath:u2|RegFile:regFile|data6[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.009     ; 10.806     ;
; -9.782  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[1] ; datapath:u2|RegFile:regFile|data3[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 10.814     ;
; -9.781  ; datapath:u2|instruction_reg:IR|data_out[13]        ; datapath:u2|RegFile:regFile|data2[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.179     ; 10.634     ;
; -9.779  ; datapath:u2|instruction_reg:IR|data_out[13]        ; datapath:u2|RegFile:regFile|data3[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.179     ; 10.632     ;
; -9.777  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[7] ; datapath:u2|RegFile:regFile|data2[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 10.802     ;
; -9.775  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[7] ; datapath:u2|RegFile:regFile|data3[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 10.800     ;
; -9.775  ; datapath:u2|instruction_reg:IR|data_out[14]        ; datapath:u2|RegFile:regFile|data2[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.179     ; 10.628     ;
; -9.774  ; datapath:u2|instruction_reg:IR|data_out[4]         ; datapath:u2|RegFile:regFile|data5[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.006      ; 10.812     ;
; -9.773  ; datapath:u2|instruction_reg:IR|data_out[4]         ; datapath:u2|RegFile:regFile|data7[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.006      ; 10.811     ;
; -9.773  ; datapath:u2|instruction_reg:IR|data_out[14]        ; datapath:u2|RegFile:regFile|data3[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.179     ; 10.626     ;
; -9.770  ; datapath:u2|instruction_reg:IR|data_out[4]         ; datapath:u2|RegFile:regFile|data0[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 10.795     ;
; -9.770  ; datapath:u2|instruction_reg:IR|data_out[4]         ; datapath:u2|RegFile:regFile|data1[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 10.795     ;
; -9.767  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[5] ; datapath:u2|instruction_reg:IR|data_out[8]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.001      ; 10.800     ;
; -9.759  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[6] ; datapath:u2|instruction_reg:IR|data_out[8]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.001      ; 10.792     ;
; -9.755  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3] ; datapath:u2|RegFile:regFile|data7[1]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.014      ; 10.801     ;
; -9.754  ; datapath:u2|instruction_reg:IR|data_out[2]         ; datapath:u2|RegFile:regFile|data5[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.006      ; 10.792     ;
; -9.753  ; datapath:u2|instruction_reg:IR|data_out[4]         ; datapath:u2|RegFile:regFile|data2[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 10.778     ;
; -9.753  ; datapath:u2|instruction_reg:IR|data_out[2]         ; datapath:u2|RegFile:regFile|data7[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.006      ; 10.791     ;
; -9.752  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[5] ; datapath:u2|instruction_reg:IR|data_out[0]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.006      ; 10.790     ;
; -9.751  ; datapath:u2|instruction_reg:IR|data_out[4]         ; datapath:u2|RegFile:regFile|data3[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 10.776     ;
; -9.750  ; datapath:u2|instruction_reg:IR|data_out[2]         ; datapath:u2|RegFile:regFile|data0[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 10.775     ;
; -9.750  ; datapath:u2|instruction_reg:IR|data_out[2]         ; datapath:u2|RegFile:regFile|data1[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 10.775     ;
; -9.744  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[6] ; datapath:u2|instruction_reg:IR|data_out[0]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.006      ; 10.782     ;
; -9.743  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[0] ; datapath:u2|instruction_reg:IR|data_out[8]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.008      ; 10.783     ;
; -9.742  ; datapath:u2|instruction_reg:IR|data_out[6]         ; datapath:u2|RegFile:regFile|data5[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.005      ; 10.779     ;
; -9.741  ; datapath:u2|instruction_reg:IR|data_out[6]         ; datapath:u2|RegFile:regFile|data7[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.005      ; 10.778     ;
; -9.738  ; datapath:u2|instruction_reg:IR|data_out[6]         ; datapath:u2|RegFile:regFile|data0[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 10.762     ;
; -9.738  ; datapath:u2|instruction_reg:IR|data_out[6]         ; datapath:u2|RegFile:regFile|data1[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 10.762     ;
; -9.733  ; datapath:u2|instruction_reg:IR|data_out[2]         ; datapath:u2|RegFile:regFile|data2[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 10.758     ;
; -9.731  ; datapath:u2|instruction_reg:IR|data_out[2]         ; datapath:u2|RegFile:regFile|data3[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 10.756     ;
; -9.728  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[0] ; datapath:u2|instruction_reg:IR|data_out[0]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.013      ; 10.773     ;
; -9.721  ; datapath:u2|instruction_reg:IR|data_out[3]         ; datapath:u2|RegFile:regFile|data5[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.005      ; 10.758     ;
; -9.721  ; datapath:u2|instruction_reg:IR|data_out[6]         ; datapath:u2|RegFile:regFile|data2[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 10.745     ;
; -9.720  ; datapath:u2|instruction_reg:IR|data_out[3]         ; datapath:u2|RegFile:regFile|data7[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.005      ; 10.757     ;
; -9.719  ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3] ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 10.751     ;
; -9.719  ; datapath:u2|instruction_reg:IR|data_out[6]         ; datapath:u2|RegFile:regFile|data3[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 10.743     ;
; -9.717  ; datapath:u2|instruction_reg:IR|data_out[3]         ; datapath:u2|RegFile:regFile|data0[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 10.741     ;
; -9.717  ; datapath:u2|instruction_reg:IR|data_out[3]         ; datapath:u2|RegFile:regFile|data1[0]        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 10.741     ;
+---------+----------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'datapath:u2|instruction_reg:IR|data_out[11]'                                                                                                                                                                    ;
+--------+------------------------------------------------------------+-------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                 ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -4.821 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.668     ; 4.259      ;
; -4.742 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[5]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.675     ; 4.173      ;
; -4.734 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[6]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.675     ; 4.165      ;
; -4.718 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[0]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.668     ; 4.156      ;
; -4.678 ; datapath:u2|instruction_reg:IR|data_out[12]                ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.847     ; 3.937      ;
; -4.660 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[4]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.675     ; 4.091      ;
; -4.643 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[2]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.668     ; 4.081      ;
; -4.617 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[1]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.668     ; 4.055      ;
; -4.614 ; datapath:u2|instruction_reg:IR|data_out[13]                ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.847     ; 3.873      ;
; -4.610 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[7]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.675     ; 4.041      ;
; -4.608 ; datapath:u2|instruction_reg:IR|data_out[14]                ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.847     ; 3.867      ;
; -4.586 ; datapath:u2|instruction_reg:IR|data_out[4]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.675     ; 4.017      ;
; -4.566 ; datapath:u2|instruction_reg:IR|data_out[2]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.675     ; 3.997      ;
; -4.554 ; datapath:u2|instruction_reg:IR|data_out[6]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.676     ; 3.984      ;
; -4.533 ; datapath:u2|instruction_reg:IR|data_out[3]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.676     ; 3.963      ;
; -4.487 ; datapath:u2|instruction_reg:IR|data_out[15]                ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.847     ; 3.746      ;
; -4.413 ; datapath:u2|instruction_reg:IR|data_out[5]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.675     ; 3.844      ;
; -4.387 ; datapath:u2|instruction_reg:IR|data_out[1]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.675     ; 3.818      ;
; -4.274 ; datapath:u2|status_reg:Status|simple_reg_8b:u0|data_out[2] ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.681     ; 3.699      ;
; -4.227 ; controller:u1|state.S_DecEx                                ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.676     ; 3.657      ;
; -4.225 ; datapath:u2|instruction_reg:IR|data_out[7]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.675     ; 3.656      ;
; -3.858 ; datapath:u2|instruction_reg:IR|data_out[9]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.676     ; 3.288      ;
; -3.829 ; datapath:u2|instruction_reg:IR|data_out[8]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.676     ; 3.259      ;
; -3.619 ; datapath:u2|RegFile:regFile|data5[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.676     ; 3.049      ;
; -3.534 ; datapath:u2|RegFile:regFile|data6[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.651     ; 2.989      ;
; -3.534 ; datapath:u2|RegFile:regFile|data6[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.670     ; 2.970      ;
; -3.500 ; datapath:u2|RegFile:regFile|data6[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.670     ; 2.936      ;
; -3.490 ; datapath:u2|RegFile:regFile|data6[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.651     ; 2.945      ;
; -3.459 ; datapath:u2|RegFile:regFile|data4[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.676     ; 2.889      ;
; -3.415 ; datapath:u2|RegFile:regFile|data6[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.651     ; 2.870      ;
; -3.415 ; datapath:u2|RegFile:regFile|data5[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.676     ; 2.845      ;
; -3.407 ; datapath:u2|instruction_reg:IR|data_out[10]                ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.685     ; 2.828      ;
; -3.399 ; controller:u1|state.S_Jal2                                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.675     ; 2.830      ;
; -3.348 ; datapath:u2|RegFile:regFile|data7[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.651     ; 2.803      ;
; -3.297 ; datapath:u2|RegFile:regFile|data1[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.669     ; 2.734      ;
; -3.288 ; datapath:u2|RegFile:regFile|data4[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.676     ; 2.718      ;
; -3.275 ; datapath:u2|RegFile:regFile|data4[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.676     ; 2.705      ;
; -3.262 ; datapath:u2|RegFile:regFile|data1[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.668     ; 2.700      ;
; -3.205 ; datapath:u2|RegFile:regFile|data4[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.676     ; 2.635      ;
; -3.196 ; datapath:u2|RegFile:regFile|data0[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.668     ; 2.634      ;
; -3.190 ; datapath:u2|RegFile:regFile|data1[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.668     ; 2.628      ;
; -3.189 ; datapath:u2|RegFile:regFile|data1[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.668     ; 2.627      ;
; -3.189 ; datapath:u2|RegFile:regFile|data6[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.659     ; 2.636      ;
; -3.181 ; datapath:u2|RegFile:regFile|data0[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.659     ; 2.628      ;
; -3.156 ; datapath:u2|RegFile:regFile|data6[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.651     ; 2.611      ;
; -3.149 ; datapath:u2|RegFile:regFile|data1[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.668     ; 2.587      ;
; -3.140 ; datapath:u2|RegFile:regFile|data2[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.669     ; 2.577      ;
; -3.120 ; datapath:u2|RegFile:regFile|data4[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.676     ; 2.550      ;
; -3.101 ; datapath:u2|RegFile:regFile|data0[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.668     ; 2.539      ;
; -3.096 ; datapath:u2|RegFile:regFile|data0[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.668     ; 2.534      ;
; -3.096 ; datapath:u2|program_counter:PC|data_internal[1]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.635     ; 2.567      ;
; -3.089 ; datapath:u2|RegFile:regFile|data7[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.651     ; 2.544      ;
; -3.080 ; datapath:u2|RegFile:regFile|data5[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.657     ; 2.529      ;
; -3.078 ; datapath:u2|RegFile:regFile|data4[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.676     ; 2.508      ;
; -3.073 ; datapath:u2|program_counter:PC|data_internal[2]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.662     ; 2.517      ;
; -3.071 ; datapath:u2|RegFile:regFile|data0[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.668     ; 2.509      ;
; -3.069 ; datapath:u2|program_counter:PC|data_internal[4]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.635     ; 2.540      ;
; -3.060 ; datapath:u2|RegFile:regFile|data4[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.659     ; 2.507      ;
; -3.056 ; datapath:u2|RegFile:regFile|data2[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.681     ; 2.481      ;
; -3.050 ; datapath:u2|RegFile:regFile|data0[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.668     ; 2.488      ;
; -3.036 ; datapath:u2|RegFile:regFile|data1[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.668     ; 2.474      ;
; -3.031 ; datapath:u2|RegFile:regFile|data1[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.668     ; 2.469      ;
; -3.022 ; datapath:u2|RegFile:regFile|data3[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.668     ; 2.460      ;
; -3.012 ; datapath:u2|RegFile:regFile|data3[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.668     ; 2.450      ;
; -3.012 ; datapath:u2|RegFile:regFile|data4[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.676     ; 2.442      ;
; -3.009 ; datapath:u2|RegFile:regFile|data3[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.659     ; 2.456      ;
; -3.004 ; datapath:u2|RegFile:regFile|data7[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.657     ; 2.453      ;
; -2.993 ; datapath:u2|RegFile:regFile|data7[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.682     ; 2.417      ;
; -2.986 ; datapath:u2|RegFile:regFile|data6[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.651     ; 2.441      ;
; -2.982 ; datapath:u2|RegFile:regFile|data0[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.668     ; 2.420      ;
; -2.977 ; datapath:u2|RegFile:regFile|data0[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.668     ; 2.415      ;
; -2.972 ; datapath:u2|program_counter:PC|data_internal[3]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.635     ; 2.443      ;
; -2.947 ; datapath:u2|RegFile:regFile|data3[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.668     ; 2.385      ;
; -2.946 ; datapath:u2|RegFile:regFile|data1[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.668     ; 2.384      ;
; -2.941 ; datapath:u2|program_counter:PC|data_internal[6]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.635     ; 2.412      ;
; -2.927 ; datapath:u2|program_counter:PC|data_internal[5]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.670     ; 2.363      ;
; -2.918 ; datapath:u2|RegFile:regFile|data7[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.657     ; 2.367      ;
; -2.914 ; datapath:u2|RegFile:regFile|data7[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.681     ; 2.339      ;
; -2.913 ; datapath:u2|RegFile:regFile|data5[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.676     ; 2.343      ;
; -2.907 ; datapath:u2|RegFile:regFile|data2[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.668     ; 2.345      ;
; -2.882 ; datapath:u2|RegFile:regFile|data7[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.651     ; 2.337      ;
; -2.865 ; datapath:u2|RegFile:regFile|data2[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.668     ; 2.303      ;
; -2.848 ; datapath:u2|RegFile:regFile|data5[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.676     ; 2.278      ;
; -2.814 ; datapath:u2|RegFile:regFile|data5[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.682     ; 2.238      ;
; -2.804 ; datapath:u2|RegFile:regFile|data2[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.669     ; 2.241      ;
; -2.795 ; datapath:u2|RegFile:regFile|data5[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.681     ; 2.220      ;
; -2.791 ; datapath:u2|RegFile:regFile|data3[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.669     ; 2.228      ;
; -2.779 ; datapath:u2|RegFile:regFile|data2[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.669     ; 2.216      ;
; -2.770 ; datapath:u2|RegFile:regFile|data3[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.669     ; 2.207      ;
; -2.741 ; datapath:u2|program_counter:PC|data_internal[0]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.659     ; 2.188      ;
; -2.732 ; datapath:u2|RegFile:regFile|data7[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.657     ; 2.181      ;
; -2.730 ; datapath:u2|RegFile:regFile|data3[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.668     ; 2.168      ;
; -2.720 ; datapath:u2|RegFile:regFile|data3[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.668     ; 2.158      ;
; -2.715 ; datapath:u2|RegFile:regFile|data5[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.657     ; 2.164      ;
; -2.708 ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|ALU:dpALU|T ; datapath:u2|instruction_reg:IR|data_out[11] ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; 0.946      ; 3.901      ;
; -2.704 ; datapath:u2|RegFile:regFile|data2[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.668     ; 2.142      ;
; -2.691 ; datapath:u2|RegFile:regFile|data2[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.668     ; 2.129      ;
; -2.445 ; datapath:u2|instruction_reg:IR|data_out[0]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.681     ; 1.870      ;
; -2.389 ; datapath:u2|program_counter:PC|data_internal[7]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.500        ; -0.635     ; 1.860      ;
; -2.208 ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|ALU:dpALU|T ; datapath:u2|instruction_reg:IR|data_out[11] ; datapath:u2|instruction_reg:IR|data_out[11] ; 1.000        ; 0.946      ; 3.901      ;
+--------+------------------------------------------------------------+-------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_27'                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                                    ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -0.649 ; datapath:u2|instruction_reg:IR|data_out[11]                ; controller:u1|state.S_Jal2                                                                                                 ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.621      ; 1.265      ;
; -0.536 ; datapath:u2|instruction_reg:IR|data_out[11]                ; controller:u1|state.S_J2                                                                                                   ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.605      ; 1.362      ;
; -0.393 ; datapath:u2|instruction_reg:IR|data_out[11]                ; controller:u1|state.S_MulDiv2                                                                                              ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.608      ; 1.508      ;
; -0.294 ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|program_counter:PC|data_internal[0]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.605      ; 1.604      ;
; -0.289 ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|status_reg:Status|simple_reg_8b:u0|data_out[2]                                                                 ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.627      ; 1.631      ;
; -0.249 ; datapath:u2|instruction_reg:IR|data_out[11]                ; controller:u1|state.S_IF1                                                                                                  ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.605      ; 1.649      ;
; -0.210 ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_we_reg       ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.679      ; 1.748      ;
; -0.201 ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~portb_we_reg       ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.686      ; 1.764      ;
; -0.149 ; datapath:u2|instruction_reg:IR|data_out[11]                ; controller:u1|state.S_Jal2                                                                                                 ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 1.621      ; 1.265      ;
; -0.054 ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|program_counter:PC|data_internal[4]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.581      ; 1.820      ;
; -0.052 ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|program_counter:PC|data_internal[7]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.581      ; 1.822      ;
; -0.051 ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|linkReg:LR|simple_reg_8b:uH|data_out[3]                                                                        ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.593      ; 1.835      ;
; -0.050 ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|program_counter:PC|data_internal[1]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.581      ; 1.824      ;
; -0.048 ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|program_counter:PC|data_internal[3]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.581      ; 1.826      ;
; -0.048 ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|program_counter:PC|data_internal[8]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.581      ; 1.826      ;
; -0.046 ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|program_counter:PC|data_internal[6]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.581      ; 1.828      ;
; -0.041 ; datapath:u2|ALU:dpALU|T                                    ; datapath:u2|status_reg:Status|simple_reg_8b:u0|data_out[2]                                                                 ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 0.681      ; 0.292      ;
; -0.036 ; datapath:u2|instruction_reg:IR|data_out[11]                ; controller:u1|state.S_J2                                                                                                   ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 1.605      ; 1.362      ;
; 0.008  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|program_counter:PC|data_internal[11]                                                                           ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.590      ; 1.891      ;
; 0.026  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|LEDL_reg:LEDLR|simple_reg_8b:u0|data_out[3]                                                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.608      ; 1.927      ;
; 0.045  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|program_counter:PC|data_internal[14]                                                                           ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.620      ; 1.958      ;
; 0.045  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|program_counter:PC|data_internal[15]                                                                           ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.620      ; 1.958      ;
; 0.062  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[1]                                                                         ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.614      ; 1.969      ;
; 0.065  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|program_counter:PC|data_internal[2]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.608      ; 1.966      ;
; 0.065  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|program_counter:PC|data_internal[9]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.620      ; 1.978      ;
; 0.067  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|data_buffer:bus2MSBBuff|simple_reg_8b:u0|data_out[0]                                                           ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.605      ; 1.965      ;
; 0.076  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|program_counter:PC|data_internal[13]                                                                           ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.632      ; 2.001      ;
; 0.083  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|program_counter:PC|data_internal[12]                                                                           ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.632      ; 2.008      ;
; 0.105  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|linkReg:LR|simple_reg_8b:uH|data_out[2]                                                                        ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.620      ; 2.018      ;
; 0.105  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|linkReg:LR|simple_reg_8b:uH|data_out[6]                                                                        ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.620      ; 2.018      ;
; 0.105  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|linkReg:LR|simple_reg_8b:uH|data_out[7]                                                                        ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.620      ; 2.018      ;
; 0.107  ; datapath:u2|instruction_reg:IR|data_out[11]                ; controller:u1|state.S_MulDiv2                                                                                              ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 1.608      ; 1.508      ;
; 0.120  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|LEDL_reg:LEDLR|simple_reg_8b:u0|data_out[0]                                                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.605      ; 2.018      ;
; 0.133  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|program_counter:PC|data_internal[10]                                                                           ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.631      ; 2.057      ;
; 0.137  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|data_buffer:bus2MSBBuff|simple_reg_8b:u0|data_out[6]                                                           ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.621      ; 2.051      ;
; 0.150  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[7]                                                                         ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.621      ; 2.064      ;
; 0.150  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[4]                                                                         ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.621      ; 2.064      ;
; 0.150  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[6]                                                                         ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.621      ; 2.064      ;
; 0.150  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[5]                                                                         ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.621      ; 2.064      ;
; 0.155  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[2]                                                                         ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.614      ; 2.062      ;
; 0.155  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[0]                                                                         ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.614      ; 2.062      ;
; 0.155  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3]                                                                         ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.614      ; 2.062      ;
; 0.190  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_datain_reg3  ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.677      ; 2.146      ;
; 0.195  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|linkReg:LR|simple_reg_8b:uL|data_out[5]                                                                        ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.621      ; 2.109      ;
; 0.200  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|data_buffer:bus2MSBBuff|simple_reg_8b:u0|data_out[3]                                                           ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.614      ; 2.107      ;
; 0.200  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|LEDL_reg:LEDHR|simple_reg_8b:u0|data_out[0]                                                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.605      ; 2.098      ;
; 0.202  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|linkReg:LR|simple_reg_8b:uL|data_out[6]                                                                        ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.621      ; 2.116      ;
; 0.202  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|linkReg:LR|simple_reg_8b:uL|data_out[4]                                                                        ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.621      ; 2.116      ;
; 0.206  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|program_counter:PC|data_internal[0]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 1.605      ; 1.604      ;
; 0.211  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|status_reg:Status|simple_reg_8b:u0|data_out[2]                                                                 ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 1.627      ; 1.631      ;
; 0.214  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_datain_reg0  ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.677      ; 2.170      ;
; 0.215  ; datapath:u2|status_reg:Status|simple_reg_8b:u0|data_out[2] ; datapath:u2|status_reg:Status|simple_reg_8b:u0|data_out[2]                                                                 ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:u2|program_counter:PC|data_internal[0]            ; datapath:u2|program_counter:PC|data_internal[0]                                                                            ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.000      ; 0.367      ;
; 0.216  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|LEDL_reg:LEDLR|simple_reg_8b:u0|data_out[6]                                                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.591      ; 2.100      ;
; 0.225  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|data_buffer:bus2MSBBuff|simple_reg_8b:u0|data_out[5]                                                           ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.632      ; 2.150      ;
; 0.227  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|data_buffer:bus2MSBBuff|simple_reg_8b:u0|data_out[4]                                                           ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.632      ; 2.152      ;
; 0.233  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|instruction_reg:IR|data_out[14]                                                                                ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.793      ; 2.319      ;
; 0.238  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|linkReg:LR|simple_reg_8b:uL|data_out[0]                                                                        ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.613      ; 2.144      ;
; 0.238  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|linkReg:LR|simple_reg_8b:uH|data_out[1]                                                                        ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.613      ; 2.144      ;
; 0.244  ; controller:u1|state.S_J2                                   ; controller:u1|state.S_IF1                                                                                                  ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.000      ; 0.396      ;
; 0.246  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|program_counter:PC|data_internal[5]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.616      ; 2.155      ;
; 0.251  ; datapath:u2|instruction_reg:IR|data_out[11]                ; controller:u1|state.S_IF1                                                                                                  ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 1.605      ; 1.649      ;
; 0.280  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|LEDL_reg:LEDHR|simple_reg_8b:u0|data_out[3]                                                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.608      ; 2.181      ;
; 0.281  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|instruction_reg:IR|data_out[15]                                                                                ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.793      ; 2.367      ;
; 0.288  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|LEDL_reg:LEDLR|simple_reg_8b:u0|data_out[7]                                                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.591      ; 2.172      ;
; 0.290  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_we_reg       ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 1.679      ; 1.748      ;
; 0.291  ; datapath:u2|program_counter:PC|data_internal[9]            ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~porta_address_reg8 ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.062      ; 0.491      ;
; 0.299  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~portb_we_reg       ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 1.686      ; 1.764      ;
; 0.334  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|LEDL_reg:LEDHR|simple_reg_8b:u0|data_out[5]                                                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.597      ; 2.224      ;
; 0.340  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|LEDL_reg:LEDHR|simple_reg_8b:u0|data_out[1]                                                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.608      ; 2.241      ;
; 0.366  ; datapath:u2|program_counter:PC|data_internal[14]           ; datapath:u2|linkReg:LR|simple_reg_8b:uH|data_out[6]                                                                        ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.000      ; 0.518      ;
; 0.368  ; controller:u1|state.S_Idle                                 ; controller:u1|state.S_IF1                                                                                                  ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.000      ; 0.520      ;
; 0.370  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|linkReg:LR|simple_reg_8b:uH|data_out[5]                                                                        ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.590      ; 2.253      ;
; 0.385  ; datapath:u2|program_counter:PC|data_internal[15]           ; datapath:u2|linkReg:LR|simple_reg_8b:uH|data_out[7]                                                                        ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.000      ; 0.537      ;
; 0.392  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|data_buffer:bus2MSBBuff|simple_reg_8b:u0|data_out[2]                                                           ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.631      ; 2.316      ;
; 0.415  ; datapath:u2|program_counter:PC|data_internal[5]            ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.059      ; 0.612      ;
; 0.418  ; datapath:u2|program_counter:PC|data_internal[9]            ; datapath:u2|linkReg:LR|simple_reg_8b:uH|data_out[1]                                                                        ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; -0.007     ; 0.563      ;
; 0.422  ; datapath:u2|program_counter:PC|data_internal[5]            ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~porta_address_reg4 ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.066      ; 0.626      ;
; 0.426  ; datapath:u2|instruction_reg:IR|data_out[4]                 ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~portb_address_reg4 ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.065      ; 0.629      ;
; 0.432  ; datapath:u2|program_counter:PC|data_internal[9]            ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg8 ; CLOCK_27                                    ; CLOCK_27    ; 0.000        ; 0.055      ; 0.625      ;
; 0.436  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|LEDL_reg:LEDHR|simple_reg_8b:u0|data_out[6]                                                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.616      ; 2.345      ;
; 0.436  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|LEDL_reg:LEDHR|simple_reg_8b:u0|data_out[7]                                                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.616      ; 2.345      ;
; 0.446  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|program_counter:PC|data_internal[4]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 1.581      ; 1.820      ;
; 0.448  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|program_counter:PC|data_internal[7]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 1.581      ; 1.822      ;
; 0.449  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|linkReg:LR|simple_reg_8b:uH|data_out[3]                                                                        ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 1.593      ; 1.835      ;
; 0.450  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|program_counter:PC|data_internal[1]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 1.581      ; 1.824      ;
; 0.451  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|data_buffer:bus2MSBBuff|simple_reg_8b:u0|data_out[7]                                                           ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.621      ; 2.365      ;
; 0.452  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|program_counter:PC|data_internal[3]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 1.581      ; 1.826      ;
; 0.452  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|program_counter:PC|data_internal[8]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 1.581      ; 1.826      ;
; 0.454  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|program_counter:PC|data_internal[6]                                                                            ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 1.581      ; 1.828      ;
; 0.455  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|instruction_reg:IR|data_out[10]                                                                                ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.631      ; 2.379      ;
; 0.461  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|instruction_reg:IR|data_out[13]                                                                                ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.793      ; 2.547      ;
; 0.492  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|RegFile:regFile|data3[3]                                                                                       ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.614      ; 2.399      ;
; 0.499  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|LEDL_reg:LEDLR|simple_reg_8b:u0|data_out[4]                                                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.597      ; 2.389      ;
; 0.500  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~portb_datain_reg2  ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.684      ; 2.463      ;
; 0.501  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|LEDL_reg:LEDLR|simple_reg_8b:u0|data_out[5]                                                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.597      ; 2.391      ;
; 0.503  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|instruction_reg:IR|data_out[2]                                                                                 ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.621      ; 2.417      ;
; 0.508  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|linkReg:LR|simple_reg_8b:uH|data_out[0]                                                                        ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.590      ; 2.391      ;
; 0.508  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|program_counter:PC|data_internal[11]                                                                           ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; -0.500       ; 1.590      ; 1.891      ;
; 0.509  ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|linkReg:LR|simple_reg_8b:uH|data_out[4]                                                                        ; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27    ; 0.000        ; 1.590      ; 2.392      ;
+--------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'datapath:u2|instruction_reg:IR|data_out[11]'                                                                                                                                                                    ;
+-------+------------------------------------------------------------+-------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                 ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.326 ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|ALU:dpALU|T ; datapath:u2|instruction_reg:IR|data_out[11] ; datapath:u2|instruction_reg:IR|data_out[11] ; 0.000        ; 0.946      ; 2.413      ;
; 1.826 ; datapath:u2|instruction_reg:IR|data_out[11]                ; datapath:u2|ALU:dpALU|T ; datapath:u2|instruction_reg:IR|data_out[11] ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; 0.946      ; 2.413      ;
; 2.352 ; datapath:u2|instruction_reg:IR|data_out[1]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.675     ; 1.177      ;
; 2.574 ; datapath:u2|instruction_reg:IR|data_out[0]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.681     ; 1.393      ;
; 2.862 ; datapath:u2|RegFile:regFile|data2[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.681     ; 1.681      ;
; 2.876 ; datapath:u2|program_counter:PC|data_internal[7]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.635     ; 1.741      ;
; 2.893 ; datapath:u2|RegFile:regFile|data5[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.681     ; 1.712      ;
; 2.958 ; datapath:u2|RegFile:regFile|data2[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.668     ; 1.790      ;
; 2.964 ; controller:u1|state.S_DecEx                                ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.676     ; 1.788      ;
; 2.974 ; datapath:u2|RegFile:regFile|data3[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.668     ; 1.806      ;
; 2.985 ; datapath:u2|RegFile:regFile|data5[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.676     ; 1.809      ;
; 2.994 ; datapath:u2|RegFile:regFile|data2[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.668     ; 1.826      ;
; 3.011 ; datapath:u2|RegFile:regFile|data5[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.676     ; 1.835      ;
; 3.022 ; datapath:u2|RegFile:regFile|data3[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.669     ; 1.853      ;
; 3.028 ; datapath:u2|instruction_reg:IR|data_out[2]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.675     ; 1.853      ;
; 3.031 ; datapath:u2|RegFile:regFile|data2[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.669     ; 1.862      ;
; 3.044 ; datapath:u2|RegFile:regFile|data5[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.676     ; 1.868      ;
; 3.062 ; datapath:u2|program_counter:PC|data_internal[0]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.659     ; 1.903      ;
; 3.063 ; datapath:u2|RegFile:regFile|data1[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.668     ; 1.895      ;
; 3.065 ; datapath:u2|RegFile:regFile|data3[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.668     ; 1.897      ;
; 3.078 ; datapath:u2|RegFile:regFile|data2[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.668     ; 1.910      ;
; 3.088 ; datapath:u2|RegFile:regFile|data3[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.669     ; 1.919      ;
; 3.094 ; datapath:u2|RegFile:regFile|data3[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.668     ; 1.926      ;
; 3.101 ; datapath:u2|RegFile:regFile|data2[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.669     ; 1.932      ;
; 3.102 ; datapath:u2|RegFile:regFile|data5[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.682     ; 1.920      ;
; 3.102 ; datapath:u2|instruction_reg:IR|data_out[5]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.675     ; 1.927      ;
; 3.103 ; datapath:u2|instruction_reg:IR|data_out[7]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.675     ; 1.928      ;
; 3.104 ; datapath:u2|RegFile:regFile|data5[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.657     ; 1.947      ;
; 3.110 ; datapath:u2|RegFile:regFile|data7[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.681     ; 1.929      ;
; 3.114 ; datapath:u2|RegFile:regFile|data5[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.657     ; 1.957      ;
; 3.116 ; controller:u1|state.S_Jal2                                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.675     ; 1.941      ;
; 3.131 ; datapath:u2|RegFile:regFile|data7[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.651     ; 1.980      ;
; 3.131 ; datapath:u2|RegFile:regFile|data7[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.657     ; 1.974      ;
; 3.142 ; datapath:u2|instruction_reg:IR|data_out[6]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.676     ; 1.966      ;
; 3.160 ; datapath:u2|RegFile:regFile|data2[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.668     ; 1.992      ;
; 3.164 ; datapath:u2|RegFile:regFile|data7[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.657     ; 2.007      ;
; 3.197 ; datapath:u2|program_counter:PC|data_internal[5]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.670     ; 2.027      ;
; 3.204 ; datapath:u2|instruction_reg:IR|data_out[3]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.676     ; 2.028      ;
; 3.217 ; datapath:u2|RegFile:regFile|data3[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.668     ; 2.049      ;
; 3.218 ; datapath:u2|RegFile:regFile|data7[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.657     ; 2.061      ;
; 3.233 ; datapath:u2|RegFile:regFile|data0[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.668     ; 2.065      ;
; 3.235 ; datapath:u2|RegFile:regFile|data3[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.668     ; 2.067      ;
; 3.242 ; datapath:u2|RegFile:regFile|data1[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.668     ; 2.074      ;
; 3.244 ; datapath:u2|RegFile:regFile|data1[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.668     ; 2.076      ;
; 3.267 ; datapath:u2|RegFile:regFile|data4[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.659     ; 2.108      ;
; 3.274 ; datapath:u2|RegFile:regFile|data0[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.668     ; 2.106      ;
; 3.281 ; datapath:u2|RegFile:regFile|data7[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.682     ; 2.099      ;
; 3.282 ; datapath:u2|RegFile:regFile|data0[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.668     ; 2.114      ;
; 3.290 ; datapath:u2|RegFile:regFile|data4[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.676     ; 2.114      ;
; 3.316 ; datapath:u2|RegFile:regFile|data0[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.668     ; 2.148      ;
; 3.322 ; datapath:u2|RegFile:regFile|data6[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.670     ; 2.152      ;
; 3.328 ; datapath:u2|RegFile:regFile|data0[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.668     ; 2.160      ;
; 3.330 ; datapath:u2|RegFile:regFile|data1[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.668     ; 2.162      ;
; 3.343 ; datapath:u2|RegFile:regFile|data5[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.676     ; 2.167      ;
; 3.344 ; datapath:u2|RegFile:regFile|data0[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.668     ; 2.176      ;
; 3.345 ; datapath:u2|RegFile:regFile|data6[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.651     ; 2.194      ;
; 3.355 ; datapath:u2|RegFile:regFile|data7[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.651     ; 2.204      ;
; 3.363 ; datapath:u2|RegFile:regFile|data6[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.651     ; 2.212      ;
; 3.364 ; datapath:u2|RegFile:regFile|data4[7]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.676     ; 2.188      ;
; 3.366 ; datapath:u2|RegFile:regFile|data1[5]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.668     ; 2.198      ;
; 3.373 ; datapath:u2|RegFile:regFile|data6[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.651     ; 2.222      ;
; 3.376 ; datapath:u2|program_counter:PC|data_internal[2]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.662     ; 2.214      ;
; 3.379 ; datapath:u2|RegFile:regFile|data2[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.669     ; 2.210      ;
; 3.382 ; datapath:u2|RegFile:regFile|data6[0]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.659     ; 2.223      ;
; 3.393 ; datapath:u2|instruction_reg:IR|data_out[4]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.675     ; 2.218      ;
; 3.394 ; datapath:u2|RegFile:regFile|data7[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.651     ; 2.243      ;
; 3.407 ; datapath:u2|program_counter:PC|data_internal[3]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.635     ; 2.272      ;
; 3.436 ; datapath:u2|RegFile:regFile|data3[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.659     ; 2.277      ;
; 3.443 ; datapath:u2|RegFile:regFile|data4[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.676     ; 2.267      ;
; 3.457 ; datapath:u2|program_counter:PC|data_internal[1]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.635     ; 2.322      ;
; 3.462 ; datapath:u2|instruction_reg:IR|data_out[14]                ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.847     ; 2.115      ;
; 3.471 ; datapath:u2|RegFile:regFile|data1[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.668     ; 2.303      ;
; 3.484 ; datapath:u2|RegFile:regFile|data0[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.668     ; 2.316      ;
; 3.486 ; datapath:u2|RegFile:regFile|data4[6]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.676     ; 2.310      ;
; 3.486 ; datapath:u2|RegFile:regFile|data1[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.668     ; 2.318      ;
; 3.488 ; datapath:u2|instruction_reg:IR|data_out[15]                ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.847     ; 2.141      ;
; 3.495 ; datapath:u2|program_counter:PC|data_internal[6]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.635     ; 2.360      ;
; 3.510 ; datapath:u2|RegFile:regFile|data4[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.676     ; 2.334      ;
; 3.513 ; datapath:u2|RegFile:regFile|data4[3]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.676     ; 2.337      ;
; 3.528 ; datapath:u2|instruction_reg:IR|data_out[10]                ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.685     ; 2.343      ;
; 3.548 ; datapath:u2|instruction_reg:IR|data_out[12]                ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.847     ; 2.201      ;
; 3.569 ; datapath:u2|RegFile:regFile|data4[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.676     ; 2.393      ;
; 3.575 ; datapath:u2|instruction_reg:IR|data_out[8]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.676     ; 2.399      ;
; 3.580 ; datapath:u2|instruction_reg:IR|data_out[9]                 ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.676     ; 2.404      ;
; 3.583 ; datapath:u2|program_counter:PC|data_internal[4]            ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.635     ; 2.448      ;
; 3.607 ; datapath:u2|RegFile:regFile|data1[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.669     ; 2.438      ;
; 3.610 ; datapath:u2|instruction_reg:IR|data_out[13]                ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.847     ; 2.263      ;
; 3.641 ; datapath:u2|RegFile:regFile|data6[1]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.670     ; 2.471      ;
; 3.695 ; datapath:u2|RegFile:regFile|data0[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.659     ; 2.536      ;
; 3.701 ; datapath:u2|RegFile:regFile|data6[4]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.651     ; 2.550      ;
; 3.800 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[7]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.675     ; 2.625      ;
; 3.807 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[1]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.668     ; 2.639      ;
; 3.831 ; datapath:u2|RegFile:regFile|data6[2]                       ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.651     ; 2.680      ;
; 3.833 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[2]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.668     ; 2.665      ;
; 3.850 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[4]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.675     ; 2.675      ;
; 3.908 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[0]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.668     ; 2.740      ;
; 3.924 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[6]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.675     ; 2.749      ;
; 3.932 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[5]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.675     ; 2.757      ;
; 4.011 ; datapath:u2|segReg:SR|simple_reg_8b:u0|data_out[3]         ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.668     ; 2.843      ;
; 4.048 ; datapath:u2|status_reg:Status|simple_reg_8b:u0|data_out[2] ; datapath:u2|ALU:dpALU|T ; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; -0.500       ; -0.681     ; 2.867      ;
+-------+------------------------------------------------------------+-------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_27'                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_memory_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~porta_memory_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a0~portb_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a1~porta_memory_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a1~porta_memory_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a2~porta_memory_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a2~porta_memory_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a3~porta_memory_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a3~porta_memory_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated|ram_block1a4~porta_address_reg5 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'datapath:u2|instruction_reg:IR|data_out[11]'                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------+------------+---------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                    ;
+-------+--------------+----------------+------------------+---------------------------------------------+------------+---------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; datapath:u2|instruction_reg:IR|data_out[11] ; Fall       ; datapath:u2|ALU:dpALU|T   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; datapath:u2|instruction_reg:IR|data_out[11] ; Fall       ; datapath:u2|ALU:dpALU|T   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; datapath:u2|instruction_reg:IR|data_out[11] ; Rise       ; u2|IR|data_out[11]|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; datapath:u2|instruction_reg:IR|data_out[11] ; Rise       ; u2|IR|data_out[11]|regout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; datapath:u2|instruction_reg:IR|data_out[11] ; Rise       ; u2|dpALU|Equal1~0|combout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; datapath:u2|instruction_reg:IR|data_out[11] ; Rise       ; u2|dpALU|Equal1~0|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; datapath:u2|instruction_reg:IR|data_out[11] ; Rise       ; u2|dpALU|Equal1~0|datab   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; datapath:u2|instruction_reg:IR|data_out[11] ; Rise       ; u2|dpALU|Equal1~0|datab   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; datapath:u2|instruction_reg:IR|data_out[11] ; Rise       ; u2|dpALU|Equal1~1|combout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; datapath:u2|instruction_reg:IR|data_out[11] ; Rise       ; u2|dpALU|Equal1~1|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; datapath:u2|instruction_reg:IR|data_out[11] ; Rise       ; u2|dpALU|Equal1~1|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; datapath:u2|instruction_reg:IR|data_out[11] ; Rise       ; u2|dpALU|Equal1~1|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; datapath:u2|instruction_reg:IR|data_out[11] ; Rise       ; u2|dpALU|T|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; datapath:u2|instruction_reg:IR|data_out[11] ; Rise       ; u2|dpALU|T|datac          ;
+-------+--------------+----------------+------------------+---------------------------------------------+------------+---------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; CLOCK_27   ; 3.739  ; 3.739  ; Rise       ; CLOCK_27        ;
;  SW[0]    ; CLOCK_27   ; -0.127 ; -0.127 ; Rise       ; CLOCK_27        ;
;  SW[1]    ; CLOCK_27   ; -0.137 ; -0.137 ; Rise       ; CLOCK_27        ;
;  SW[2]    ; CLOCK_27   ; -0.095 ; -0.095 ; Rise       ; CLOCK_27        ;
;  SW[3]    ; CLOCK_27   ; -0.073 ; -0.073 ; Rise       ; CLOCK_27        ;
;  SW[4]    ; CLOCK_27   ; -0.474 ; -0.474 ; Rise       ; CLOCK_27        ;
;  SW[5]    ; CLOCK_27   ; -0.469 ; -0.469 ; Rise       ; CLOCK_27        ;
;  SW[6]    ; CLOCK_27   ; -0.374 ; -0.374 ; Rise       ; CLOCK_27        ;
;  SW[7]    ; CLOCK_27   ; 0.214  ; 0.214  ; Rise       ; CLOCK_27        ;
;  SW[8]    ; CLOCK_27   ; 0.029  ; 0.029  ; Rise       ; CLOCK_27        ;
;  SW[9]    ; CLOCK_27   ; 0.157  ; 0.157  ; Rise       ; CLOCK_27        ;
;  SW[10]   ; CLOCK_27   ; -0.031 ; -0.031 ; Rise       ; CLOCK_27        ;
;  SW[11]   ; CLOCK_27   ; -0.105 ; -0.105 ; Rise       ; CLOCK_27        ;
;  SW[12]   ; CLOCK_27   ; -0.103 ; -0.103 ; Rise       ; CLOCK_27        ;
;  SW[13]   ; CLOCK_27   ; 2.923  ; 2.923  ; Rise       ; CLOCK_27        ;
;  SW[14]   ; CLOCK_27   ; 3.193  ; 3.193  ; Rise       ; CLOCK_27        ;
;  SW[15]   ; CLOCK_27   ; 2.039  ; 2.039  ; Rise       ; CLOCK_27        ;
;  SW[16]   ; CLOCK_27   ; 3.739  ; 3.739  ; Rise       ; CLOCK_27        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; CLOCK_27   ; 0.594  ; 0.594  ; Rise       ; CLOCK_27        ;
;  SW[0]    ; CLOCK_27   ; 0.247  ; 0.247  ; Rise       ; CLOCK_27        ;
;  SW[1]    ; CLOCK_27   ; 0.257  ; 0.257  ; Rise       ; CLOCK_27        ;
;  SW[2]    ; CLOCK_27   ; 0.215  ; 0.215  ; Rise       ; CLOCK_27        ;
;  SW[3]    ; CLOCK_27   ; 0.193  ; 0.193  ; Rise       ; CLOCK_27        ;
;  SW[4]    ; CLOCK_27   ; 0.594  ; 0.594  ; Rise       ; CLOCK_27        ;
;  SW[5]    ; CLOCK_27   ; 0.589  ; 0.589  ; Rise       ; CLOCK_27        ;
;  SW[6]    ; CLOCK_27   ; 0.494  ; 0.494  ; Rise       ; CLOCK_27        ;
;  SW[7]    ; CLOCK_27   ; -0.094 ; -0.094 ; Rise       ; CLOCK_27        ;
;  SW[8]    ; CLOCK_27   ; 0.091  ; 0.091  ; Rise       ; CLOCK_27        ;
;  SW[9]    ; CLOCK_27   ; -0.037 ; -0.037 ; Rise       ; CLOCK_27        ;
;  SW[10]   ; CLOCK_27   ; 0.151  ; 0.151  ; Rise       ; CLOCK_27        ;
;  SW[11]   ; CLOCK_27   ; 0.225  ; 0.225  ; Rise       ; CLOCK_27        ;
;  SW[12]   ; CLOCK_27   ; 0.223  ; 0.223  ; Rise       ; CLOCK_27        ;
;  SW[13]   ; CLOCK_27   ; -2.803 ; -2.803 ; Rise       ; CLOCK_27        ;
;  SW[14]   ; CLOCK_27   ; -3.073 ; -3.073 ; Rise       ; CLOCK_27        ;
;  SW[15]   ; CLOCK_27   ; -1.919 ; -1.919 ; Rise       ; CLOCK_27        ;
;  SW[16]   ; CLOCK_27   ; -2.055 ; -2.055 ; Rise       ; CLOCK_27        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; CLOCK_27   ; 4.897 ; 4.897 ; Rise       ; CLOCK_27        ;
;  LEDR[0]  ; CLOCK_27   ; 4.634 ; 4.634 ; Rise       ; CLOCK_27        ;
;  LEDR[1]  ; CLOCK_27   ; 4.659 ; 4.659 ; Rise       ; CLOCK_27        ;
;  LEDR[2]  ; CLOCK_27   ; 4.667 ; 4.667 ; Rise       ; CLOCK_27        ;
;  LEDR[3]  ; CLOCK_27   ; 4.800 ; 4.800 ; Rise       ; CLOCK_27        ;
;  LEDR[4]  ; CLOCK_27   ; 4.348 ; 4.348 ; Rise       ; CLOCK_27        ;
;  LEDR[5]  ; CLOCK_27   ; 4.897 ; 4.897 ; Rise       ; CLOCK_27        ;
;  LEDR[6]  ; CLOCK_27   ; 4.639 ; 4.639 ; Rise       ; CLOCK_27        ;
;  LEDR[7]  ; CLOCK_27   ; 4.886 ; 4.886 ; Rise       ; CLOCK_27        ;
;  LEDR[8]  ; CLOCK_27   ; 4.122 ; 4.122 ; Rise       ; CLOCK_27        ;
;  LEDR[9]  ; CLOCK_27   ; 4.151 ; 4.151 ; Rise       ; CLOCK_27        ;
;  LEDR[10] ; CLOCK_27   ; 4.005 ; 4.005 ; Rise       ; CLOCK_27        ;
;  LEDR[11] ; CLOCK_27   ; 4.219 ; 4.219 ; Rise       ; CLOCK_27        ;
;  LEDR[12] ; CLOCK_27   ; 3.934 ; 3.934 ; Rise       ; CLOCK_27        ;
;  LEDR[13] ; CLOCK_27   ; 3.921 ; 3.921 ; Rise       ; CLOCK_27        ;
;  LEDR[14] ; CLOCK_27   ; 3.907 ; 3.907 ; Rise       ; CLOCK_27        ;
;  LEDR[15] ; CLOCK_27   ; 3.905 ; 3.905 ; Rise       ; CLOCK_27        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; CLOCK_27   ; 3.905 ; 3.905 ; Rise       ; CLOCK_27        ;
;  LEDR[0]  ; CLOCK_27   ; 4.634 ; 4.634 ; Rise       ; CLOCK_27        ;
;  LEDR[1]  ; CLOCK_27   ; 4.659 ; 4.659 ; Rise       ; CLOCK_27        ;
;  LEDR[2]  ; CLOCK_27   ; 4.667 ; 4.667 ; Rise       ; CLOCK_27        ;
;  LEDR[3]  ; CLOCK_27   ; 4.800 ; 4.800 ; Rise       ; CLOCK_27        ;
;  LEDR[4]  ; CLOCK_27   ; 4.348 ; 4.348 ; Rise       ; CLOCK_27        ;
;  LEDR[5]  ; CLOCK_27   ; 4.897 ; 4.897 ; Rise       ; CLOCK_27        ;
;  LEDR[6]  ; CLOCK_27   ; 4.639 ; 4.639 ; Rise       ; CLOCK_27        ;
;  LEDR[7]  ; CLOCK_27   ; 4.886 ; 4.886 ; Rise       ; CLOCK_27        ;
;  LEDR[8]  ; CLOCK_27   ; 4.122 ; 4.122 ; Rise       ; CLOCK_27        ;
;  LEDR[9]  ; CLOCK_27   ; 4.151 ; 4.151 ; Rise       ; CLOCK_27        ;
;  LEDR[10] ; CLOCK_27   ; 4.005 ; 4.005 ; Rise       ; CLOCK_27        ;
;  LEDR[11] ; CLOCK_27   ; 4.219 ; 4.219 ; Rise       ; CLOCK_27        ;
;  LEDR[12] ; CLOCK_27   ; 3.934 ; 3.934 ; Rise       ; CLOCK_27        ;
;  LEDR[13] ; CLOCK_27   ; 3.921 ; 3.921 ; Rise       ; CLOCK_27        ;
;  LEDR[14] ; CLOCK_27   ; 3.907 ; 3.907 ; Rise       ; CLOCK_27        ;
;  LEDR[15] ; CLOCK_27   ; 3.905 ; 3.905 ; Rise       ; CLOCK_27        ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+----------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                        ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                             ; -24.433   ; -0.649 ; N/A      ; N/A     ; -2.000              ;
;  CLOCK_27                                    ; -24.433   ; -0.649 ; N/A      ; N/A     ; -2.000              ;
;  datapath:u2|instruction_reg:IR|data_out[11] ; -10.563   ; 1.326  ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                              ; -2716.334 ; -3.17  ; 0.0      ; 0.0     ; -520.38             ;
;  CLOCK_27                                    ; -2705.771 ; -3.170 ; N/A      ; N/A     ; -520.380            ;
;  datapath:u2|instruction_reg:IR|data_out[11] ; -10.563   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------+-----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; CLOCK_27   ; 7.071  ; 7.071  ; Rise       ; CLOCK_27        ;
;  SW[0]    ; CLOCK_27   ; 0.300  ; 0.300  ; Rise       ; CLOCK_27        ;
;  SW[1]    ; CLOCK_27   ; 0.284  ; 0.284  ; Rise       ; CLOCK_27        ;
;  SW[2]    ; CLOCK_27   ; 0.329  ; 0.329  ; Rise       ; CLOCK_27        ;
;  SW[3]    ; CLOCK_27   ; 0.385  ; 0.385  ; Rise       ; CLOCK_27        ;
;  SW[4]    ; CLOCK_27   ; -0.402 ; -0.402 ; Rise       ; CLOCK_27        ;
;  SW[5]    ; CLOCK_27   ; -0.389 ; -0.389 ; Rise       ; CLOCK_27        ;
;  SW[6]    ; CLOCK_27   ; -0.251 ; -0.251 ; Rise       ; CLOCK_27        ;
;  SW[7]    ; CLOCK_27   ; 0.766  ; 0.766  ; Rise       ; CLOCK_27        ;
;  SW[8]    ; CLOCK_27   ; 0.378  ; 0.378  ; Rise       ; CLOCK_27        ;
;  SW[9]    ; CLOCK_27   ; 0.780  ; 0.780  ; Rise       ; CLOCK_27        ;
;  SW[10]   ; CLOCK_27   ; 0.350  ; 0.350  ; Rise       ; CLOCK_27        ;
;  SW[11]   ; CLOCK_27   ; 0.250  ; 0.250  ; Rise       ; CLOCK_27        ;
;  SW[12]   ; CLOCK_27   ; 0.216  ; 0.216  ; Rise       ; CLOCK_27        ;
;  SW[13]   ; CLOCK_27   ; 5.575  ; 5.575  ; Rise       ; CLOCK_27        ;
;  SW[14]   ; CLOCK_27   ; 6.107  ; 6.107  ; Rise       ; CLOCK_27        ;
;  SW[15]   ; CLOCK_27   ; 3.682  ; 3.682  ; Rise       ; CLOCK_27        ;
;  SW[16]   ; CLOCK_27   ; 7.071  ; 7.071  ; Rise       ; CLOCK_27        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; CLOCK_27   ; 0.632  ; 0.632  ; Rise       ; CLOCK_27        ;
;  SW[0]    ; CLOCK_27   ; 0.247  ; 0.247  ; Rise       ; CLOCK_27        ;
;  SW[1]    ; CLOCK_27   ; 0.257  ; 0.257  ; Rise       ; CLOCK_27        ;
;  SW[2]    ; CLOCK_27   ; 0.215  ; 0.215  ; Rise       ; CLOCK_27        ;
;  SW[3]    ; CLOCK_27   ; 0.193  ; 0.193  ; Rise       ; CLOCK_27        ;
;  SW[4]    ; CLOCK_27   ; 0.632  ; 0.632  ; Rise       ; CLOCK_27        ;
;  SW[5]    ; CLOCK_27   ; 0.619  ; 0.619  ; Rise       ; CLOCK_27        ;
;  SW[6]    ; CLOCK_27   ; 0.494  ; 0.494  ; Rise       ; CLOCK_27        ;
;  SW[7]    ; CLOCK_27   ; -0.094 ; -0.094 ; Rise       ; CLOCK_27        ;
;  SW[8]    ; CLOCK_27   ; 0.091  ; 0.091  ; Rise       ; CLOCK_27        ;
;  SW[9]    ; CLOCK_27   ; -0.037 ; -0.037 ; Rise       ; CLOCK_27        ;
;  SW[10]   ; CLOCK_27   ; 0.151  ; 0.151  ; Rise       ; CLOCK_27        ;
;  SW[11]   ; CLOCK_27   ; 0.225  ; 0.225  ; Rise       ; CLOCK_27        ;
;  SW[12]   ; CLOCK_27   ; 0.223  ; 0.223  ; Rise       ; CLOCK_27        ;
;  SW[13]   ; CLOCK_27   ; -2.803 ; -2.803 ; Rise       ; CLOCK_27        ;
;  SW[14]   ; CLOCK_27   ; -3.073 ; -3.073 ; Rise       ; CLOCK_27        ;
;  SW[15]   ; CLOCK_27   ; -1.919 ; -1.919 ; Rise       ; CLOCK_27        ;
;  SW[16]   ; CLOCK_27   ; -2.055 ; -2.055 ; Rise       ; CLOCK_27        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; CLOCK_27   ; 8.922 ; 8.922 ; Rise       ; CLOCK_27        ;
;  LEDR[0]  ; CLOCK_27   ; 8.423 ; 8.423 ; Rise       ; CLOCK_27        ;
;  LEDR[1]  ; CLOCK_27   ; 8.472 ; 8.472 ; Rise       ; CLOCK_27        ;
;  LEDR[2]  ; CLOCK_27   ; 8.582 ; 8.582 ; Rise       ; CLOCK_27        ;
;  LEDR[3]  ; CLOCK_27   ; 8.879 ; 8.879 ; Rise       ; CLOCK_27        ;
;  LEDR[4]  ; CLOCK_27   ; 7.771 ; 7.771 ; Rise       ; CLOCK_27        ;
;  LEDR[5]  ; CLOCK_27   ; 8.743 ; 8.743 ; Rise       ; CLOCK_27        ;
;  LEDR[6]  ; CLOCK_27   ; 8.575 ; 8.575 ; Rise       ; CLOCK_27        ;
;  LEDR[7]  ; CLOCK_27   ; 8.922 ; 8.922 ; Rise       ; CLOCK_27        ;
;  LEDR[8]  ; CLOCK_27   ; 7.435 ; 7.435 ; Rise       ; CLOCK_27        ;
;  LEDR[9]  ; CLOCK_27   ; 7.478 ; 7.478 ; Rise       ; CLOCK_27        ;
;  LEDR[10] ; CLOCK_27   ; 7.179 ; 7.179 ; Rise       ; CLOCK_27        ;
;  LEDR[11] ; CLOCK_27   ; 7.625 ; 7.625 ; Rise       ; CLOCK_27        ;
;  LEDR[12] ; CLOCK_27   ; 7.013 ; 7.013 ; Rise       ; CLOCK_27        ;
;  LEDR[13] ; CLOCK_27   ; 6.983 ; 6.983 ; Rise       ; CLOCK_27        ;
;  LEDR[14] ; CLOCK_27   ; 6.940 ; 6.940 ; Rise       ; CLOCK_27        ;
;  LEDR[15] ; CLOCK_27   ; 6.937 ; 6.937 ; Rise       ; CLOCK_27        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; CLOCK_27   ; 3.905 ; 3.905 ; Rise       ; CLOCK_27        ;
;  LEDR[0]  ; CLOCK_27   ; 4.634 ; 4.634 ; Rise       ; CLOCK_27        ;
;  LEDR[1]  ; CLOCK_27   ; 4.659 ; 4.659 ; Rise       ; CLOCK_27        ;
;  LEDR[2]  ; CLOCK_27   ; 4.667 ; 4.667 ; Rise       ; CLOCK_27        ;
;  LEDR[3]  ; CLOCK_27   ; 4.800 ; 4.800 ; Rise       ; CLOCK_27        ;
;  LEDR[4]  ; CLOCK_27   ; 4.348 ; 4.348 ; Rise       ; CLOCK_27        ;
;  LEDR[5]  ; CLOCK_27   ; 4.897 ; 4.897 ; Rise       ; CLOCK_27        ;
;  LEDR[6]  ; CLOCK_27   ; 4.639 ; 4.639 ; Rise       ; CLOCK_27        ;
;  LEDR[7]  ; CLOCK_27   ; 4.886 ; 4.886 ; Rise       ; CLOCK_27        ;
;  LEDR[8]  ; CLOCK_27   ; 4.122 ; 4.122 ; Rise       ; CLOCK_27        ;
;  LEDR[9]  ; CLOCK_27   ; 4.151 ; 4.151 ; Rise       ; CLOCK_27        ;
;  LEDR[10] ; CLOCK_27   ; 4.005 ; 4.005 ; Rise       ; CLOCK_27        ;
;  LEDR[11] ; CLOCK_27   ; 4.219 ; 4.219 ; Rise       ; CLOCK_27        ;
;  LEDR[12] ; CLOCK_27   ; 3.934 ; 3.934 ; Rise       ; CLOCK_27        ;
;  LEDR[13] ; CLOCK_27   ; 3.921 ; 3.921 ; Rise       ; CLOCK_27        ;
;  LEDR[14] ; CLOCK_27   ; 3.907 ; 3.907 ; Rise       ; CLOCK_27        ;
;  LEDR[15] ; CLOCK_27   ; 3.905 ; 3.905 ; Rise       ; CLOCK_27        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+---------------------------------------------+---------------------------------------------+--------------+--------------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths     ; FR Paths     ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+--------------+--------------+----------+----------+
; CLOCK_27                                    ; CLOCK_27                                    ; > 2147483647 ; 0            ; 0        ; 0        ;
; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27                                    ; > 2147483647 ; > 2147483647 ; 0        ; 0        ;
; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0            ; 0            ; 7108     ; 0        ;
; datapath:u2|instruction_reg:IR|data_out[11] ; datapath:u2|instruction_reg:IR|data_out[11] ; 0            ; 0            ; 624      ; 624      ;
+---------------------------------------------+---------------------------------------------+--------------+--------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+---------------------------------------------+---------------------------------------------+--------------+--------------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths     ; FR Paths     ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+--------------+--------------+----------+----------+
; CLOCK_27                                    ; CLOCK_27                                    ; > 2147483647 ; 0            ; 0        ; 0        ;
; datapath:u2|instruction_reg:IR|data_out[11] ; CLOCK_27                                    ; > 2147483647 ; > 2147483647 ; 0        ; 0        ;
; CLOCK_27                                    ; datapath:u2|instruction_reg:IR|data_out[11] ; 0            ; 0            ; 7108     ; 0        ;
; datapath:u2|instruction_reg:IR|data_out[11] ; datapath:u2|instruction_reg:IR|data_out[11] ; 0            ; 0            ; 624      ; 624      ;
+---------------------------------------------+---------------------------------------------+--------------+--------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 184   ; 184  ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jan 10 13:16:01 2014
Info: Command: quartus_sta simpleCPU -c simpleCPU
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'simpleCPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_27 CLOCK_27
    Info (332105): create_clock -period 1.000 -name datapath:u2|instruction_reg:IR|data_out[11] datapath:u2|instruction_reg:IR|data_out[11]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -24.433
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -24.433     -2705.771 CLOCK_27 
    Info (332119):   -10.563       -10.563 datapath:u2|instruction_reg:IR|data_out[11] 
Info (332146): Worst-case hold slack is -0.420
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.420        -0.624 CLOCK_27 
    Info (332119):     3.065         0.000 datapath:u2|instruction_reg:IR|data_out[11] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -520.380 CLOCK_27 
    Info (332119):     0.500         0.000 datapath:u2|instruction_reg:IR|data_out[11] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -10.009
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -10.009     -1084.163 CLOCK_27 
    Info (332119):    -4.821        -4.821 datapath:u2|instruction_reg:IR|data_out[11] 
Info (332146): Worst-case hold slack is -0.649
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.649        -3.170 CLOCK_27 
    Info (332119):     1.326         0.000 datapath:u2|instruction_reg:IR|data_out[11] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -520.380 CLOCK_27 
    Info (332119):     0.500         0.000 datapath:u2|instruction_reg:IR|data_out[11] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 417 megabytes
    Info: Processing ended: Fri Jan 10 13:16:03 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


