// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module main_mul_body_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read3,
        p_read5,
        p_read6,
        p_read7,
        p_read24,
        p_read35,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        grp_fu_12737_p_din0,
        grp_fu_12737_p_din1,
        grp_fu_12737_p_opcode,
        grp_fu_12737_p_dout0,
        grp_fu_12737_p_ce,
        grp_fu_12725_p_din0,
        grp_fu_12725_p_din1,
        grp_fu_12725_p_opcode,
        grp_fu_12725_p_dout0,
        grp_fu_12725_p_ce,
        grp_fu_4183_p_din0,
        grp_fu_4183_p_din1,
        grp_fu_4183_p_opcode,
        grp_fu_4183_p_dout0,
        grp_fu_4183_p_ce,
        grp_fu_4190_p_din0,
        grp_fu_4190_p_din1,
        grp_fu_4190_p_opcode,
        grp_fu_4190_p_dout0,
        grp_fu_4190_p_ce,
        grp_fu_4198_p_din0,
        grp_fu_4198_p_din1,
        grp_fu_4198_p_dout0,
        grp_fu_4198_p_ce,
        grp_fu_4204_p_din0,
        grp_fu_4204_p_din1,
        grp_fu_4204_p_dout0,
        grp_fu_4204_p_ce,
        grp_fu_12729_p_din0,
        grp_fu_12729_p_din1,
        grp_fu_12729_p_dout0,
        grp_fu_12729_p_ce,
        grp_fu_12733_p_din0,
        grp_fu_12733_p_din1,
        grp_fu_12733_p_opcode,
        grp_fu_12733_p_dout0,
        grp_fu_12733_p_ce
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_state5 = 14'd16;
parameter    ap_ST_fsm_state6 = 14'd32;
parameter    ap_ST_fsm_state7 = 14'd64;
parameter    ap_ST_fsm_state8 = 14'd128;
parameter    ap_ST_fsm_state9 = 14'd256;
parameter    ap_ST_fsm_state10 = 14'd512;
parameter    ap_ST_fsm_state11 = 14'd1024;
parameter    ap_ST_fsm_state12 = 14'd2048;
parameter    ap_ST_fsm_state13 = 14'd4096;
parameter    ap_ST_fsm_state14 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] p_read3;
input  [31:0] p_read5;
input  [31:0] p_read6;
input  [31:0] p_read7;
input  [31:0] p_read24;
input  [31:0] p_read35;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] grp_fu_12737_p_din0;
output  [31:0] grp_fu_12737_p_din1;
output  [4:0] grp_fu_12737_p_opcode;
input  [0:0] grp_fu_12737_p_dout0;
output   grp_fu_12737_p_ce;
output  [31:0] grp_fu_12725_p_din0;
output  [31:0] grp_fu_12725_p_din1;
output  [1:0] grp_fu_12725_p_opcode;
input  [31:0] grp_fu_12725_p_dout0;
output   grp_fu_12725_p_ce;
output  [31:0] grp_fu_4183_p_din0;
output  [31:0] grp_fu_4183_p_din1;
output  [0:0] grp_fu_4183_p_opcode;
input  [31:0] grp_fu_4183_p_dout0;
output   grp_fu_4183_p_ce;
output  [31:0] grp_fu_4190_p_din0;
output  [31:0] grp_fu_4190_p_din1;
output  [1:0] grp_fu_4190_p_opcode;
input  [31:0] grp_fu_4190_p_dout0;
output   grp_fu_4190_p_ce;
output  [31:0] grp_fu_4198_p_din0;
output  [31:0] grp_fu_4198_p_din1;
input  [31:0] grp_fu_4198_p_dout0;
output   grp_fu_4198_p_ce;
output  [31:0] grp_fu_4204_p_din0;
output  [31:0] grp_fu_4204_p_din1;
input  [31:0] grp_fu_4204_p_dout0;
output   grp_fu_4204_p_ce;
output  [31:0] grp_fu_12729_p_din0;
output  [31:0] grp_fu_12729_p_din1;
input  [31:0] grp_fu_12729_p_dout0;
output   grp_fu_12729_p_ce;
output  [31:0] grp_fu_12733_p_din0;
output  [31:0] grp_fu_12733_p_din1;
output  [4:0] grp_fu_12733_p_opcode;
input  [0:0] grp_fu_12733_p_dout0;
output   grp_fu_12733_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] and_ln77_fu_384_p2;
reg   [0:0] and_ln77_reg_638;
wire    ap_CS_fsm_state8;
wire   [1:0] empty_fu_393_p1;
reg   [1:0] empty_reg_642;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln92_fu_398_p2;
reg   [0:0] icmp_ln92_reg_648;
wire   [1:0] xor_ln92_fu_404_p2;
reg   [1:0] xor_ln92_reg_652;
wire   [1:0] tmp_fu_435_p2;
wire    ap_CS_fsm_state12;
wire   [0:0] icmp_ln104_fu_441_p2;
reg   [0:0] icmp_ln104_reg_672;
wire   [2:0] select_ln104_fu_463_p3;
reg   [2:0] select_ln104_reg_676;
reg   [2:0] aux_address0;
reg    aux_ce0;
reg    aux_we0;
wire   [31:0] aux_q0;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_ap_start;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_ap_done;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_ap_idle;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_ap_ready;
wire   [2:0] grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_aux_address0;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_aux_ce0;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_aux_we0;
wire   [31:0] grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_aux_d0;
wire   [31:0] grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_681_p_din0;
wire   [31:0] grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_681_p_din1;
wire   [1:0] grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_681_p_opcode;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_681_p_ce;
wire   [31:0] grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_685_p_din0;
wire   [31:0] grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_685_p_din1;
wire   [0:0] grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_685_p_opcode;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_685_p_ce;
wire   [31:0] grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_689_p_din0;
wire   [31:0] grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_689_p_din1;
wire   [1:0] grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_689_p_opcode;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_689_p_ce;
wire   [31:0] grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_693_p_din0;
wire   [31:0] grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_693_p_din1;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_693_p_ce;
wire   [31:0] grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_697_p_din0;
wire   [31:0] grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_697_p_din1;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_697_p_ce;
wire   [31:0] grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_701_p_din0;
wire   [31:0] grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_701_p_din1;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_701_p_ce;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_ap_start;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_ap_done;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_ap_idle;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_ap_ready;
wire   [2:0] grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_aux_address0;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_aux_ce0;
wire   [31:0] grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_num_res_2_03_out;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_num_res_2_03_out_ap_vld;
wire   [31:0] grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_num_res_1_02_out;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_num_res_1_02_out_ap_vld;
wire   [31:0] grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_num_res_0_01_out;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_num_res_0_01_out_ap_vld;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_ap_start;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_ap_done;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_ap_idle;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_ap_ready;
wire   [31:0] grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_agg_result_num_0_out;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_agg_result_num_0_out_ap_vld;
wire   [31:0] grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_agg_result_num12_0_out;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_agg_result_num12_0_out_ap_vld;
wire   [31:0] grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_agg_result_num2_0_out;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_agg_result_num2_0_out_ap_vld;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_ap_start;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_ap_done;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_ap_idle;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_ap_ready;
wire   [31:0] grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_idx_tmp_out;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_idx_tmp_out_ap_vld;
wire   [31:0] grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_grp_fu_705_p_din0;
wire   [31:0] grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_grp_fu_705_p_din1;
wire   [4:0] grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_grp_fu_705_p_opcode;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_grp_fu_705_p_ce;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_ap_start;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_ap_done;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_ap_idle;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_ap_ready;
wire   [31:0] grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_agg_result_num_2_out;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_agg_result_num_2_out_ap_vld;
wire   [31:0] grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_agg_result_num12_2_out;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_agg_result_num12_2_out_ap_vld;
wire   [31:0] grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_agg_result_num2_2_out;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_agg_result_num2_2_out_ap_vld;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_ap_start;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_ap_done;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_ap_idle;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_ap_ready;
wire   [31:0] grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_agg_result_num_5_out;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_agg_result_num_5_out_ap_vld;
wire   [31:0] grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_agg_result_num12_5_out;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_agg_result_num12_5_out_ap_vld;
wire   [31:0] grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_agg_result_num2_5_out;
wire    grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_agg_result_num2_5_out_ap_vld;
reg   [31:0] agg_result_num_4_reg_148;
reg   [31:0] agg_result_num12_4_reg_158;
reg   [31:0] agg_result_num2_4_reg_168;
reg   [1:0] ap_phi_mux_base_0_lcssa_i3336_phi_fu_182_p4;
reg   [1:0] base_0_lcssa_i3336_reg_178;
wire   [1:0] base_fu_428_p2;
reg   [1:0] agg_result_p_0_reg_190;
reg   [31:0] ap_phi_mux_agg_result_num_7_phi_fu_204_p6;
reg   [31:0] agg_result_num_7_reg_201;
wire    ap_CS_fsm_state14;
reg   [31:0] ap_phi_mux_agg_result_num12_7_phi_fu_215_p6;
reg   [31:0] agg_result_num12_7_reg_212;
reg   [31:0] ap_phi_mux_agg_result_num2_7_phi_fu_226_p6;
reg   [31:0] agg_result_num2_7_reg_223;
reg   [1:0] ap_phi_mux_this_p_write_assign_phi_fu_238_p6;
reg   [1:0] this_p_write_assign_reg_234;
reg    grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_ap_start_reg;
wire    ap_CS_fsm_state9;
reg    grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_ap_start_reg;
wire    ap_CS_fsm_state11;
reg    grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_ap_start_reg;
wire    ap_CS_fsm_state13;
wire   [31:0] bitcast_ln77_fu_349_p1;
wire   [7:0] tmp_113_fu_352_p4;
wire   [22:0] trunc_ln77_fu_362_p1;
wire   [0:0] icmp_ln77_6_fu_372_p2;
wire   [0:0] icmp_ln77_fu_366_p2;
wire   [0:0] or_ln77_fu_378_p2;
wire   [1:0] sub_ln92_fu_423_p2;
wire   [2:0] zext_ln104_fu_447_p1;
wire   [0:0] icmp_ln104_6_fu_451_p2;
wire   [2:0] add_ln104_fu_457_p2;
wire  signed [31:0] sext_ln0_fu_484_p1;
reg    grp_fu_681_ce;
reg    grp_fu_685_ce;
reg    grp_fu_689_ce;
reg    grp_fu_693_ce;
reg    grp_fu_697_ce;
reg    grp_fu_701_ce;
reg    grp_fu_705_ce;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [13:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_ap_start_reg = 1'b0;
#0 grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_ap_start_reg = 1'b0;
#0 grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_ap_start_reg = 1'b0;
#0 grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_ap_start_reg = 1'b0;
#0 grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_ap_start_reg = 1'b0;
#0 grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

main_sqrt_aux_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
aux_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(aux_address0),
    .ce0(aux_ce0),
    .we0(aux_we0),
    .d0(grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_aux_d0),
    .q0(aux_q0)
);

main_mul_body_1_Pipeline_VITIS_LOOP_169_1 grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_ap_start),
    .ap_done(grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_ap_done),
    .ap_idle(grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_ap_idle),
    .ap_ready(grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_ap_ready),
    .p_read3(p_read3),
    .p_read5(p_read5),
    .p_read6(p_read6),
    .p_read7(p_read7),
    .p_read24(p_read24),
    .p_read35(p_read35),
    .aux_address0(grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_aux_address0),
    .aux_ce0(grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_aux_ce0),
    .aux_we0(grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_aux_we0),
    .aux_d0(grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_aux_d0),
    .grp_fu_681_p_din0(grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_681_p_din0),
    .grp_fu_681_p_din1(grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_681_p_din1),
    .grp_fu_681_p_opcode(grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_681_p_opcode),
    .grp_fu_681_p_dout0(grp_fu_12725_p_dout0),
    .grp_fu_681_p_ce(grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_681_p_ce),
    .grp_fu_685_p_din0(grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_685_p_din0),
    .grp_fu_685_p_din1(grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_685_p_din1),
    .grp_fu_685_p_opcode(grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_685_p_opcode),
    .grp_fu_685_p_dout0(grp_fu_4183_p_dout0),
    .grp_fu_685_p_ce(grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_685_p_ce),
    .grp_fu_689_p_din0(grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_689_p_din0),
    .grp_fu_689_p_din1(grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_689_p_din1),
    .grp_fu_689_p_opcode(grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_689_p_opcode),
    .grp_fu_689_p_dout0(grp_fu_4190_p_dout0),
    .grp_fu_689_p_ce(grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_689_p_ce),
    .grp_fu_693_p_din0(grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_693_p_din0),
    .grp_fu_693_p_din1(grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_693_p_din1),
    .grp_fu_693_p_dout0(grp_fu_4198_p_dout0),
    .grp_fu_693_p_ce(grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_693_p_ce),
    .grp_fu_697_p_din0(grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_697_p_din0),
    .grp_fu_697_p_din1(grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_697_p_din1),
    .grp_fu_697_p_dout0(grp_fu_4204_p_dout0),
    .grp_fu_697_p_ce(grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_697_p_ce),
    .grp_fu_701_p_din0(grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_701_p_din0),
    .grp_fu_701_p_din1(grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_701_p_din1),
    .grp_fu_701_p_dout0(grp_fu_12729_p_dout0),
    .grp_fu_701_p_ce(grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_701_p_ce)
);

main_mul_body_1_Pipeline_VITIS_LOOP_187_1 grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_ap_start),
    .ap_done(grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_ap_done),
    .ap_idle(grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_ap_idle),
    .ap_ready(grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_ap_ready),
    .aux_address0(grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_aux_address0),
    .aux_ce0(grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_aux_ce0),
    .aux_q0(aux_q0),
    .num_res_2_03_out(grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_num_res_2_03_out),
    .num_res_2_03_out_ap_vld(grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_num_res_2_03_out_ap_vld),
    .num_res_1_02_out(grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_num_res_1_02_out),
    .num_res_1_02_out_ap_vld(grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_num_res_1_02_out_ap_vld),
    .num_res_0_01_out(grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_num_res_0_01_out),
    .num_res_0_01_out_ap_vld(grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_num_res_0_01_out_ap_vld)
);

main_mul_body_1_Pipeline_VITIS_LOOP_21_1 grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_ap_start),
    .ap_done(grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_ap_done),
    .ap_idle(grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_ap_idle),
    .ap_ready(grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_ap_ready),
    .num_res_0_01_reload(grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_num_res_0_01_out),
    .num_res_1_02_reload(grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_num_res_1_02_out),
    .num_res_2_03_reload(grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_num_res_2_03_out),
    .agg_result_num_0_out(grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_agg_result_num_0_out),
    .agg_result_num_0_out_ap_vld(grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_agg_result_num_0_out_ap_vld),
    .agg_result_num12_0_out(grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_agg_result_num12_0_out),
    .agg_result_num12_0_out_ap_vld(grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_agg_result_num12_0_out_ap_vld),
    .agg_result_num2_0_out(grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_agg_result_num2_0_out),
    .agg_result_num2_0_out_ap_vld(grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_agg_result_num2_0_out_ap_vld)
);

main_mul_body_1_Pipeline_VITIS_LOOP_84_1 grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_ap_start),
    .ap_done(grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_ap_done),
    .ap_idle(grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_ap_idle),
    .ap_ready(grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_ap_ready),
    .agg_result_num_0_reload(grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_agg_result_num_0_out),
    .agg_result_num12_0_reload(grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_agg_result_num12_0_out),
    .agg_result_num2_0_reload(grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_agg_result_num2_0_out),
    .idx_tmp_out(grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_idx_tmp_out),
    .idx_tmp_out_ap_vld(grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_idx_tmp_out_ap_vld),
    .grp_fu_705_p_din0(grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_grp_fu_705_p_din0),
    .grp_fu_705_p_din1(grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_grp_fu_705_p_din1),
    .grp_fu_705_p_opcode(grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_grp_fu_705_p_opcode),
    .grp_fu_705_p_dout0(grp_fu_12733_p_dout0),
    .grp_fu_705_p_ce(grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_grp_fu_705_p_ce)
);

main_mul_body_1_Pipeline_VITIS_LOOP_92_2 grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_ap_start),
    .ap_done(grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_ap_done),
    .ap_idle(grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_ap_idle),
    .ap_ready(grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_ap_ready),
    .agg_result_num_0_reload(grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_agg_result_num_0_out),
    .agg_result_num12_0_reload(grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_agg_result_num12_0_out),
    .agg_result_num2_0_reload(grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_agg_result_num2_0_out),
    .zext_ln92(empty_reg_642),
    .xor_ln92(xor_ln92_reg_652),
    .agg_result_num_2_out(grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_agg_result_num_2_out),
    .agg_result_num_2_out_ap_vld(grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_agg_result_num_2_out_ap_vld),
    .agg_result_num12_2_out(grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_agg_result_num12_2_out),
    .agg_result_num12_2_out_ap_vld(grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_agg_result_num12_2_out_ap_vld),
    .agg_result_num2_2_out(grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_agg_result_num2_2_out),
    .agg_result_num2_2_out_ap_vld(grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_agg_result_num2_2_out_ap_vld)
);

main_mul_body_1_Pipeline_VITIS_LOOP_104_3 grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_ap_start),
    .ap_done(grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_ap_done),
    .ap_idle(grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_ap_idle),
    .ap_ready(grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_ap_ready),
    .agg_result_num_4(agg_result_num_4_reg_148),
    .agg_result_num12_4(agg_result_num12_4_reg_158),
    .agg_result_num2_4(agg_result_num2_4_reg_168),
    .zext_ln104(base_0_lcssa_i3336_reg_178),
    .zext_ln104_12(select_ln104_reg_676),
    .agg_result_num_5_out(grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_agg_result_num_5_out),
    .agg_result_num_5_out_ap_vld(grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_agg_result_num_5_out_ap_vld),
    .agg_result_num12_5_out(grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_agg_result_num12_5_out),
    .agg_result_num12_5_out_ap_vld(grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_agg_result_num12_5_out_ap_vld),
    .agg_result_num2_5_out(grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_agg_result_num2_5_out),
    .agg_result_num2_5_out_ap_vld(grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_agg_result_num2_5_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            ap_return_0_preg <= sext_ln0_fu_484_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            ap_return_1_preg <= ap_phi_mux_agg_result_num_7_phi_fu_204_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            ap_return_2_preg <= ap_phi_mux_agg_result_num12_7_phi_fu_215_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            ap_return_3_preg <= ap_phi_mux_agg_result_num2_7_phi_fu_226_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state12) & ((icmp_ln104_fu_441_p2 == 1'd0) | (icmp_ln92_reg_648 == 1'd0)))) begin
            grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_ap_start_reg <= 1'b1;
        end else if ((grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_ap_ready == 1'b1)) begin
            grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_ap_start_reg <= 1'b1;
        end else if ((grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_ap_ready == 1'b1)) begin
            grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_ap_start_reg <= 1'b1;
        end else if ((grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_ap_ready == 1'b1)) begin
            grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_ap_start_reg <= 1'b1;
        end else if ((grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_ap_ready == 1'b1)) begin
            grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_ap_start_reg <= 1'b0;
    end else begin
        if (((1'd1 == and_ln77_fu_384_p2) & (1'b1 == ap_CS_fsm_state8))) begin
            grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_ap_start_reg <= 1'b1;
        end else if ((grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_ap_ready == 1'b1)) begin
            grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln92_fu_398_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_ap_start_reg <= 1'b1;
        end else if ((grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_ap_ready == 1'b1)) begin
            grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_441_p2 == 1'd0) & (icmp_ln92_reg_648 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        agg_result_num12_4_reg_158 <= grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_agg_result_num12_2_out;
    end else if (((icmp_ln92_fu_398_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        agg_result_num12_4_reg_158 <= grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_agg_result_num12_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_441_p2 == 1'd1) & (icmp_ln92_reg_648 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        agg_result_num12_7_reg_212 <= grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_agg_result_num12_2_out;
    end else if (((1'd0 == and_ln77_fu_384_p2) & (1'b1 == ap_CS_fsm_state8))) begin
        agg_result_num12_7_reg_212 <= grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_agg_result_num12_0_out;
    end else if (((1'b1 == ap_CS_fsm_state14) & (((icmp_ln104_reg_672 == 1'd0) & (1'd1 == and_ln77_reg_638)) | ((1'd1 == and_ln77_reg_638) & (icmp_ln92_reg_648 == 1'd0))))) begin
        agg_result_num12_7_reg_212 <= grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_agg_result_num12_5_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_441_p2 == 1'd0) & (icmp_ln92_reg_648 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        agg_result_num2_4_reg_168 <= grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_agg_result_num2_2_out;
    end else if (((icmp_ln92_fu_398_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        agg_result_num2_4_reg_168 <= grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_agg_result_num2_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_441_p2 == 1'd1) & (icmp_ln92_reg_648 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        agg_result_num2_7_reg_223 <= grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_agg_result_num2_2_out;
    end else if (((1'd0 == and_ln77_fu_384_p2) & (1'b1 == ap_CS_fsm_state8))) begin
        agg_result_num2_7_reg_223 <= grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_agg_result_num2_0_out;
    end else if (((1'b1 == ap_CS_fsm_state14) & (((icmp_ln104_reg_672 == 1'd0) & (1'd1 == and_ln77_reg_638)) | ((1'd1 == and_ln77_reg_638) & (icmp_ln92_reg_648 == 1'd0))))) begin
        agg_result_num2_7_reg_223 <= grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_agg_result_num2_5_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_441_p2 == 1'd0) & (icmp_ln92_reg_648 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        agg_result_num_4_reg_148 <= grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_agg_result_num_2_out;
    end else if (((icmp_ln92_fu_398_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        agg_result_num_4_reg_148 <= grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_agg_result_num_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_441_p2 == 1'd1) & (icmp_ln92_reg_648 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        agg_result_num_7_reg_201 <= grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_agg_result_num_2_out;
    end else if (((1'd0 == and_ln77_fu_384_p2) & (1'b1 == ap_CS_fsm_state8))) begin
        agg_result_num_7_reg_201 <= grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_agg_result_num_0_out;
    end else if (((1'b1 == ap_CS_fsm_state14) & (((icmp_ln104_reg_672 == 1'd0) & (1'd1 == and_ln77_reg_638)) | ((1'd1 == and_ln77_reg_638) & (icmp_ln92_reg_648 == 1'd0))))) begin
        agg_result_num_7_reg_201 <= grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_agg_result_num_5_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_441_p2 == 1'd0) & (icmp_ln92_reg_648 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        agg_result_p_0_reg_190 <= tmp_fu_435_p2;
    end else if (((icmp_ln92_fu_398_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        agg_result_p_0_reg_190 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_441_p2 == 1'd0) & (icmp_ln92_reg_648 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        base_0_lcssa_i3336_reg_178 <= base_fu_428_p2;
    end else if (((icmp_ln92_fu_398_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        base_0_lcssa_i3336_reg_178 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_441_p2 == 1'd1) & (icmp_ln92_reg_648 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        this_p_write_assign_reg_234 <= tmp_fu_435_p2;
    end else if (((1'd0 == and_ln77_fu_384_p2) & (1'b1 == ap_CS_fsm_state8))) begin
        this_p_write_assign_reg_234 <= 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state14) & (((icmp_ln104_reg_672 == 1'd0) & (1'd1 == and_ln77_reg_638)) | ((1'd1 == and_ln77_reg_638) & (icmp_ln92_reg_648 == 1'd0))))) begin
        this_p_write_assign_reg_234 <= agg_result_p_0_reg_190;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        and_ln77_reg_638 <= and_ln77_fu_384_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        empty_reg_642 <= empty_fu_393_p1;
        icmp_ln92_reg_648 <= icmp_ln92_fu_398_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_reg_648 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        icmp_ln104_reg_672 <= icmp_ln104_fu_441_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & ((icmp_ln104_fu_441_p2 == 1'd0) | (icmp_ln92_reg_648 == 1'd0)))) begin
        select_ln104_reg_676 <= select_ln104_fu_463_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_fu_398_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        xor_ln92_reg_652 <= xor_ln92_fu_404_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (((icmp_ln104_reg_672 == 1'd0) & (1'd1 == and_ln77_reg_638)) | ((1'd1 == and_ln77_reg_638) & (icmp_ln92_reg_648 == 1'd0))))) begin
        ap_phi_mux_agg_result_num12_7_phi_fu_215_p6 = grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_agg_result_num12_5_out;
    end else begin
        ap_phi_mux_agg_result_num12_7_phi_fu_215_p6 = agg_result_num12_7_reg_212;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (((icmp_ln104_reg_672 == 1'd0) & (1'd1 == and_ln77_reg_638)) | ((1'd1 == and_ln77_reg_638) & (icmp_ln92_reg_648 == 1'd0))))) begin
        ap_phi_mux_agg_result_num2_7_phi_fu_226_p6 = grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_agg_result_num2_5_out;
    end else begin
        ap_phi_mux_agg_result_num2_7_phi_fu_226_p6 = agg_result_num2_7_reg_223;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (((icmp_ln104_reg_672 == 1'd0) & (1'd1 == and_ln77_reg_638)) | ((1'd1 == and_ln77_reg_638) & (icmp_ln92_reg_648 == 1'd0))))) begin
        ap_phi_mux_agg_result_num_7_phi_fu_204_p6 = grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_agg_result_num_5_out;
    end else begin
        ap_phi_mux_agg_result_num_7_phi_fu_204_p6 = agg_result_num_7_reg_201;
    end
end

always @ (*) begin
    if (((icmp_ln104_fu_441_p2 == 1'd0) & (icmp_ln92_reg_648 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_phi_mux_base_0_lcssa_i3336_phi_fu_182_p4 = base_fu_428_p2;
    end else begin
        ap_phi_mux_base_0_lcssa_i3336_phi_fu_182_p4 = base_0_lcssa_i3336_reg_178;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (((icmp_ln104_reg_672 == 1'd0) & (1'd1 == and_ln77_reg_638)) | ((1'd1 == and_ln77_reg_638) & (icmp_ln92_reg_648 == 1'd0))))) begin
        ap_phi_mux_this_p_write_assign_phi_fu_238_p6 = agg_result_p_0_reg_190;
    end else begin
        ap_phi_mux_this_p_write_assign_phi_fu_238_p6 = this_p_write_assign_reg_234;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_return_0 = sext_ln0_fu_484_p1;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_return_1 = ap_phi_mux_agg_result_num_7_phi_fu_204_p6;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_return_2 = ap_phi_mux_agg_result_num12_7_phi_fu_215_p6;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_return_3 = ap_phi_mux_agg_result_num2_7_phi_fu_226_p6;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        aux_address0 = grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_aux_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        aux_address0 = grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_aux_address0;
    end else begin
        aux_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        aux_ce0 = grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_aux_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        aux_ce0 = grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_aux_ce0;
    end else begin
        aux_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        aux_we0 = grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_aux_we0;
    end else begin
        aux_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_681_ce = grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_681_p_ce;
    end else begin
        grp_fu_681_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_685_ce = grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_685_p_ce;
    end else begin
        grp_fu_685_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_689_ce = grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_689_p_ce;
    end else begin
        grp_fu_689_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_693_ce = grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_693_p_ce;
    end else begin
        grp_fu_693_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_697_ce = grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_697_p_ce;
    end else begin
        grp_fu_697_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_701_ce = grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_701_p_ce;
    end else begin
        grp_fu_701_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_705_ce = grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_grp_fu_705_p_ce;
    end else begin
        grp_fu_705_ce = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'd0 == and_ln77_fu_384_p2) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln92_fu_398_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln104_fu_441_p2 == 1'd1) & (icmp_ln92_reg_648 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln104_fu_457_p2 = (zext_ln104_fu_447_p1 + 3'd1);

assign and_ln77_fu_384_p2 = (or_ln77_fu_378_p2 & grp_fu_12737_p_dout0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign base_fu_428_p2 = (sub_ln92_fu_423_p2 + 2'd1);

assign bitcast_ln77_fu_349_p1 = grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_agg_result_num_0_out;

assign empty_fu_393_p1 = grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_idx_tmp_out[1:0];

assign grp_fu_12725_p_ce = grp_fu_681_ce;

assign grp_fu_12725_p_din0 = grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_681_p_din0;

assign grp_fu_12725_p_din1 = grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_681_p_din1;

assign grp_fu_12725_p_opcode = 2'd0;

assign grp_fu_12729_p_ce = grp_fu_701_ce;

assign grp_fu_12729_p_din0 = grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_701_p_din0;

assign grp_fu_12729_p_din1 = grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_701_p_din1;

assign grp_fu_12733_p_ce = grp_fu_705_ce;

assign grp_fu_12733_p_din0 = grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_grp_fu_705_p_din0;

assign grp_fu_12733_p_din1 = grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_grp_fu_705_p_din1;

assign grp_fu_12733_p_opcode = grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_grp_fu_705_p_opcode;

assign grp_fu_12737_p_ce = 1'b1;

assign grp_fu_12737_p_din0 = grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_agg_result_num_0_out;

assign grp_fu_12737_p_din1 = 32'd0;

assign grp_fu_12737_p_opcode = 5'd1;

assign grp_fu_4183_p_ce = grp_fu_685_ce;

assign grp_fu_4183_p_din0 = grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_685_p_din0;

assign grp_fu_4183_p_din1 = grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_685_p_din1;

assign grp_fu_4183_p_opcode = grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_685_p_opcode;

assign grp_fu_4190_p_ce = grp_fu_689_ce;

assign grp_fu_4190_p_din0 = grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_689_p_din0;

assign grp_fu_4190_p_din1 = grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_689_p_din1;

assign grp_fu_4190_p_opcode = 2'd0;

assign grp_fu_4198_p_ce = grp_fu_693_ce;

assign grp_fu_4198_p_din0 = grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_693_p_din0;

assign grp_fu_4198_p_din1 = grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_693_p_din1;

assign grp_fu_4204_p_ce = grp_fu_697_ce;

assign grp_fu_4204_p_din0 = grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_697_p_din0;

assign grp_fu_4204_p_din1 = grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_grp_fu_697_p_din1;

assign grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_ap_start = grp_mul_body_1_Pipeline_VITIS_LOOP_104_3_fu_304_ap_start_reg;

assign grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_ap_start = grp_mul_body_1_Pipeline_VITIS_LOOP_169_1_fu_248_ap_start_reg;

assign grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_ap_start = grp_mul_body_1_Pipeline_VITIS_LOOP_187_1_fu_266_ap_start_reg;

assign grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_ap_start = grp_mul_body_1_Pipeline_VITIS_LOOP_21_1_fu_274_ap_start_reg;

assign grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_ap_start = grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_ap_start_reg;

assign grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_ap_start = grp_mul_body_1_Pipeline_VITIS_LOOP_92_2_fu_292_ap_start_reg;

assign icmp_ln104_6_fu_451_p2 = ((ap_phi_mux_base_0_lcssa_i3336_phi_fu_182_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln104_fu_441_p2 = ((base_fu_428_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln77_6_fu_372_p2 = ((trunc_ln77_fu_362_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_366_p2 = ((tmp_113_fu_352_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_398_p2 = ((grp_mul_body_1_Pipeline_VITIS_LOOP_84_1_fu_284_idx_tmp_out < 32'd3) ? 1'b1 : 1'b0);

assign or_ln77_fu_378_p2 = (icmp_ln77_fu_366_p2 | icmp_ln77_6_fu_372_p2);

assign select_ln104_fu_463_p3 = ((icmp_ln104_6_fu_451_p2[0:0] == 1'b1) ? 3'd3 : add_ln104_fu_457_p2);

assign sext_ln0_fu_484_p1 = $signed(ap_phi_mux_this_p_write_assign_phi_fu_238_p6);

assign sub_ln92_fu_423_p2 = ($signed(2'd2) - $signed(empty_reg_642));

assign tmp_113_fu_352_p4 = {{bitcast_ln77_fu_349_p1[30:23]}};

assign tmp_fu_435_p2 = (sub_ln92_fu_423_p2 ^ 2'd2);

assign trunc_ln77_fu_362_p1 = bitcast_ln77_fu_349_p1[22:0];

assign xor_ln92_fu_404_p2 = (empty_fu_393_p1 ^ 2'd3);

assign zext_ln104_fu_447_p1 = ap_phi_mux_base_0_lcssa_i3336_phi_fu_182_p4;

endmodule //main_mul_body_1
