

Implementation tool: Xilinx Vivado v.2024.2
Project:             FIR_v2
Solution:            hls
Device target:       xck26-sfvc784-2LV-c
Report date:         Mon Nov 03 23:59:11 +0100 2025

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:           6622
FF:            3675
DSP:            208
BRAM:             0
URAM:             0
LATCH:            0
SRL:             24
CLB:           1036

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      3.824
CP achieved post-implementation: 7.351
Timing met
