// Seed: 1097265908
module module_0 (
    input  tri   id_0,
    output uwire id_1,
    input  tri0  id_2,
    output wor   id_3,
    output tri   id_4,
    input  wand  id_5,
    input  wor   id_6,
    output wire  id_7,
    input  uwire id_8,
    output tri0  id_9
);
  wire id_11;
  wire id_12, id_13, id_14;
  wire id_15, id_16, id_17;
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    output wand id_2,
    output wand id_3,
    output wire id_4,
    input tri0 id_5,
    input tri0 id_6,
    input supply0 id_7,
    output tri1 id_8,
    input tri0 id_9,
    input wand id_10,
    input tri0 id_11,
    input tri id_12,
    input wire id_13,
    input tri id_14
);
  assign id_4 = id_7;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_11,
      id_4,
      id_4,
      id_11,
      id_7,
      id_4,
      id_1,
      id_0
  );
  assign modCall_1.id_6 = 0;
  wire id_16;
endmodule
