--------------- Initial state ---------------
r1 = -3
r2 = -4
r3 = -100
r4 = -1023
r5 = -1024
r6 = -32767

dmem_word[0] = 100
dmem_word[1] = 150
dmem_word[100] = 200
dmem_word[155] = 250
dmem_word[1023] = 300

----------------- Test code -----------------

lw $31, 3($1)
nop
lw $31, 4($1)
nop
nop
lw $31, 4($2)
nop

lw $31, 100($3)
nop
lw $31, 101($3)
nop
nop
lw $31, 200($3)
nop
lw $31, 255($3)
nop

lw $31, 1023($4)
nop
lw $31, 1024($4)
nop
lw $31, 2046($4)
nop
nop

lw $31, 1024($5)
nop
lw $31, 2047($5)
nop

lw $31, 32767($6)
nop
nop
lw $31, 32767($6)

---------- Expected state updates -----------

r31 = 100
r31 = 150
r31 = 100

r31 = 100
r31 = 150
r31 = 200
r31 = 250

r31 = 100
r31 = 150
r31 = 300

r31 = 100
r31 = 300

r31 = 100
r31 = 100

------------ Timeout cycle count ------------
360
