{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1661121305114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1661121305115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 21 23:35:04 2022 " "Processing started: Sun Aug 21 23:35:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1661121305115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1661121305115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arithmetic_coding -c arithmetic_coding " "Command: quartus_map --read_settings_files=on --write_settings_files=off arithmetic_coding -c arithmetic_coding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1661121305115 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1661121305619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shilei wang/desktop/fyp/fpga/arithmetic_coding/rtl/encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shilei wang/desktop/fyp/fpga/arithmetic_coding/rtl/encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661121305682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661121305682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shilei wang/desktop/fyp/fpga/arithmetic_coding/rtl/symbol_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shilei wang/desktop/fyp/fpga/arithmetic_coding/rtl/symbol_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 symbol_to_binary " "Found entity 1: symbol_to_binary" {  } { { "../RTL/symbol_to_binary.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/symbol_to_binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661121305686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661121305686 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "encoder " "Elaborating entity \"encoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1661121305796 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 encoder.v(94) " "Verilog HDL assignment warning at encoder.v(94): truncated value with size 32 to match size of target (8)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661121305810 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 encoder.v(103) " "Verilog HDL assignment warning at encoder.v(103): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661121305810 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 encoder.v(106) " "Verilog HDL assignment warning at encoder.v(106): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661121305810 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 encoder.v(129) " "Verilog HDL assignment warning at encoder.v(129): truncated value with size 32 to match size of target (8)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661121305810 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 encoder.v(137) " "Verilog HDL assignment warning at encoder.v(137): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661121305810 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 encoder.v(147) " "Verilog HDL assignment warning at encoder.v(147): truncated value with size 32 to match size of target (7)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661121305810 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 encoder.v(152) " "Verilog HDL assignment warning at encoder.v(152): truncated value with size 32 to match size of target (8)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661121305810 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 encoder.v(159) " "Verilog HDL assignment warning at encoder.v(159): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661121305810 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 encoder.v(171) " "Verilog HDL assignment warning at encoder.v(171): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661121305810 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 encoder.v(174) " "Verilog HDL assignment warning at encoder.v(174): truncated value with size 32 to match size of target (7)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661121305811 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 encoder.v(210) " "Verilog HDL assignment warning at encoder.v(210): truncated value with size 32 to match size of target (5)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661121305811 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 encoder.v(211) " "Verilog HDL assignment warning at encoder.v(211): truncated value with size 32 to match size of target (8)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661121305811 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 encoder.v(219) " "Verilog HDL assignment warning at encoder.v(219): truncated value with size 32 to match size of target (5)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661121305811 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 encoder.v(224) " "Verilog HDL assignment warning at encoder.v(224): truncated value with size 32 to match size of target (8)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661121305811 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 encoder.v(235) " "Verilog HDL assignment warning at encoder.v(235): truncated value with size 32 to match size of target (7)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661121305811 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 encoder.v(239) " "Verilog HDL assignment warning at encoder.v(239): truncated value with size 32 to match size of target (8)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661121305811 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 encoder.v(251) " "Verilog HDL assignment warning at encoder.v(251): truncated value with size 32 to match size of target (8)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661121305811 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 encoder.v(280) " "Verilog HDL assignment warning at encoder.v(280): truncated value with size 32 to match size of target (8)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661121305811 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[0\]\[0\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[0\]\[0\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305811 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[0\]\[1\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[0\]\[1\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305811 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[0\]\[2\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[0\]\[2\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305811 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[0\]\[3\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[0\]\[3\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305812 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[0\]\[4\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[0\]\[4\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305812 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[0\]\[5\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[0\]\[5\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305812 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[0\]\[6\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[0\]\[6\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305812 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[0\]\[7\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[0\]\[7\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305812 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[1\]\[0\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[1\]\[0\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305812 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[1\]\[1\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[1\]\[1\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305812 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[1\]\[2\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[1\]\[2\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305812 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[1\]\[3\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[1\]\[3\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305812 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[1\]\[4\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[1\]\[4\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305812 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[1\]\[5\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[1\]\[5\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305812 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[1\]\[6\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[1\]\[6\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305812 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[1\]\[7\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[1\]\[7\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305812 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[2\]\[0\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[2\]\[0\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305812 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[2\]\[1\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[2\]\[1\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305812 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[2\]\[2\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[2\]\[2\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305813 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[2\]\[3\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[2\]\[3\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305813 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[2\]\[4\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[2\]\[4\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305813 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[2\]\[5\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[2\]\[5\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305813 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[2\]\[6\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[2\]\[6\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305813 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[2\]\[7\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[2\]\[7\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305813 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[3\]\[0\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[3\]\[0\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305813 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[3\]\[1\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[3\]\[1\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305813 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[3\]\[2\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[3\]\[2\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305813 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[3\]\[3\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[3\]\[3\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305813 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[3\]\[4\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[3\]\[4\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305813 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[3\]\[5\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[3\]\[5\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305813 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[3\]\[6\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[3\]\[6\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305813 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[3\]\[7\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[3\]\[7\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305813 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[4\]\[0\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[4\]\[0\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305814 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[4\]\[1\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[4\]\[1\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305814 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[4\]\[2\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[4\]\[2\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305814 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[4\]\[3\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[4\]\[3\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305814 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[4\]\[4\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[4\]\[4\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305814 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[4\]\[5\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[4\]\[5\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305814 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[4\]\[6\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[4\]\[6\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305814 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[4\]\[7\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[4\]\[7\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305814 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[5\]\[0\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[5\]\[0\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305814 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[5\]\[1\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[5\]\[1\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305814 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[5\]\[2\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[5\]\[2\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305814 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[5\]\[3\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[5\]\[3\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305814 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[5\]\[4\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[5\]\[4\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305815 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[5\]\[5\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[5\]\[5\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305816 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[5\]\[6\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[5\]\[6\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305816 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[5\]\[7\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[5\]\[7\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661121305816 "|encoder"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "../RTL/encoder.v" "Mult0" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 103 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661121307940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "../RTL/encoder.v" "Div0" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661121307940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "../RTL/encoder.v" "Mult1" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661121307940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "../RTL/encoder.v" "Div1" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 106 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661121307940 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1661121307940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661121308053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661121308053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661121308053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661121308053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661121308053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661121308053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661121308053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661121308053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661121308053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661121308053 ""}  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1661121308053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rbt " "Found entity 1: mult_rbt" {  } { { "db/mult_rbt.tdf" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/db/mult_rbt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661121308125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661121308125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661121308206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661121308206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661121308206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661121308206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661121308206 ""}  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1661121308206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/db/lpm_divide_3jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661121308271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661121308271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661121308287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661121308287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661121308336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661121308336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661121308416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661121308416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661121308484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661121308484 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "70 " "Ignored 70 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "70 " "Ignored 70 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1661121309105 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1661121309105 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 76 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1661121309176 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1661121309176 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "terminate_flag\[0\] VCC " "Pin \"terminate_flag\[0\]\" is stuck at VCC" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661121310468 "|encoder|terminate_flag[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "terminate_flag\[1\] GND " "Pin \"terminate_flag\[1\]\" is stuck at GND" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661121310468 "|encoder|terminate_flag[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1661121310468 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1661121310639 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1661121311346 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1661121311586 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661121311586 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1594 " "Implemented 1594 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1661121311731 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1661121311731 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1577 " "Implemented 1577 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1661121311731 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1661121311731 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1661121311731 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1661121311758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 21 23:35:11 2022 " "Processing ended: Sun Aug 21 23:35:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1661121311758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1661121311758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1661121311758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1661121311758 ""}
