--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 10
-n 3 -fastpaths -xml ISERDES_8bit.twx ISERDES_8bit.ncd -o ISERDES_8bit.twr
ISERDES_8bit.pcf -ucf Pre.ucf

Design file:              ISERDES_8bit.ncd
Physical constraint file: ISERDES_8bit.pcf
Device,package,speed:     xc4vlx60,ff1148,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% 
INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 168 paths analyzed, 58 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.030ns.
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_15 (SLICE_X53Y205.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_5 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.245ns (Levels of Logic = 6)
  Clock Path Skew:      -0.597ns (0.524 - 1.121)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_5 to PhaseSwitch/TimingCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y200.YQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count_5
    SLICE_X53Y200.G2     net (fanout=2)        0.523   PhaseSwitch/TimingCnt/count<5>
    SLICE_X53Y200.COUT   Topcyg                0.559   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count<5>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X53Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X53Y201.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X53Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X53Y202.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X53Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X53Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X53Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X53Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X53Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X53Y205.CLK    Tcinck                0.479   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/TimingCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.245ns (1.722ns logic, 0.523ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_7 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.159ns (Levels of Logic = 5)
  Clock Path Skew:      -0.597ns (0.524 - 1.121)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_7 to PhaseSwitch/TimingCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y201.YQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/count_7
    SLICE_X53Y201.G2     net (fanout=2)        0.523   PhaseSwitch/TimingCnt/count<7>
    SLICE_X53Y201.COUT   Topcyg                0.559   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/count<7>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X53Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X53Y202.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X53Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X53Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X53Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X53Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X53Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X53Y205.CLK    Tcinck                0.479   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/TimingCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.159ns (1.636ns logic, 0.523ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_1 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.417ns (Levels of Logic = 8)
  Clock Path Skew:      -0.265ns (0.524 - 0.789)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_1 to PhaseSwitch/TimingCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y198.YQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_1
    SLICE_X53Y198.G2     net (fanout=2)        0.523   PhaseSwitch/TimingCnt/count<1>
    SLICE_X53Y198.COUT   Topcyg                0.559   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count<1>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X53Y199.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X53Y199.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X53Y200.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X53Y200.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X53Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X53Y201.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X53Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X53Y202.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X53Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X53Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X53Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X53Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X53Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X53Y205.CLK    Tcinck                0.479   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/TimingCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.417ns (1.894ns logic, 0.523ns route)
                                                       (78.4% logic, 21.6% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_14 (SLICE_X53Y205.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_5 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.193ns (Levels of Logic = 6)
  Clock Path Skew:      -0.597ns (0.524 - 1.121)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_5 to PhaseSwitch/TimingCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y200.YQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count_5
    SLICE_X53Y200.G2     net (fanout=2)        0.523   PhaseSwitch/TimingCnt/count<5>
    SLICE_X53Y200.COUT   Topcyg                0.559   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count<5>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X53Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X53Y201.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X53Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X53Y202.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X53Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X53Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X53Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X53Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X53Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X53Y205.CLK    Tcinck                0.427   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/TimingCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.193ns (1.670ns logic, 0.523ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_7 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.107ns (Levels of Logic = 5)
  Clock Path Skew:      -0.597ns (0.524 - 1.121)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_7 to PhaseSwitch/TimingCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y201.YQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/count_7
    SLICE_X53Y201.G2     net (fanout=2)        0.523   PhaseSwitch/TimingCnt/count<7>
    SLICE_X53Y201.COUT   Topcyg                0.559   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/count<7>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X53Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X53Y202.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X53Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X53Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X53Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X53Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X53Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X53Y205.CLK    Tcinck                0.427   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/TimingCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.107ns (1.584ns logic, 0.523ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_1 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.365ns (Levels of Logic = 8)
  Clock Path Skew:      -0.265ns (0.524 - 0.789)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_1 to PhaseSwitch/TimingCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y198.YQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_1
    SLICE_X53Y198.G2     net (fanout=2)        0.523   PhaseSwitch/TimingCnt/count<1>
    SLICE_X53Y198.COUT   Topcyg                0.559   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count<1>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X53Y199.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X53Y199.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X53Y200.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X53Y200.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X53Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X53Y201.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X53Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X53Y202.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X53Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X53Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X53Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X53Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X53Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X53Y205.CLK    Tcinck                0.427   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/TimingCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.365ns (1.842ns logic, 0.523ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_13 (SLICE_X53Y204.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_5 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.159ns (Levels of Logic = 5)
  Clock Path Skew:      -0.597ns (0.524 - 1.121)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_5 to PhaseSwitch/TimingCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y200.YQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count_5
    SLICE_X53Y200.G2     net (fanout=2)        0.523   PhaseSwitch/TimingCnt/count<5>
    SLICE_X53Y200.COUT   Topcyg                0.559   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count<5>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X53Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X53Y201.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X53Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X53Y202.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X53Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X53Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X53Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X53Y204.CLK    Tcinck                0.479   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/TimingCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.159ns (1.636ns logic, 0.523ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_7 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.073ns (Levels of Logic = 4)
  Clock Path Skew:      -0.597ns (0.524 - 1.121)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_7 to PhaseSwitch/TimingCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y201.YQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/count_7
    SLICE_X53Y201.G2     net (fanout=2)        0.523   PhaseSwitch/TimingCnt/count<7>
    SLICE_X53Y201.COUT   Topcyg                0.559   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/count<7>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X53Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X53Y202.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X53Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X53Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X53Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X53Y204.CLK    Tcinck                0.479   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/TimingCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.073ns (1.550ns logic, 0.523ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_1 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.331ns (Levels of Logic = 7)
  Clock Path Skew:      -0.265ns (0.524 - 0.789)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_1 to PhaseSwitch/TimingCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y198.YQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_1
    SLICE_X53Y198.G2     net (fanout=2)        0.523   PhaseSwitch/TimingCnt/count<1>
    SLICE_X53Y198.COUT   Topcyg                0.559   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count<1>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X53Y199.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X53Y199.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X53Y200.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X53Y200.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X53Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X53Y201.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X53Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X53Y202.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X53Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X53Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X53Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X53Y204.CLK    Tcinck                0.479   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/TimingCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.331ns (1.808ns logic, 0.523ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_15 (SLICE_X53Y205.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.785ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_15 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_15 to PhaseSwitch/TimingCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y205.YQ     Tcko                  0.313   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/count_15
    SLICE_X53Y205.G4     net (fanout=2)        0.319   PhaseSwitch/TimingCnt/count<15>
    SLICE_X53Y205.CLK    Tckg        (-Th)    -0.153   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/count<15>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/TimingCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.466ns logic, 0.319ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_0 (SLICE_X53Y198.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_0 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_0 to PhaseSwitch/TimingCnt/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y198.XQ     Tcko                  0.313   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_0
    SLICE_X53Y198.F4     net (fanout=2)        0.319   PhaseSwitch/TimingCnt/count<0>
    SLICE_X53Y198.CLK    Tckf        (-Th)    -0.164   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/Mcount_count_lut<0>_INV_0
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<0>
                                                       PhaseSwitch/TimingCnt/count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.796ns (0.477ns logic, 0.319ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_2 (SLICE_X53Y199.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_2 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_2 to PhaseSwitch/TimingCnt/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y199.XQ     Tcko                  0.313   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count_2
    SLICE_X53Y199.F4     net (fanout=2)        0.319   PhaseSwitch/TimingCnt/count<2>
    SLICE_X53Y199.CLK    Tckf        (-Th)    -0.164   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count<2>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<2>
                                                       PhaseSwitch/TimingCnt/count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.796ns (0.477ns logic, 0.319ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/TimingCnt/count<0>/CLK
  Logical resource: PhaseSwitch/TimingCnt/count_0/CK
  Location pin: SLICE_X53Y198.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/TimingCnt/count<0>/CLK
  Logical resource: PhaseSwitch/TimingCnt/count_1/CK
  Location pin: SLICE_X53Y198.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/TimingCnt/count<2>/CLK
  Logical resource: PhaseSwitch/TimingCnt/count_2/CK
  Location pin: SLICE_X53Y199.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FCT_40 = PERIOD TIMEGRP "FCT_40" 25 ns HIGH 50% 
INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 136 paths analyzed, 38 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.677ns.
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCnt/count_15 (SLICE_X55Y196.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_0 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.489ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_0 to PhaseSwitch/SysClkCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y189.XQ     Tcko                  0.340   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count_0
    SLICE_X55Y189.F1     net (fanout=2)        0.581   PhaseSwitch/SysClkCnt/count<0>
    SLICE_X55Y189.COUT   Topcyf                0.573   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_lut<0>_INV_0
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<0>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X55Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X55Y190.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X55Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X55Y191.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X55Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X55Y192.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X55Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X55Y193.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X55Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X55Y194.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X55Y195.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X55Y195.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X55Y196.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X55Y196.CLK    Tcinck                0.479   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/SysClkCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.489ns (1.908ns logic, 0.581ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_3 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.389ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_3 to PhaseSwitch/SysClkCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y190.YQ     Tcko                  0.340   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count_3
    SLICE_X55Y190.G1     net (fanout=2)        0.581   PhaseSwitch/SysClkCnt/count<3>
    SLICE_X55Y190.COUT   Topcyg                0.559   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count<3>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X55Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X55Y191.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X55Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X55Y192.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X55Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X55Y193.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X55Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X55Y194.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X55Y195.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X55Y195.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X55Y196.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X55Y196.CLK    Tcinck                0.479   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/SysClkCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.389ns (1.808ns logic, 0.581ns route)
                                                       (75.7% logic, 24.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_1 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.309ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_1 to PhaseSwitch/SysClkCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y189.YQ     Tcko                  0.340   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count_1
    SLICE_X55Y189.G3     net (fanout=2)        0.415   PhaseSwitch/SysClkCnt/count<1>
    SLICE_X55Y189.COUT   Topcyg                0.559   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count<1>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X55Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X55Y190.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X55Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X55Y191.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X55Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X55Y192.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X55Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X55Y193.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X55Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X55Y194.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X55Y195.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X55Y195.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X55Y196.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X55Y196.CLK    Tcinck                0.479   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/SysClkCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.309ns (1.894ns logic, 0.415ns route)
                                                       (82.0% logic, 18.0% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCnt/count_14 (SLICE_X55Y196.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_0 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.437ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_0 to PhaseSwitch/SysClkCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y189.XQ     Tcko                  0.340   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count_0
    SLICE_X55Y189.F1     net (fanout=2)        0.581   PhaseSwitch/SysClkCnt/count<0>
    SLICE_X55Y189.COUT   Topcyf                0.573   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_lut<0>_INV_0
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<0>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X55Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X55Y190.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X55Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X55Y191.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X55Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X55Y192.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X55Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X55Y193.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X55Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X55Y194.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X55Y195.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X55Y195.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X55Y196.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X55Y196.CLK    Tcinck                0.427   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/SysClkCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.437ns (1.856ns logic, 0.581ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_3 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.337ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_3 to PhaseSwitch/SysClkCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y190.YQ     Tcko                  0.340   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count_3
    SLICE_X55Y190.G1     net (fanout=2)        0.581   PhaseSwitch/SysClkCnt/count<3>
    SLICE_X55Y190.COUT   Topcyg                0.559   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count<3>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X55Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X55Y191.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X55Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X55Y192.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X55Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X55Y193.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X55Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X55Y194.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X55Y195.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X55Y195.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X55Y196.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X55Y196.CLK    Tcinck                0.427   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/SysClkCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.337ns (1.756ns logic, 0.581ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_1 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.257ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_1 to PhaseSwitch/SysClkCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y189.YQ     Tcko                  0.340   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count_1
    SLICE_X55Y189.G3     net (fanout=2)        0.415   PhaseSwitch/SysClkCnt/count<1>
    SLICE_X55Y189.COUT   Topcyg                0.559   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count<1>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X55Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X55Y190.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X55Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X55Y191.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X55Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X55Y192.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X55Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X55Y193.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X55Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X55Y194.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X55Y195.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X55Y195.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X55Y196.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X55Y196.CLK    Tcinck                0.427   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/SysClkCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.257ns (1.842ns logic, 0.415ns route)
                                                       (81.6% logic, 18.4% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCnt/count_13 (SLICE_X55Y195.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_0 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.403ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_0 to PhaseSwitch/SysClkCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y189.XQ     Tcko                  0.340   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count_0
    SLICE_X55Y189.F1     net (fanout=2)        0.581   PhaseSwitch/SysClkCnt/count<0>
    SLICE_X55Y189.COUT   Topcyf                0.573   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_lut<0>_INV_0
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<0>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X55Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X55Y190.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X55Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X55Y191.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X55Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X55Y192.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X55Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X55Y193.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X55Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X55Y194.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X55Y195.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X55Y195.CLK    Tcinck                0.479   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/SysClkCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.403ns (1.822ns logic, 0.581ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_3 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.303ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_3 to PhaseSwitch/SysClkCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y190.YQ     Tcko                  0.340   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count_3
    SLICE_X55Y190.G1     net (fanout=2)        0.581   PhaseSwitch/SysClkCnt/count<3>
    SLICE_X55Y190.COUT   Topcyg                0.559   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count<3>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X55Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X55Y191.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X55Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X55Y192.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X55Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X55Y193.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X55Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X55Y194.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X55Y195.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X55Y195.CLK    Tcinck                0.479   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/SysClkCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.303ns (1.722ns logic, 0.581ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_1 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.223ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_1 to PhaseSwitch/SysClkCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y189.YQ     Tcko                  0.340   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count_1
    SLICE_X55Y189.G3     net (fanout=2)        0.415   PhaseSwitch/SysClkCnt/count<1>
    SLICE_X55Y189.COUT   Topcyg                0.559   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count<1>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X55Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X55Y190.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X55Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X55Y191.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X55Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X55Y192.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X55Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X55Y193.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X55Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X55Y194.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X55Y195.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X55Y195.CLK    Tcinck                0.479   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/SysClkCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.223ns (1.808ns logic, 0.415ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_FCT_40 = PERIOD TIMEGRP "FCT_40" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCnt/count_2 (SLICE_X55Y190.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.802ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/SysClkCnt/count_2 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.802ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 25.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/SysClkCnt/count_2 to PhaseSwitch/SysClkCnt/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y190.XQ     Tcko                  0.313   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count_2
    SLICE_X55Y190.F4     net (fanout=2)        0.325   PhaseSwitch/SysClkCnt/count<2>
    SLICE_X55Y190.CLK    Tckf        (-Th)    -0.164   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count<2>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<2>
                                                       PhaseSwitch/SysClkCnt/count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.477ns logic, 0.325ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCnt/count_10 (SLICE_X55Y194.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.813ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/SysClkCnt/count_10 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.813ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 25.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/SysClkCnt/count_10 to PhaseSwitch/SysClkCnt/count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y194.XQ     Tcko                  0.313   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/count_10
    SLICE_X55Y194.F4     net (fanout=3)        0.336   PhaseSwitch/SysClkCnt/count<10>
    SLICE_X55Y194.CLK    Tckf        (-Th)    -0.164   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/count<10>_rt.1
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<10>
                                                       PhaseSwitch/SysClkCnt/count_10
    -------------------------------------------------  ---------------------------
    Total                                      0.813ns (0.477ns logic, 0.336ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCnt/count_14 (SLICE_X55Y196.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.819ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/SysClkCnt/count_14 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.819ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 25.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/SysClkCnt/count_14 to PhaseSwitch/SysClkCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y196.XQ     Tcko                  0.313   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/count_14
    SLICE_X55Y196.F4     net (fanout=3)        0.342   PhaseSwitch/SysClkCnt/count<14>
    SLICE_X55Y196.CLK    Tckf        (-Th)    -0.164   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/count<14>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/SysClkCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      0.819ns (0.477ns logic, 0.342ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_FCT_40 = PERIOD TIMEGRP "FCT_40" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/SysClkCnt/count<0>/CLK
  Logical resource: PhaseSwitch/SysClkCnt/count_0/CK
  Location pin: SLICE_X55Y189.CLK
  Clock network: FCT40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/SysClkCnt/count<0>/CLK
  Logical resource: PhaseSwitch/SysClkCnt/count_1/CK
  Location pin: SLICE_X55Y189.CLK
  Clock network: FCT40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/SysClkCnt/count<2>/CLK
  Logical resource: PhaseSwitch/SysClkCnt/count_2/CK
  Location pin: SLICE_X55Y190.CLK
  Clock network: FCT40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MuxClock_in = PERIOD TIMEGRP "MuxClock_in" 25 ns HIGH 50% 
INPUT_JITTER         0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MuxClock_in = PERIOD TIMEGRP "MuxClock_in" 25 ns HIGH 50% INPUT_JITTER
        0.375 ns;
--------------------------------------------------------------------------------
Slack: 3.126ns (max period limit - period)
  Period: 12.500ns
  Max period limit: 15.626ns (63.996MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLK2X
  Logical resource: DLL/DCM_ADV_INST/CLK2X
  Location pin: DCM_ADV_X0Y7.CLK2X
  Clock network: DLL/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: DLL/DCM_ADV_INST/CLKIN
  Logical resource: DLL/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y7.CLKIN
  Clock network: DLL/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLK0
  Logical resource: DLL/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y7.CLK0
  Clock network: DLL/CLK0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.586ns.
--------------------------------------------------------------------------------

Paths for end point Mshreg_DataN_01/SRL16E (SLICE_X44Y140.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDDR_inst/FF3 (FF)
  Destination:          Mshreg_DataN_01/SRL16E (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.586ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 0.000ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: IDDR_inst/FF3 to Mshreg_DataN_01/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y89.Q2      Tickq                 0.575   Data_p
                                                       IDDR_inst/FF3
    SLICE_X44Y140.BY     net (fanout=1)        1.715   Data_n
    SLICE_X44Y140.CLK    Tds                   0.296   DataN_1
                                                       Mshreg_DataN_01/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      2.586ns (0.871ns logic, 1.715ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point Mshreg_DataP_01/SRL16E (SLICE_X36Y136.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDDR_inst/FF2 (FF)
  Destination:          Mshreg_DataP_01/SRL16E (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.550ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 0.000ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: IDDR_inst/FF2 to Mshreg_DataP_01/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y89.Q1      Tickq                 0.594   Data_p
                                                       IDDR_inst/FF2
    SLICE_X36Y136.BY     net (fanout=1)        1.660   Data_p
    SLICE_X36Y136.CLK    Tds                   0.296   DataP_1
                                                       Mshreg_DataP_01/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      2.550ns (0.890ns logic, 1.660ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point DataP_2 (SLICE_X52Y154.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DataP_1 (FF)
  Destination:          DataP_2 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.335ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 0.000ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DataP_1 to DataP_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y136.XQ     Tcko                  0.360   DataP_1
                                                       DataP_1
    SLICE_X52Y154.BY     net (fanout=3)        1.695   DataP_1
    SLICE_X52Y154.CLK    Tdick                 0.280   DataP_2
                                                       DataP_2
    -------------------------------------------------  ---------------------------
    Total                                      2.335ns (0.640ns logic, 1.695ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DataN_2 (SLICE_X52Y148.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.224ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DataN_1 (FF)
  Destination:          DataN_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.395ns (Levels of Logic = 0)
  Clock Path Skew:      1.171ns (1.276 - 0.105)
  Source Clock:         DCO rising at 3.125ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DataN_1 to DataN_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y140.XQ     Tcko                  0.331   DataN_1
                                                       DataN_1
    SLICE_X52Y148.BY     net (fanout=3)        1.145   DataN_1
    SLICE_X52Y148.CLK    Tckdi       (-Th)     0.081   DataN_2
                                                       DataN_2
    -------------------------------------------------  ---------------------------
    Total                                      1.395ns (0.250ns logic, 1.145ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point DataN_del_3 (SLICE_X52Y150.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.353ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DataN_2 (FF)
  Destination:          DataN_del_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.594ns (Levels of Logic = 0)
  Clock Path Skew:      0.241ns (0.486 - 0.245)
  Source Clock:         DCO rising at 3.125ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DataN_2 to DataN_del_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y148.YQ     Tcko                  0.331   DataN_2
                                                       DataN_2
    SLICE_X52Y150.BY     net (fanout=3)        0.344   DataN_2
    SLICE_X52Y150.CLK    Tckdi       (-Th)     0.081   DataN_del_3
                                                       DataN_del_3
    -------------------------------------------------  ---------------------------
    Total                                      0.594ns (0.250ns logic, 0.344ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point DataP_2 (SLICE_X52Y154.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DataP_1 (FF)
  Destination:          DataP_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.809ns (Levels of Logic = 0)
  Clock Path Skew:      1.434ns (2.273 - 0.839)
  Source Clock:         DCO rising at 3.125ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DataP_1 to DataP_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y136.XQ     Tcko                  0.331   DataP_1
                                                       DataP_1
    SLICE_X52Y154.BY     net (fanout=3)        1.559   DataP_1
    SLICE_X52Y154.CLK    Tckdi       (-Th)     0.081   DataP_2
                                                       DataP_2
    -------------------------------------------------  ---------------------------
    Total                                      1.809ns (0.250ns logic, 1.559ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.725ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: DataN_1/CLK
  Logical resource: Mshreg_DataN_01/SRL16E/WS
  Location pin: SLICE_X44Y140.CLK
  Clock network: DCO
--------------------------------------------------------------------------------
Slack: 1.725ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: DataP_1/CLK
  Logical resource: Mshreg_DataP_01/SRL16E/WS
  Location pin: SLICE_X36Y136.CLK
  Clock network: DCO
--------------------------------------------------------------------------------
Slack: 1.753ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.125ns
  High pulse: 1.562ns
  High pulse limit: 0.686ns (Twph)
  Physical resource: DataN_1/CLK
  Logical resource: Mshreg_DataN_01/SRL16E/WS
  Location pin: SLICE_X44Y140.CLK
  Clock network: DCO
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" 
TS_MuxClock_in HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19 paths analyzed, 19 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.098ns.
--------------------------------------------------------------------------------

Paths for end point TriggerData_7 (SLICE_X90Y140.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          TriggerData_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      2.958ns (Levels of Logic = 0)
  Clock Path Skew:      -1.703ns (5.859 - 7.562)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to TriggerData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y172.YQ     Tcko                  0.360   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X90Y140.SR     net (fanout=7)        1.507   FastTrigDes_o
    SLICE_X90Y140.CLK    Tsrck                 1.091   TriggerData_7
                                                       TriggerData_7
    -------------------------------------------------  ---------------------------
    Total                                      2.958ns (1.451ns logic, 1.507ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_6 (SLICE_X90Y140.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          TriggerData_6 (FF)
  Requirement:          12.500ns
  Data Path Delay:      2.958ns (Levels of Logic = 0)
  Clock Path Skew:      -1.703ns (5.859 - 7.562)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to TriggerData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y172.YQ     Tcko                  0.360   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X90Y140.SR     net (fanout=7)        1.507   FastTrigDes_o
    SLICE_X90Y140.CLK    Tsrck                 1.091   TriggerData_7
                                                       TriggerData_6
    -------------------------------------------------  ---------------------------
    Total                                      2.958ns (1.451ns logic, 1.507ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_15 (SLICE_X102Y176.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          TriggerData_15 (FF)
  Requirement:          12.500ns
  Data Path Delay:      2.879ns (Levels of Logic = 0)
  Clock Path Skew:      -1.612ns (5.950 - 7.562)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to TriggerData_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y172.YQ     Tcko                  0.360   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X102Y176.SR    net (fanout=7)        1.428   FastTrigDes_o
    SLICE_X102Y176.CLK   Tsrck                 1.091   TriggerData_15
                                                       TriggerData_15
    -------------------------------------------------  ---------------------------
    Total                                      2.879ns (1.451ns logic, 1.428ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point TriggerData_15 (SLICE_X102Y176.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TrigDes_o (FF)
  Destination:          TriggerData_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.548ns (Levels of Logic = 0)
  Clock Path Skew:      -1.649ns (5.950 - 7.599)
  Source Clock:         ADC_CLK_OBUF rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: TrigDes_o to TriggerData_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y176.YQ    Tcko                  0.313   TrigDes_o
                                                       TrigDes_o
    SLICE_X102Y176.BX    net (fanout=2)        0.317   TrigDes_o
    SLICE_X102Y176.CLK   Tckdi       (-Th)     0.082   TriggerData_15
                                                       TriggerData_15
    -------------------------------------------------  ---------------------------
    Total                                      0.548ns (0.231ns logic, 0.317ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_3 (SLICE_X91Y149.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupAmp_3 (FF)
  Destination:          TriggerData_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.905ns (Levels of Logic = 0)
  Clock Path Skew:      -1.610ns (5.862 - 7.472)
  Source Clock:         ADC_CLK_OBUF rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: GroupAmp_3 to TriggerData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y149.XQ     Tcko                  0.313   GroupAmp<3>
                                                       GroupAmp_3
    SLICE_X91Y149.BX     net (fanout=1)        0.671   GroupAmp<3>
    SLICE_X91Y149.CLK    Tckdi       (-Th)     0.079   TriggerData_3
                                                       TriggerData_3
    -------------------------------------------------  ---------------------------
    Total                                      0.905ns (0.234ns logic, 0.671ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_5 (SLICE_X91Y147.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupAmp_5 (FF)
  Destination:          TriggerData_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.905ns (Levels of Logic = 0)
  Clock Path Skew:      -1.610ns (5.859 - 7.469)
  Source Clock:         ADC_CLK_OBUF rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: GroupAmp_5 to TriggerData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y146.XQ     Tcko                  0.313   GroupAmp<5>
                                                       GroupAmp_5
    SLICE_X91Y147.BX     net (fanout=1)        0.671   GroupAmp<5>
    SLICE_X91Y147.CLK    Tckdi       (-Th)     0.079   TriggerData_5
                                                       TriggerData_5
    -------------------------------------------------  ---------------------------
    Total                                      0.905ns (0.234ns logic, 0.671ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: TriggerData_15/CLK
  Logical resource: TriggerData_15/CK
  Location pin: SLICE_X102Y176.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: TriggerData_15/CLK
  Logical resource: TriggerData_10/CK
  Location pin: SLICE_X102Y176.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: TriggerData_3/CLK
  Logical resource: TriggerData_3/CK
  Location pin: SLICE_X91Y149.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" 
TS_MuxClock_in / 2 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 597 paths analyzed, 199 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.772ns.
--------------------------------------------------------------------------------

Paths for end point GroupValue_Amp_Done (SLICE_X80Y155.G3), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GroupSum_3 (FF)
  Destination:          GroupValue_Amp_Done (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.524ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: GroupSum_3 to GroupValue_Amp_Done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y144.XQ     Tcko                  0.360   GroupSum<3>
                                                       GroupSum_3
    SLICE_X75Y145.G3     net (fanout=2)        0.905   GroupSum<3>
    SLICE_X75Y145.COUT   Topcyg                0.559   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<1>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_lut<1>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<1>
    SLICE_X75Y146.CIN    net (fanout=1)        0.000   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<1>
    SLICE_X75Y146.COUT   Tbyp                  0.086   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<3>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<2>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<3>
    SLICE_X75Y147.CIN    net (fanout=1)        0.000   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<3>
    SLICE_X75Y147.COUT   Tbyp                  0.086   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<5>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<4>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<5>
    SLICE_X75Y148.CIN    net (fanout=1)        0.000   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<5>
    SLICE_X75Y148.COUT   Tbyp                  0.086   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<7>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<6>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<7>
    SLICE_X80Y155.G3     net (fanout=1)        1.229   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<7>
    SLICE_X80Y155.CLK    Tgck                  0.213   GroupValue_Amp_Done
                                                       GroupSum[9]_GroupLT_Trig_AND_43_o1
                                                       GroupValue_Amp_Done
    -------------------------------------------------  ---------------------------
    Total                                      3.524ns (1.390ns logic, 2.134ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GroupSum_3 (FF)
  Destination:          GroupValue_Amp_Done (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.427ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: GroupSum_3 to GroupValue_Amp_Done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y144.XQ     Tcko                  0.360   GroupSum<3>
                                                       GroupSum_3
    SLICE_X75Y145.G3     net (fanout=2)        0.905   GroupSum<3>
    SLICE_X75Y145.COUT   Topcyg                0.462   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<1>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<1>
    SLICE_X75Y146.CIN    net (fanout=1)        0.000   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<1>
    SLICE_X75Y146.COUT   Tbyp                  0.086   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<3>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<2>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<3>
    SLICE_X75Y147.CIN    net (fanout=1)        0.000   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<3>
    SLICE_X75Y147.COUT   Tbyp                  0.086   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<5>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<4>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<5>
    SLICE_X75Y148.CIN    net (fanout=1)        0.000   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<5>
    SLICE_X75Y148.COUT   Tbyp                  0.086   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<7>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<6>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<7>
    SLICE_X80Y155.G3     net (fanout=1)        1.229   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<7>
    SLICE_X80Y155.CLK    Tgck                  0.213   GroupValue_Amp_Done
                                                       GroupSum[9]_GroupLT_Trig_AND_43_o1
                                                       GroupValue_Amp_Done
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (1.293ns logic, 2.134ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GroupSum_2 (FF)
  Destination:          GroupValue_Amp_Done (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.379ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: GroupSum_2 to GroupValue_Amp_Done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y144.YQ     Tcko                  0.360   GroupSum<3>
                                                       GroupSum_2
    SLICE_X75Y145.F2     net (fanout=2)        0.746   GroupSum<2>
    SLICE_X75Y145.COUT   Topcyf                0.573   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<1>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_lut<0>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<0>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<1>
    SLICE_X75Y146.CIN    net (fanout=1)        0.000   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<1>
    SLICE_X75Y146.COUT   Tbyp                  0.086   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<3>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<2>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<3>
    SLICE_X75Y147.CIN    net (fanout=1)        0.000   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<3>
    SLICE_X75Y147.COUT   Tbyp                  0.086   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<5>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<4>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<5>
    SLICE_X75Y148.CIN    net (fanout=1)        0.000   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<5>
    SLICE_X75Y148.COUT   Tbyp                  0.086   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<7>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<6>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<7>
    SLICE_X80Y155.G3     net (fanout=1)        1.229   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<7>
    SLICE_X80Y155.CLK    Tgck                  0.213   GroupValue_Amp_Done
                                                       GroupSum[9]_GroupLT_Trig_AND_43_o1
                                                       GroupValue_Amp_Done
    -------------------------------------------------  ---------------------------
    Total                                      3.379ns (1.404ns logic, 1.975ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point Mshreg_AverData_0/SRL16E (SLICE_X60Y140.BY), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Sub_Ped_1 (FF)
  Destination:          Mshreg_AverData_0/SRL16E (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.222ns (Levels of Logic = 2)
  Clock Path Skew:      -0.097ns (1.569 - 1.666)
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Sub_Ped_1 to Mshreg_AverData_0/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y138.XQ     Tcko                  0.340   Sub_Ped<1>
                                                       Sub_Ped_1
    SLICE_X52Y138.G1     net (fanout=2)        1.259   Sub_Ped<1>
    SLICE_X52Y138.YMUX   Topgy                 0.551   Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<1>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_lut<1>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_xor<1>
    SLICE_X60Y140.BY     net (fanout=1)        0.776   Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT<1>
    SLICE_X60Y140.CLK    Tds                   0.296   AverData_0
                                                       Mshreg_AverData_0/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      3.222ns (1.187ns logic, 2.035ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Sub_Ped_0 (FF)
  Destination:          Mshreg_AverData_0/SRL16E (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.165ns (Levels of Logic = 2)
  Clock Path Skew:      -0.097ns (1.569 - 1.666)
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Sub_Ped_0 to Mshreg_AverData_0/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y138.YQ     Tcko                  0.340   Sub_Ped<1>
                                                       Sub_Ped_0
    SLICE_X52Y138.F4     net (fanout=2)        0.971   Sub_Ped<0>
    SLICE_X52Y138.YMUX   Topy                  0.782   Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<1>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_lut<0>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<0>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_xor<1>
    SLICE_X60Y140.BY     net (fanout=1)        0.776   Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT<1>
    SLICE_X60Y140.CLK    Tds                   0.296   AverData_0
                                                       Mshreg_AverData_0/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      3.165ns (1.418ns logic, 1.747ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Sub_ped_delay_0 (FF)
  Destination:          Mshreg_AverData_0/SRL16E (FF)
  Requirement:          12.500ns
  Data Path Delay:      2.589ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Sub_ped_delay_0 to Mshreg_AverData_0/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y138.YQ     Tcko                  0.340   Sub_ped_delay<1>
                                                       Sub_ped_delay_0
    SLICE_X52Y138.F3     net (fanout=1)        0.395   Sub_ped_delay<0>
    SLICE_X52Y138.YMUX   Topy                  0.782   Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<1>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_lut<0>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<0>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_xor<1>
    SLICE_X60Y140.BY     net (fanout=1)        0.776   Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT<1>
    SLICE_X60Y140.CLK    Tds                   0.296   AverData_0
                                                       Mshreg_AverData_0/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      2.589ns (1.418ns logic, 1.171ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Paths for end point GroupSum_2 (SLICE_X68Y144.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mshreg_AverData_0/SRL16E (FF)
  Destination:          GroupSum_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.238ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Mshreg_AverData_0/SRL16E to GroupSum_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y140.Y      Treg                  2.203   AverData_0
                                                       Mshreg_AverData_0/SRL16E.CE
                                                       Mshreg_AverData_0/SRL16E
    SLICE_X68Y144.BY     net (fanout=1)        0.755   AverData_0
    SLICE_X68Y144.CLK    Tdick                 0.280   GroupSum<3>
                                                       GroupSum_2
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (2.483ns logic, 0.755ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point DelayGroupAmp_mid_5 (SLICE_X74Y146.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupSum_5 (FF)
  Destination:          DelayGroupAmp_mid_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.762 - 0.746)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: GroupSum_5 to DelayGroupAmp_mid_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y146.XQ     Tcko                  0.313   GroupSum<5>
                                                       GroupSum_5
    SLICE_X74Y146.BX     net (fanout=2)        0.298   GroupSum<5>
    SLICE_X74Y146.CLK    Tckdi       (-Th)     0.082   DelayGroupAmp_mid<5>
                                                       DelayGroupAmp_mid_5
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.231ns logic, 0.298ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point Amp_Trig/Trig (SLICE_X80Y154.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupValue_Amp_Done (FF)
  Destination:          Amp_Trig/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.519ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: GroupValue_Amp_Done to Amp_Trig/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y155.YQ     Tcko                  0.331   GroupValue_Amp_Done
                                                       GroupValue_Amp_Done
    SLICE_X80Y154.G4     net (fanout=2)        0.331   GroupValue_Amp_Done
    SLICE_X80Y154.CLK    Tckg        (-Th)     0.143   Amp_Trig/Trig
                                                       Amp_Trig/Mmux_Trig_PWR_10_o_MUX_4_o11
                                                       Amp_Trig/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.519ns (0.188ns logic, 0.331ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point GroupAmp_9 (SLICE_X80Y156.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DelayGroupAmp_9 (FF)
  Destination:          GroupAmp_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DelayGroupAmp_9 to GroupAmp_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y157.XQ     Tcko                  0.331   DelayGroupAmp<9>
                                                       DelayGroupAmp_9
    SLICE_X80Y156.BX     net (fanout=1)        0.289   DelayGroupAmp<9>
    SLICE_X80Y156.CLK    Tckdi       (-Th)     0.082   GroupAmp<9>
                                                       GroupAmp_9
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.249ns logic, 0.289ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 11.100ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: AllReset/CLK
  Logical resource: Mshreg_AllReset/SRL16E/WS
  Location pin: SLICE_X78Y154.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------
Slack: 11.100ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: AverData_0/CLK
  Logical resource: Mshreg_AverData_0/SRL16E/WS
  Location pin: SLICE_X60Y140.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------
Slack: 11.128ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.686ns (Twph)
  Physical resource: AllReset/CLK
  Logical resource: Mshreg_AllReset/SRL16E/WS
  Location pin: SLICE_X78Y154.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_MuxClock_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MuxClock_in                 |     25.000ns|     10.000ns|     10.098ns|            0|            0|            0|          616|
| TS_DLL_CLK0_BUF               |     25.000ns|     10.098ns|          N/A|            0|            0|           19|            0|
| TS_DLL_CLK2X_BUF              |     12.500ns|      3.772ns|          N/A|            0|            0|          597|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ADC_DCO_LVDS<0>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<0>  |    2.586|         |         |         |
ADC_DCO_LVDS_n<0>|    2.586|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_DCO_LVDS_n<0>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<0>  |    2.586|         |         |         |
ADC_DCO_LVDS_n<0>|    2.586|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock FCT_40
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FCT_40         |    2.677|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MuxClock_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MuxClock_in    |    5.049|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Qclock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Qclock         |    3.030|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 928 paths, 0 nets, and 369 connections

Design statistics:
   Minimum period:  10.098ns{1}   (Maximum frequency:  99.030MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb 01 12:20:38 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 373 MB



