<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>Architecture, Algorithms, and Circuits for an Energy-Efficient Single-Chip Tera-Op/sec Digital Signal Processor</AwardTitle>
<AwardEffectiveDate>09/15/2004</AwardEffectiveDate>
<AwardExpirationDate>08/31/2008</AwardExpirationDate>
<AwardTotalIntnAmount>150000.00</AwardTotalIntnAmount>
<AwardAmount>156000</AwardAmount>
<AwardInstrument>
<Value>Continuing Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Chitaranjan Das</SignBlockName>
</ProgramOfficer>
<AbstractNarration>Architecture, Algorithms, and Circuits for an Energy-Efficient Single-Chip Tera-Op/sec Digital Signal Processor&lt;br/&gt;Abstract&lt;br/&gt;&lt;br/&gt;&lt;br/&gt;Digital Signal Processing (DSP) workloads are typically numerically intensive, parallelizable, and increasingly required   in a number of applications. The project will develop the architecture, algorithms, circuit, chip layout, and software for a single-chip processing system that is capable of calculating DSP workloads with high performance and high energy efficiency.  Processing chips contain a very large number of small asynchronously clocked programmable processors connected by a reconfigurable 2-dimensional grid network.  The research will result in the design, fabrication, test, and characterization of a prototype processing chip, including the development of software for a small number of complex multi-algorithm applications.  The project will evaluate the merits of the proposed architecture for these types of DSP workloads. &lt;br/&gt;&lt;br/&gt;The research may lead to new capabilities that were previously constrained by maximum levels of power dissipation or throughput, in numerous applications such as life-extending medical devices, high volume consumer products, and very high throughput radar and image processors. &lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>09/09/2004</MinAmdLetterDate>
<MaxAmdLetterDate>07/10/2006</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0430090</AwardID>
<Investigator>
<FirstName>Bevan</FirstName>
<LastName>Baas</LastName>
<EmailAddress>bbaas@ucdavis.edu</EmailAddress>
<StartDate>09/09/2004</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>University of California-Davis</Name>
<CityName>Davis</CityName>
<ZipCode>956186134</ZipCode>
<PhoneNumber>5307547700</PhoneNumber>
<StreetAddress>OR/Sponsored Programs</StreetAddress>
<CountryName>United States</CountryName>
<StateName>California</StateName>
<StateCode>CA</StateCode>
</Institution>
<FoaInformation>
<Code>0000912</Code>
<Name>Computer Science</Name>
</FoaInformation>
<ProgramElement>
<Code>4715</Code>
<Text>COMPUTER SYSTEMS ARCHITECTURE</Text>
</ProgramElement>
<ProgramElement>
<Code>7352</Code>
<Text>COMPUTING PROCESSES &amp; ARTIFACT</Text>
</ProgramElement>
<ProgramReference>
<Code>9218</Code>
<Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
</ProgramReference>
<ProgramReference>
<Code>9251</Code>
<Text>REU SUPP-Res Exp for Ugrd Supp</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
