INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog_lab/my_uart_tx/my_uart_tx.srcs/sources_1/new/my_uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_uart_tx
WARNING: [VRFC 10-3380] identifier 'idle' is used before its declaration [C:/verilog_lab/my_uart_tx/my_uart_tx.srcs/sources_1/new/my_uart_tx.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog_lab/my_uart_tx/my_uart_tx.srcs/sim_1/new/my_uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_uart_tx_tb
WARNING: [VRFC 10-2938] 'rst' is already implicitly declared on line 28 [C:/verilog_lab/my_uart_tx/my_uart_tx.srcs/sim_1/new/my_uart_tx_tb.v:36]
WARNING: [VRFC 10-2938] 'sw' is already implicitly declared on line 31 [C:/verilog_lab/my_uart_tx/my_uart_tx.srcs/sim_1/new/my_uart_tx_tb.v:37]
WARNING: [VRFC 10-2938] 'TX' is already implicitly declared on line 32 [C:/verilog_lab/my_uart_tx/my_uart_tx.srcs/sim_1/new/my_uart_tx_tb.v:38]
