;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	DAT <772, <210
	DAT <772, <210
	MOV #4, 46
	SUB 4, 18
	SUB @-127, 107
	JMN @4, 46
	DAT #400, #800
	MOV -7, <-20
	SLT -207, <-120
	JMZ -1, @-26
	SUB -0, @4
	ADD #4, 46
	JMZ 40, 460
	SUB @-127, 107
	JMP 0, #2
	SPL @0, #3
	JMZ -1, @-26
	SUB @-120, <-100
	MOV 4, 18
	SUB @121, 103
	SPL <300, 96
	SUB @122, -103
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 107
	SPL @0, #3
	JMZ -1, @-26
	SUB @-127, 100
	MOV 4, 18
	SUB @121, 103
	MOV 4, 18
	SUB @121, 103
	SUB @121, 103
	JMN @4, 46
	JMN @4, 46
	CMP -207, <-120
	DJN 207, @-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <802
	CMP -207, <-120
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
