

================================================================
== Vitis HLS Report for 'FIR_HLS'
================================================================
* Date:           Wed Nov 12 23:19:55 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Multirate_v10
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.870 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       26|      147|  0.260 us|  1.470 us|   27|  148|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                             |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                          |                       Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_fu_96  |Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc  |       26|      147|  0.260 us|  1.470 us|   26|  147|       no|
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 5 [2/2] (0.00ns)   --->   "%call_ln18 = call void @Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc, i16 %input_r, i16 %output_r, i2 %mod_value_2, i14 %b_FIR_dec_int_40, i32 %H_accu_FIR_dec_40, i16 %y1_phase1, i16 %y1_phase2, i16 %y1_phase3, i16 %dec_out, i32 %H_accu_FIR_dec_43, i15 %b_FIR_dec_int_43, i32 %H_accu_FIR_dec_42, i15 %b_FIR_dec_int_42, i32 %H_accu_FIR_dec_41, i15 %b_FIR_dec_int_41, i16 %mod_value_1, i16 %b_FIR_kernel, i32 %H_accu_FIR_kernel, i16 %kernel_out, i2 %mod_value, i16 %y2, i14 %b_FIR_dec_int_407, i32 %H_accu_FIR_int_40, i32 %H_accu_FIR_int_41, i15 %b_FIR_dec_int_418, i32 %H_accu_FIR_int_42, i15 %b_FIR_dec_int_429, i32 %H_accu_FIR_int_43, i15 %b_FIR_dec_int_4310" [FIR_HLS.cpp:18]   --->   Operation 5 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 6 [1/2] (0.00ns)   --->   "%call_ln18 = call void @Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc, i16 %input_r, i16 %output_r, i2 %mod_value_2, i14 %b_FIR_dec_int_40, i32 %H_accu_FIR_dec_40, i16 %y1_phase1, i16 %y1_phase2, i16 %y1_phase3, i16 %dec_out, i32 %H_accu_FIR_dec_43, i15 %b_FIR_dec_int_43, i32 %H_accu_FIR_dec_42, i15 %b_FIR_dec_int_42, i32 %H_accu_FIR_dec_41, i15 %b_FIR_dec_int_41, i16 %mod_value_1, i16 %b_FIR_kernel, i32 %H_accu_FIR_kernel, i16 %kernel_out, i2 %mod_value, i16 %y2, i14 %b_FIR_dec_int_407, i32 %H_accu_FIR_int_40, i32 %H_accu_FIR_int_41, i15 %b_FIR_dec_int_418, i32 %H_accu_FIR_int_42, i15 %b_FIR_dec_int_429, i32 %H_accu_FIR_int_43, i15 %b_FIR_dec_int_4310" [FIR_HLS.cpp:18]   --->   Operation 6 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 7 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln12 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_1" [FIR_HLS.cpp:12]   --->   Operation 7 'specdataflowpipeline' 'specdataflowpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @dec_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %dec_out, i16 %dec_out"   --->   Operation 8 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "%empty_31 = specchannel i32 @_ssdm_op_SpecChannel, void @kernel_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %kernel_out, i16 %kernel_out"   --->   Operation 9 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [FIR_HLS.cpp:8]   --->   Operation 10 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln8 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0" [FIR_HLS.cpp:8]   --->   Operation 11 'specinterface' 'specinterface_ln8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dec_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %kernel_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln30 = ret" [FIR_HLS.cpp:30]   --->   Operation 18 'ret' 'ret_ln30' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mod_value_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ b_FIR_dec_int_40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ H_accu_FIR_dec_40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ y1_phase1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ y1_phase2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ y1_phase3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ H_accu_FIR_dec_43]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ b_FIR_dec_int_43]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ H_accu_FIR_dec_42]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ b_FIR_dec_int_42]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ H_accu_FIR_dec_41]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ b_FIR_dec_int_41]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mod_value_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ b_FIR_kernel]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ H_accu_FIR_kernel]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ kernel_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mod_value]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ y2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ b_FIR_dec_int_407]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ H_accu_FIR_int_40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ H_accu_FIR_int_41]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ b_FIR_dec_int_418]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ H_accu_FIR_int_42]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ b_FIR_dec_int_429]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ H_accu_FIR_int_43]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ b_FIR_dec_int_4310]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln18                 (call                ) [ 00000]
specdataflowpipeline_ln12 (specdataflowpipeline) [ 00000]
empty                     (specchannel         ) [ 00000]
empty_31                  (specchannel         ) [ 00000]
spectopmodule_ln8         (spectopmodule       ) [ 00000]
specinterface_ln8         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
ret_ln30                  (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mod_value_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mod_value_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_FIR_dec_int_40">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_40"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="H_accu_FIR_dec_40">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_accu_FIR_dec_40"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y1_phase1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y1_phase1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="y1_phase2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y1_phase2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="y1_phase3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y1_phase3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dec_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="H_accu_FIR_dec_43">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_accu_FIR_dec_43"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="b_FIR_dec_int_43">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_43"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="H_accu_FIR_dec_42">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_accu_FIR_dec_42"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="b_FIR_dec_int_42">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_42"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="H_accu_FIR_dec_41">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_accu_FIR_dec_41"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="b_FIR_dec_int_41">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_41"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="mod_value_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mod_value_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="b_FIR_kernel">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_kernel"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="H_accu_FIR_kernel">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_accu_FIR_kernel"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="mod_value">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mod_value"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="y2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="b_FIR_dec_int_407">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_407"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="H_accu_FIR_int_40">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_accu_FIR_int_40"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="H_accu_FIR_int_41">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_accu_FIR_int_41"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="b_FIR_dec_int_418">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_418"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="H_accu_FIR_int_42">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_accu_FIR_int_42"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="b_FIR_dec_int_429">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_429"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="H_accu_FIR_int_43">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_accu_FIR_int_43"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="b_FIR_dec_int_4310">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_4310"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_out_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_out_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="0" index="2" bw="16" slack="0"/>
<pin id="100" dir="0" index="3" bw="2" slack="0"/>
<pin id="101" dir="0" index="4" bw="14" slack="0"/>
<pin id="102" dir="0" index="5" bw="32" slack="0"/>
<pin id="103" dir="0" index="6" bw="16" slack="0"/>
<pin id="104" dir="0" index="7" bw="16" slack="0"/>
<pin id="105" dir="0" index="8" bw="16" slack="0"/>
<pin id="106" dir="0" index="9" bw="16" slack="0"/>
<pin id="107" dir="0" index="10" bw="32" slack="0"/>
<pin id="108" dir="0" index="11" bw="15" slack="0"/>
<pin id="109" dir="0" index="12" bw="32" slack="0"/>
<pin id="110" dir="0" index="13" bw="15" slack="0"/>
<pin id="111" dir="0" index="14" bw="32" slack="0"/>
<pin id="112" dir="0" index="15" bw="15" slack="0"/>
<pin id="113" dir="0" index="16" bw="16" slack="0"/>
<pin id="114" dir="0" index="17" bw="16" slack="0"/>
<pin id="115" dir="0" index="18" bw="32" slack="0"/>
<pin id="116" dir="0" index="19" bw="16" slack="0"/>
<pin id="117" dir="0" index="20" bw="2" slack="0"/>
<pin id="118" dir="0" index="21" bw="16" slack="0"/>
<pin id="119" dir="0" index="22" bw="14" slack="0"/>
<pin id="120" dir="0" index="23" bw="32" slack="0"/>
<pin id="121" dir="0" index="24" bw="32" slack="0"/>
<pin id="122" dir="0" index="25" bw="15" slack="0"/>
<pin id="123" dir="0" index="26" bw="32" slack="0"/>
<pin id="124" dir="0" index="27" bw="15" slack="0"/>
<pin id="125" dir="0" index="28" bw="32" slack="0"/>
<pin id="126" dir="0" index="29" bw="15" slack="0"/>
<pin id="127" dir="1" index="30" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln18/2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="128"><net_src comp="58" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="96" pin=4"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="96" pin=5"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="96" pin=6"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="96" pin=7"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="96" pin=8"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="96" pin=9"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="96" pin=10"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="96" pin=11"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="96" pin=12"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="96" pin=13"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="96" pin=14"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="96" pin=15"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="96" pin=16"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="96" pin=17"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="96" pin=18"/></net>

<net id="147"><net_src comp="36" pin="0"/><net_sink comp="96" pin=19"/></net>

<net id="148"><net_src comp="38" pin="0"/><net_sink comp="96" pin=20"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="96" pin=21"/></net>

<net id="150"><net_src comp="42" pin="0"/><net_sink comp="96" pin=22"/></net>

<net id="151"><net_src comp="44" pin="0"/><net_sink comp="96" pin=23"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="96" pin=24"/></net>

<net id="153"><net_src comp="48" pin="0"/><net_sink comp="96" pin=25"/></net>

<net id="154"><net_src comp="50" pin="0"/><net_sink comp="96" pin=26"/></net>

<net id="155"><net_src comp="52" pin="0"/><net_sink comp="96" pin=27"/></net>

<net id="156"><net_src comp="54" pin="0"/><net_sink comp="96" pin=28"/></net>

<net id="157"><net_src comp="56" pin="0"/><net_sink comp="96" pin=29"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {2 3 }
	Port: mod_value_2 | {2 3 }
	Port: H_accu_FIR_dec_40 | {2 3 }
	Port: y1_phase1 | {2 3 }
	Port: y1_phase2 | {2 3 }
	Port: y1_phase3 | {2 3 }
	Port: dec_out | {2 3 }
	Port: H_accu_FIR_dec_43 | {2 3 }
	Port: H_accu_FIR_dec_42 | {2 3 }
	Port: H_accu_FIR_dec_41 | {2 3 }
	Port: mod_value_1 | {2 3 }
	Port: H_accu_FIR_kernel | {2 3 }
	Port: kernel_out | {2 3 }
	Port: mod_value | {2 3 }
	Port: y2 | {2 3 }
	Port: H_accu_FIR_int_40 | {2 3 }
	Port: H_accu_FIR_int_41 | {2 3 }
	Port: H_accu_FIR_int_42 | {2 3 }
	Port: H_accu_FIR_int_43 | {2 3 }
 - Input state : 
	Port: FIR_HLS : input_r | {2 3 }
	Port: FIR_HLS : mod_value_2 | {2 3 }
	Port: FIR_HLS : b_FIR_dec_int_40 | {2 3 }
	Port: FIR_HLS : H_accu_FIR_dec_40 | {2 3 }
	Port: FIR_HLS : y1_phase1 | {2 3 }
	Port: FIR_HLS : y1_phase2 | {2 3 }
	Port: FIR_HLS : y1_phase3 | {2 3 }
	Port: FIR_HLS : dec_out | {2 3 }
	Port: FIR_HLS : H_accu_FIR_dec_43 | {2 3 }
	Port: FIR_HLS : b_FIR_dec_int_43 | {2 3 }
	Port: FIR_HLS : H_accu_FIR_dec_42 | {2 3 }
	Port: FIR_HLS : b_FIR_dec_int_42 | {2 3 }
	Port: FIR_HLS : H_accu_FIR_dec_41 | {2 3 }
	Port: FIR_HLS : b_FIR_dec_int_41 | {2 3 }
	Port: FIR_HLS : mod_value_1 | {2 3 }
	Port: FIR_HLS : b_FIR_kernel | {2 3 }
	Port: FIR_HLS : H_accu_FIR_kernel | {2 3 }
	Port: FIR_HLS : kernel_out | {2 3 }
	Port: FIR_HLS : mod_value | {2 3 }
	Port: FIR_HLS : y2 | {2 3 }
	Port: FIR_HLS : b_FIR_dec_int_407 | {2 3 }
	Port: FIR_HLS : H_accu_FIR_int_40 | {2 3 }
	Port: FIR_HLS : H_accu_FIR_int_41 | {2 3 }
	Port: FIR_HLS : b_FIR_dec_int_418 | {2 3 }
	Port: FIR_HLS : H_accu_FIR_int_42 | {2 3 }
	Port: FIR_HLS : b_FIR_dec_int_429 | {2 3 }
	Port: FIR_HLS : H_accu_FIR_int_43 | {2 3 }
	Port: FIR_HLS : b_FIR_dec_int_4310 | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                       Functional Unit                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_fu_96 |    9    |  11.214 |   536   |   895   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                             |    9    |  11.214 |   536   |   895   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------+--------+--------+--------+--------+
| H_accu_FIR_dec_40|    0   |   64   |    3   |    0   |
| H_accu_FIR_dec_41|    0   |   64   |    3   |    0   |
| H_accu_FIR_dec_42|    0   |   64   |    3   |    0   |
| H_accu_FIR_dec_43|    0   |   64   |    3   |    0   |
| H_accu_FIR_int_40|    0   |   64   |    3   |    0   |
| H_accu_FIR_int_41|    0   |   64   |    3   |    0   |
| H_accu_FIR_int_42|    0   |   64   |    3   |    0   |
| H_accu_FIR_int_43|    0   |   64   |    3   |    0   |
| H_accu_FIR_kernel|    2   |    0   |    0   |    0   |
| b_FIR_dec_int_40 |    0   |   14   |    2   |    -   |
| b_FIR_dec_int_407|    0   |   14   |    2   |    -   |
| b_FIR_dec_int_41 |    0   |   15   |    2   |    -   |
| b_FIR_dec_int_418|    0   |   15   |    2   |    -   |
| b_FIR_dec_int_42 |    0   |   15   |    2   |    -   |
| b_FIR_dec_int_429|    0   |   15   |    2   |    -   |
| b_FIR_dec_int_43 |    0   |   15   |    2   |    -   |
|b_FIR_dec_int_4310|    0   |   15   |    2   |    -   |
|   b_FIR_kernel   |    1   |    0   |    0   |    -   |
+------------------+--------+--------+--------+--------+
|       Total      |    3   |   630  |   40   |    0   |
+------------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    9   |   11   |   536  |   895  |    -   |
|   Memory  |    3   |    -   |    -   |   630  |   40   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    3   |    9   |   11   |  1166  |   935  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
