
# random assortment of ideas about verilog, simulation and such

