

================================================================
== Vivado HLS Report for 'tancalc'
================================================================
* Date:           Mon Nov 18 16:03:56 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        tancoeff
* Solution:       tancoeff
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.433|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  757|  757|  757|  757|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+------------+-----+-----+-----+-----+----------+
        |                              |            |  Latency  |  Interval | Pipeline |
        |           Instance           |   Module   | min | max | min | max |   Type   |
        +------------------------------+------------+-----+-----+-----+-----+----------+
        |grp_popcntdata_fu_506         |popcntdata  |    0|    0|    1|    1| function |
        |grp_popcntdata_fu_511         |popcntdata  |    0|    0|    1|    1| function |
        |grp_popcntdata_fu_516         |popcntdata  |    0|    0|    1|    1| function |
        |grp_popcntdata_fu_521         |popcntdata  |    0|    0|    1|    1| function |
        |grp_popcntdata_fu_526         |popcntdata  |    0|    0|    1|    1| function |
        |grp_popcntdata_fu_531         |popcntdata  |    0|    0|    1|    1| function |
        |grp_popcntdata_fu_536         |popcntdata  |    0|    0|    1|    1| function |
        |temp_V_0_8_popcntdata_fu_541  |popcntdata  |    0|    0|    1|    1| function |
        |grp_popcnt_fu_546             |popcnt      |    0|    0|    1|    1| function |
        +------------------------------+------------+-----+-----+-----+-----+----------+

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- mainloop         |  756|  756|       189|          -|          -|     4|    no    |
        | + data_read_loop  |   34|   34|         4|          1|          1|    32|    yes   |
        | + subloop         |  143|  143|        18|          2|          1|    64|    yes   |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     15|        -|        -|    -|
|Expression           |        -|      -|        0|     1557|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        0|     1996|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      746|    -|
|Register             |        0|      -|     2139|       96|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     15|     2139|     4395|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |        1|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------------+---------+-------+---+-----+-----+
    |           Instance           |          Module          | BRAM_18K| DSP48E| FF| LUT | URAM|
    +------------------------------+--------------------------+---------+-------+---+-----+-----+
    |hier_func_mux_164_11_1_1_U4   |hier_func_mux_164_11_1_1  |        0|      0|  0|   65|    0|
    |hier_func_mux_164_32_1_1_U3   |hier_func_mux_164_32_1_1  |        0|      0|  0|   65|    0|
    |grp_popcnt_fu_546             |popcnt                    |        0|      0|  0|  122|    0|
    |grp_popcntdata_fu_506         |popcntdata                |        0|      0|  0|  218|    0|
    |grp_popcntdata_fu_511         |popcntdata                |        0|      0|  0|  218|    0|
    |grp_popcntdata_fu_516         |popcntdata                |        0|      0|  0|  218|    0|
    |grp_popcntdata_fu_521         |popcntdata                |        0|      0|  0|  218|    0|
    |grp_popcntdata_fu_526         |popcntdata                |        0|      0|  0|  218|    0|
    |grp_popcntdata_fu_531         |popcntdata                |        0|      0|  0|  218|    0|
    |grp_popcntdata_fu_536         |popcntdata                |        0|      0|  0|  218|    0|
    |temp_V_0_8_popcntdata_fu_541  |popcntdata                |        0|      0|  0|  218|    0|
    +------------------------------+--------------------------+---------+-------+---+-----+-----+
    |Total                         |                          |        0|      0|  0| 1996|    0|
    +------------------------------+--------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    +---------------------------------------+-----------------------------------+-----------+
    |                Instance               |               Module              | Expression|
    +---------------------------------------+-----------------------------------+-----------+
    |hier_func_mul_mul_15ns_6ns_21_4_1_U5   |hier_func_mul_mul_15ns_6ns_21_4_1  |  i0 * i1  |
    |hier_func_mul_mul_15ns_6ns_21_4_1_U6   |hier_func_mul_mul_15ns_6ns_21_4_1  |  i0 * i1  |
    |hier_func_mul_mul_15ns_6ns_21_4_1_U7   |hier_func_mul_mul_15ns_6ns_21_4_1  |  i0 * i1  |
    |hier_func_mul_mul_15ns_6ns_21_4_1_U8   |hier_func_mul_mul_15ns_6ns_21_4_1  |  i0 * i1  |
    |hier_func_mul_mul_15ns_6ns_21_4_1_U9   |hier_func_mul_mul_15ns_6ns_21_4_1  |  i0 * i1  |
    |hier_func_mul_mul_15ns_6ns_21_4_1_U10  |hier_func_mul_mul_15ns_6ns_21_4_1  |  i0 * i1  |
    |hier_func_mul_mul_15ns_6ns_21_4_1_U11  |hier_func_mul_mul_15ns_6ns_21_4_1  |  i0 * i1  |
    |hier_func_mul_mul_15ns_6ns_21_4_1_U12  |hier_func_mul_mul_15ns_6ns_21_4_1  |  i0 * i1  |
    |hier_func_mul_mul_15ns_6ns_21_4_1_U13  |hier_func_mul_mul_15ns_6ns_21_4_1  |  i0 * i1  |
    |hier_func_mul_mul_15ns_6ns_21_4_1_U14  |hier_func_mul_mul_15ns_6ns_21_4_1  |  i0 * i1  |
    |hier_func_mul_mul_15ns_6ns_21_4_1_U15  |hier_func_mul_mul_15ns_6ns_21_4_1  |  i0 * i1  |
    |hier_func_mul_mul_15ns_6ns_21_4_1_U16  |hier_func_mul_mul_15ns_6ns_21_4_1  |  i0 * i1  |
    |hier_func_mul_mul_15ns_6ns_21_4_1_U17  |hier_func_mul_mul_15ns_6ns_21_4_1  |  i0 * i1  |
    |hier_func_mul_mul_15ns_6ns_21_4_1_U18  |hier_func_mul_mul_15ns_6ns_21_4_1  |  i0 * i1  |
    |hier_func_mul_mul_15ns_6ns_21_4_1_U19  |hier_func_mul_mul_15ns_6ns_21_4_1  |  i0 * i1  |
    +---------------------------------------+-----------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1353_10_fu_1752_p2           |     +    |      0|  0|  12|          12|          12|
    |add_ln1353_11_fu_1778_p2           |     +    |      0|  0|  12|          12|          12|
    |add_ln1353_12_fu_1804_p2           |     +    |      0|  0|  12|          12|          12|
    |add_ln1353_13_fu_1830_p2           |     +    |      0|  0|  12|          12|          12|
    |add_ln1353_14_fu_1856_p2           |     +    |      0|  0|  12|          12|          12|
    |add_ln1353_1_fu_1445_p2            |     +    |      0|  0|  12|          12|          12|
    |add_ln1353_2_fu_1472_p2            |     +    |      0|  0|  12|          12|          12|
    |add_ln1353_3_fu_1499_p2            |     +    |      0|  0|  12|          12|          12|
    |add_ln1353_4_fu_1526_p2            |     +    |      0|  0|  12|          12|          12|
    |add_ln1353_5_fu_1553_p2            |     +    |      0|  0|  12|          12|          12|
    |add_ln1353_6_fu_1580_p2            |     +    |      0|  0|  12|          12|          12|
    |add_ln1353_7_fu_1607_p2            |     +    |      0|  0|  12|          12|          12|
    |add_ln1353_8_fu_1700_p2            |     +    |      0|  0|  12|          12|          12|
    |add_ln1353_9_fu_1726_p2            |     +    |      0|  0|  12|          12|          12|
    |add_ln1353_fu_1418_p2              |     +    |      0|  0|  12|          12|          12|
    |add_ln219_1_fu_1236_p2             |     +    |      0|  0|  64|          64|          64|
    |add_ln219_2_fu_1256_p2             |     +    |      0|  0|  64|          64|          64|
    |add_ln219_fu_689_p2                |     +    |      0|  0|  64|          64|          64|
    |cmpr_chunk_num_fu_665_p2           |     +    |      0|  0|   4|           3|           1|
    |cmprpop_local_0_V_1_fu_1068_p2     |     +    |      0|  0|  11|          11|          11|
    |data_num_fu_1220_p2                |     +    |      0|  0|   7|           7|           1|
    |data_part_num_fu_706_p2            |     +    |      0|  0|   6|           6|           1|
    |refpop_local_0_V_1_fu_1281_p2      |     +    |      0|  0|   6|           6|           6|
    |sub_ln1354_10_fu_1763_p2           |     -    |      0|  0|  13|          13|          13|
    |sub_ln1354_11_fu_1789_p2           |     -    |      0|  0|  13|          13|          13|
    |sub_ln1354_12_fu_1815_p2           |     -    |      0|  0|  13|          13|          13|
    |sub_ln1354_13_fu_1841_p2           |     -    |      0|  0|  13|          13|          13|
    |sub_ln1354_14_fu_1867_p2           |     -    |      0|  0|  13|          13|          13|
    |sub_ln1354_1_fu_1457_p2            |     -    |      0|  0|  13|          13|          13|
    |sub_ln1354_2_fu_1484_p2            |     -    |      0|  0|  13|          13|          13|
    |sub_ln1354_3_fu_1511_p2            |     -    |      0|  0|  13|          13|          13|
    |sub_ln1354_4_fu_1538_p2            |     -    |      0|  0|  13|          13|          13|
    |sub_ln1354_5_fu_1565_p2            |     -    |      0|  0|  13|          13|          13|
    |sub_ln1354_6_fu_1592_p2            |     -    |      0|  0|  13|          13|          13|
    |sub_ln1354_7_fu_1619_p2            |     -    |      0|  0|  13|          13|          13|
    |sub_ln1354_8_fu_1711_p2            |     -    |      0|  0|  13|          13|          13|
    |sub_ln1354_9_fu_1737_p2            |     -    |      0|  0|  13|          13|          13|
    |sub_ln1354_fu_1430_p2              |     -    |      0|  0|  13|          13|          13|
    |and_ln1355_10_fu_1345_p2           |    and   |      0|  0|  32|          32|          32|
    |and_ln1355_11_fu_1350_p2           |    and   |      0|  0|  32|          32|          32|
    |and_ln1355_12_fu_1355_p2           |    and   |      0|  0|  32|          32|          32|
    |and_ln1355_13_fu_1360_p2           |    and   |      0|  0|  32|          32|          32|
    |and_ln1355_14_fu_1365_p2           |    and   |      0|  0|  32|          32|          32|
    |and_ln1355_1_fu_1293_p2            |    and   |      0|  0|  32|          32|          32|
    |and_ln1355_2_fu_1299_p2            |    and   |      0|  0|  32|          32|          32|
    |and_ln1355_3_fu_1305_p2            |    and   |      0|  0|  32|          32|          32|
    |and_ln1355_4_fu_1311_p2            |    and   |      0|  0|  32|          32|          32|
    |and_ln1355_5_fu_1317_p2            |    and   |      0|  0|  32|          32|          32|
    |and_ln1355_6_fu_1323_p2            |    and   |      0|  0|  32|          32|          32|
    |and_ln1355_7_fu_1329_p2            |    and   |      0|  0|  32|          32|          32|
    |and_ln1355_8_fu_1335_p2            |    and   |      0|  0|  32|          32|          32|
    |and_ln1355_9_fu_1340_p2            |    and   |      0|  0|  32|          32|          32|
    |and_ln1355_fu_1287_p2              |    and   |      0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16_io                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2004                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2007                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2010                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2013                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2016                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2019                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2022                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2025                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2028                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2031                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2034                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2037                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2040                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2043                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2046                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2049                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2052                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2055                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2058                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2061                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2064                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2067                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2070                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2073                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2076                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2079                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2082                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2085                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2088                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2091                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2094                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2097                  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln26_fu_700_p2                |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln85_fu_659_p2                |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln88_fu_1214_p2               |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln891_10_fu_1773_p2           |   icmp   |      0|  0|  20|          21|          21|
    |icmp_ln891_11_fu_1799_p2           |   icmp   |      0|  0|  20|          21|          21|
    |icmp_ln891_12_fu_1825_p2           |   icmp   |      0|  0|  20|          21|          21|
    |icmp_ln891_13_fu_1851_p2           |   icmp   |      0|  0|  20|          21|          21|
    |icmp_ln891_14_fu_1877_p2           |   icmp   |      0|  0|  20|          21|          21|
    |icmp_ln891_1_fu_1467_p2            |   icmp   |      0|  0|  20|          21|          21|
    |icmp_ln891_2_fu_1494_p2            |   icmp   |      0|  0|  20|          21|          21|
    |icmp_ln891_3_fu_1521_p2            |   icmp   |      0|  0|  20|          21|          21|
    |icmp_ln891_4_fu_1548_p2            |   icmp   |      0|  0|  20|          21|          21|
    |icmp_ln891_5_fu_1575_p2            |   icmp   |      0|  0|  20|          21|          21|
    |icmp_ln891_6_fu_1602_p2            |   icmp   |      0|  0|  20|          21|          21|
    |icmp_ln891_7_fu_1629_p2            |   icmp   |      0|  0|  20|          21|          21|
    |icmp_ln891_8_fu_1721_p2            |   icmp   |      0|  0|  20|          21|          21|
    |icmp_ln891_9_fu_1747_p2            |   icmp   |      0|  0|  20|          21|          21|
    |icmp_ln891_fu_1440_p2              |   icmp   |      0|  0|  20|          21|          21|
    |ap_block_pp1_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state31_pp1_stage0_iter8  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state32_pp1_stage1_iter8  |    or    |      0|  0|   2|           1|           1|
    |or_ln219_fu_1247_p2                |    or    |      0|  0|   7|           7|           1|
    |tancalc_output_line_10_V_V_din     |  select  |      0|  0|   4|           1|           1|
    |tancalc_output_line_11_V_V_din     |  select  |      0|  0|   4|           1|           1|
    |tancalc_output_line_12_V_V_din     |  select  |      0|  0|   4|           1|           1|
    |tancalc_output_line_13_V_V_din     |  select  |      0|  0|   4|           1|           1|
    |tancalc_output_line_14_V_V_din     |  select  |      0|  0|   4|           1|           1|
    |tancalc_output_line_15_V_V_din     |  select  |      0|  0|   4|           1|           1|
    |tancalc_output_line_2_V_V_din      |  select  |      0|  0|   2|           1|           1|
    |tancalc_output_line_3_V_V_din      |  select  |      0|  0|   2|           1|           1|
    |tancalc_output_line_4_V_V_din      |  select  |      0|  0|   3|           1|           1|
    |tancalc_output_line_5_V_V_din      |  select  |      0|  0|   3|           1|           1|
    |tancalc_output_line_6_V_V_din      |  select  |      0|  0|   3|           1|           1|
    |tancalc_output_line_7_V_V_din      |  select  |      0|  0|   3|           1|           1|
    |tancalc_output_line_8_V_V_din      |  select  |      0|  0|   4|           1|           1|
    |tancalc_output_line_9_V_V_din      |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |result_local_1_V_fu_1634_p2        |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1557|        1478|        1464|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  62|         15|    1|         15|
    |ap_done                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3              |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter8              |   9|          2|    1|          2|
    |ap_phi_mux_data_num_0_phi_fu_499_p4  |   9|          2|    7|         14|
    |cmpr_chunk_num_0_reg_473             |   9|          2|    3|          6|
    |cmpr_local_15_V_10_fu_238            |   9|          2|   32|         64|
    |cmpr_local_15_V_11_fu_242            |   9|          2|   32|         64|
    |cmpr_local_15_V_12_fu_246            |   9|          2|   32|         64|
    |cmpr_local_15_V_13_fu_250            |   9|          2|   32|         64|
    |cmpr_local_15_V_14_fu_254            |   9|          2|   32|         64|
    |cmpr_local_15_V_15_fu_258            |   9|          2|   32|         64|
    |cmpr_local_15_V_1_fu_202             |   9|          2|   32|         64|
    |cmpr_local_15_V_2_fu_206             |   9|          2|   32|         64|
    |cmpr_local_15_V_3_fu_210             |   9|          2|   32|         64|
    |cmpr_local_15_V_4_fu_214             |   9|          2|   32|         64|
    |cmpr_local_15_V_5_fu_218             |   9|          2|   32|         64|
    |cmpr_local_15_V_6_fu_222             |   9|          2|   32|         64|
    |cmpr_local_15_V_7_fu_226             |   9|          2|   32|         64|
    |cmpr_local_15_V_8_fu_230             |   9|          2|   32|         64|
    |cmpr_local_15_V_9_fu_234             |   9|          2|   32|         64|
    |cmpr_local_15_V_fu_198               |   9|          2|   32|         64|
    |cmprpop_local_15_V_10_fu_302         |   9|          2|   11|         22|
    |cmprpop_local_15_V_11_fu_306         |   9|          2|   11|         22|
    |cmprpop_local_15_V_12_fu_310         |   9|          2|   11|         22|
    |cmprpop_local_15_V_13_fu_314         |   9|          2|   11|         22|
    |cmprpop_local_15_V_14_fu_318         |   9|          2|   11|         22|
    |cmprpop_local_15_V_15_fu_322         |   9|          2|   11|         22|
    |cmprpop_local_15_V_1_fu_266          |   9|          2|   11|         22|
    |cmprpop_local_15_V_2_fu_270          |   9|          2|   11|         22|
    |cmprpop_local_15_V_3_fu_274          |   9|          2|   11|         22|
    |cmprpop_local_15_V_4_fu_278          |   9|          2|   11|         22|
    |cmprpop_local_15_V_5_fu_282          |   9|          2|   11|         22|
    |cmprpop_local_15_V_6_fu_286          |   9|          2|   11|         22|
    |cmprpop_local_15_V_7_fu_290          |   9|          2|   11|         22|
    |cmprpop_local_15_V_8_fu_294          |   9|          2|   11|         22|
    |cmprpop_local_15_V_9_fu_298          |   9|          2|   11|         22|
    |cmprpop_local_15_V_fu_262            |   9|          2|   11|         22|
    |data_num_0_reg_495                   |   9|          2|    7|         14|
    |data_part_num_0_i23_reg_484          |   9|          2|    6|         12|
    |grp_popcnt_fu_546_x_V                |  21|          4|   16|         64|
    |grp_popcntdata_fu_506_x_V            |  15|          3|   32|         96|
    |grp_popcntdata_fu_511_x_V            |  15|          3|   32|         96|
    |grp_popcntdata_fu_516_x_V            |  15|          3|   32|         96|
    |grp_popcntdata_fu_521_x_V            |  15|          3|   32|         96|
    |grp_popcntdata_fu_526_x_V            |  15|          3|   32|         96|
    |grp_popcntdata_fu_531_x_V            |  15|          3|   32|         96|
    |grp_popcntdata_fu_536_x_V            |  15|          3|   32|         96|
    |m_axi_tancalc_input_V_ARADDR         |  21|          4|   64|        256|
    |m_axi_tancalc_input_V_ARLEN          |  15|          3|   32|         96|
    |real_start                           |   9|          2|    1|          2|
    |tancalc_input_V_blk_n_AR             |   9|          2|    1|          2|
    |tancalc_input_V_blk_n_R              |   9|          2|    1|          2|
    |tancalc_output_line_10_V_V_blk_n     |   9|          2|    1|          2|
    |tancalc_output_line_11_V_V_blk_n     |   9|          2|    1|          2|
    |tancalc_output_line_12_V_V_blk_n     |   9|          2|    1|          2|
    |tancalc_output_line_13_V_V_blk_n     |   9|          2|    1|          2|
    |tancalc_output_line_14_V_V_blk_n     |   9|          2|    1|          2|
    |tancalc_output_line_15_V_V_blk_n     |   9|          2|    1|          2|
    |tancalc_output_line_1_V_V_blk_n      |   9|          2|    1|          2|
    |tancalc_output_line_2_V_V_blk_n      |   9|          2|    1|          2|
    |tancalc_output_line_3_V_V_blk_n      |   9|          2|    1|          2|
    |tancalc_output_line_4_V_V_blk_n      |   9|          2|    1|          2|
    |tancalc_output_line_5_V_V_blk_n      |   9|          2|    1|          2|
    |tancalc_output_line_6_V_V_blk_n      |   9|          2|    1|          2|
    |tancalc_output_line_7_V_V_blk_n      |   9|          2|    1|          2|
    |tancalc_output_line_8_V_V_blk_n      |   9|          2|    1|          2|
    |tancalc_output_line_9_V_V_blk_n      |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 746|        163| 1070|       2569|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |and_ln1355_10_reg_2541                |  32|   0|   32|          0|
    |and_ln1355_11_reg_2546                |  32|   0|   32|          0|
    |and_ln1355_12_reg_2551                |  32|   0|   32|          0|
    |and_ln1355_13_reg_2556                |  32|   0|   32|          0|
    |and_ln1355_14_reg_2561                |  32|   0|   32|          0|
    |and_ln1355_1_reg_2448                 |  32|   0|   32|          0|
    |and_ln1355_2_reg_2453                 |  32|   0|   32|          0|
    |and_ln1355_3_reg_2458                 |  32|   0|   32|          0|
    |and_ln1355_4_reg_2463                 |  32|   0|   32|          0|
    |and_ln1355_5_reg_2468                 |  32|   0|   32|          0|
    |and_ln1355_6_reg_2473                 |  32|   0|   32|          0|
    |and_ln1355_7_reg_2478                 |  32|   0|   32|          0|
    |and_ln1355_8_reg_2531                 |  32|   0|   32|          0|
    |and_ln1355_9_reg_2536                 |  32|   0|   32|          0|
    |and_ln1355_reg_2443                   |  32|   0|   32|          0|
    |ap_CS_fsm                             |  14|   0|   14|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8               |   1|   0|    1|          0|
    |cmpr_chunk_num_0_reg_473              |   3|   0|    3|          0|
    |cmpr_chunk_num_reg_2277               |   3|   0|    3|          0|
    |cmpr_local_15_V_10_fu_238             |  32|   0|   32|          0|
    |cmpr_local_15_V_11_fu_242             |  32|   0|   32|          0|
    |cmpr_local_15_V_12_fu_246             |  32|   0|   32|          0|
    |cmpr_local_15_V_13_fu_250             |  32|   0|   32|          0|
    |cmpr_local_15_V_14_fu_254             |  32|   0|   32|          0|
    |cmpr_local_15_V_15_fu_258             |  32|   0|   32|          0|
    |cmpr_local_15_V_1_fu_202              |  32|   0|   32|          0|
    |cmpr_local_15_V_2_fu_206              |  32|   0|   32|          0|
    |cmpr_local_15_V_3_fu_210              |  32|   0|   32|          0|
    |cmpr_local_15_V_4_fu_214              |  32|   0|   32|          0|
    |cmpr_local_15_V_5_fu_218              |  32|   0|   32|          0|
    |cmpr_local_15_V_6_fu_222              |  32|   0|   32|          0|
    |cmpr_local_15_V_7_fu_226              |  32|   0|   32|          0|
    |cmpr_local_15_V_8_fu_230              |  32|   0|   32|          0|
    |cmpr_local_15_V_9_fu_234              |  32|   0|   32|          0|
    |cmpr_local_15_V_fu_198                |  32|   0|   32|          0|
    |cmprpop_local_15_V_10_fu_302          |  11|   0|   11|          0|
    |cmprpop_local_15_V_11_fu_306          |  11|   0|   11|          0|
    |cmprpop_local_15_V_12_fu_310          |  11|   0|   11|          0|
    |cmprpop_local_15_V_13_fu_314          |  11|   0|   11|          0|
    |cmprpop_local_15_V_14_fu_318          |  11|   0|   11|          0|
    |cmprpop_local_15_V_15_fu_322          |  11|   0|   11|          0|
    |cmprpop_local_15_V_1_fu_266           |  11|   0|   11|          0|
    |cmprpop_local_15_V_2_fu_270           |  11|   0|   11|          0|
    |cmprpop_local_15_V_3_fu_274           |  11|   0|   11|          0|
    |cmprpop_local_15_V_4_fu_278           |  11|   0|   11|          0|
    |cmprpop_local_15_V_5_fu_282           |  11|   0|   11|          0|
    |cmprpop_local_15_V_6_fu_286           |  11|   0|   11|          0|
    |cmprpop_local_15_V_7_fu_290           |  11|   0|   11|          0|
    |cmprpop_local_15_V_8_fu_294           |  11|   0|   11|          0|
    |cmprpop_local_15_V_9_fu_298           |  11|   0|   11|          0|
    |cmprpop_local_15_V_fu_262             |  11|   0|   11|          0|
    |data_num_0_reg_495                    |   7|   0|    7|          0|
    |data_num_reg_2393                     |   7|   0|    7|          0|
    |data_part_num_0_i23_reg_484           |   6|   0|    6|          0|
    |icmp_ln88_reg_2389                    |   1|   0|    1|          0|
    |icmp_ln891_10_reg_2744                |   1|   0|    1|          0|
    |icmp_ln891_11_reg_2749                |   1|   0|    1|          0|
    |icmp_ln891_12_reg_2754                |   1|   0|    1|          0|
    |icmp_ln891_13_reg_2759                |   1|   0|    1|          0|
    |icmp_ln891_14_reg_2764                |   1|   0|    1|          0|
    |icmp_ln891_1_reg_2699                 |   1|   0|    1|          0|
    |icmp_ln891_2_reg_2704                 |   1|   0|    1|          0|
    |icmp_ln891_3_reg_2709                 |   1|   0|    1|          0|
    |icmp_ln891_4_reg_2714                 |   1|   0|    1|          0|
    |icmp_ln891_5_reg_2719                 |   1|   0|    1|          0|
    |icmp_ln891_6_reg_2724                 |   1|   0|    1|          0|
    |icmp_ln891_7_reg_2729                 |   1|   0|    1|          0|
    |icmp_ln891_8_reg_2734                 |   1|   0|    1|          0|
    |icmp_ln891_9_reg_2739                 |   1|   0|    1|          0|
    |icmp_ln891_reg_2694                   |   1|   0|    1|          0|
    |ref_local_0_V_reg_2427                |  32|   0|   32|          0|
    |refpop_local_0_V_1_reg_2438           |   6|   0|    6|          0|
    |reg_641                               |   5|   0|    5|          0|
    |shl_ln90_reg_2398                     |   6|   0|    7|          1|
    |start_once_reg                        |   1|   0|    1|          0|
    |tancalc_input_V_addr_1_read_reg_2415  |  16|   0|   16|          0|
    |tancalc_input_V_addr_1_reg_2403       |  64|   0|   64|          0|
    |tancalc_input_V_addr_2_read_reg_2421  |  16|   0|   16|          0|
    |tancalc_input_V_addr_2_reg_2409       |  64|   0|   64|          0|
    |tancalc_input_V_addr_reg_2282         |  64|   0|   64|          0|
    |temp_V_0_10_reg_2618                  |   6|   0|    6|          0|
    |temp_V_0_10_reg_2618_pp1_iter7_reg    |   6|   0|    6|          0|
    |temp_V_0_11_reg_2624                  |   6|   0|    6|          0|
    |temp_V_0_11_reg_2624_pp1_iter7_reg    |   6|   0|    6|          0|
    |temp_V_0_12_reg_2630                  |   6|   0|    6|          0|
    |temp_V_0_12_reg_2630_pp1_iter7_reg    |   6|   0|    6|          0|
    |temp_V_0_13_reg_2636                  |   6|   0|    6|          0|
    |temp_V_0_13_reg_2636_pp1_iter7_reg    |   6|   0|    6|          0|
    |temp_V_0_14_reg_2642                  |   6|   0|    6|          0|
    |temp_V_0_14_reg_2642_pp1_iter7_reg    |   6|   0|    6|          0|
    |temp_V_0_1_reg_2483                   |   6|   0|    6|          0|
    |temp_V_0_1_reg_2483_pp1_iter6_reg     |   6|   0|    6|          0|
    |temp_V_0_2_reg_2489                   |   6|   0|    6|          0|
    |temp_V_0_2_reg_2489_pp1_iter6_reg     |   6|   0|    6|          0|
    |temp_V_0_3_reg_2495                   |   6|   0|    6|          0|
    |temp_V_0_3_reg_2495_pp1_iter6_reg     |   6|   0|    6|          0|
    |temp_V_0_4_reg_2501                   |   6|   0|    6|          0|
    |temp_V_0_4_reg_2501_pp1_iter6_reg     |   6|   0|    6|          0|
    |temp_V_0_5_reg_2507                   |   6|   0|    6|          0|
    |temp_V_0_5_reg_2507_pp1_iter6_reg     |   6|   0|    6|          0|
    |temp_V_0_6_reg_2513                   |   6|   0|    6|          0|
    |temp_V_0_6_reg_2513_pp1_iter6_reg     |   6|   0|    6|          0|
    |temp_V_0_7_reg_2519                   |   6|   0|    6|          0|
    |temp_V_0_7_reg_2519_pp1_iter6_reg     |   6|   0|    6|          0|
    |temp_V_0_8_reg_2525                   |   6|   0|    6|          0|
    |temp_V_0_8_reg_2525_pp1_iter6_reg     |   6|   0|    6|          0|
    |temp_V_0_9_reg_2606                   |   6|   0|    6|          0|
    |temp_V_0_9_reg_2606_pp1_iter7_reg     |   6|   0|    6|          0|
    |temp_V_0_s_reg_2612                   |   6|   0|    6|          0|
    |temp_V_0_s_reg_2612_pp1_iter7_reg     |   6|   0|    6|          0|
    |temp_input_V_reg_2307                 |  16|   0|   16|          0|
    |trunc_ln26_reg_2297                   |   1|   0|    1|          0|
    |trunc_ln28_1_reg_2301                 |   4|   0|    4|          0|
    |zext_ln215_10_reg_2339                |  11|   0|   12|          1|
    |zext_ln215_13_reg_2344                |  11|   0|   12|          1|
    |zext_ln215_14_reg_2349                |  11|   0|   12|          1|
    |zext_ln215_17_reg_2354                |  11|   0|   12|          1|
    |zext_ln215_18_reg_2359                |  11|   0|   12|          1|
    |zext_ln215_1_reg_2683                 |   6|   0|   12|          6|
    |zext_ln215_21_reg_2364                |  11|   0|   12|          1|
    |zext_ln215_22_reg_2369                |  11|   0|   12|          1|
    |zext_ln215_25_reg_2374                |  11|   0|   12|          1|
    |zext_ln215_26_reg_2379                |  11|   0|   12|          1|
    |zext_ln215_29_reg_2384                |  11|   0|   12|          1|
    |zext_ln215_2_reg_2319                 |  11|   0|   12|          1|
    |zext_ln215_5_reg_2324                 |  11|   0|   12|          1|
    |zext_ln215_6_reg_2329                 |  11|   0|   12|          1|
    |zext_ln215_9_reg_2334                 |  11|   0|   12|          1|
    |zext_ln215_reg_2314                   |  11|   0|   12|          1|
    |zext_ln71_reg_2267                    |  63|   0|   64|          1|
    |refpop_local_0_V_1_reg_2438           |  64|  32|    6|          0|
    |trunc_ln26_reg_2297                   |  64|  32|    1|          0|
    |trunc_ln28_1_reg_2301                 |  64|  32|    4|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |2139|  96| 1981|         23|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+----------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-----------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                             |  in |    1| ap_ctrl_hs |           tancalc          | return value |
|ap_rst                             |  in |    1| ap_ctrl_hs |           tancalc          | return value |
|ap_start                           |  in |    1| ap_ctrl_hs |           tancalc          | return value |
|start_full_n                       |  in |    1| ap_ctrl_hs |           tancalc          | return value |
|ap_done                            | out |    1| ap_ctrl_hs |           tancalc          | return value |
|ap_continue                        |  in |    1| ap_ctrl_hs |           tancalc          | return value |
|ap_idle                            | out |    1| ap_ctrl_hs |           tancalc          | return value |
|ap_ready                           | out |    1| ap_ctrl_hs |           tancalc          | return value |
|start_out                          | out |    1| ap_ctrl_hs |           tancalc          | return value |
|start_write                        | out |    1| ap_ctrl_hs |           tancalc          | return value |
|m_axi_tancalc_input_V_AWVALID      | out |    1|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_AWREADY      |  in |    1|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_AWADDR       | out |   64|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_AWID         | out |    1|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_AWLEN        | out |   32|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_AWSIZE       | out |    3|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_AWBURST      | out |    2|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_AWLOCK       | out |    2|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_AWCACHE      | out |    4|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_AWPROT       | out |    3|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_AWQOS        | out |    4|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_AWREGION     | out |    4|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_AWUSER       | out |    1|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_WVALID       | out |    1|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_WREADY       |  in |    1|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_WDATA        | out |   16|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_WSTRB        | out |    2|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_WLAST        | out |    1|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_WID          | out |    1|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_WUSER        | out |    1|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_ARVALID      | out |    1|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_ARREADY      |  in |    1|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_ARADDR       | out |   64|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_ARID         | out |    1|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_ARLEN        | out |   32|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_ARSIZE       | out |    3|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_ARBURST      | out |    2|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_ARLOCK       | out |    2|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_ARCACHE      | out |    4|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_ARPROT       | out |    3|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_ARQOS        | out |    4|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_ARREGION     | out |    4|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_ARUSER       | out |    1|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_RVALID       |  in |    1|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_RREADY       | out |    1|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_RDATA        |  in |   16|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_RLAST        |  in |    1|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_RID          |  in |    1|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_RUSER        |  in |    1|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_RRESP        |  in |    2|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_BVALID       |  in |    1|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_BREADY       | out |    1|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_BRESP        |  in |    2|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_BID          |  in |    1|    m_axi   |       tancalc_input_V      |    pointer   |
|m_axi_tancalc_input_V_BUSER        |  in |    1|    m_axi   |       tancalc_input_V      |    pointer   |
|tancalc_input_V_offset             |  in |   64|   ap_none  |   tancalc_input_V_offset   |    scalar    |
|tancalc_output_line_1_V_V_din      | out |   10|   ap_fifo  |  tancalc_output_line_1_V_V |    pointer   |
|tancalc_output_line_1_V_V_full_n   |  in |    1|   ap_fifo  |  tancalc_output_line_1_V_V |    pointer   |
|tancalc_output_line_1_V_V_write    | out |    1|   ap_fifo  |  tancalc_output_line_1_V_V |    pointer   |
|tancalc_output_line_2_V_V_din      | out |   10|   ap_fifo  |  tancalc_output_line_2_V_V |    pointer   |
|tancalc_output_line_2_V_V_full_n   |  in |    1|   ap_fifo  |  tancalc_output_line_2_V_V |    pointer   |
|tancalc_output_line_2_V_V_write    | out |    1|   ap_fifo  |  tancalc_output_line_2_V_V |    pointer   |
|tancalc_output_line_3_V_V_din      | out |   10|   ap_fifo  |  tancalc_output_line_3_V_V |    pointer   |
|tancalc_output_line_3_V_V_full_n   |  in |    1|   ap_fifo  |  tancalc_output_line_3_V_V |    pointer   |
|tancalc_output_line_3_V_V_write    | out |    1|   ap_fifo  |  tancalc_output_line_3_V_V |    pointer   |
|tancalc_output_line_4_V_V_din      | out |   10|   ap_fifo  |  tancalc_output_line_4_V_V |    pointer   |
|tancalc_output_line_4_V_V_full_n   |  in |    1|   ap_fifo  |  tancalc_output_line_4_V_V |    pointer   |
|tancalc_output_line_4_V_V_write    | out |    1|   ap_fifo  |  tancalc_output_line_4_V_V |    pointer   |
|tancalc_output_line_5_V_V_din      | out |   10|   ap_fifo  |  tancalc_output_line_5_V_V |    pointer   |
|tancalc_output_line_5_V_V_full_n   |  in |    1|   ap_fifo  |  tancalc_output_line_5_V_V |    pointer   |
|tancalc_output_line_5_V_V_write    | out |    1|   ap_fifo  |  tancalc_output_line_5_V_V |    pointer   |
|tancalc_output_line_6_V_V_din      | out |   10|   ap_fifo  |  tancalc_output_line_6_V_V |    pointer   |
|tancalc_output_line_6_V_V_full_n   |  in |    1|   ap_fifo  |  tancalc_output_line_6_V_V |    pointer   |
|tancalc_output_line_6_V_V_write    | out |    1|   ap_fifo  |  tancalc_output_line_6_V_V |    pointer   |
|tancalc_output_line_7_V_V_din      | out |   10|   ap_fifo  |  tancalc_output_line_7_V_V |    pointer   |
|tancalc_output_line_7_V_V_full_n   |  in |    1|   ap_fifo  |  tancalc_output_line_7_V_V |    pointer   |
|tancalc_output_line_7_V_V_write    | out |    1|   ap_fifo  |  tancalc_output_line_7_V_V |    pointer   |
|tancalc_output_line_8_V_V_din      | out |   10|   ap_fifo  |  tancalc_output_line_8_V_V |    pointer   |
|tancalc_output_line_8_V_V_full_n   |  in |    1|   ap_fifo  |  tancalc_output_line_8_V_V |    pointer   |
|tancalc_output_line_8_V_V_write    | out |    1|   ap_fifo  |  tancalc_output_line_8_V_V |    pointer   |
|tancalc_output_line_9_V_V_din      | out |   10|   ap_fifo  |  tancalc_output_line_9_V_V |    pointer   |
|tancalc_output_line_9_V_V_full_n   |  in |    1|   ap_fifo  |  tancalc_output_line_9_V_V |    pointer   |
|tancalc_output_line_9_V_V_write    | out |    1|   ap_fifo  |  tancalc_output_line_9_V_V |    pointer   |
|tancalc_output_line_10_V_V_din     | out |   10|   ap_fifo  | tancalc_output_line_10_V_V |    pointer   |
|tancalc_output_line_10_V_V_full_n  |  in |    1|   ap_fifo  | tancalc_output_line_10_V_V |    pointer   |
|tancalc_output_line_10_V_V_write   | out |    1|   ap_fifo  | tancalc_output_line_10_V_V |    pointer   |
|tancalc_output_line_11_V_V_din     | out |   10|   ap_fifo  | tancalc_output_line_11_V_V |    pointer   |
|tancalc_output_line_11_V_V_full_n  |  in |    1|   ap_fifo  | tancalc_output_line_11_V_V |    pointer   |
|tancalc_output_line_11_V_V_write   | out |    1|   ap_fifo  | tancalc_output_line_11_V_V |    pointer   |
|tancalc_output_line_12_V_V_din     | out |   10|   ap_fifo  | tancalc_output_line_12_V_V |    pointer   |
|tancalc_output_line_12_V_V_full_n  |  in |    1|   ap_fifo  | tancalc_output_line_12_V_V |    pointer   |
|tancalc_output_line_12_V_V_write   | out |    1|   ap_fifo  | tancalc_output_line_12_V_V |    pointer   |
|tancalc_output_line_13_V_V_din     | out |   10|   ap_fifo  | tancalc_output_line_13_V_V |    pointer   |
|tancalc_output_line_13_V_V_full_n  |  in |    1|   ap_fifo  | tancalc_output_line_13_V_V |    pointer   |
|tancalc_output_line_13_V_V_write   | out |    1|   ap_fifo  | tancalc_output_line_13_V_V |    pointer   |
|tancalc_output_line_14_V_V_din     | out |   10|   ap_fifo  | tancalc_output_line_14_V_V |    pointer   |
|tancalc_output_line_14_V_V_full_n  |  in |    1|   ap_fifo  | tancalc_output_line_14_V_V |    pointer   |
|tancalc_output_line_14_V_V_write   | out |    1|   ap_fifo  | tancalc_output_line_14_V_V |    pointer   |
|tancalc_output_line_15_V_V_din     | out |   10|   ap_fifo  | tancalc_output_line_15_V_V |    pointer   |
|tancalc_output_line_15_V_V_full_n  |  in |    1|   ap_fifo  | tancalc_output_line_15_V_V |    pointer   |
|tancalc_output_line_15_V_V_write   | out |    1|   ap_fifo  | tancalc_output_line_15_V_V |    pointer   |
+-----------------------------------+-----+-----+------------+----------------------------+--------------+

