{
    "code": "```verilog\nmodule TopModule(\n    input [7:0] code,\n    output reg [3:0] out,\n    output reg valid\n);\n\nalways @(*) begin\n    case (code)\n        8'h45: begin\n            out = 4'b0000; // Key '0'\n            valid = 1'b1;\n        end\n        8'h16: begin\n            out = 4'b0001; // Key '1'\n            valid = 1'b1;\n        end\n        8'h1e: begin\n            out = 4'b0010; // Key '2'\n            valid = 1'b1;\n        end\n        8'h26: begin\n            out = 4'b0011; // Key '3'\n            valid = 1'b1;\n        end\n        8'h25: begin\n            out = 4'b0100; // Key '4'\n            valid = 1'b1;\n        end\n        8'h2e: begin\n            out = 4'b0101; // Key '5'\n            valid = 1'b1;\n        end\n        8'h36: begin\n            out = 4'b0110; // Key '6'\n            valid = 1'b1;\n        end\n        8'h3d: begin\n            out = 4'b0111; // Key '7'\n            valid = 1'b1;\n        end\n        8'h3e: begin\n            out = 4'b1000; // Key '8'\n            valid = 1'b1;\n        end\n        8'h46: begin\n            out = 4'b1001; // Key '9'\n            valid = 1'b1;\n        end\n        default: begin\n            out = 4'b0000;\n            valid = 1'b0;\n        end\n    endcase\nend\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}