<!doctype html><html lang=en><head><meta charset=utf-8><meta name=description content="Instructions An example using the ARM ISA  [!The datapaths shown below are examples given a single cycle datapath]
 Register Type All data values are located in registers"><title>Instructions</title><meta name=viewport content="width=device-width,initial-scale=1"><link rel="shortcut icon" type=image/png href=https://www.brendanang.dev//icon.png><link href=https://www.brendanang.dev/styles.c6adaa3b473914a38283f492dfdbcb76.min.css rel=stylesheet><link href=https://www.brendanang.dev/styles/_light_syntax.86a48a52faebeaaf42158b72922b1c90.min.css rel=stylesheet id=theme-link><script src=https://www.brendanang.dev/js/darkmode.f4d43c22d05773345705b5a308888af6.min.js></script>
<script src=https://www.brendanang.dev/js/util.fa8e74b4065b97e6980a72cc472e436f.min.js></script>
<link rel=stylesheet href=https://cdn.jsdelivr.net/npm/katex@0.15.1/dist/katex.min.css integrity=sha384-R4558gYOUz8mP9YWpZJjofhk+zx0AS11p36HnD2ZKj/6JR5z27gSSULCNHIRReVs crossorigin=anonymous><script defer src=https://cdn.jsdelivr.net/npm/katex@0.15.1/dist/katex.min.js integrity=sha384-z1fJDqw8ZApjGO3/unPWUPsIymfsJmyrDVWC8Tv/a1HeOtGmkwNd/7xUS0Xcnvsx crossorigin=anonymous></script>
<script defer src=https://cdn.jsdelivr.net/npm/katex@0.15.1/dist/contrib/auto-render.min.js integrity=sha384-+XBljXPPiv+OzfbB3cVmLHf4hdUFHlWNZN5spNQ7rmHTXpd7WvJum6fIACpNNfIR crossorigin=anonymous></script>
<script defer src=https://cdn.jsdelivr.net/npm/katex@0.16.2/dist/contrib/copy-tex.min.js integrity=sha384-ww/583aHhxWkz5DEVn6OKtNiIaLi2iBRNZXfJRiY1Ai7tnJ9UXpEsyvOITVpTl4A crossorigin=anonymous></script>
<script type=module>
      import mermaid from 'https://unpkg.com/mermaid@9/dist/mermaid.esm.min.mjs';
      mermaid.initialize({ startOnLoad: true });
    </script><script src=https://unpkg.com/@floating-ui/core@0.7.3></script>
<script src=https://unpkg.com/@floating-ui/dom@0.5.4></script>
<script src=https://www.brendanang.dev/js/popover.9b72b70bd35617d0635e9d15463662b2.min.js></script>
<script src=https://www.brendanang.dev/js/code-title.b35124ad8db0ba37162b886afb711cbc.min.js></script>
<script src=https://www.brendanang.dev/js/clipboard.c20857734e53a3fb733b7443879efa61.min.js></script>
<script src=https://www.brendanang.dev/js/callouts.7723cac461d613d118ee8bb8216b9838.min.js></script>
<script>const SEARCH_ENABLED=!1,PRODUCTION=!0,BASE_URL="https://www.brendanang.dev/",fetchData=Promise.all([fetch("https://www.brendanang.dev/indices/linkIndex.766f6378416d06929f0850ebe8548419.min.json").then(e=>e.json()).then(e=>({index:e.index,links:e.links})),fetch("https://www.brendanang.dev/indices/contentIndex.2ef04b81ecf316e06ecb73f191794004.min.json").then(e=>e.json())]).then(([{index:e,links:t},n])=>({index:e,links:t,content:n})),render=()=>{const e=new URL(BASE_URL),t=e.pathname,n=window.location.pathname,s=t==n;addCopyButtons(),addTitleToCodeBlocks(),addCollapsibleCallouts(),initPopover("https://www.brendanang.dev",!0,!0);const o=document.getElementById("footer");if(o){const e=document.getElementById("graph-container");if(!e)return requestAnimationFrame(render);e.textContent="";const t=s&&!0;drawGraph("https://www.brendanang.dev",t,[{"/moc":"#4388cc"}],t?{centerForce:1,depth:-1,enableDrag:!0,enableLegend:!1,enableZoom:!0,fontSize:.5,linkDistance:1,opacityScale:3,repelForce:1,scale:1.4}:{centerForce:1,depth:1,enableDrag:!0,enableLegend:!1,enableZoom:!0,fontSize:.6,linkDistance:1,opacityScale:3,repelForce:2,scale:1.2})}var i=document.getElementsByClassName("mermaid");i.length>0&&import("https://unpkg.com/mermaid@9/dist/mermaid.esm.min.mjs").then(e=>{e.default.init()})},init=(e=document)=>{addCopyButtons(),addTitleToCodeBlocks(),renderMathInElement(e.body,{delimiters:[{left:"$$",right:"$$",display:!0},{left:"$",right:"$",display:!1}],macros:{'â€™':"'"},throwOnError:!1})}</script><script type=module>
    import { attachSPARouting } from "https:\/\/www.brendanang.dev\/js\/router.9d4974281069e9ebb189f642ae1e3ca2.min.js"
    attachSPARouting(init, render)
  </script></head><body><div id=search-container><div id=search-space><input autocomplete=off id=search-bar name=search type=text aria-label=Search placeholder="Search for something..."><div id=results-container></div></div></div><script src=https://cdn.jsdelivr.net/npm/flexsearch@0.7.21/dist/flexsearch.bundle.js integrity="sha256-i3A0NZGkhsKjVMzFxv3ksk0DZh3aXqu0l49Bbh0MdjE=" crossorigin=anonymous defer></script>
<script defer src=https://www.brendanang.dev/js/full-text-search.51f0b1753e9b30839d053f8a98cc20d1.min.js></script><div class=singlePage><header><h1 id=page-title><a href=https://www.brendanang.dev/>Brendan Ang</a></h1><div class=spacer></div><div id=search-icon><p>Search</p><svg tabindex="0" aria-labelledby="title desc" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 19.9 19.7"><title id="title">Search Icon</title><desc id="desc">Icon to open search</desc><g class="search-path" fill="none"><path stroke-linecap="square" d="M18.5 18.3l-5.4-5.4"/><circle cx="8" cy="8" r="7"/></g></svg></div><div class=darkmode><input class=toggle id=darkmode-toggle type=checkbox tabindex=-1>
<label id=toggle-label-light for=darkmode-toggle tabindex=-1><svg xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" id="dayIcon" viewBox="0 0 35 35" style="enable-background:new 0 0 35 35"><title>Light Mode</title><path d="M6 17.5C6 16.672 5.328 16 4.5 16h-3C.672 16 0 16.672.0 17.5S.672 19 1.5 19h3C5.328 19 6 18.328 6 17.5zM7.5 26c-.414.0-.789.168-1.061.439l-2 2C4.168 28.711 4 29.086 4 29.5 4 30.328 4.671 31 5.5 31c.414.0.789-.168 1.06-.44l2-2C8.832 28.289 9 27.914 9 27.5 9 26.672 8.329 26 7.5 26zm10-20C18.329 6 19 5.328 19 4.5v-3C19 .672 18.329.0 17.5.0S16 .672 16 1.5v3C16 5.328 16.671 6 17.5 6zm10 3c.414.0.789-.168 1.06-.439l2-2C30.832 6.289 31 5.914 31 5.5 31 4.672 30.329 4 29.5 4c-.414.0-.789.168-1.061.44l-2 2C26.168 6.711 26 7.086 26 7.5 26 8.328 26.671 9 27.5 9zM6.439 8.561C6.711 8.832 7.086 9 7.5 9 8.328 9 9 8.328 9 7.5c0-.414-.168-.789-.439-1.061l-2-2C6.289 4.168 5.914 4 5.5 4 4.672 4 4 4.672 4 5.5c0 .414.168.789.439 1.06l2 2.001zM33.5 16h-3c-.828.0-1.5.672-1.5 1.5s.672 1.5 1.5 1.5h3c.828.0 1.5-.672 1.5-1.5S34.328 16 33.5 16zM28.561 26.439C28.289 26.168 27.914 26 27.5 26c-.828.0-1.5.672-1.5 1.5.0.414.168.789.439 1.06l2 2C28.711 30.832 29.086 31 29.5 31c.828.0 1.5-.672 1.5-1.5.0-.414-.168-.789-.439-1.061l-2-2zM17.5 29c-.829.0-1.5.672-1.5 1.5v3c0 .828.671 1.5 1.5 1.5s1.5-.672 1.5-1.5v-3C19 29.672 18.329 29 17.5 29zm0-22C11.71 7 7 11.71 7 17.5S11.71 28 17.5 28 28 23.29 28 17.5 23.29 7 17.5 7zm0 18c-4.136.0-7.5-3.364-7.5-7.5s3.364-7.5 7.5-7.5 7.5 3.364 7.5 7.5S21.636 25 17.5 25z"/></svg></label><label id=toggle-label-dark for=darkmode-toggle tabindex=-1><svg xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" id="nightIcon" viewBox="0 0 100 100" style="enable-background='new 0 0 100 100'"><title>Dark Mode</title><path d="M96.76 66.458c-.853-.852-2.15-1.064-3.23-.534-6.063 2.991-12.858 4.571-19.655 4.571C62.022 70.495 50.88 65.88 42.5 57.5 29.043 44.043 25.658 23.536 34.076 6.47c.532-1.08.318-2.379-.534-3.23-.851-.852-2.15-1.064-3.23-.534-4.918 2.427-9.375 5.619-13.246 9.491-9.447 9.447-14.65 22.008-14.65 35.369.0 13.36 5.203 25.921 14.65 35.368s22.008 14.65 35.368 14.65c13.361.0 25.921-5.203 35.369-14.65 3.872-3.871 7.064-8.328 9.491-13.246C97.826 68.608 97.611 67.309 96.76 66.458z"/></svg></label></div></header><article><h1>Instructions</h1><p class=meta>Last updated
Nov 8, 2022
<a href=https://github.com/bbawj/site/Notes/Instructions.md rel=noopener>Edit Source</a></p><ul class=tags><li><a href=https://www.brendanang.dev/tags/question/>Question</a></li></ul><aside class=mainTOC><details><summary>Table of Contents</summary><nav id=TableOfContents><ol><li><a href=#register-type>Register Type</a><ol><li><a href=#datapath>Datapath</a></li></ol></li><li><a href=#data-transfer-type>Data transfer type</a><ol><li><a href=#datapath-1>Datapath</a></li></ol></li><li><a href=#immediate-type>Immediate type</a><ol><li><a href=#datapath-2>Datapath</a></li></ol></li><li><a href=#conditional-branch-type>Conditional Branch type</a><ol><li><a href=#datapath-3>Datapath</a></li></ol></li><li><a href=#unconditional-branch-type>Unconditional Branch type</a></li><li><a href=#combine-all-types-into-a-single-datapath>Combine all types into a single datapath</a><ol><li><a href=#r-type>R-Type</a></li><li><a href=#i-type>I-Type</a></li><li><a href=#load>Load</a></li><li><a href=#store>Store</a></li><li><a href=#conditional-branch>Conditional Branch</a></li><li><a href=#unconditional-branch>Unconditional Branch</a></li></ol></li><li><a href=#practice-problems>Practice Problems</a></li></ol></nav></details></aside><a href=#instructions><h1 id=instructions><span class=hanchor arialabel=Anchor># </span>Instructions</h1></a><p>An example using the ARM ISA
<img src=https://i.imgur.com/fTodwdd.png width=auto alt></p><blockquote class="[!the datapaths shown below are examples given a single cycle datapath]-callout"><p>[!The datapaths shown below are examples given a single cycle datapath]</p></blockquote><a href=#register-type><h2 id=register-type><span class=hanchor arialabel=Anchor># </span>Register Type</h2></a><p>All data values are located in registers<br>Addressing Mode: <strong>register addressing mode</strong>
<img src=https://i.imgur.com/dGc0feL.png width=auto alt>
Rm: First source register
Rn: Second source register
Rd: Destination register
shamt: Shift amount for use in shift operations</p><a href=#datapath><h3 id=datapath><span class=hanchor arialabel=Anchor># </span>Datapath</h3></a><p><img src=https://i.imgur.com/Ce5IY8W.png width=auto alt></p><a href=#data-transfer-type><h2 id=data-transfer-type><span class=hanchor arialabel=Anchor># </span>Data transfer type</h2></a><p>Addressing Mode: <strong>Base/Displacement addressing</strong>
<img src=https://i.imgur.com/k1DenbQ.png width=auto alt></p><a href=#datapath-1><h3 id=datapath-1><span class=hanchor arialabel=Anchor># </span>Datapath</h3></a><p>LDUR</p><ol><li>Rn contains the information about WHERE the data in memory is</li><li>Offset Rn by address value to get the memory address</li><li>Store the data from this memory address into Rt
STUR</li><li>Rn register contains the information about WHERE to store the data</li><li>Offset the information in Rn by the address value (22 + 64) = 90, to get the destination memory address</li><li>Store the data inside Rt into this offset value
<img src=https://i.imgur.com/MPo89Vv.png width=auto alt></li></ol><blockquote class="[!we can utilize a set of extra multiplexers to reuse components for both types]-callout"><p>[!We can utilize a set of extra multiplexers to reuse components for both types]</p></blockquote><p><img src=https://i.imgur.com/POeSnMZ.png width=auto alt></p><a href=#immediate-type><h2 id=immediate-type><span class=hanchor arialabel=Anchor># </span>Immediate type</h2></a><p>Addressing mode: Immediate addressing
<img src=https://i.imgur.com/XBcUWz2.png width=auto alt></p><a href=#datapath-2><h3 id=datapath-2><span class=hanchor arialabel=Anchor># </span>Datapath</h3></a><p><img src=https://i.imgur.com/m6rHt3u.png width=auto alt></p><a href=#conditional-branch-type><h2 id=conditional-branch-type><span class=hanchor arialabel=Anchor># </span>Conditional Branch type</h2></a><p>PC relative addressing mode
<img src=https://i.imgur.com/cL7BQNZ.png width=auto alt></p><a href=#datapath-3><h3 id=datapath-3><span class=hanchor arialabel=Anchor># </span>Datapath</h3></a><p><img src=https://i.imgur.com/e3nbpwz.png width=auto alt></p><a href=#whats-with-the-shift-left-by-2-question><h4 id=whats-with-the-shift-left-by-2-question><span class=hanchor arialabel=Anchor># </span>What&rsquo;s with the shift left by 2? #question</h4></a><p>Each instruction word is 32 bits (4 bytes) long. If we want to move by 2 instructions, we need to move 8 bytes. Thus, left shift by 2 to multiple the address by 4 to navigate the correct number of bytes.</p><a href=#unconditional-branch-type><h2 id=unconditional-branch-type><span class=hanchor arialabel=Anchor># </span>Unconditional Branch type</h2></a><p>Addressing mode: PC relative addressing
<img src=https://i.imgur.com/clXQze5.png width=auto alt></p><a href=#combine-all-types-into-a-single-datapath><h2 id=combine-all-types-into-a-single-datapath><span class=hanchor arialabel=Anchor># </span>Combine all types into a single datapath</h2></a><a href=#r-type><h3 id=r-type><span class=hanchor arialabel=Anchor># </span>R-Type</h3></a><p><img src=https://i.imgur.com/Wmjc1KN.png width=auto alt>
Critical path:</p><div class=mermaid>graph LR;
A(Reg2Loc Mux) --> T("2 x REG(read)") --> C(ALUSrc Mux) --> ALU --> E("Mem2Reg Mux") --> F("REG(write)")</div><p>Notes:</p><ul><li>Reg2Loc (0) used to select Rm as a source register</li><li>ALUSrc (0) to select register data rather than sign-extended address</li><li>Mem2Reg (0) to select data from ALU rather than memory</li></ul><a href=#i-type><h3 id=i-type><span class=hanchor arialabel=Anchor># </span>I-Type</h3></a><p><img src=https://i.imgur.com/MGZnj1s.png width=auto alt>
Critical path:</p><div class=mermaid>graph LR;
A("REG(read)") --> T(Zero Extend) --> C(ALUSrc Mux) --> ALU --> E("Mem2Reg Mux") --> F("REG(write)")</div><ul><li>Immediate address is zero extended and hence there is no delay here</li></ul><a href=#load><h3 id=load><span class=hanchor arialabel=Anchor># </span>Load</h3></a><p><img src=https://i.imgur.com/yaQJzIZ.png width=auto alt>
Critical path:</p><div class=mermaid>graph LR;
A("REG(read)") --> C(ALUSrc Mux) --> ALU --> T(D-MEM)--> E("Mem2Reg Mux") --> F("REG(write)")</div><p>Notes:</p><ul><li>Reg2Loc not used as only Rn is used</li><li>ALUSrc (1) to select sign-extended address</li><li>Mem2Reg (1) to select data from memory</li></ul><a href=#store><h3 id=store><span class=hanchor arialabel=Anchor># </span>Store</h3></a><p><img src=https://i.imgur.com/HUHMwJN.png width=auto alt></p><div class=mermaid>graph LR;
A("REG(read)") --> C(ALUSrc Mux) --> ALU --> T(D-MEM)</div><ul><li>Reg2Loc used to select Rt as the read register 2. Rt data is passed into the D-MEM and not used by the ALU. Hence, the RegFile + Reg2Loc Mux delay is overshadowed by the ALU.</li></ul><a href=#conditional-branch><h3 id=conditional-branch><span class=hanchor arialabel=Anchor># </span>Conditional Branch</h3></a><p><img src=https://i.imgur.com/PLmtZJS.png width=auto alt>
Critical path:</p><div class=mermaid>graph LR;
T(Reg2Loc Mux)--> A("REG(read)")--> C(ALUSrc Mux) --> ALU --> E(Branch MUX) -->AND-->OR-->F(PCin/out)</div><p>Notes:</p><ul><li>Reg2Loc (1) to read Rt</li><li>ALUSrc (0) to use data from register rather than address</li><li>Zero-flag in AND-gate together with Branch-flag to select address to add for branching rather than default +4 to load into PC</li></ul><a href=#unconditional-branch><h3 id=unconditional-branch><span class=hanchor arialabel=Anchor># </span>Unconditional Branch</h3></a><p><img src=https://i.imgur.com/FZM5SNF.png width=auto alt>
Critical path:</p><div class=mermaid>graph LR;
T(Sign Extend)--> A(Shift left)--> C(ADD)-->E(Branch MUX)-->F(PCin/out)</div><p>Notes:</p><ul><li>Additional OR-gate to always select the address for branching</li></ul><a href=#practice-problems><h2 id=practice-problems><span class=hanchor arialabel=Anchor># </span>Practice Problems</h2></a><p><img src=https://i.imgur.com/YdSUUkp.png width=auto alt>
i. All instructions
ii. All instructions
iii. All except unconditional branch instructions
iv. ALU instructions, Load/Store instructions and Conditional Branch. <em>Why unconditional branch don&rsquo;t need?</em>
v. Load/Store instructions
<img src=https://i.imgur.com/fyYJqgz.png width=auto alt>
PC++, PCin -> PCout and I-MEM is used for all datapaths
Propagation delay is the time delay for the signal to reach its destination.
Some signals are sent out in parallel (e.g. PC++) and the delay there is overshadowed by the overall delay by main logic.
i.
Reg2Loc Mux -> 2 x REG(read) -> ALUSrc Mux -> ALU -> Mem2Reg Mux -> REG(write)
2 Reg read signals are done in parallel.
$500+50+200+50+2000+50+200=3050ps$
ii.
REG(read) -> Zero Extend -> ALUSrc Mux -> ALU -> Mem2Reg Mux -> REG(write)
The delay from ALUSrcMux is overshadowed by the REG(R)
$500+200+2000+200+50=2950ps$
iii.
REG(read) -> ALUSrc Mux -> ALU -> D-MEM -> Mem2Reg Mux -> REG(write)
ALUSrc MUX delay is overshadowed by the delay in REG(read)
<img src=https://www.brendanang.dev//Excalidraw/Drawing%202022-08-29%2015.35.16.excalidraw.md width=auto alt="Drawing 2022-08-29 15.35.16.excalidraw">
$500+200+2000+2000+50+200=4950$
iv.
STUR is LDUR but without the Mem2Reg Mux and REG write
$4950-200-50=4750ps$
v.
Reg2Loc Mux -> REG(read) -> ALUSrc Mux -> ALU -> BranchMUX -> PCin/out
$500+50+200+50+2000+50+100=2950$
vi.
Sign extend -> Shift -> Add -> BranchMUX -> PCin/out
$500+25+0+1500+50+100=2175$
<img src=https://i.imgur.com/cdmzkTj.png width=auto alt>
i.
Minimum clock period must allow types of instructions to complete without that clock period.
Hence the minimum clock period is the time needed to complete the longest instruction: 4950ps
ii.
Minimum clock period of a specific cycle must allow the longest stage to complete. Hence, the longest stage is EX or MA which has 2000ps.</p></article><hr><div class=page-end id=footer><div class=backlinks-container><h3>Backlinks</h3><ul class=backlinks><li><a href=/Notes/Datapath-and-Control-Design/ data-ctx=Instructions data-src=/Notes/Datapath-and-Control-Design class=internal-link>Datapath and Control Design</a></li><li><a href=/Notes/Instruction-Set-Architecture/ data-ctx=Instructions data-src=/Notes/Instruction-Set-Architecture class=internal-link>Instruction Set Architecture</a></li></ul></div><div><script src=https://cdn.jsdelivr.net/npm/d3@6.7.0/dist/d3.min.js integrity="sha256-+7jaYCp29O1JusNWHaYtgUn6EhuP0VaFuswhNV06MyI=" crossorigin=anonymous></script><h3>Interactive Graph</h3><div id=graph-container></div><style>:root{--g-node:var(--secondary);--g-node-active:var(--primary);--g-node-inactive:var(--visited);--g-link:var(--outlinegray);--g-link-active:#5a7282}</style><script src=https://www.brendanang.dev/js/graph.abd4bc2af3869a96524d7d23b76152c7.js></script></div></div><div id=contact_buttons><footer><p>Made by Brendan Ang using <a href=https://github.com/jackyzha0/quartz>Quartz</a>, Â© 2023</p><ul><li><a href=https://www.brendanang.dev/>Home</a></li><li><a href=https://github.com/bbawj>Github</a></li></ul></footer></div></div></body></html>