#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002ac9d4dfc30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002ac9d4bd780 .scope module, "ripple_carry_adder_tb" "ripple_carry_adder_tb" 3 4;
 .timescale -12 -12;
P_000002ac9d4d99c0 .param/l "W" 0 3 6, +C4<00000000000000000000000000001000>;
v000002ac9d53f150_0 .var "A_i", 7 0;
v000002ac9d542e30_0 .var "B_i", 7 0;
v000002ac9d543150_0 .var "CLK_i", 0 0;
v000002ac9d542f70_0 .net "C_o", 0 0, v000002ac9d53f330_0;  1 drivers
v000002ac9d542ed0_0 .var "P_i", 0 0;
v000002ac9d544730_0 .var "RST_N_I", 0 0;
v000002ac9d542a70_0 .net "S_o", 7 0, v000002ac9d53f3d0_0;  1 drivers
v000002ac9d543650_0 .net "full_add", 8 0, L_000002ac9d544ee0;  1 drivers
S_000002ac9d4bd910 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 40, 3 40 0, S_000002ac9d4bd780;
 .timescale -12 -12;
v000002ac9d4d0010_0 .var/2s "i", 31 0;
S_000002ac9d5b64e0 .scope module, "UUT" "ripple_carry_adder" 3 22, 4 2 0, S_000002ac9d4bd780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "carry_in";
    .port_info 1 /INPUT 8 "A";
    .port_info 2 /INPUT 8 "B";
    .port_info 3 /INPUT 1 "CLK_i";
    .port_info 4 /INPUT 1 "RST_N_I";
    .port_info 5 /OUTPUT 8 "S";
    .port_info 6 /OUTPUT 1 "carry_out";
    .port_info 7 /OUTPUT 9 "full_add";
P_000002ac9d4d9f40 .param/l "W" 0 4 4, +C4<00000000000000000000000000001000>;
v000002ac9d53f5b0_0 .net "A", 7 0, v000002ac9d53f150_0;  1 drivers
v000002ac9d53f790_0 .var "A_ff", 7 0;
v000002ac9d53fb50_0 .net "A_ff_w", 7 0, v000002ac9d53f790_0;  1 drivers
v000002ac9d540a50_0 .net "B", 7 0, v000002ac9d542e30_0;  1 drivers
v000002ac9d540190_0 .var "B_ff", 7 0;
v000002ac9d53fdd0_0 .net "B_ff_w", 7 0, v000002ac9d540190_0;  1 drivers
v000002ac9d53ffb0_0 .net "CLK_i", 0 0, v000002ac9d543150_0;  1 drivers
v000002ac9d53f330_0 .var "C_ff", 0 0;
v000002ac9d540690_0 .var "P_ff", 0 0;
v000002ac9d5409b0_0 .net "RST_N_I", 0 0, v000002ac9d544730_0;  1 drivers
v000002ac9d540230_0 .net "S", 7 0, v000002ac9d53f3d0_0;  alias, 1 drivers
v000002ac9d53f3d0_0 .var "S_ff", 7 0;
v000002ac9d5404b0_0 .net "S_ff_w", 7 0, L_000002ac9d5462e0;  1 drivers
v000002ac9d53f6f0_0 .net *"_ivl_61", 0 0, v000002ac9d540690_0;  1 drivers
v000002ac9d540af0_0 .net "carry", 8 0, L_000002ac9d546380;  1 drivers
v000002ac9d53f0b0_0 .net "carry_in", 0 0, v000002ac9d542ed0_0;  1 drivers
v000002ac9d540cd0_0 .net "carry_out", 0 0, v000002ac9d53f330_0;  alias, 1 drivers
v000002ac9d53f010_0 .net "full_add", 8 0, L_000002ac9d544ee0;  alias, 1 drivers
E_000002ac9d4d9a80/0 .event negedge, v000002ac9d5409b0_0;
E_000002ac9d4d9a80/1 .event posedge, v000002ac9d53ffb0_0;
E_000002ac9d4d9a80 .event/or E_000002ac9d4d9a80/0, E_000002ac9d4d9a80/1;
L_000002ac9d544690 .part v000002ac9d53f790_0, 0, 1;
L_000002ac9d5447d0 .part v000002ac9d540190_0, 0, 1;
L_000002ac9d543010 .part L_000002ac9d546380, 0, 1;
L_000002ac9d544410 .part v000002ac9d53f790_0, 1, 1;
L_000002ac9d543830 .part v000002ac9d540190_0, 1, 1;
L_000002ac9d542bb0 .part L_000002ac9d546380, 1, 1;
L_000002ac9d542b10 .part v000002ac9d53f790_0, 2, 1;
L_000002ac9d542c50 .part v000002ac9d540190_0, 2, 1;
L_000002ac9d542cf0 .part L_000002ac9d546380, 2, 1;
L_000002ac9d543d30 .part v000002ac9d53f790_0, 3, 1;
L_000002ac9d543dd0 .part v000002ac9d540190_0, 3, 1;
L_000002ac9d543e70 .part L_000002ac9d546380, 3, 1;
L_000002ac9d544a80 .part v000002ac9d53f790_0, 4, 1;
L_000002ac9d544e40 .part v000002ac9d540190_0, 4, 1;
L_000002ac9d546240 .part L_000002ac9d546380, 4, 1;
L_000002ac9d544940 .part v000002ac9d53f790_0, 5, 1;
L_000002ac9d545020 .part v000002ac9d540190_0, 5, 1;
L_000002ac9d545340 .part L_000002ac9d546380, 5, 1;
L_000002ac9d546060 .part v000002ac9d53f790_0, 6, 1;
L_000002ac9d545b60 .part v000002ac9d540190_0, 6, 1;
L_000002ac9d545520 .part L_000002ac9d546380, 6, 1;
L_000002ac9d5452a0 .part v000002ac9d53f790_0, 7, 1;
L_000002ac9d545660 .part v000002ac9d540190_0, 7, 1;
L_000002ac9d546100 .part L_000002ac9d546380, 7, 1;
LS_000002ac9d5462e0_0_0 .concat8 [ 1 1 1 1], L_000002ac9d544190, L_000002ac9d5436f0, L_000002ac9d5429d0, L_000002ac9d543ab0;
LS_000002ac9d5462e0_0_4 .concat8 [ 1 1 1 1], L_000002ac9d544050, L_000002ac9d5466a0, L_000002ac9d545fc0, L_000002ac9d544bc0;
L_000002ac9d5462e0 .concat8 [ 4 4 0 0], LS_000002ac9d5462e0_0_0, LS_000002ac9d5462e0_0_4;
LS_000002ac9d546380_0_0 .concat8 [ 1 1 1 1], v000002ac9d540690_0, L_000002ac9d543970, L_000002ac9d5430b0, L_000002ac9d543470;
LS_000002ac9d546380_0_4 .concat8 [ 1 1 1 1], L_000002ac9d5438d0, L_000002ac9d543fb0, L_000002ac9d5461a0, L_000002ac9d545ca0;
LS_000002ac9d546380_0_8 .concat8 [ 1 0 0 0], L_000002ac9d544b20;
L_000002ac9d546380 .concat8 [ 4 4 1 0], LS_000002ac9d546380_0_0, LS_000002ac9d546380_0_4, LS_000002ac9d546380_0_8;
L_000002ac9d544ee0 .concat [ 8 1 0 0], v000002ac9d53f3d0_0, v000002ac9d53f330_0;
S_000002ac9d5b6670 .scope generate, "stage[0]" "stage[0]" 4 52, 4 52 0, S_000002ac9d5b64e0;
 .timescale 0 0;
P_000002ac9d4d9a40 .param/l "i" 0 4 52, +C4<00>;
S_000002ac9d53bde0 .scope module, "FA" "f_adder" 4 54, 5 1 0, S_000002ac9d5b6670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "P";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "C";
v000002ac9d4d1230_0 .net "A", 0 0, L_000002ac9d544690;  1 drivers
v000002ac9d4d0b50_0 .net "B", 0 0, L_000002ac9d5447d0;  1 drivers
v000002ac9d4cfd90_0 .net "C", 0 0, L_000002ac9d543970;  1 drivers
v000002ac9d4cfb10_0 .net "P", 0 0, L_000002ac9d543010;  1 drivers
v000002ac9d4cfc50_0 .net "S", 0 0, L_000002ac9d544190;  1 drivers
L_000002ac9d5c00d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ac9d4d0c90_0 .net *"_ivl_10", 0 0, L_000002ac9d5c00d0;  1 drivers
v000002ac9d4d00b0_0 .net *"_ivl_11", 1 0, L_000002ac9d543330;  1 drivers
v000002ac9d4cf930_0 .net *"_ivl_13", 1 0, L_000002ac9d5433d0;  1 drivers
L_000002ac9d5c0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ac9d4d0470_0 .net *"_ivl_16", 0 0, L_000002ac9d5c0118;  1 drivers
v000002ac9d4d1690_0 .net *"_ivl_17", 1 0, L_000002ac9d5445f0;  1 drivers
v000002ac9d4d15f0_0 .net *"_ivl_3", 1 0, L_000002ac9d544230;  1 drivers
L_000002ac9d5c0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ac9d4d0150_0 .net *"_ivl_6", 0 0, L_000002ac9d5c0088;  1 drivers
v000002ac9d4d0e70_0 .net *"_ivl_7", 1 0, L_000002ac9d544550;  1 drivers
L_000002ac9d543970 .part L_000002ac9d5445f0, 1, 1;
L_000002ac9d544190 .part L_000002ac9d5445f0, 0, 1;
L_000002ac9d544230 .concat [ 1 1 0 0], L_000002ac9d544690, L_000002ac9d5c0088;
L_000002ac9d544550 .concat [ 1 1 0 0], L_000002ac9d5447d0, L_000002ac9d5c00d0;
L_000002ac9d543330 .arith/sum 2, L_000002ac9d544230, L_000002ac9d544550;
L_000002ac9d5433d0 .concat [ 1 1 0 0], L_000002ac9d543010, L_000002ac9d5c0118;
L_000002ac9d5445f0 .arith/sum 2, L_000002ac9d543330, L_000002ac9d5433d0;
S_000002ac9d53bf70 .scope generate, "stage[1]" "stage[1]" 4 52, 4 52 0, S_000002ac9d5b64e0;
 .timescale 0 0;
P_000002ac9d4da180 .param/l "i" 0 4 52, +C4<01>;
S_000002ac9d53c100 .scope module, "FA" "f_adder" 4 54, 5 1 0, S_000002ac9d53bf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "P";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "C";
v000002ac9d4cf9d0_0 .net "A", 0 0, L_000002ac9d544410;  1 drivers
v000002ac9d4d1730_0 .net "B", 0 0, L_000002ac9d543830;  1 drivers
v000002ac9d4cfa70_0 .net "C", 0 0, L_000002ac9d5430b0;  1 drivers
v000002ac9d4cfbb0_0 .net "P", 0 0, L_000002ac9d542bb0;  1 drivers
v000002ac9d4c9a20_0 .net "S", 0 0, L_000002ac9d5436f0;  1 drivers
L_000002ac9d5c01a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ac9d4c9e80_0 .net *"_ivl_10", 0 0, L_000002ac9d5c01a8;  1 drivers
v000002ac9d4c9200_0 .net *"_ivl_11", 1 0, L_000002ac9d544370;  1 drivers
v000002ac9d4c9700_0 .net *"_ivl_13", 1 0, L_000002ac9d543290;  1 drivers
L_000002ac9d5c01f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ac9d4c9ac0_0 .net *"_ivl_16", 0 0, L_000002ac9d5c01f0;  1 drivers
v000002ac9d4c92a0_0 .net *"_ivl_17", 1 0, L_000002ac9d542930;  1 drivers
v000002ac9d53d140_0 .net *"_ivl_3", 1 0, L_000002ac9d5442d0;  1 drivers
L_000002ac9d5c0160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ac9d53c6a0_0 .net *"_ivl_6", 0 0, L_000002ac9d5c0160;  1 drivers
v000002ac9d53dfa0_0 .net *"_ivl_7", 1 0, L_000002ac9d5431f0;  1 drivers
L_000002ac9d5430b0 .part L_000002ac9d542930, 1, 1;
L_000002ac9d5436f0 .part L_000002ac9d542930, 0, 1;
L_000002ac9d5442d0 .concat [ 1 1 0 0], L_000002ac9d544410, L_000002ac9d5c0160;
L_000002ac9d5431f0 .concat [ 1 1 0 0], L_000002ac9d543830, L_000002ac9d5c01a8;
L_000002ac9d544370 .arith/sum 2, L_000002ac9d5442d0, L_000002ac9d5431f0;
L_000002ac9d543290 .concat [ 1 1 0 0], L_000002ac9d542bb0, L_000002ac9d5c01f0;
L_000002ac9d542930 .arith/sum 2, L_000002ac9d544370, L_000002ac9d543290;
S_000002ac9d53e2a0 .scope generate, "stage[2]" "stage[2]" 4 52, 4 52 0, S_000002ac9d5b64e0;
 .timescale 0 0;
P_000002ac9d4d9fc0 .param/l "i" 0 4 52, +C4<010>;
S_000002ac9d53e430 .scope module, "FA" "f_adder" 4 54, 5 1 0, S_000002ac9d53e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "P";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "C";
v000002ac9d53db40_0 .net "A", 0 0, L_000002ac9d542b10;  1 drivers
v000002ac9d53cb00_0 .net "B", 0 0, L_000002ac9d542c50;  1 drivers
v000002ac9d53c740_0 .net "C", 0 0, L_000002ac9d543470;  1 drivers
v000002ac9d53d3c0_0 .net "P", 0 0, L_000002ac9d542cf0;  1 drivers
v000002ac9d53d640_0 .net "S", 0 0, L_000002ac9d5429d0;  1 drivers
L_000002ac9d5c0280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ac9d53de60_0 .net *"_ivl_10", 0 0, L_000002ac9d5c0280;  1 drivers
v000002ac9d53cba0_0 .net *"_ivl_11", 1 0, L_000002ac9d543790;  1 drivers
v000002ac9d53d1e0_0 .net *"_ivl_13", 1 0, L_000002ac9d543510;  1 drivers
L_000002ac9d5c02c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ac9d53dbe0_0 .net *"_ivl_16", 0 0, L_000002ac9d5c02c8;  1 drivers
v000002ac9d53dc80_0 .net *"_ivl_17", 1 0, L_000002ac9d5435b0;  1 drivers
v000002ac9d53c880_0 .net *"_ivl_3", 1 0, L_000002ac9d543a10;  1 drivers
L_000002ac9d5c0238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ac9d53d320_0 .net *"_ivl_6", 0 0, L_000002ac9d5c0238;  1 drivers
v000002ac9d53ca60_0 .net *"_ivl_7", 1 0, L_000002ac9d5444b0;  1 drivers
L_000002ac9d543470 .part L_000002ac9d5435b0, 1, 1;
L_000002ac9d5429d0 .part L_000002ac9d5435b0, 0, 1;
L_000002ac9d543a10 .concat [ 1 1 0 0], L_000002ac9d542b10, L_000002ac9d5c0238;
L_000002ac9d5444b0 .concat [ 1 1 0 0], L_000002ac9d542c50, L_000002ac9d5c0280;
L_000002ac9d543790 .arith/sum 2, L_000002ac9d543a10, L_000002ac9d5444b0;
L_000002ac9d543510 .concat [ 1 1 0 0], L_000002ac9d542cf0, L_000002ac9d5c02c8;
L_000002ac9d5435b0 .arith/sum 2, L_000002ac9d543790, L_000002ac9d543510;
S_000002ac9d53e5c0 .scope generate, "stage[3]" "stage[3]" 4 52, 4 52 0, S_000002ac9d5b64e0;
 .timescale 0 0;
P_000002ac9d4da3c0 .param/l "i" 0 4 52, +C4<011>;
S_000002ac9d53e750 .scope module, "FA" "f_adder" 4 54, 5 1 0, S_000002ac9d53e5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "P";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "C";
v000002ac9d53ce20_0 .net "A", 0 0, L_000002ac9d543d30;  1 drivers
v000002ac9d53d820_0 .net "B", 0 0, L_000002ac9d543dd0;  1 drivers
v000002ac9d53da00_0 .net "C", 0 0, L_000002ac9d5438d0;  1 drivers
v000002ac9d53d500_0 .net "P", 0 0, L_000002ac9d543e70;  1 drivers
v000002ac9d53c600_0 .net "S", 0 0, L_000002ac9d543ab0;  1 drivers
L_000002ac9d5c0358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ac9d53d460_0 .net *"_ivl_10", 0 0, L_000002ac9d5c0358;  1 drivers
v000002ac9d53c7e0_0 .net *"_ivl_11", 1 0, L_000002ac9d542d90;  1 drivers
v000002ac9d53c4c0_0 .net *"_ivl_13", 1 0, L_000002ac9d543b50;  1 drivers
L_000002ac9d5c03a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ac9d53c380_0 .net *"_ivl_16", 0 0, L_000002ac9d5c03a0;  1 drivers
v000002ac9d53c920_0 .net *"_ivl_17", 1 0, L_000002ac9d543c90;  1 drivers
v000002ac9d53d5a0_0 .net *"_ivl_3", 1 0, L_000002ac9d543bf0;  1 drivers
L_000002ac9d5c0310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ac9d53d0a0_0 .net *"_ivl_6", 0 0, L_000002ac9d5c0310;  1 drivers
v000002ac9d53d6e0_0 .net *"_ivl_7", 1 0, L_000002ac9d543f10;  1 drivers
L_000002ac9d5438d0 .part L_000002ac9d543c90, 1, 1;
L_000002ac9d543ab0 .part L_000002ac9d543c90, 0, 1;
L_000002ac9d543bf0 .concat [ 1 1 0 0], L_000002ac9d543d30, L_000002ac9d5c0310;
L_000002ac9d543f10 .concat [ 1 1 0 0], L_000002ac9d543dd0, L_000002ac9d5c0358;
L_000002ac9d542d90 .arith/sum 2, L_000002ac9d543bf0, L_000002ac9d543f10;
L_000002ac9d543b50 .concat [ 1 1 0 0], L_000002ac9d543e70, L_000002ac9d5c03a0;
L_000002ac9d543c90 .arith/sum 2, L_000002ac9d542d90, L_000002ac9d543b50;
S_000002ac9d53e8e0 .scope generate, "stage[4]" "stage[4]" 4 52, 4 52 0, S_000002ac9d5b64e0;
 .timescale 0 0;
P_000002ac9d4d9e40 .param/l "i" 0 4 52, +C4<0100>;
S_000002ac9d53ea70 .scope module, "FA" "f_adder" 4 54, 5 1 0, S_000002ac9d53e8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "P";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "C";
v000002ac9d53d780_0 .net "A", 0 0, L_000002ac9d544a80;  1 drivers
v000002ac9d53d280_0 .net "B", 0 0, L_000002ac9d544e40;  1 drivers
v000002ac9d53dd20_0 .net "C", 0 0, L_000002ac9d543fb0;  1 drivers
v000002ac9d53daa0_0 .net "P", 0 0, L_000002ac9d546240;  1 drivers
v000002ac9d53e040_0 .net "S", 0 0, L_000002ac9d544050;  1 drivers
L_000002ac9d5c0430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ac9d53cc40_0 .net *"_ivl_10", 0 0, L_000002ac9d5c0430;  1 drivers
v000002ac9d53df00_0 .net *"_ivl_11", 1 0, L_000002ac9d545f20;  1 drivers
v000002ac9d53d8c0_0 .net *"_ivl_13", 1 0, L_000002ac9d544da0;  1 drivers
L_000002ac9d5c0478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ac9d53d000_0 .net *"_ivl_16", 0 0, L_000002ac9d5c0478;  1 drivers
v000002ac9d53c420_0 .net *"_ivl_17", 1 0, L_000002ac9d545d40;  1 drivers
v000002ac9d53c560_0 .net *"_ivl_3", 1 0, L_000002ac9d5440f0;  1 drivers
L_000002ac9d5c03e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ac9d53e0e0_0 .net *"_ivl_6", 0 0, L_000002ac9d5c03e8;  1 drivers
v000002ac9d53ddc0_0 .net *"_ivl_7", 1 0, L_000002ac9d5457a0;  1 drivers
L_000002ac9d543fb0 .part L_000002ac9d545d40, 1, 1;
L_000002ac9d544050 .part L_000002ac9d545d40, 0, 1;
L_000002ac9d5440f0 .concat [ 1 1 0 0], L_000002ac9d544a80, L_000002ac9d5c03e8;
L_000002ac9d5457a0 .concat [ 1 1 0 0], L_000002ac9d544e40, L_000002ac9d5c0430;
L_000002ac9d545f20 .arith/sum 2, L_000002ac9d5440f0, L_000002ac9d5457a0;
L_000002ac9d544da0 .concat [ 1 1 0 0], L_000002ac9d546240, L_000002ac9d5c0478;
L_000002ac9d545d40 .arith/sum 2, L_000002ac9d545f20, L_000002ac9d544da0;
S_000002ac9d53ec00 .scope generate, "stage[5]" "stage[5]" 4 52, 4 52 0, S_000002ac9d5b64e0;
 .timescale 0 0;
P_000002ac9d4da740 .param/l "i" 0 4 52, +C4<0101>;
S_000002ac9d53ed90 .scope module, "FA" "f_adder" 4 54, 5 1 0, S_000002ac9d53ec00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "P";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "C";
v000002ac9d53e180_0 .net "A", 0 0, L_000002ac9d544940;  1 drivers
v000002ac9d53d960_0 .net "B", 0 0, L_000002ac9d545020;  1 drivers
v000002ac9d53c2e0_0 .net "C", 0 0, L_000002ac9d5461a0;  1 drivers
v000002ac9d53c9c0_0 .net "P", 0 0, L_000002ac9d545340;  1 drivers
v000002ac9d53cce0_0 .net "S", 0 0, L_000002ac9d5466a0;  1 drivers
L_000002ac9d5c0508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ac9d53cd80_0 .net *"_ivl_10", 0 0, L_000002ac9d5c0508;  1 drivers
v000002ac9d53cec0_0 .net *"_ivl_11", 1 0, L_000002ac9d545a20;  1 drivers
v000002ac9d53cf60_0 .net *"_ivl_13", 1 0, L_000002ac9d546740;  1 drivers
L_000002ac9d5c0550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ac9d540550_0 .net *"_ivl_16", 0 0, L_000002ac9d5c0550;  1 drivers
v000002ac9d540d70_0 .net *"_ivl_17", 1 0, L_000002ac9d5467e0;  1 drivers
v000002ac9d53fc90_0 .net *"_ivl_3", 1 0, L_000002ac9d545980;  1 drivers
L_000002ac9d5c04c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ac9d5400f0_0 .net *"_ivl_6", 0 0, L_000002ac9d5c04c0;  1 drivers
v000002ac9d53f650_0 .net *"_ivl_7", 1 0, L_000002ac9d545200;  1 drivers
L_000002ac9d5461a0 .part L_000002ac9d5467e0, 1, 1;
L_000002ac9d5466a0 .part L_000002ac9d5467e0, 0, 1;
L_000002ac9d545980 .concat [ 1 1 0 0], L_000002ac9d544940, L_000002ac9d5c04c0;
L_000002ac9d545200 .concat [ 1 1 0 0], L_000002ac9d545020, L_000002ac9d5c0508;
L_000002ac9d545a20 .arith/sum 2, L_000002ac9d545980, L_000002ac9d545200;
L_000002ac9d546740 .concat [ 1 1 0 0], L_000002ac9d545340, L_000002ac9d5c0550;
L_000002ac9d5467e0 .arith/sum 2, L_000002ac9d545a20, L_000002ac9d546740;
S_000002ac9d540f30 .scope generate, "stage[6]" "stage[6]" 4 52, 4 52 0, S_000002ac9d5b64e0;
 .timescale 0 0;
P_000002ac9d4da040 .param/l "i" 0 4 52, +C4<0110>;
S_000002ac9d541a70 .scope module, "FA" "f_adder" 4 54, 5 1 0, S_000002ac9d540f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "P";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "C";
v000002ac9d53fab0_0 .net "A", 0 0, L_000002ac9d546060;  1 drivers
v000002ac9d5402d0_0 .net "B", 0 0, L_000002ac9d545b60;  1 drivers
v000002ac9d540050_0 .net "C", 0 0, L_000002ac9d545ca0;  1 drivers
v000002ac9d540e10_0 .net "P", 0 0, L_000002ac9d545520;  1 drivers
v000002ac9d5407d0_0 .net "S", 0 0, L_000002ac9d545fc0;  1 drivers
L_000002ac9d5c05e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ac9d53f830_0 .net *"_ivl_10", 0 0, L_000002ac9d5c05e0;  1 drivers
v000002ac9d53fe70_0 .net *"_ivl_11", 1 0, L_000002ac9d5458e0;  1 drivers
v000002ac9d540730_0 .net *"_ivl_13", 1 0, L_000002ac9d5450c0;  1 drivers
L_000002ac9d5c0628 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ac9d540b90_0 .net *"_ivl_16", 0 0, L_000002ac9d5c0628;  1 drivers
v000002ac9d5405f0_0 .net *"_ivl_17", 1 0, L_000002ac9d545ac0;  1 drivers
v000002ac9d540870_0 .net *"_ivl_3", 1 0, L_000002ac9d5453e0;  1 drivers
L_000002ac9d5c0598 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ac9d53f470_0 .net *"_ivl_6", 0 0, L_000002ac9d5c0598;  1 drivers
v000002ac9d53fbf0_0 .net *"_ivl_7", 1 0, L_000002ac9d5449e0;  1 drivers
L_000002ac9d545ca0 .part L_000002ac9d545ac0, 1, 1;
L_000002ac9d545fc0 .part L_000002ac9d545ac0, 0, 1;
L_000002ac9d5453e0 .concat [ 1 1 0 0], L_000002ac9d546060, L_000002ac9d5c0598;
L_000002ac9d5449e0 .concat [ 1 1 0 0], L_000002ac9d545b60, L_000002ac9d5c05e0;
L_000002ac9d5458e0 .arith/sum 2, L_000002ac9d5453e0, L_000002ac9d5449e0;
L_000002ac9d5450c0 .concat [ 1 1 0 0], L_000002ac9d545520, L_000002ac9d5c0628;
L_000002ac9d545ac0 .arith/sum 2, L_000002ac9d5458e0, L_000002ac9d5450c0;
S_000002ac9d541f20 .scope generate, "stage[7]" "stage[7]" 4 52, 4 52 0, S_000002ac9d5b64e0;
 .timescale 0 0;
P_000002ac9d4da780 .param/l "i" 0 4 52, +C4<0111>;
S_000002ac9d541c00 .scope module, "FA" "f_adder" 4 54, 5 1 0, S_000002ac9d541f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "P";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "C";
v000002ac9d53f510_0 .net "A", 0 0, L_000002ac9d5452a0;  1 drivers
v000002ac9d540370_0 .net "B", 0 0, L_000002ac9d545660;  1 drivers
v000002ac9d53f8d0_0 .net "C", 0 0, L_000002ac9d544b20;  1 drivers
v000002ac9d53fd30_0 .net "P", 0 0, L_000002ac9d546100;  1 drivers
v000002ac9d53f1f0_0 .net "S", 0 0, L_000002ac9d544bc0;  1 drivers
L_000002ac9d5c06b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ac9d53f290_0 .net *"_ivl_10", 0 0, L_000002ac9d5c06b8;  1 drivers
v000002ac9d540410_0 .net *"_ivl_11", 1 0, L_000002ac9d544d00;  1 drivers
v000002ac9d53f970_0 .net *"_ivl_13", 1 0, L_000002ac9d545e80;  1 drivers
L_000002ac9d5c0700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ac9d53ef70_0 .net *"_ivl_16", 0 0, L_000002ac9d5c0700;  1 drivers
v000002ac9d540c30_0 .net *"_ivl_17", 1 0, L_000002ac9d545480;  1 drivers
v000002ac9d53fa10_0 .net *"_ivl_3", 1 0, L_000002ac9d544c60;  1 drivers
L_000002ac9d5c0670 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002ac9d53ff10_0 .net *"_ivl_6", 0 0, L_000002ac9d5c0670;  1 drivers
v000002ac9d540910_0 .net *"_ivl_7", 1 0, L_000002ac9d545de0;  1 drivers
L_000002ac9d544b20 .part L_000002ac9d545480, 1, 1;
L_000002ac9d544bc0 .part L_000002ac9d545480, 0, 1;
L_000002ac9d544c60 .concat [ 1 1 0 0], L_000002ac9d5452a0, L_000002ac9d5c0670;
L_000002ac9d545de0 .concat [ 1 1 0 0], L_000002ac9d545660, L_000002ac9d5c06b8;
L_000002ac9d544d00 .arith/sum 2, L_000002ac9d544c60, L_000002ac9d545de0;
L_000002ac9d545e80 .concat [ 1 1 0 0], L_000002ac9d546100, L_000002ac9d5c0700;
L_000002ac9d545480 .arith/sum 2, L_000002ac9d544d00, L_000002ac9d545e80;
    .scope S_000002ac9d5b64e0;
T_0 ;
    %wait E_000002ac9d4d9a80;
    %load/vec4 v000002ac9d5409b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ac9d53f790_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ac9d540190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ac9d540690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ac9d53f3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ac9d53f330_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002ac9d53f5b0_0;
    %assign/vec4 v000002ac9d53f790_0, 0;
    %load/vec4 v000002ac9d540a50_0;
    %assign/vec4 v000002ac9d540190_0, 0;
    %load/vec4 v000002ac9d53f0b0_0;
    %assign/vec4 v000002ac9d540690_0, 0;
    %load/vec4 v000002ac9d5404b0_0;
    %assign/vec4 v000002ac9d53f3d0_0, 0;
    %load/vec4 v000002ac9d540af0_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v000002ac9d53f330_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002ac9d4bd780;
T_1 ;
    %vpi_call/w 3 27 "$display", "Running testbench" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ac9d543150_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002ac9d53f150_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002ac9d542e30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ac9d542ed0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000002ac9d4bd780;
T_2 ;
    %delay 5, 0;
    %load/vec4 v000002ac9d543150_0;
    %nor/r;
    %store/vec4 v000002ac9d543150_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000002ac9d4bd780;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ac9d544730_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v000002ac9d544730_0;
    %nor/r;
    %store/vec4 v000002ac9d544730_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
    .scope S_000002ac9d4bd780;
T_4 ;
    %fork t_1, S_000002ac9d4bd910;
    %jmp t_0;
    .scope S_000002ac9d4bd910;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ac9d4d0010_0, 0, 32;
T_4.0 ;
    %load/vec4 v000002ac9d4d0010_0;
    %cmpi/s 256, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_4.1, 5;
    %vpi_func 3 41 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000100000000 {0 0 0};
    %pad/u 8;
    %store/vec4 v000002ac9d53f150_0, 0, 8;
    %vpi_func 3 42 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000100000000 {0 0 0};
    %pad/u 8;
    %store/vec4 v000002ac9d542e30_0, 0, 8;
    %vpi_func 3 43 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000001 {0 0 0};
    %pad/u 1;
    %store/vec4 v000002ac9d542ed0_0, 0, 1;
    %delay 10, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002ac9d4d0010_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002ac9d4d0010_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_000002ac9d4bd780;
t_0 %join;
    %end;
    .thread T_4;
    .scope S_000002ac9d4bd780;
T_5 ;
    %delay 50000, 0;
    %vpi_call/w 3 48 "$display", "Testbench is OK!" {0 0 0};
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000002ac9d4bd780;
T_6 ;
    %vpi_call/w 3 53 "$dumpfile", "qqq.vcd" {0 0 0};
    %vpi_call/w 3 54 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    ".\ripple_carry_adder_tb.sv";
    "./ripple_carry_adder.sv";
    "./f_adder.sv";
