{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1601864457451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601864457452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 04 23:20:57 2020 " "Processing started: Sun Oct 04 23:20:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601864457452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1601864457452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map REGx3_OUT -c REGx3_OUT --generate_functional_sim_netlist " "Command: quartus_map REGx3_OUT -c REGx3_OUT --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1601864457452 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1601864457815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regx3_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regx3_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGx3_OUT-ckt " "Found design unit 1: REGx3_OUT-ckt" {  } { { "REGx3_OUT.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/REGx3_OUT/REGx3_OUT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601864458785 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGx3_OUT " "Found entity 1: REGx3_OUT" {  } { { "REGx3_OUT.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/REGx3_OUT/REGx3_OUT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601864458785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601864458785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg8Bits-ckt " "Found design unit 1: reg8Bits-ckt" {  } { { "reg8Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/REGx3_OUT/reg8Bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601864458792 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg8Bits " "Found entity 1: reg8Bits" {  } { { "reg8Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/REGx3_OUT/reg8Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601864458792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601864458792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflopD-ckt " "Found design unit 1: flipflopD-ckt" {  } { { "flipflopD.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/REGx3_OUT/flipflopD.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601864458797 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflopD " "Found entity 1: flipflopD" {  } { { "flipflopD.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/REGx3_OUT/flipflopD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601864458797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601864458797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador1x3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador1x3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador1X3-ckt " "Found design unit 1: decodificador1X3-ckt" {  } { { "decodificador1X3.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/REGx3_OUT/decodificador1X3.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601864458803 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador1X3 " "Found entity 1: decodificador1X3" {  } { { "decodificador1X3.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/REGx3_OUT/decodificador1X3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601864458803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601864458803 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "REGx3_OUT " "Elaborating entity \"REGx3_OUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1601864458876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador1X3 decodificador1X3:deconder " "Elaborating entity \"decodificador1X3\" for hierarchy \"decodificador1X3:deconder\"" {  } { { "REGx3_OUT.vhd" "deconder" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/REGx3_OUT/REGx3_OUT.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601864458894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8Bits reg8Bits:REGISTRADOR_A " "Elaborating entity \"reg8Bits\" for hierarchy \"reg8Bits:REGISTRADOR_A\"" {  } { { "REGx3_OUT.vhd" "REGISTRADOR_A" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/REGx3_OUT/REGx3_OUT.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601864458899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopD reg8Bits:REGISTRADOR_A\|flipflopD:ffd00 " "Elaborating entity \"flipflopD\" for hierarchy \"reg8Bits:REGISTRADOR_A\|flipflopD:ffd00\"" {  } { { "reg8Bits.vhd" "ffd00" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/REGx3_OUT/reg8Bits.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601864458908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4615 " "Peak virtual memory: 4615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601864459262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 04 23:20:59 2020 " "Processing ended: Sun Oct 04 23:20:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601864459262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601864459262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601864459262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1601864459262 ""}
