
PwmGen.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000010ae  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000018  00800060  000010ae  00001142  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000001a  00800078  00800078  0000115a  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000115a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000011b8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000138  00000000  00000000  000011f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000114c  00000000  00000000  0000132c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000850  00000000  00000000  00002478  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000064d  00000000  00000000  00002cc8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000033c  00000000  00000000  00003318  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000005df  00000000  00000000  00003654  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000007c9  00000000  00000000  00003c33  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000e8  00000000  00000000  000043fc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2c 00 	jmp	0x58	; 0x58 <__dtors_end>
       4:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
       8:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
       c:	0c 94 f1 02 	jmp	0x5e2	; 0x5e2 <__vector_3>
      10:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      14:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      18:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      1c:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      20:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      24:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      28:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      2c:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      30:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      34:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      38:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      3c:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      40:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      44:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      48:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      4c:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      50:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>

00000054 <__ctors_start>:
      54:	8c 04       	cpc	r8, r12

00000056 <__ctors_end>:
      56:	91 04       	cpc	r9, r1

00000058 <__dtors_end>:
      58:	11 24       	eor	r1, r1
      5a:	1f be       	out	0x3f, r1	; 63
      5c:	cf e5       	ldi	r28, 0x5F	; 95
      5e:	d4 e0       	ldi	r29, 0x04	; 4
      60:	de bf       	out	0x3e, r29	; 62
      62:	cd bf       	out	0x3d, r28	; 61

00000064 <__do_copy_data>:
      64:	10 e0       	ldi	r17, 0x00	; 0
      66:	a0 e6       	ldi	r26, 0x60	; 96
      68:	b0 e0       	ldi	r27, 0x00	; 0
      6a:	ee ea       	ldi	r30, 0xAE	; 174
      6c:	f0 e1       	ldi	r31, 0x10	; 16
      6e:	02 c0       	rjmp	.+4      	; 0x74 <__do_copy_data+0x10>
      70:	05 90       	lpm	r0, Z+
      72:	0d 92       	st	X+, r0
      74:	a8 37       	cpi	r26, 0x78	; 120
      76:	b1 07       	cpc	r27, r17
      78:	d9 f7       	brne	.-10     	; 0x70 <__do_copy_data+0xc>

0000007a <__do_clear_bss>:
      7a:	20 e0       	ldi	r18, 0x00	; 0
      7c:	a8 e7       	ldi	r26, 0x78	; 120
      7e:	b0 e0       	ldi	r27, 0x00	; 0
      80:	01 c0       	rjmp	.+2      	; 0x84 <.do_clear_bss_start>

00000082 <.do_clear_bss_loop>:
      82:	1d 92       	st	X+, r1

00000084 <.do_clear_bss_start>:
      84:	a2 39       	cpi	r26, 0x92	; 146
      86:	b2 07       	cpc	r27, r18
      88:	e1 f7       	brne	.-8      	; 0x82 <.do_clear_bss_loop>

0000008a <__do_global_ctors>:
      8a:	10 e0       	ldi	r17, 0x00	; 0
      8c:	cb e2       	ldi	r28, 0x2B	; 43
      8e:	d0 e0       	ldi	r29, 0x00	; 0
      90:	04 c0       	rjmp	.+8      	; 0x9a <__do_global_ctors+0x10>
      92:	21 97       	sbiw	r28, 0x01	; 1
      94:	fe 01       	movw	r30, r28
      96:	0e 94 65 05 	call	0xaca	; 0xaca <__tablejump2__>
      9a:	ca 32       	cpi	r28, 0x2A	; 42
      9c:	d1 07       	cpc	r29, r17
      9e:	c9 f7       	brne	.-14     	; 0x92 <__do_global_ctors+0x8>
      a0:	0e 94 62 04 	call	0x8c4	; 0x8c4 <main>
      a4:	0c 94 4a 08 	jmp	0x1094	; 0x1094 <__do_global_dtors>

000000a8 <__bad_interrupt>:
      a8:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ac <lcd_e_port_low>:
#if (LCD_DISPLAYS>1)
static unsigned char ActiveDisplay=1;
#endif

static inline void lcd_e_port_low()
{
      ac:	cf 93       	push	r28
      ae:	df 93       	push	r29
      b0:	cd b7       	in	r28, 0x3d	; 61
      b2:	de b7       	in	r29, 0x3e	; 62
      case 4 : LCD_E4_PORT&=~_BV(LCD_E4_PIN);
               break;
      #endif
      default :
  #endif
                LCD_E_PORT&=~_BV(LCD_E_PIN);
      b4:	85 e3       	ldi	r24, 0x35	; 53
      b6:	90 e0       	ldi	r25, 0x00	; 0
      b8:	25 e3       	ldi	r18, 0x35	; 53
      ba:	30 e0       	ldi	r19, 0x00	; 0
      bc:	f9 01       	movw	r30, r18
      be:	20 81       	ld	r18, Z
      c0:	2f 7b       	andi	r18, 0xBF	; 191
      c2:	fc 01       	movw	r30, r24
      c4:	20 83       	st	Z, r18
  #if (LCD_DISPLAYS>1)
    }
  #endif
}
      c6:	df 91       	pop	r29
      c8:	cf 91       	pop	r28
      ca:	08 95       	ret

000000cc <lcd_e_port_high>:

static inline void lcd_e_port_high()
{
      cc:	cf 93       	push	r28
      ce:	df 93       	push	r29
      d0:	cd b7       	in	r28, 0x3d	; 61
      d2:	de b7       	in	r29, 0x3e	; 62
      case 4 : LCD_E4_PORT|=_BV(LCD_E4_PIN);
               break;
      #endif
      default :
  #endif
                LCD_E_PORT|=_BV(LCD_E_PIN);
      d4:	85 e3       	ldi	r24, 0x35	; 53
      d6:	90 e0       	ldi	r25, 0x00	; 0
      d8:	25 e3       	ldi	r18, 0x35	; 53
      da:	30 e0       	ldi	r19, 0x00	; 0
      dc:	f9 01       	movw	r30, r18
      de:	20 81       	ld	r18, Z
      e0:	20 64       	ori	r18, 0x40	; 64
      e2:	fc 01       	movw	r30, r24
      e4:	20 83       	st	Z, r18
  #if (LCD_DISPLAYS>1)
    }
  #endif
}
      e6:	df 91       	pop	r29
      e8:	cf 91       	pop	r28
      ea:	08 95       	ret

000000ec <lcd_e_ddr_high>:
    }
  #endif
}

static inline void lcd_e_ddr_high()
{
      ec:	cf 93       	push	r28
      ee:	df 93       	push	r29
      f0:	cd b7       	in	r28, 0x3d	; 61
      f2:	de b7       	in	r29, 0x3e	; 62
      case 4 : DDR(LCD_E4_PORT)|=_BV(LCD_E4_PIN);
               break;
      #endif
      default :
  #endif
                DDR(LCD_E_PORT)|=_BV(LCD_E_PIN);
      f4:	84 e3       	ldi	r24, 0x34	; 52
      f6:	90 e0       	ldi	r25, 0x00	; 0
      f8:	24 e3       	ldi	r18, 0x34	; 52
      fa:	30 e0       	ldi	r19, 0x00	; 0
      fc:	f9 01       	movw	r30, r18
      fe:	20 81       	ld	r18, Z
     100:	20 64       	ori	r18, 0x40	; 64
     102:	fc 01       	movw	r30, r24
     104:	20 83       	st	Z, r18
  #if (LCD_DISPLAYS>1)
    }
  #endif
}
     106:	df 91       	pop	r29
     108:	cf 91       	pop	r28
     10a:	08 95       	ret

0000010c <lcd_write>:
          rs     1: write data
                 0: write instruction
Returns:  none
*************************************************************************/
static void lcd_write(uint8_t data,uint8_t rs)
  {
     10c:	cf 93       	push	r28
     10e:	df 93       	push	r29
     110:	00 d0       	rcall	.+0      	; 0x112 <lcd_write+0x6>
     112:	cd b7       	in	r28, 0x3d	; 61
     114:	de b7       	in	r29, 0x3e	; 62
     116:	89 83       	std	Y+1, r24	; 0x01
     118:	6a 83       	std	Y+2, r22	; 0x02
          Delay_us(5);
          PrevCmdInvolvedAddressCounter=0;
        }
    #endif

    if (rs)
     11a:	8a 81       	ldd	r24, Y+2	; 0x02
     11c:	88 23       	and	r24, r24
     11e:	51 f0       	breq	.+20     	; 0x134 <lcd_write+0x28>
      {
        lcd_rs_port_high();                            // RS=1: Write Character
     120:	85 e3       	ldi	r24, 0x35	; 53
     122:	90 e0       	ldi	r25, 0x00	; 0
     124:	25 e3       	ldi	r18, 0x35	; 53
     126:	30 e0       	ldi	r19, 0x00	; 0
     128:	f9 01       	movw	r30, r18
     12a:	20 81       	ld	r18, Z
     12c:	20 61       	ori	r18, 0x10	; 16
     12e:	fc 01       	movw	r30, r24
     130:	20 83       	st	Z, r18
     132:	09 c0       	rjmp	.+18     	; 0x146 <lcd_write+0x3a>
        PrevCmdInvolvedAddressCounter=1;
        #endif
      }
    else
      {
        lcd_rs_port_low();                          // RS=0: Write Command
     134:	85 e3       	ldi	r24, 0x35	; 53
     136:	90 e0       	ldi	r25, 0x00	; 0
     138:	25 e3       	ldi	r18, 0x35	; 53
     13a:	30 e0       	ldi	r19, 0x00	; 0
     13c:	f9 01       	movw	r30, r18
     13e:	20 81       	ld	r18, Z
     140:	2f 7e       	andi	r18, 0xEF	; 239
     142:	fc 01       	movw	r30, r24
     144:	20 83       	st	Z, r18
        PrevCmdInvolvedAddressCounter=0;
        #endif
      }

    #if LCD_BITS==4
      lcd_db7_port_set(data&_BV(7));                  //Output High Nibble
     146:	89 81       	ldd	r24, Y+1	; 0x01
     148:	88 23       	and	r24, r24
     14a:	54 f4       	brge	.+20     	; 0x160 <lcd_write+0x54>
     14c:	85 e3       	ldi	r24, 0x35	; 53
     14e:	90 e0       	ldi	r25, 0x00	; 0
     150:	25 e3       	ldi	r18, 0x35	; 53
     152:	30 e0       	ldi	r19, 0x00	; 0
     154:	f9 01       	movw	r30, r18
     156:	20 81       	ld	r18, Z
     158:	28 60       	ori	r18, 0x08	; 8
     15a:	fc 01       	movw	r30, r24
     15c:	20 83       	st	Z, r18
     15e:	09 c0       	rjmp	.+18     	; 0x172 <lcd_write+0x66>
     160:	85 e3       	ldi	r24, 0x35	; 53
     162:	90 e0       	ldi	r25, 0x00	; 0
     164:	25 e3       	ldi	r18, 0x35	; 53
     166:	30 e0       	ldi	r19, 0x00	; 0
     168:	f9 01       	movw	r30, r18
     16a:	20 81       	ld	r18, Z
     16c:	27 7f       	andi	r18, 0xF7	; 247
     16e:	fc 01       	movw	r30, r24
     170:	20 83       	st	Z, r18
      lcd_db6_port_set(data&_BV(6));
     172:	89 81       	ldd	r24, Y+1	; 0x01
     174:	88 2f       	mov	r24, r24
     176:	90 e0       	ldi	r25, 0x00	; 0
     178:	80 74       	andi	r24, 0x40	; 64
     17a:	99 27       	eor	r25, r25
     17c:	89 2b       	or	r24, r25
     17e:	51 f0       	breq	.+20     	; 0x194 <lcd_write+0x88>
     180:	85 e3       	ldi	r24, 0x35	; 53
     182:	90 e0       	ldi	r25, 0x00	; 0
     184:	25 e3       	ldi	r18, 0x35	; 53
     186:	30 e0       	ldi	r19, 0x00	; 0
     188:	f9 01       	movw	r30, r18
     18a:	20 81       	ld	r18, Z
     18c:	24 60       	ori	r18, 0x04	; 4
     18e:	fc 01       	movw	r30, r24
     190:	20 83       	st	Z, r18
     192:	09 c0       	rjmp	.+18     	; 0x1a6 <lcd_write+0x9a>
     194:	85 e3       	ldi	r24, 0x35	; 53
     196:	90 e0       	ldi	r25, 0x00	; 0
     198:	25 e3       	ldi	r18, 0x35	; 53
     19a:	30 e0       	ldi	r19, 0x00	; 0
     19c:	f9 01       	movw	r30, r18
     19e:	20 81       	ld	r18, Z
     1a0:	2b 7f       	andi	r18, 0xFB	; 251
     1a2:	fc 01       	movw	r30, r24
     1a4:	20 83       	st	Z, r18
      lcd_db5_port_set(data&_BV(5));
     1a6:	89 81       	ldd	r24, Y+1	; 0x01
     1a8:	88 2f       	mov	r24, r24
     1aa:	90 e0       	ldi	r25, 0x00	; 0
     1ac:	80 72       	andi	r24, 0x20	; 32
     1ae:	99 27       	eor	r25, r25
     1b0:	89 2b       	or	r24, r25
     1b2:	51 f0       	breq	.+20     	; 0x1c8 <lcd_write+0xbc>
     1b4:	85 e3       	ldi	r24, 0x35	; 53
     1b6:	90 e0       	ldi	r25, 0x00	; 0
     1b8:	25 e3       	ldi	r18, 0x35	; 53
     1ba:	30 e0       	ldi	r19, 0x00	; 0
     1bc:	f9 01       	movw	r30, r18
     1be:	20 81       	ld	r18, Z
     1c0:	22 60       	ori	r18, 0x02	; 2
     1c2:	fc 01       	movw	r30, r24
     1c4:	20 83       	st	Z, r18
     1c6:	09 c0       	rjmp	.+18     	; 0x1da <lcd_write+0xce>
     1c8:	85 e3       	ldi	r24, 0x35	; 53
     1ca:	90 e0       	ldi	r25, 0x00	; 0
     1cc:	25 e3       	ldi	r18, 0x35	; 53
     1ce:	30 e0       	ldi	r19, 0x00	; 0
     1d0:	f9 01       	movw	r30, r18
     1d2:	20 81       	ld	r18, Z
     1d4:	2d 7f       	andi	r18, 0xFD	; 253
     1d6:	fc 01       	movw	r30, r24
     1d8:	20 83       	st	Z, r18
      lcd_db4_port_set(data&_BV(4));
     1da:	89 81       	ldd	r24, Y+1	; 0x01
     1dc:	88 2f       	mov	r24, r24
     1de:	90 e0       	ldi	r25, 0x00	; 0
     1e0:	80 71       	andi	r24, 0x10	; 16
     1e2:	99 27       	eor	r25, r25
     1e4:	89 2b       	or	r24, r25
     1e6:	51 f0       	breq	.+20     	; 0x1fc <lcd_write+0xf0>
     1e8:	85 e3       	ldi	r24, 0x35	; 53
     1ea:	90 e0       	ldi	r25, 0x00	; 0
     1ec:	25 e3       	ldi	r18, 0x35	; 53
     1ee:	30 e0       	ldi	r19, 0x00	; 0
     1f0:	f9 01       	movw	r30, r18
     1f2:	20 81       	ld	r18, Z
     1f4:	21 60       	ori	r18, 0x01	; 1
     1f6:	fc 01       	movw	r30, r24
     1f8:	20 83       	st	Z, r18
     1fa:	09 c0       	rjmp	.+18     	; 0x20e <lcd_write+0x102>
     1fc:	85 e3       	ldi	r24, 0x35	; 53
     1fe:	90 e0       	ldi	r25, 0x00	; 0
     200:	25 e3       	ldi	r18, 0x35	; 53
     202:	30 e0       	ldi	r19, 0x00	; 0
     204:	f9 01       	movw	r30, r18
     206:	20 81       	ld	r18, Z
     208:	2e 7f       	andi	r18, 0xFE	; 254
     20a:	fc 01       	movw	r30, r24
     20c:	20 83       	st	Z, r18

      Delay_ns(100);
     20e:	00 c0       	rjmp	.+0      	; 0x210 <lcd_write+0x104>
      lcd_e_port_high();
     210:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>

      Delay_ns(500);
     214:	f2 e0       	ldi	r31, 0x02	; 2
     216:	fa 95       	dec	r31
     218:	f1 f7       	brne	.-4      	; 0x216 <lcd_write+0x10a>
     21a:	00 c0       	rjmp	.+0      	; 0x21c <lcd_write+0x110>
      lcd_e_port_low();
     21c:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>

      lcd_db7_port_set(data&_BV(3));                  //Output High Nibble
     220:	89 81       	ldd	r24, Y+1	; 0x01
     222:	88 2f       	mov	r24, r24
     224:	90 e0       	ldi	r25, 0x00	; 0
     226:	88 70       	andi	r24, 0x08	; 8
     228:	99 27       	eor	r25, r25
     22a:	89 2b       	or	r24, r25
     22c:	51 f0       	breq	.+20     	; 0x242 <lcd_write+0x136>
     22e:	85 e3       	ldi	r24, 0x35	; 53
     230:	90 e0       	ldi	r25, 0x00	; 0
     232:	25 e3       	ldi	r18, 0x35	; 53
     234:	30 e0       	ldi	r19, 0x00	; 0
     236:	f9 01       	movw	r30, r18
     238:	20 81       	ld	r18, Z
     23a:	28 60       	ori	r18, 0x08	; 8
     23c:	fc 01       	movw	r30, r24
     23e:	20 83       	st	Z, r18
     240:	09 c0       	rjmp	.+18     	; 0x254 <lcd_write+0x148>
     242:	85 e3       	ldi	r24, 0x35	; 53
     244:	90 e0       	ldi	r25, 0x00	; 0
     246:	25 e3       	ldi	r18, 0x35	; 53
     248:	30 e0       	ldi	r19, 0x00	; 0
     24a:	f9 01       	movw	r30, r18
     24c:	20 81       	ld	r18, Z
     24e:	27 7f       	andi	r18, 0xF7	; 247
     250:	fc 01       	movw	r30, r24
     252:	20 83       	st	Z, r18
      lcd_db6_port_set(data&_BV(2));
     254:	89 81       	ldd	r24, Y+1	; 0x01
     256:	88 2f       	mov	r24, r24
     258:	90 e0       	ldi	r25, 0x00	; 0
     25a:	84 70       	andi	r24, 0x04	; 4
     25c:	99 27       	eor	r25, r25
     25e:	89 2b       	or	r24, r25
     260:	51 f0       	breq	.+20     	; 0x276 <lcd_write+0x16a>
     262:	85 e3       	ldi	r24, 0x35	; 53
     264:	90 e0       	ldi	r25, 0x00	; 0
     266:	25 e3       	ldi	r18, 0x35	; 53
     268:	30 e0       	ldi	r19, 0x00	; 0
     26a:	f9 01       	movw	r30, r18
     26c:	20 81       	ld	r18, Z
     26e:	24 60       	ori	r18, 0x04	; 4
     270:	fc 01       	movw	r30, r24
     272:	20 83       	st	Z, r18
     274:	09 c0       	rjmp	.+18     	; 0x288 <lcd_write+0x17c>
     276:	85 e3       	ldi	r24, 0x35	; 53
     278:	90 e0       	ldi	r25, 0x00	; 0
     27a:	25 e3       	ldi	r18, 0x35	; 53
     27c:	30 e0       	ldi	r19, 0x00	; 0
     27e:	f9 01       	movw	r30, r18
     280:	20 81       	ld	r18, Z
     282:	2b 7f       	andi	r18, 0xFB	; 251
     284:	fc 01       	movw	r30, r24
     286:	20 83       	st	Z, r18
      lcd_db5_port_set(data&_BV(1));
     288:	89 81       	ldd	r24, Y+1	; 0x01
     28a:	88 2f       	mov	r24, r24
     28c:	90 e0       	ldi	r25, 0x00	; 0
     28e:	82 70       	andi	r24, 0x02	; 2
     290:	99 27       	eor	r25, r25
     292:	89 2b       	or	r24, r25
     294:	51 f0       	breq	.+20     	; 0x2aa <lcd_write+0x19e>
     296:	85 e3       	ldi	r24, 0x35	; 53
     298:	90 e0       	ldi	r25, 0x00	; 0
     29a:	25 e3       	ldi	r18, 0x35	; 53
     29c:	30 e0       	ldi	r19, 0x00	; 0
     29e:	f9 01       	movw	r30, r18
     2a0:	20 81       	ld	r18, Z
     2a2:	22 60       	ori	r18, 0x02	; 2
     2a4:	fc 01       	movw	r30, r24
     2a6:	20 83       	st	Z, r18
     2a8:	09 c0       	rjmp	.+18     	; 0x2bc <lcd_write+0x1b0>
     2aa:	85 e3       	ldi	r24, 0x35	; 53
     2ac:	90 e0       	ldi	r25, 0x00	; 0
     2ae:	25 e3       	ldi	r18, 0x35	; 53
     2b0:	30 e0       	ldi	r19, 0x00	; 0
     2b2:	f9 01       	movw	r30, r18
     2b4:	20 81       	ld	r18, Z
     2b6:	2d 7f       	andi	r18, 0xFD	; 253
     2b8:	fc 01       	movw	r30, r24
     2ba:	20 83       	st	Z, r18
      lcd_db4_port_set(data&_BV(0));
     2bc:	89 81       	ldd	r24, Y+1	; 0x01
     2be:	88 2f       	mov	r24, r24
     2c0:	90 e0       	ldi	r25, 0x00	; 0
     2c2:	81 70       	andi	r24, 0x01	; 1
     2c4:	99 27       	eor	r25, r25
     2c6:	89 2b       	or	r24, r25
     2c8:	51 f0       	breq	.+20     	; 0x2de <lcd_write+0x1d2>
     2ca:	85 e3       	ldi	r24, 0x35	; 53
     2cc:	90 e0       	ldi	r25, 0x00	; 0
     2ce:	25 e3       	ldi	r18, 0x35	; 53
     2d0:	30 e0       	ldi	r19, 0x00	; 0
     2d2:	f9 01       	movw	r30, r18
     2d4:	20 81       	ld	r18, Z
     2d6:	21 60       	ori	r18, 0x01	; 1
     2d8:	fc 01       	movw	r30, r24
     2da:	20 83       	st	Z, r18
     2dc:	09 c0       	rjmp	.+18     	; 0x2f0 <lcd_write+0x1e4>
     2de:	85 e3       	ldi	r24, 0x35	; 53
     2e0:	90 e0       	ldi	r25, 0x00	; 0
     2e2:	25 e3       	ldi	r18, 0x35	; 53
     2e4:	30 e0       	ldi	r19, 0x00	; 0
     2e6:	f9 01       	movw	r30, r18
     2e8:	20 81       	ld	r18, Z
     2ea:	2e 7f       	andi	r18, 0xFE	; 254
     2ec:	fc 01       	movw	r30, r24
     2ee:	20 83       	st	Z, r18

      Delay_ns(100);
     2f0:	00 c0       	rjmp	.+0      	; 0x2f2 <lcd_write+0x1e6>
      lcd_e_port_high();
     2f2:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>

      Delay_ns(500);
     2f6:	f2 e0       	ldi	r31, 0x02	; 2
     2f8:	fa 95       	dec	r31
     2fa:	f1 f7       	brne	.-4      	; 0x2f8 <lcd_write+0x1ec>
     2fc:	00 c0       	rjmp	.+0      	; 0x2fe <lcd_write+0x1f2>
      lcd_e_port_low();
     2fe:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>

      lcd_db7_port_high();                            // All Data Pins High (Inactive)
     302:	85 e3       	ldi	r24, 0x35	; 53
     304:	90 e0       	ldi	r25, 0x00	; 0
     306:	25 e3       	ldi	r18, 0x35	; 53
     308:	30 e0       	ldi	r19, 0x00	; 0
     30a:	f9 01       	movw	r30, r18
     30c:	20 81       	ld	r18, Z
     30e:	28 60       	ori	r18, 0x08	; 8
     310:	fc 01       	movw	r30, r24
     312:	20 83       	st	Z, r18
      lcd_db6_port_high();
     314:	85 e3       	ldi	r24, 0x35	; 53
     316:	90 e0       	ldi	r25, 0x00	; 0
     318:	25 e3       	ldi	r18, 0x35	; 53
     31a:	30 e0       	ldi	r19, 0x00	; 0
     31c:	f9 01       	movw	r30, r18
     31e:	20 81       	ld	r18, Z
     320:	24 60       	ori	r18, 0x04	; 4
     322:	fc 01       	movw	r30, r24
     324:	20 83       	st	Z, r18
      lcd_db5_port_high();
     326:	85 e3       	ldi	r24, 0x35	; 53
     328:	90 e0       	ldi	r25, 0x00	; 0
     32a:	25 e3       	ldi	r18, 0x35	; 53
     32c:	30 e0       	ldi	r19, 0x00	; 0
     32e:	f9 01       	movw	r30, r18
     330:	20 81       	ld	r18, Z
     332:	22 60       	ori	r18, 0x02	; 2
     334:	fc 01       	movw	r30, r24
     336:	20 83       	st	Z, r18
      lcd_db4_port_high();
     338:	85 e3       	ldi	r24, 0x35	; 53
     33a:	90 e0       	ldi	r25, 0x00	; 0
     33c:	25 e3       	ldi	r18, 0x35	; 53
     33e:	30 e0       	ldi	r19, 0x00	; 0
     340:	f9 01       	movw	r30, r18
     342:	20 81       	ld	r18, Z
     344:	21 60       	ori	r18, 0x01	; 1
     346:	fc 01       	movw	r30, r24
     348:	20 83       	st	Z, r18
      lcd_db1_port_high();
      lcd_db0_port_high();
    #endif

    #if (WAIT_MODE==0 || RW_LINE_IMPLEMENTED==0)
      if (!rs && data<=((1<<LCD_CLR) | (1<<LCD_HOME))) // Is command clrscr or home?
     34a:	8a 81       	ldd	r24, Y+2	; 0x02
     34c:	88 23       	and	r24, r24
     34e:	51 f4       	brne	.+20     	; 0x364 <lcd_write+0x258>
     350:	89 81       	ldd	r24, Y+1	; 0x01
     352:	84 30       	cpi	r24, 0x04	; 4
     354:	38 f4       	brcc	.+14     	; 0x364 <lcd_write+0x258>
        Delay_us(1640);
     356:	8f e9       	ldi	r24, 0x9F	; 159
     358:	99 e1       	ldi	r25, 0x19	; 25
     35a:	01 97       	sbiw	r24, 0x01	; 1
     35c:	f1 f7       	brne	.-4      	; 0x35a <lcd_write+0x24e>
     35e:	00 c0       	rjmp	.+0      	; 0x360 <lcd_write+0x254>
     360:	00 00       	nop
     362:	04 c0       	rjmp	.+8      	; 0x36c <lcd_write+0x260>
      else Delay_us(40);
     364:	95 ed       	ldi	r25, 0xD5	; 213
     366:	9a 95       	dec	r25
     368:	f1 f7       	brne	.-4      	; 0x366 <lcd_write+0x25a>
     36a:	00 00       	nop
    #endif
  }
     36c:	0f 90       	pop	r0
     36e:	0f 90       	pop	r0
     370:	df 91       	pop	r29
     372:	cf 91       	pop	r28
     374:	08 95       	ret

00000376 <lcd_command>:
Send LCD controller instruction command
Input:   instruction to send to LCD controller, see HD44780 data sheet
Returns: none
*************************************************************************/
void lcd_command(uint8_t cmd)
  {
     376:	cf 93       	push	r28
     378:	df 93       	push	r29
     37a:	1f 92       	push	r1
     37c:	cd b7       	in	r28, 0x3d	; 61
     37e:	de b7       	in	r29, 0x3e	; 62
     380:	89 83       	std	Y+1, r24	; 0x01
    lcd_write(cmd,0);
     382:	60 e0       	ldi	r22, 0x00	; 0
     384:	89 81       	ldd	r24, Y+1	; 0x01
     386:	0e 94 86 00 	call	0x10c	; 0x10c <lcd_write>
  }
     38a:	0f 90       	pop	r0
     38c:	df 91       	pop	r29
     38e:	cf 91       	pop	r28
     390:	08 95       	ret

00000392 <lcd_clrscr>:
Clear screen
Input:    none
Returns:  none
*************************************************************************/
void lcd_clrscr()
  {
     392:	cf 93       	push	r28
     394:	df 93       	push	r29
     396:	cd b7       	in	r28, 0x3d	; 61
     398:	de b7       	in	r29, 0x3e	; 62
    lcd_command(1<<LCD_CLR);
     39a:	81 e0       	ldi	r24, 0x01	; 1
     39c:	0e 94 bb 01 	call	0x376	; 0x376 <lcd_command>
  }
     3a0:	df 91       	pop	r29
     3a2:	cf 91       	pop	r28
     3a4:	08 95       	ret

000003a6 <lcd_putc>:
Display character
Input:    character to be displayed
Returns:  none
*************************************************************************/
void lcd_putc(char c)
  {
     3a6:	cf 93       	push	r28
     3a8:	df 93       	push	r29
     3aa:	1f 92       	push	r1
     3ac:	cd b7       	in	r28, 0x3d	; 61
     3ae:	de b7       	in	r29, 0x3e	; 62
     3b0:	89 83       	std	Y+1, r24	; 0x01
    lcd_write(c,1);
     3b2:	61 e0       	ldi	r22, 0x01	; 1
     3b4:	89 81       	ldd	r24, Y+1	; 0x01
     3b6:	0e 94 86 00 	call	0x10c	; 0x10c <lcd_write>
  }
     3ba:	0f 90       	pop	r0
     3bc:	df 91       	pop	r29
     3be:	cf 91       	pop	r28
     3c0:	08 95       	ret

000003c2 <lcd_puts>:
Display string
Input:    string to be displayed
Returns:  none
*************************************************************************/
void lcd_puts(const char *s)
  {
     3c2:	1f 93       	push	r17
     3c4:	cf 93       	push	r28
     3c6:	df 93       	push	r29
     3c8:	00 d0       	rcall	.+0      	; 0x3ca <lcd_puts+0x8>
     3ca:	cd b7       	in	r28, 0x3d	; 61
     3cc:	de b7       	in	r29, 0x3e	; 62
     3ce:	9a 83       	std	Y+2, r25	; 0x02
     3d0:	89 83       	std	Y+1, r24	; 0x01
    register char c;

    while ((c=*s++)) 
     3d2:	03 c0       	rjmp	.+6      	; 0x3da <lcd_puts+0x18>
      lcd_putc(c);
     3d4:	81 2f       	mov	r24, r17
     3d6:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <lcd_putc>
*************************************************************************/
void lcd_puts(const char *s)
  {
    register char c;

    while ((c=*s++)) 
     3da:	89 81       	ldd	r24, Y+1	; 0x01
     3dc:	9a 81       	ldd	r25, Y+2	; 0x02
     3de:	9c 01       	movw	r18, r24
     3e0:	2f 5f       	subi	r18, 0xFF	; 255
     3e2:	3f 4f       	sbci	r19, 0xFF	; 255
     3e4:	3a 83       	std	Y+2, r19	; 0x02
     3e6:	29 83       	std	Y+1, r18	; 0x01
     3e8:	fc 01       	movw	r30, r24
     3ea:	10 81       	ld	r17, Z
     3ec:	11 23       	and	r17, r17
     3ee:	91 f7       	brne	.-28     	; 0x3d4 <lcd_puts+0x12>
      lcd_putc(c);
  }
     3f0:	0f 90       	pop	r0
     3f2:	0f 90       	pop	r0
     3f4:	df 91       	pop	r29
     3f6:	cf 91       	pop	r28
     3f8:	1f 91       	pop	r17
     3fa:	08 95       	ret

000003fc <lcd_init>:
Initialize display
Input:    none
Returns:  none
*************************************************************************/
void lcd_init()
  {
     3fc:	cf 93       	push	r28
     3fe:	df 93       	push	r29
     400:	cd b7       	in	r28, 0x3d	; 61
     402:	de b7       	in	r29, 0x3e	; 62
    //Set All Pins as Output
    lcd_e_ddr_high();
     404:	0e 94 76 00 	call	0xec	; 0xec <lcd_e_ddr_high>
    lcd_rs_ddr_high();
     408:	84 e3       	ldi	r24, 0x34	; 52
     40a:	90 e0       	ldi	r25, 0x00	; 0
     40c:	24 e3       	ldi	r18, 0x34	; 52
     40e:	30 e0       	ldi	r19, 0x00	; 0
     410:	f9 01       	movw	r30, r18
     412:	20 81       	ld	r18, Z
     414:	20 61       	ori	r18, 0x10	; 16
     416:	fc 01       	movw	r30, r24
     418:	20 83       	st	Z, r18
    #if RW_LINE_IMPLEMENTED==1
      lcd_rw_ddr_high();
    #endif
    lcd_db7_ddr_high();
     41a:	84 e3       	ldi	r24, 0x34	; 52
     41c:	90 e0       	ldi	r25, 0x00	; 0
     41e:	24 e3       	ldi	r18, 0x34	; 52
     420:	30 e0       	ldi	r19, 0x00	; 0
     422:	f9 01       	movw	r30, r18
     424:	20 81       	ld	r18, Z
     426:	28 60       	ori	r18, 0x08	; 8
     428:	fc 01       	movw	r30, r24
     42a:	20 83       	st	Z, r18
    lcd_db6_ddr_high();
     42c:	84 e3       	ldi	r24, 0x34	; 52
     42e:	90 e0       	ldi	r25, 0x00	; 0
     430:	24 e3       	ldi	r18, 0x34	; 52
     432:	30 e0       	ldi	r19, 0x00	; 0
     434:	f9 01       	movw	r30, r18
     436:	20 81       	ld	r18, Z
     438:	24 60       	ori	r18, 0x04	; 4
     43a:	fc 01       	movw	r30, r24
     43c:	20 83       	st	Z, r18
    lcd_db5_ddr_high();
     43e:	84 e3       	ldi	r24, 0x34	; 52
     440:	90 e0       	ldi	r25, 0x00	; 0
     442:	24 e3       	ldi	r18, 0x34	; 52
     444:	30 e0       	ldi	r19, 0x00	; 0
     446:	f9 01       	movw	r30, r18
     448:	20 81       	ld	r18, Z
     44a:	22 60       	ori	r18, 0x02	; 2
     44c:	fc 01       	movw	r30, r24
     44e:	20 83       	st	Z, r18
    lcd_db4_ddr_high();
     450:	84 e3       	ldi	r24, 0x34	; 52
     452:	90 e0       	ldi	r25, 0x00	; 0
     454:	24 e3       	ldi	r18, 0x34	; 52
     456:	30 e0       	ldi	r19, 0x00	; 0
     458:	f9 01       	movw	r30, r18
     45a:	20 81       	ld	r18, Z
     45c:	21 60       	ori	r18, 0x01	; 1
     45e:	fc 01       	movw	r30, r24
     460:	20 83       	st	Z, r18
      lcd_db1_ddr_high();
      lcd_db0_ddr_high();
    #endif

    //Set All Control Lines Low
    lcd_e_port_low();
     462:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>
    lcd_rs_port_low();
     466:	85 e3       	ldi	r24, 0x35	; 53
     468:	90 e0       	ldi	r25, 0x00	; 0
     46a:	25 e3       	ldi	r18, 0x35	; 53
     46c:	30 e0       	ldi	r19, 0x00	; 0
     46e:	f9 01       	movw	r30, r18
     470:	20 81       	ld	r18, Z
     472:	2f 7e       	andi	r18, 0xEF	; 239
     474:	fc 01       	movw	r30, r24
     476:	20 83       	st	Z, r18
    #if RW_LINE_IMPLEMENTED==1
      lcd_rw_port_low();
    #endif

    //Set All Data Lines High
    lcd_db7_port_high();
     478:	85 e3       	ldi	r24, 0x35	; 53
     47a:	90 e0       	ldi	r25, 0x00	; 0
     47c:	25 e3       	ldi	r18, 0x35	; 53
     47e:	30 e0       	ldi	r19, 0x00	; 0
     480:	f9 01       	movw	r30, r18
     482:	20 81       	ld	r18, Z
     484:	28 60       	ori	r18, 0x08	; 8
     486:	fc 01       	movw	r30, r24
     488:	20 83       	st	Z, r18
    lcd_db6_port_high();
     48a:	85 e3       	ldi	r24, 0x35	; 53
     48c:	90 e0       	ldi	r25, 0x00	; 0
     48e:	25 e3       	ldi	r18, 0x35	; 53
     490:	30 e0       	ldi	r19, 0x00	; 0
     492:	f9 01       	movw	r30, r18
     494:	20 81       	ld	r18, Z
     496:	24 60       	ori	r18, 0x04	; 4
     498:	fc 01       	movw	r30, r24
     49a:	20 83       	st	Z, r18
    lcd_db5_port_high();
     49c:	85 e3       	ldi	r24, 0x35	; 53
     49e:	90 e0       	ldi	r25, 0x00	; 0
     4a0:	25 e3       	ldi	r18, 0x35	; 53
     4a2:	30 e0       	ldi	r19, 0x00	; 0
     4a4:	f9 01       	movw	r30, r18
     4a6:	20 81       	ld	r18, Z
     4a8:	22 60       	ori	r18, 0x02	; 2
     4aa:	fc 01       	movw	r30, r24
     4ac:	20 83       	st	Z, r18
    lcd_db4_port_high();
     4ae:	85 e3       	ldi	r24, 0x35	; 53
     4b0:	90 e0       	ldi	r25, 0x00	; 0
     4b2:	25 e3       	ldi	r18, 0x35	; 53
     4b4:	30 e0       	ldi	r19, 0x00	; 0
     4b6:	f9 01       	movw	r30, r18
     4b8:	20 81       	ld	r18, Z
     4ba:	21 60       	ori	r18, 0x01	; 1
     4bc:	fc 01       	movw	r30, r24
     4be:	20 83       	st	Z, r18
      lcd_db1_port_high();
      lcd_db0_port_high();
    #endif

    //Startup Delay
    Delay_ms(DELAY_RESET);
     4c0:	8f e5       	ldi	r24, 0x5F	; 95
     4c2:	9a ee       	ldi	r25, 0xEA	; 234
     4c4:	01 97       	sbiw	r24, 0x01	; 1
     4c6:	f1 f7       	brne	.-4      	; 0x4c4 <__stack+0x65>
     4c8:	00 c0       	rjmp	.+0      	; 0x4ca <__stack+0x6b>
     4ca:	00 00       	nop

    //Initialize Display
    lcd_db7_port_low();
     4cc:	85 e3       	ldi	r24, 0x35	; 53
     4ce:	90 e0       	ldi	r25, 0x00	; 0
     4d0:	25 e3       	ldi	r18, 0x35	; 53
     4d2:	30 e0       	ldi	r19, 0x00	; 0
     4d4:	f9 01       	movw	r30, r18
     4d6:	20 81       	ld	r18, Z
     4d8:	27 7f       	andi	r18, 0xF7	; 247
     4da:	fc 01       	movw	r30, r24
     4dc:	20 83       	st	Z, r18
    lcd_db6_port_low();
     4de:	85 e3       	ldi	r24, 0x35	; 53
     4e0:	90 e0       	ldi	r25, 0x00	; 0
     4e2:	25 e3       	ldi	r18, 0x35	; 53
     4e4:	30 e0       	ldi	r19, 0x00	; 0
     4e6:	f9 01       	movw	r30, r18
     4e8:	20 81       	ld	r18, Z
     4ea:	2b 7f       	andi	r18, 0xFB	; 251
     4ec:	fc 01       	movw	r30, r24
     4ee:	20 83       	st	Z, r18
    Delay_ns(100);
     4f0:	00 c0       	rjmp	.+0      	; 0x4f2 <__stack+0x93>
    lcd_e_port_high();
     4f2:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>
    Delay_ns(500);
     4f6:	f2 e0       	ldi	r31, 0x02	; 2
     4f8:	fa 95       	dec	r31
     4fa:	f1 f7       	brne	.-4      	; 0x4f8 <__stack+0x99>
     4fc:	00 c0       	rjmp	.+0      	; 0x4fe <__stack+0x9f>
    lcd_e_port_low();
     4fe:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>

    Delay_us(4100);
     502:	8f e0       	ldi	r24, 0x0F	; 15
     504:	90 e4       	ldi	r25, 0x40	; 64
     506:	01 97       	sbiw	r24, 0x01	; 1
     508:	f1 f7       	brne	.-4      	; 0x506 <__stack+0xa7>
     50a:	00 c0       	rjmp	.+0      	; 0x50c <__stack+0xad>
     50c:	00 00       	nop

    lcd_e_port_high();
     50e:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>
    Delay_ns(500);
     512:	92 e0       	ldi	r25, 0x02	; 2
     514:	9a 95       	dec	r25
     516:	f1 f7       	brne	.-4      	; 0x514 <__stack+0xb5>
     518:	00 c0       	rjmp	.+0      	; 0x51a <__stack+0xbb>
    lcd_e_port_low();
     51a:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>

    Delay_us(100);
     51e:	ef e8       	ldi	r30, 0x8F	; 143
     520:	f1 e0       	ldi	r31, 0x01	; 1
     522:	31 97       	sbiw	r30, 0x01	; 1
     524:	f1 f7       	brne	.-4      	; 0x522 <__stack+0xc3>
     526:	00 c0       	rjmp	.+0      	; 0x528 <__stack+0xc9>
     528:	00 00       	nop

    lcd_e_port_high();
     52a:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>
    Delay_ns(500);
     52e:	f2 e0       	ldi	r31, 0x02	; 2
     530:	fa 95       	dec	r31
     532:	f1 f7       	brne	.-4      	; 0x530 <__stack+0xd1>
     534:	00 c0       	rjmp	.+0      	; 0x536 <__stack+0xd7>
    lcd_e_port_low();
     536:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>

    Delay_us(40);
     53a:	85 ed       	ldi	r24, 0xD5	; 213
     53c:	8a 95       	dec	r24
     53e:	f1 f7       	brne	.-4      	; 0x53c <__stack+0xdd>
     540:	00 00       	nop

    //Init differs between 4-bit and 8-bit from here
    #if (LCD_BITS==4)
      lcd_db4_port_low();
     542:	85 e3       	ldi	r24, 0x35	; 53
     544:	90 e0       	ldi	r25, 0x00	; 0
     546:	25 e3       	ldi	r18, 0x35	; 53
     548:	30 e0       	ldi	r19, 0x00	; 0
     54a:	f9 01       	movw	r30, r18
     54c:	20 81       	ld	r18, Z
     54e:	2e 7f       	andi	r18, 0xFE	; 254
     550:	fc 01       	movw	r30, r24
     552:	20 83       	st	Z, r18
      Delay_ns(100);
     554:	00 c0       	rjmp	.+0      	; 0x556 <__stack+0xf7>
      lcd_e_port_high();
     556:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>
      Delay_ns(500);
     55a:	f2 e0       	ldi	r31, 0x02	; 2
     55c:	fa 95       	dec	r31
     55e:	f1 f7       	brne	.-4      	; 0x55c <__stack+0xfd>
     560:	00 c0       	rjmp	.+0      	; 0x562 <__stack+0x103>
      lcd_e_port_low();
     562:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>
      Delay_us(40);
     566:	85 ed       	ldi	r24, 0xD5	; 213
     568:	8a 95       	dec	r24
     56a:	f1 f7       	brne	.-4      	; 0x568 <__stack+0x109>
     56c:	00 00       	nop

      lcd_db4_port_low();
     56e:	85 e3       	ldi	r24, 0x35	; 53
     570:	90 e0       	ldi	r25, 0x00	; 0
     572:	25 e3       	ldi	r18, 0x35	; 53
     574:	30 e0       	ldi	r19, 0x00	; 0
     576:	f9 01       	movw	r30, r18
     578:	20 81       	ld	r18, Z
     57a:	2e 7f       	andi	r18, 0xFE	; 254
     57c:	fc 01       	movw	r30, r24
     57e:	20 83       	st	Z, r18
      Delay_ns(100);
     580:	00 c0       	rjmp	.+0      	; 0x582 <__stack+0x123>
      lcd_e_port_high();
     582:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>
      Delay_ns(500);
     586:	f2 e0       	ldi	r31, 0x02	; 2
     588:	fa 95       	dec	r31
     58a:	f1 f7       	brne	.-4      	; 0x588 <__stack+0x129>
     58c:	00 c0       	rjmp	.+0      	; 0x58e <__stack+0x12f>
      lcd_e_port_low();
     58e:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>
      Delay_ns(500);
     592:	82 e0       	ldi	r24, 0x02	; 2
     594:	8a 95       	dec	r24
     596:	f1 f7       	brne	.-4      	; 0x594 <__stack+0x135>
     598:	00 c0       	rjmp	.+0      	; 0x59a <__stack+0x13b>

      #if (LCD_DISPLAYS==1)
        if (LCD_DISPLAY_LINES>1)
          lcd_db7_port_high();
     59a:	85 e3       	ldi	r24, 0x35	; 53
     59c:	90 e0       	ldi	r25, 0x00	; 0
     59e:	25 e3       	ldi	r18, 0x35	; 53
     5a0:	30 e0       	ldi	r19, 0x00	; 0
     5a2:	f9 01       	movw	r30, r18
     5a4:	20 81       	ld	r18, Z
     5a6:	28 60       	ori	r18, 0x08	; 8
     5a8:	fc 01       	movw	r30, r24
     5aa:	20 83       	st	Z, r18
          }
        if (c>1)
          lcd_db7_port_high();
      #endif

      Delay_ns(100);
     5ac:	00 c0       	rjmp	.+0      	; 0x5ae <__stack+0x14f>
      lcd_e_port_high();
     5ae:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>
      Delay_ns(500);
     5b2:	f2 e0       	ldi	r31, 0x02	; 2
     5b4:	fa 95       	dec	r31
     5b6:	f1 f7       	brne	.-4      	; 0x5b4 <__stack+0x155>
     5b8:	00 c0       	rjmp	.+0      	; 0x5ba <__stack+0x15b>
      lcd_e_port_low();
     5ba:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>
      Delay_us(40);
     5be:	85 ed       	ldi	r24, 0xD5	; 213
     5c0:	8a 95       	dec	r24
     5c2:	f1 f7       	brne	.-4      	; 0x5c0 <__stack+0x161>
     5c4:	00 00       	nop
      lcd_e_port_low();
      Delay_us(40);
    #endif

    //Display Off
    lcd_command(_BV(LCD_DISPLAYMODE));
     5c6:	88 e0       	ldi	r24, 0x08	; 8
     5c8:	0e 94 bb 01 	call	0x376	; 0x376 <lcd_command>

    //Display Clear
    lcd_clrscr();
     5cc:	0e 94 c9 01 	call	0x392	; 0x392 <lcd_clrscr>

    //Entry Mode Set
    lcd_command(_BV(LCD_ENTRY_MODE) | _BV(LCD_ENTRY_INC));
     5d0:	86 e0       	ldi	r24, 0x06	; 6
     5d2:	0e 94 bb 01 	call	0x376	; 0x376 <lcd_command>

    //Display On
    lcd_command(_BV(LCD_DISPLAYMODE) | _BV(LCD_DISPLAYMODE_ON));
     5d6:	8c e0       	ldi	r24, 0x0C	; 12
     5d8:	0e 94 bb 01 	call	0x376	; 0x376 <lcd_command>
  }
     5dc:	df 91       	pop	r29
     5de:	cf 91       	pop	r28
     5e0:	08 95       	ret

000005e2 <__vector_3>:
Button pwm_mode_select = {0,70};
Encoder enc = {0,0,0};

/* Диспетчер */
ISR(TIMER2_COMP_vect)
{
     5e2:	1f 92       	push	r1
     5e4:	0f 92       	push	r0
     5e6:	0f b6       	in	r0, 0x3f	; 63
     5e8:	0f 92       	push	r0
     5ea:	11 24       	eor	r1, r1
     5ec:	2f 93       	push	r18
     5ee:	3f 93       	push	r19
     5f0:	4f 93       	push	r20
     5f2:	5f 93       	push	r21
     5f4:	6f 93       	push	r22
     5f6:	7f 93       	push	r23
     5f8:	8f 93       	push	r24
     5fa:	9f 93       	push	r25
     5fc:	af 93       	push	r26
     5fe:	bf 93       	push	r27
     600:	ef 93       	push	r30
     602:	ff 93       	push	r31
     604:	cf 93       	push	r28
     606:	df 93       	push	r29
     608:	cd b7       	in	r28, 0x3d	; 61
     60a:	de b7       	in	r29, 0x3e	; 62
     60c:	2b 97       	sbiw	r28, 0x0b	; 11
     60e:	de bf       	out	0x3e, r29	; 62
     610:	cd bf       	out	0x3d, r28	; 61
	TCNT0 = 0;
     612:	12 be       	out	0x32, r1	; 50
	//делитель clk
	if(push_button(PIND, 6, freq_div))
     614:	80 b3       	in	r24, 0x10	; 16
     616:	44 e6       	ldi	r20, 0x64	; 100
     618:	50 e0       	ldi	r21, 0x00	; 0
     61a:	66 e0       	ldi	r22, 0x06	; 6
     61c:	0e 94 6e 04 	call	0x8dc	; 0x8dc <_Z11push_buttonhhR6Button>
     620:	88 23       	and	r24, r24
     622:	f1 f0       	breq	.+60     	; 0x660 <__vector_3+0x7e>
	{
		if(state.prescaller > 4)
     624:	80 91 7b 00 	lds	r24, 0x007B
     628:	87 70       	andi	r24, 0x07	; 7
     62a:	90 e0       	ldi	r25, 0x00	; 0
     62c:	05 97       	sbiw	r24, 0x05	; 5
     62e:	2c f0       	brlt	.+10     	; 0x63a <__vector_3+0x58>
			state.prescaller = 0;
     630:	eb e7       	ldi	r30, 0x7B	; 123
     632:	f0 e0       	ldi	r31, 0x00	; 0
     634:	80 81       	ld	r24, Z
     636:	88 7f       	andi	r24, 0xF8	; 248
     638:	80 83       	st	Z, r24
		pwm.set_prescaler(state.prescaller++);
     63a:	eb e7       	ldi	r30, 0x7B	; 123
     63c:	f0 e0       	ldi	r31, 0x00	; 0
     63e:	80 81       	ld	r24, Z
     640:	28 2f       	mov	r18, r24
     642:	27 70       	andi	r18, 0x07	; 7
     644:	91 e0       	ldi	r25, 0x01	; 1
     646:	92 0f       	add	r25, r18
     648:	97 70       	andi	r25, 0x07	; 7
     64a:	88 7f       	andi	r24, 0xF8	; 248
     64c:	89 2b       	or	r24, r25
     64e:	80 83       	st	Z, r24
     650:	29 83       	std	Y+1, r18	; 0x01
     652:	be 01       	movw	r22, r28
     654:	6f 5f       	subi	r22, 0xFF	; 255
     656:	7f 4f       	sbci	r23, 0xFF	; 255
     658:	8d e7       	ldi	r24, 0x7D	; 125
     65a:	90 e0       	ldi	r25, 0x00	; 0
     65c:	0e 94 cd 04 	call	0x99a	; 0x99a <_ZN3PWM13set_prescalerERKh>
	}
	
	//коэфф. инкремента 
	if (push_button(PIND, 3, mult_div))
     660:	80 b3       	in	r24, 0x10	; 16
     662:	42 e6       	ldi	r20, 0x62	; 98
     664:	50 e0       	ldi	r21, 0x00	; 0
     666:	63 e0       	ldi	r22, 0x03	; 3
     668:	0e 94 6e 04 	call	0x8dc	; 0x8dc <_Z11push_buttonhhR6Button>
     66c:	88 23       	and	r24, r24
     66e:	09 f4       	brne	.+2      	; 0x672 <__vector_3+0x90>
     670:	47 c0       	rjmp	.+142    	; 0x700 <__vector_3+0x11e>
	{
		if(state.coeff > 4)
     672:	80 91 7b 00 	lds	r24, 0x007B
     676:	86 95       	lsr	r24
     678:	86 95       	lsr	r24
     67a:	86 95       	lsr	r24
     67c:	87 70       	andi	r24, 0x07	; 7
     67e:	28 2f       	mov	r18, r24
     680:	30 e0       	ldi	r19, 0x00	; 0
     682:	25 30       	cpi	r18, 0x05	; 5
     684:	31 05       	cpc	r19, r1
     686:	3c f0       	brlt	.+14     	; 0x696 <__vector_3+0xb4>
			state.coeff = 0;
		switch(state.coeff++)
     688:	eb e7       	ldi	r30, 0x7B	; 123
     68a:	f0 e0       	ldi	r31, 0x00	; 0
     68c:	80 81       	ld	r24, Z
     68e:	87 7c       	andi	r24, 0xC7	; 199
     690:	88 60       	ori	r24, 0x08	; 8
     692:	80 83       	st	Z, r24
     694:	1a c0       	rjmp	.+52     	; 0x6ca <__vector_3+0xe8>
     696:	8f 5f       	subi	r24, 0xFF	; 255
     698:	87 70       	andi	r24, 0x07	; 7
     69a:	eb e7       	ldi	r30, 0x7B	; 123
     69c:	f0 e0       	ldi	r31, 0x00	; 0
     69e:	98 2f       	mov	r25, r24
     6a0:	99 0f       	add	r25, r25
     6a2:	99 0f       	add	r25, r25
     6a4:	99 0f       	add	r25, r25
     6a6:	80 81       	ld	r24, Z
     6a8:	87 7c       	andi	r24, 0xC7	; 199
     6aa:	89 2b       	or	r24, r25
     6ac:	80 83       	st	Z, r24
     6ae:	21 30       	cpi	r18, 0x01	; 1
     6b0:	31 05       	cpc	r19, r1
     6b2:	91 f0       	breq	.+36     	; 0x6d8 <__vector_3+0xf6>
     6b4:	1c f4       	brge	.+6      	; 0x6bc <__vector_3+0xda>
     6b6:	23 2b       	or	r18, r19
     6b8:	19 f5       	brne	.+70     	; 0x700 <__vector_3+0x11e>
     6ba:	07 c0       	rjmp	.+14     	; 0x6ca <__vector_3+0xe8>
     6bc:	22 30       	cpi	r18, 0x02	; 2
     6be:	31 05       	cpc	r19, r1
     6c0:	91 f0       	breq	.+36     	; 0x6e6 <__vector_3+0x104>
     6c2:	23 30       	cpi	r18, 0x03	; 3
     6c4:	31 05       	cpc	r19, r1
     6c6:	b1 f0       	breq	.+44     	; 0x6f4 <__vector_3+0x112>
     6c8:	1b c0       	rjmp	.+54     	; 0x700 <__vector_3+0x11e>
		{
			case 0: coeff = 1;		break;
     6ca:	81 e0       	ldi	r24, 0x01	; 1
     6cc:	90 e0       	ldi	r25, 0x00	; 0
     6ce:	90 93 67 00 	sts	0x0067, r25
     6d2:	80 93 66 00 	sts	0x0066, r24
     6d6:	14 c0       	rjmp	.+40     	; 0x700 <__vector_3+0x11e>
			case 1: coeff = 10;		break;
     6d8:	8a e0       	ldi	r24, 0x0A	; 10
     6da:	90 e0       	ldi	r25, 0x00	; 0
     6dc:	90 93 67 00 	sts	0x0067, r25
     6e0:	80 93 66 00 	sts	0x0066, r24
     6e4:	0d c0       	rjmp	.+26     	; 0x700 <__vector_3+0x11e>
			case 2: coeff = 100;	break;
     6e6:	84 e6       	ldi	r24, 0x64	; 100
     6e8:	90 e0       	ldi	r25, 0x00	; 0
     6ea:	90 93 67 00 	sts	0x0067, r25
     6ee:	80 93 66 00 	sts	0x0066, r24
     6f2:	06 c0       	rjmp	.+12     	; 0x700 <__vector_3+0x11e>
			case 3: coeff = 1000;	break;
     6f4:	88 ee       	ldi	r24, 0xE8	; 232
     6f6:	93 e0       	ldi	r25, 0x03	; 3
     6f8:	90 93 67 00 	sts	0x0067, r25
     6fc:	80 93 66 00 	sts	0x0066, r24
		}
	}
	
	if(push_button(PIND, 2, pwm_mode_select))
     700:	80 b3       	in	r24, 0x10	; 16
     702:	40 e6       	ldi	r20, 0x60	; 96
     704:	50 e0       	ldi	r21, 0x00	; 0
     706:	62 e0       	ldi	r22, 0x02	; 2
     708:	0e 94 6e 04 	call	0x8dc	; 0x8dc <_Z11push_buttonhhR6Button>
     70c:	88 23       	and	r24, r24
     70e:	09 f4       	brne	.+2      	; 0x712 <__vector_3+0x130>
     710:	58 c0       	rjmp	.+176    	; 0x7c2 <__vector_3+0x1e0>
	{
		if(state.pwm_mode > 3)
     712:	80 91 7b 00 	lds	r24, 0x007B
     716:	98 2f       	mov	r25, r24
     718:	92 95       	swap	r25
     71a:	96 95       	lsr	r25
     71c:	96 95       	lsr	r25
     71e:	93 70       	andi	r25, 0x03	; 3
     720:	80 91 7c 00 	lds	r24, 0x007C
     724:	81 70       	andi	r24, 0x01	; 1
     726:	88 0f       	add	r24, r24
     728:	88 0f       	add	r24, r24
     72a:	89 2b       	or	r24, r25
     72c:	28 2f       	mov	r18, r24
     72e:	30 e0       	ldi	r19, 0x00	; 0
     730:	24 30       	cpi	r18, 0x04	; 4
     732:	31 05       	cpc	r19, r1
     734:	64 f0       	brlt	.+24     	; 0x74e <__vector_3+0x16c>
			state.pwm_mode = 0;
		switch(state.pwm_mode++)
     736:	eb e7       	ldi	r30, 0x7B	; 123
     738:	f0 e0       	ldi	r31, 0x00	; 0
     73a:	80 81       	ld	r24, Z
     73c:	8f 73       	andi	r24, 0x3F	; 63
     73e:	80 64       	ori	r24, 0x40	; 64
     740:	80 83       	st	Z, r24
     742:	ec e7       	ldi	r30, 0x7C	; 124
     744:	f0 e0       	ldi	r31, 0x00	; 0
     746:	80 81       	ld	r24, Z
     748:	8e 7f       	andi	r24, 0xFE	; 254
     74a:	80 83       	st	Z, r24
     74c:	23 c0       	rjmp	.+70     	; 0x794 <__vector_3+0x1b2>
     74e:	8f 5f       	subi	r24, 0xFF	; 255
     750:	eb e7       	ldi	r30, 0x7B	; 123
     752:	f0 e0       	ldi	r31, 0x00	; 0
     754:	48 2f       	mov	r20, r24
     756:	42 95       	swap	r20
     758:	44 0f       	add	r20, r20
     75a:	44 0f       	add	r20, r20
     75c:	40 7c       	andi	r20, 0xC0	; 192
     75e:	90 81       	ld	r25, Z
     760:	9f 73       	andi	r25, 0x3F	; 63
     762:	94 2b       	or	r25, r20
     764:	90 83       	st	Z, r25
     766:	82 fb       	bst	r24, 2
     768:	99 27       	eor	r25, r25
     76a:	90 f9       	bld	r25, 0
     76c:	ec e7       	ldi	r30, 0x7C	; 124
     76e:	f0 e0       	ldi	r31, 0x00	; 0
     770:	80 81       	ld	r24, Z
     772:	8e 7f       	andi	r24, 0xFE	; 254
     774:	89 2b       	or	r24, r25
     776:	80 83       	st	Z, r24
     778:	21 30       	cpi	r18, 0x01	; 1
     77a:	31 05       	cpc	r19, r1
     77c:	89 f0       	breq	.+34     	; 0x7a0 <__vector_3+0x1be>
     77e:	1c f4       	brge	.+6      	; 0x786 <__vector_3+0x1a4>
     780:	23 2b       	or	r18, r19
     782:	f9 f4       	brne	.+62     	; 0x7c2 <__vector_3+0x1e0>
     784:	07 c0       	rjmp	.+14     	; 0x794 <__vector_3+0x1b2>
     786:	22 30       	cpi	r18, 0x02	; 2
     788:	31 05       	cpc	r19, r1
     78a:	81 f0       	breq	.+32     	; 0x7ac <__vector_3+0x1ca>
     78c:	23 30       	cpi	r18, 0x03	; 3
     78e:	31 05       	cpc	r19, r1
     790:	99 f0       	breq	.+38     	; 0x7b8 <__vector_3+0x1d6>
     792:	17 c0       	rjmp	.+46     	; 0x7c2 <__vector_3+0x1e0>
		{
			case 0: pwm.set_mode_pwm(PWM::CTC);					break;
     794:	64 e0       	ldi	r22, 0x04	; 4
     796:	8d e7       	ldi	r24, 0x7D	; 125
     798:	90 e0       	ldi	r25, 0x00	; 0
     79a:	0e 94 2a 05 	call	0xa54	; 0xa54 <_ZN3PWM12set_mode_pwmENS_5_MODEE>
     79e:	11 c0       	rjmp	.+34     	; 0x7c2 <__vector_3+0x1e0>
			case 1: pwm.set_mode_pwm(PWM::FAST_PWM);			break;
     7a0:	61 e0       	ldi	r22, 0x01	; 1
     7a2:	8d e7       	ldi	r24, 0x7D	; 125
     7a4:	90 e0       	ldi	r25, 0x00	; 0
     7a6:	0e 94 2a 05 	call	0xa54	; 0xa54 <_ZN3PWM12set_mode_pwmENS_5_MODEE>
     7aa:	0b c0       	rjmp	.+22     	; 0x7c2 <__vector_3+0x1e0>
			case 2: pwm.set_mode_pwm(PWM::PHASE_CORRECT);		break;
     7ac:	62 e0       	ldi	r22, 0x02	; 2
     7ae:	8d e7       	ldi	r24, 0x7D	; 125
     7b0:	90 e0       	ldi	r25, 0x00	; 0
     7b2:	0e 94 2a 05 	call	0xa54	; 0xa54 <_ZN3PWM12set_mode_pwmENS_5_MODEE>
     7b6:	05 c0       	rjmp	.+10     	; 0x7c2 <__vector_3+0x1e0>
			case 3: pwm.set_mode_pwm(PWM::PHASE_FREQ_CORRECT);	break;
     7b8:	63 e0       	ldi	r22, 0x03	; 3
     7ba:	8d e7       	ldi	r24, 0x7D	; 125
     7bc:	90 e0       	ldi	r25, 0x00	; 0
     7be:	0e 94 2a 05 	call	0xa54	; 0xa54 <_ZN3PWM12set_mode_pwmENS_5_MODEE>
		}
	}
	
	//проверка энкодера
	if((!(PINA & BIT1) || !(PINA & BIT2)) || (enc.detect == true))
     7c2:	c9 9b       	sbis	0x19, 1	; 25
     7c4:	07 c0       	rjmp	.+14     	; 0x7d4 <__vector_3+0x1f2>
     7c6:	ca 9b       	sbis	0x19, 2	; 25
     7c8:	05 c0       	rjmp	.+10     	; 0x7d4 <__vector_3+0x1f2>
     7ca:	80 91 78 00 	lds	r24, 0x0078
     7ce:	88 23       	and	r24, r24
     7d0:	09 f4       	brne	.+2      	; 0x7d4 <__vector_3+0x1f2>
     7d2:	5d c0       	rjmp	.+186    	; 0x88e <__vector_3+0x2ac>
	{
		if(enc.init == false)
     7d4:	80 91 79 00 	lds	r24, 0x0079
     7d8:	81 11       	cpse	r24, r1
     7da:	48 c0       	rjmp	.+144    	; 0x86c <__vector_3+0x28a>
		{
			enc.detect = true;
     7dc:	81 e0       	ldi	r24, 0x01	; 1
     7de:	80 93 78 00 	sts	0x0078, r24
			uint16_t tmp = OCR1AH<<8 | OCR1AL;
     7e2:	2b b5       	in	r18, 0x2b	; 43
     7e4:	8a b5       	in	r24, 0x2a	; 42
     7e6:	90 e0       	ldi	r25, 0x00	; 0
     7e8:	92 2b       	or	r25, r18
			if(PINA & BIT1)
     7ea:	c9 9b       	sbis	0x19, 1	; 25
     7ec:	1f c0       	rjmp	.+62     	; 0x82c <__vector_3+0x24a>
			{
				if(coeff <= 0xFFFF - tmp)
     7ee:	20 91 66 00 	lds	r18, 0x0066
     7f2:	30 91 67 00 	lds	r19, 0x0067
     7f6:	ac 01       	movw	r20, r24
     7f8:	40 95       	com	r20
     7fa:	50 95       	com	r21
     7fc:	42 17       	cp	r20, r18
     7fe:	53 07       	cpc	r21, r19
     800:	88 f0       	brcs	.+34     	; 0x824 <__vector_3+0x242>
				{
					tmp += coeff;
     802:	82 0f       	add	r24, r18
     804:	93 1f       	adc	r25, r19
					char buff[10];
					OCR1AH = (uint8_t)(tmp>>8);
     806:	9b bd       	out	0x2b, r25	; 43
					OCR1AL = (uint8_t)tmp;
     808:	8a bd       	out	0x2a, r24	; 42
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__utoa_ncheck (unsigned int, char *, unsigned char);
	return __utoa_ncheck (__val, __s, __radix);
     80a:	4a e0       	ldi	r20, 0x0A	; 10
     80c:	be 01       	movw	r22, r28
     80e:	6e 5f       	subi	r22, 0xFE	; 254
     810:	7f 4f       	sbci	r23, 0xFF	; 255
     812:	0e 94 6b 05 	call	0xad6	; 0xad6 <__utoa_ncheck>
					utoa(tmp,buff,10);
					lcd_clrscr();
     816:	0e 94 c9 01 	call	0x392	; 0x392 <lcd_clrscr>
					lcd_puts(buff);
     81a:	ce 01       	movw	r24, r28
     81c:	02 96       	adiw	r24, 0x02	; 2
     81e:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <lcd_puts>
     822:	1e c0       	rjmp	.+60     	; 0x860 <__vector_3+0x27e>
				}
				else
				{
					OCR1AH = 0xFF;
     824:	8f ef       	ldi	r24, 0xFF	; 255
     826:	8b bd       	out	0x2b, r24	; 43
					OCR1AL = 0xFF;
     828:	8a bd       	out	0x2a, r24	; 42
     82a:	1a c0       	rjmp	.+52     	; 0x860 <__vector_3+0x27e>
				}
			}
			else
			{	
				if(tmp >= coeff)
     82c:	20 91 66 00 	lds	r18, 0x0066
     830:	30 91 67 00 	lds	r19, 0x0067
     834:	82 17       	cp	r24, r18
     836:	93 07       	cpc	r25, r19
     838:	88 f0       	brcs	.+34     	; 0x85c <__vector_3+0x27a>
				{
					tmp -= coeff;
     83a:	82 1b       	sub	r24, r18
     83c:	93 0b       	sbc	r25, r19
					OCR1AH = (uint8_t)(tmp>>8);
     83e:	9b bd       	out	0x2b, r25	; 43
					OCR1AL = (uint8_t)tmp;
     840:	8a bd       	out	0x2a, r24	; 42
     842:	4a e0       	ldi	r20, 0x0A	; 10
     844:	be 01       	movw	r22, r28
     846:	6e 5f       	subi	r22, 0xFE	; 254
     848:	7f 4f       	sbci	r23, 0xFF	; 255
     84a:	0e 94 6b 05 	call	0xad6	; 0xad6 <__utoa_ncheck>
					char buff[10];
					utoa(tmp,buff,10);
					lcd_clrscr();
     84e:	0e 94 c9 01 	call	0x392	; 0x392 <lcd_clrscr>
					lcd_puts(buff);
     852:	ce 01       	movw	r24, r28
     854:	02 96       	adiw	r24, 0x02	; 2
     856:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <lcd_puts>
     85a:	02 c0       	rjmp	.+4      	; 0x860 <__vector_3+0x27e>
				}
				else
				{
					OCR1AH = 0x00;
     85c:	1b bc       	out	0x2b, r1	; 43
					OCR1AL = 0x00;
     85e:	1a bc       	out	0x2a, r1	; 42
				}
			}
								
			enc.delay = 10;
     860:	e8 e7       	ldi	r30, 0x78	; 120
     862:	f0 e0       	ldi	r31, 0x00	; 0
     864:	8a e0       	ldi	r24, 0x0A	; 10
     866:	82 83       	std	Z+2, r24	; 0x02
			enc.init = true;
     868:	81 e0       	ldi	r24, 0x01	; 1
     86a:	81 83       	std	Z+1, r24	; 0x01
		}
		if((PINA & BIT1) && (PINA & BIT2) && !(enc.delay ? --enc.delay : 0))
     86c:	c9 9b       	sbis	0x19, 1	; 25
     86e:	0f c0       	rjmp	.+30     	; 0x88e <__vector_3+0x2ac>
     870:	ca 9b       	sbis	0x19, 2	; 25
     872:	0d c0       	rjmp	.+26     	; 0x88e <__vector_3+0x2ac>
     874:	80 91 7a 00 	lds	r24, 0x007A
     878:	88 23       	and	r24, r24
     87a:	29 f0       	breq	.+10     	; 0x886 <__vector_3+0x2a4>
     87c:	81 50       	subi	r24, 0x01	; 1
     87e:	80 93 7a 00 	sts	0x007A, r24
     882:	81 11       	cpse	r24, r1
     884:	04 c0       	rjmp	.+8      	; 0x88e <__vector_3+0x2ac>
		{
			enc.detect = false;
     886:	e8 e7       	ldi	r30, 0x78	; 120
     888:	f0 e0       	ldi	r31, 0x00	; 0
     88a:	10 82       	st	Z, r1
			enc.init = false;
     88c:	11 82       	std	Z+1, r1	; 0x01
		}
	}
	

	// запуск преобразований ADC
	if(!(ADCSRA & 1<<ADSC))
     88e:	86 b1       	in	r24, 0x06	; 6
	{	
								
	}
	ADCSRA |= 1<<ADSC;					
     890:	36 9a       	sbi	0x06, 6	; 6
}
     892:	2b 96       	adiw	r28, 0x0b	; 11
     894:	0f b6       	in	r0, 0x3f	; 63
     896:	f8 94       	cli
     898:	de bf       	out	0x3e, r29	; 62
     89a:	0f be       	out	0x3f, r0	; 63
     89c:	cd bf       	out	0x3d, r28	; 61
     89e:	df 91       	pop	r29
     8a0:	cf 91       	pop	r28
     8a2:	ff 91       	pop	r31
     8a4:	ef 91       	pop	r30
     8a6:	bf 91       	pop	r27
     8a8:	af 91       	pop	r26
     8aa:	9f 91       	pop	r25
     8ac:	8f 91       	pop	r24
     8ae:	7f 91       	pop	r23
     8b0:	6f 91       	pop	r22
     8b2:	5f 91       	pop	r21
     8b4:	4f 91       	pop	r20
     8b6:	3f 91       	pop	r19
     8b8:	2f 91       	pop	r18
     8ba:	0f 90       	pop	r0
     8bc:	0f be       	out	0x3f, r0	; 63
     8be:	0f 90       	pop	r0
     8c0:	1f 90       	pop	r1
     8c2:	18 95       	reti

000008c4 <main>:
#include "Main.h"
PWM pwm;

int main( void )
{
	peiph_init();
     8c4:	0e 94 96 04 	call	0x92c	; 0x92c <_Z10peiph_initv>

	lcd_init();
     8c8:	0e 94 fe 01 	call	0x3fc	; 0x3fc <lcd_init>
	lcd_clrscr();
     8cc:	0e 94 c9 01 	call	0x392	; 0x392 <lcd_clrscr>
	lcd_puts("Hello World...");
     8d0:	88 e6       	ldi	r24, 0x68	; 104
     8d2:	90 e0       	ldi	r25, 0x00	; 0
     8d4:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <lcd_puts>
	
	sei();
     8d8:	78 94       	sei
#include "Main.h"
PWM pwm;

int main( void )
     8da:	ff cf       	rjmp	.-2      	; 0x8da <main+0x16>

000008dc <_Z11push_buttonhhR6Button>:
	}
}

bool push_button (const uint8_t PINX, const uint8_t pin_number, Button &but)
{
	if (!(PINX & 1<<pin_number))
     8dc:	90 e0       	ldi	r25, 0x00	; 0
     8de:	02 c0       	rjmp	.+4      	; 0x8e4 <_Z11push_buttonhhR6Button+0x8>
     8e0:	95 95       	asr	r25
     8e2:	87 95       	ror	r24
     8e4:	6a 95       	dec	r22
     8e6:	e2 f7       	brpl	.-8      	; 0x8e0 <_Z11push_buttonhhR6Button+0x4>
     8e8:	80 fd       	sbrc	r24, 0
     8ea:	05 c0       	rjmp	.+10     	; 0x8f6 <_Z11push_buttonhhR6Button+0x1a>
		but.detect = true;
     8ec:	81 e0       	ldi	r24, 0x01	; 1
     8ee:	fa 01       	movw	r30, r20
     8f0:	80 83       	st	Z, r24
		{
			but.time = 70;
			but.detect = false;
			return true;
		}
	return false;
     8f2:	80 e0       	ldi	r24, 0x00	; 0
     8f4:	08 95       	ret
bool push_button (const uint8_t PINX, const uint8_t pin_number, Button &but)
{
	if (!(PINX & 1<<pin_number))
		but.detect = true;
	else
		if ((but.detect == true) && !(but.time ? but.time-- : 0))
     8f6:	fa 01       	movw	r30, r20
     8f8:	80 81       	ld	r24, Z
     8fa:	88 23       	and	r24, r24
     8fc:	59 f0       	breq	.+22     	; 0x914 <_Z11push_buttonhhR6Button+0x38>
     8fe:	91 81       	ldd	r25, Z+1	; 0x01
     900:	99 23       	and	r25, r25
     902:	19 f0       	breq	.+6      	; 0x90a <_Z11push_buttonhhR6Button+0x2e>
     904:	91 50       	subi	r25, 0x01	; 1
     906:	91 83       	std	Z+1, r25	; 0x01
     908:	05 c0       	rjmp	.+10     	; 0x914 <_Z11push_buttonhhR6Button+0x38>
		{
			but.time = 70;
     90a:	96 e4       	ldi	r25, 0x46	; 70
     90c:	fa 01       	movw	r30, r20
     90e:	91 83       	std	Z+1, r25	; 0x01
			but.detect = false;
     910:	10 82       	st	Z, r1
			return true;
     912:	08 95       	ret
		}
	return false;
     914:	80 e0       	ldi	r24, 0x00	; 0
}
     916:	08 95       	ret

00000918 <_GLOBAL__sub_I_pwm>:
#include "Main.h"
PWM pwm;
     918:	8d e7       	ldi	r24, 0x7D	; 125
     91a:	90 e0       	ldi	r25, 0x00	; 0
     91c:	0e 94 ac 04 	call	0x958	; 0x958 <_ZN3PWMC1Ev>
     920:	08 95       	ret

00000922 <_GLOBAL__sub_D_pwm>:
     922:	8d e7       	ldi	r24, 0x7D	; 125
     924:	90 e0       	ldi	r25, 0x00	; 0
     926:	0e 94 5a 05 	call	0xab4	; 0xab4 <_ZN3PWMD1Ev>
     92a:	08 95       	ret

0000092c <_Z10peiph_initv>:
#include "periph_init.h"

void peiph_init()
{
	DDRB =	BIT3;									// ШИМ
     92c:	88 e0       	ldi	r24, 0x08	; 8
     92e:	87 bb       	out	0x17, r24	; 23
	DDRD =	BIT4 | BIT5;							// светодиоды
     930:	80 e3       	ldi	r24, 0x30	; 48
     932:	81 bb       	out	0x11, r24	; 17
	PORTD = BIT2 | BIT3 | BIT6;						// кнопки
     934:	8c e4       	ldi	r24, 0x4C	; 76
     936:	82 bb       	out	0x12, r24	; 18
	PORTB = BIT1 | BIT2;							// энкодер	
     938:	86 e0       	ldi	r24, 0x06	; 6
     93a:	88 bb       	out	0x18, r24	; 24
	//GICR =	(1<<INT0);								// PD2(16)
	//MCUCR =	(1<<ISC01) | (0<<ISC00);				// по спаду 
	
	//ADC initial
	ADMUX	=	(1<<ADLAR)|							// выравнивание по левому краю
				(0<<REFS1)|(1<<REFS0);				// опорное напряжение от внешнего источника питания
     93c:	80 e6       	ldi	r24, 0x60	; 96
     93e:	87 b9       	out	0x07, r24	; 7
	
	SFIOR	=	(0<<ADTS2)|(0<<ADTS1)|(0<<ADTS0);	// преобразование по прерыванию TIM0 OCR0
     940:	10 be       	out	0x30, r1	; 48
	
	ADCSRA	=	(1<<ADEN); 							// ADC ON
     942:	80 e8       	ldi	r24, 0x80	; 128
     944:	86 b9       	out	0x06, r24	; 6
				//(1<<ADSC) |						// включение преобразования (сбрасывается по окончанию) 
				//(1<<ADATE);						// автоматическое включение преобразований

	//TIM2 initial periodic system timer
	TIMSK |= (1<<OCIE2);							// прерывание по сравнению
     946:	89 b7       	in	r24, 0x39	; 57
     948:	80 68       	ori	r24, 0x80	; 128
     94a:	89 bf       	out	0x39, r24	; 57
	TCCR2 = (1<<FOC2) |								// режим NORMAL
			(0<<CS22) |(1<<CS21) |(1<<CS20);		// clk/256
     94c:	83 e8       	ldi	r24, 0x83	; 131
     94e:	85 bd       	out	0x25, r24	; 37
	TCNT2 = 0;										// обнуление счётного регистра
     950:	14 bc       	out	0x24, r1	; 36
	OCR2  = 125;									// регистр сравнения
     952:	8d e7       	ldi	r24, 0x7D	; 125
     954:	83 bd       	out	0x23, r24	; 35
     956:	08 95       	ret

00000958 <_ZN3PWMC1Ev>:
#include "PWM.h"

PWM::PWM()
     958:	fc 01       	movw	r30, r24
{
	mode = INITIAL;
     95a:	80 81       	ld	r24, Z
     95c:	88 7f       	andi	r24, 0xF8	; 248
     95e:	80 83       	st	Z, r24
	
	FastPWM_settings._TCCR1A = 0<<WGM11 | 1<< WGM10 | 1<<COM1A1 | 0<<COM1A0;
     960:	81 e8       	ldi	r24, 0x81	; 129
     962:	86 83       	std	Z+6, r24	; 0x06
	FastPWM_settings._TCCR1B = 0<<WGM13 | 1<< WGM12 | 0<<CS12	| 0<<CS11	| 1<<CS10;
     964:	99 e0       	ldi	r25, 0x09	; 9
     966:	97 83       	std	Z+7, r25	; 0x07
	FastPWM_settings._OCR1AH = 0;
     968:	10 86       	std	Z+8, r1	; 0x08
	FastPWM_settings._OCR1AL = 0;
     96a:	11 86       	std	Z+9, r1	; 0x09
	
	CTC_settings._TCCR1A = 0<<WGM11 | 0<< WGM10 | 0<<COM1A1 | 1<<COM1A0;
     96c:	20 e4       	ldi	r18, 0x40	; 64
     96e:	21 83       	std	Z+1, r18	; 0x01
	CTC_settings._TCCR1B = 0<<WGM13 | 1<< WGM12 | 0<<CS12	| 0<<CS11	| 1<<CS10;
     970:	92 83       	std	Z+2, r25	; 0x02
	CTC_settings._OCR1AH = 0;
     972:	13 82       	std	Z+3, r1	; 0x03
	CTC_settings._OCR1AL = 0;
     974:	14 82       	std	Z+4, r1	; 0x04
	
	PhaseCorrect_settings._TCCR1A = 0<<WGM11 | 1<< WGM10 | 1<<COM1A1 | 0<<COM1A0;
     976:	83 87       	std	Z+11, r24	; 0x0b
	PhaseCorrect_settings._TCCR1B = 0<<WGM13 | 0<< WGM12 | 0<<CS12	 | 0<<CS11	| 1<<CS10;
     978:	91 e0       	ldi	r25, 0x01	; 1
     97a:	94 87       	std	Z+12, r25	; 0x0c
	PhaseCorrect_settings._OCR1AH = 0;
     97c:	15 86       	std	Z+13, r1	; 0x0d
	PhaseCorrect_settings._OCR1AL = 0;
     97e:	16 86       	std	Z+14, r1	; 0x0e

	PhaseCorrectFreq_settings._TCCR1A = 0<<WGM11 | 1<< WGM10 | 1<<COM1A1 | 0<<COM1A0;
     980:	80 8b       	std	Z+16, r24	; 0x10
	PhaseCorrectFreq_settings._TCCR1B = 1<<WGM13 | 0<< WGM12 | 0<<CS12	 | 0<<CS11	| 1<<CS10;
     982:	81 e1       	ldi	r24, 0x11	; 17
     984:	81 8b       	std	Z+17, r24	; 0x11
	PhaseCorrectFreq_settings._OCR1AH = 0;
     986:	12 8a       	std	Z+18, r1	; 0x12
	PhaseCorrectFreq_settings._OCR1AL = 0;
     988:	13 8a       	std	Z+19, r1	; 0x13


	TCCR1A = 0;
     98a:	1f bc       	out	0x2f, r1	; 47
	TCCR1B = 0;
     98c:	1e bc       	out	0x2e, r1	; 46
	TCNT1H = 0;	TCNT1L = 0;									// обнуление счётного регистра
     98e:	1d bc       	out	0x2d, r1	; 45
     990:	1c bc       	out	0x2c, r1	; 44
	OCR1AH = 0;	OCR1AL = 0;									// обнуление регистра сравнения выходного сигнала
     992:	1b bc       	out	0x2b, r1	; 43
     994:	1a bc       	out	0x2a, r1	; 42
	
	DDRD	|=	OC1A_bit;									// OC1A ON
     996:	8d 9a       	sbi	0x11, 5	; 17
     998:	08 95       	ret

0000099a <_ZN3PWM13set_prescalerERKh>:
}

// выбор деления входной частоты 
void PWM::set_prescaler(const uint8_t &state)
{
	TCCR1B &=~ ((1<<CS12) | (1<<CS11) | (1<<CS10));
     99a:	8e b5       	in	r24, 0x2e	; 46
     99c:	88 7f       	andi	r24, 0xF8	; 248
     99e:	8e bd       	out	0x2e, r24	; 46
	switch(state)
     9a0:	fb 01       	movw	r30, r22
     9a2:	80 81       	ld	r24, Z
     9a4:	82 30       	cpi	r24, 0x02	; 2
     9a6:	99 f0       	breq	.+38     	; 0x9ce <_ZN3PWM13set_prescalerERKh+0x34>
     9a8:	28 f4       	brcc	.+10     	; 0x9b4 <_ZN3PWM13set_prescalerERKh+0x1a>
     9aa:	88 23       	and	r24, r24
     9ac:	41 f0       	breq	.+16     	; 0x9be <_ZN3PWM13set_prescalerERKh+0x24>
     9ae:	81 30       	cpi	r24, 0x01	; 1
     9b0:	51 f0       	breq	.+20     	; 0x9c6 <_ZN3PWM13set_prescalerERKh+0x2c>
     9b2:	08 95       	ret
     9b4:	83 30       	cpi	r24, 0x03	; 3
     9b6:	79 f0       	breq	.+30     	; 0x9d6 <_ZN3PWM13set_prescalerERKh+0x3c>
     9b8:	84 30       	cpi	r24, 0x04	; 4
     9ba:	89 f0       	breq	.+34     	; 0x9de <_ZN3PWM13set_prescalerERKh+0x44>
     9bc:	08 95       	ret
	{
		case 0: TCCR1B |= (0<<CS12) | (0<<CS11) | (1<<CS10);  break;
     9be:	8e b5       	in	r24, 0x2e	; 46
     9c0:	81 60       	ori	r24, 0x01	; 1
     9c2:	8e bd       	out	0x2e, r24	; 46
     9c4:	08 95       	ret
		case 1: TCCR1B |= (0<<CS12) | (1<<CS11) | (0<<CS10);  break;
     9c6:	8e b5       	in	r24, 0x2e	; 46
     9c8:	82 60       	ori	r24, 0x02	; 2
     9ca:	8e bd       	out	0x2e, r24	; 46
     9cc:	08 95       	ret
		case 2: TCCR1B |= (0<<CS12) | (1<<CS11) | (1<<CS10);  break;
     9ce:	8e b5       	in	r24, 0x2e	; 46
     9d0:	83 60       	ori	r24, 0x03	; 3
     9d2:	8e bd       	out	0x2e, r24	; 46
     9d4:	08 95       	ret
		case 3: TCCR1B |= (1<<CS12) | (0<<CS11) | (0<<CS10);  break;
     9d6:	8e b5       	in	r24, 0x2e	; 46
     9d8:	84 60       	ori	r24, 0x04	; 4
     9da:	8e bd       	out	0x2e, r24	; 46
     9dc:	08 95       	ret
		case 4:	TCCR1B |= (1<<CS12) | (0<<CS11) | (1<<CS10);  break;
     9de:	8e b5       	in	r24, 0x2e	; 46
     9e0:	85 60       	ori	r24, 0x05	; 5
     9e2:	8e bd       	out	0x2e, r24	; 46
     9e4:	08 95       	ret

000009e6 <_ZN3PWM11select_modeERKh>:
		OCR1AL = 0;
	}
}

settings* PWM::select_mode(const uint8_t &mode)
{
     9e6:	9c 01       	movw	r18, r24
	settings* tmp;
	switch(mode)
     9e8:	fb 01       	movw	r30, r22
     9ea:	90 81       	ld	r25, Z
     9ec:	92 30       	cpi	r25, 0x02	; 2
     9ee:	79 f0       	breq	.+30     	; 0xa0e <_ZN3PWM11select_modeERKh+0x28>
     9f0:	18 f4       	brcc	.+6      	; 0x9f8 <_ZN3PWM11select_modeERKh+0x12>
     9f2:	91 30       	cpi	r25, 0x01	; 1
     9f4:	31 f0       	breq	.+12     	; 0xa02 <_ZN3PWM11select_modeERKh+0x1c>
     9f6:	11 c0       	rjmp	.+34     	; 0xa1a <_ZN3PWM11select_modeERKh+0x34>
     9f8:	93 30       	cpi	r25, 0x03	; 3
     9fa:	61 f0       	breq	.+24     	; 0xa14 <_ZN3PWM11select_modeERKh+0x2e>
     9fc:	94 30       	cpi	r25, 0x04	; 4
     9fe:	21 f0       	breq	.+8      	; 0xa08 <_ZN3PWM11select_modeERKh+0x22>
     a00:	0c c0       	rjmp	.+24     	; 0xa1a <_ZN3PWM11select_modeERKh+0x34>
	{
		case FAST_PWM:				tmp = &FastPWM_settings;			break;
     a02:	c9 01       	movw	r24, r18
     a04:	06 96       	adiw	r24, 0x06	; 6
     a06:	08 95       	ret
		case CTC:					tmp = &CTC_settings;				break;
     a08:	c9 01       	movw	r24, r18
     a0a:	01 96       	adiw	r24, 0x01	; 1
     a0c:	08 95       	ret
		case PHASE_CORRECT:			tmp = &PhaseCorrect_settings;		break;
     a0e:	c9 01       	movw	r24, r18
     a10:	0b 96       	adiw	r24, 0x0b	; 11
     a12:	08 95       	ret
		case PHASE_FREQ_CORRECT:	tmp = &PhaseCorrectFreq_settings;	break;
     a14:	c9 01       	movw	r24, r18
     a16:	40 96       	adiw	r24, 0x10	; 16
     a18:	08 95       	ret
		default: return 0;
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	90 e0       	ldi	r25, 0x00	; 0
	}
	return tmp;
}
     a1e:	08 95       	ret

00000a20 <_ZN3PWM13save_settingsEv>:
		case 4:	TCCR1B |= (1<<CS12) | (0<<CS11) | (1<<CS10);  break;
	}
}

void PWM::save_settings()
{
     a20:	cf 93       	push	r28
     a22:	df 93       	push	r29
     a24:	1f 92       	push	r1
     a26:	cd b7       	in	r28, 0x3d	; 61
     a28:	de b7       	in	r29, 0x3e	; 62
     a2a:	fc 01       	movw	r30, r24
	settings *tmp;
	tmp = select_mode(mode);	
     a2c:	90 81       	ld	r25, Z
     a2e:	97 70       	andi	r25, 0x07	; 7
     a30:	99 83       	std	Y+1, r25	; 0x01
     a32:	be 01       	movw	r22, r28
     a34:	6f 5f       	subi	r22, 0xFF	; 255
     a36:	7f 4f       	sbci	r23, 0xFF	; 255
     a38:	cf 01       	movw	r24, r30
     a3a:	0e 94 f3 04 	call	0x9e6	; 0x9e6 <_ZN3PWM11select_modeERKh>
     a3e:	fc 01       	movw	r30, r24
	tmp->_OCR1AH = OCR1AH;
     a40:	8b b5       	in	r24, 0x2b	; 43
     a42:	82 83       	std	Z+2, r24	; 0x02
	tmp->_OCR1AL = OCR1AL;
     a44:	8a b5       	in	r24, 0x2a	; 42
     a46:	83 83       	std	Z+3, r24	; 0x03
	tmp->save	 = true;
     a48:	81 e0       	ldi	r24, 0x01	; 1
     a4a:	84 83       	std	Z+4, r24	; 0x04
}
     a4c:	0f 90       	pop	r0
     a4e:	df 91       	pop	r29
     a50:	cf 91       	pop	r28
     a52:	08 95       	ret

00000a54 <_ZN3PWM12set_mode_pwmENS_5_MODEE>:

void PWM::set_mode_pwm(_MODE _M)
{
     a54:	ff 92       	push	r15
     a56:	0f 93       	push	r16
     a58:	1f 93       	push	r17
     a5a:	cf 93       	push	r28
     a5c:	df 93       	push	r29
     a5e:	1f 92       	push	r1
     a60:	cd b7       	in	r28, 0x3d	; 61
     a62:	de b7       	in	r29, 0x3e	; 62
     a64:	8c 01       	movw	r16, r24
     a66:	f6 2e       	mov	r15, r22
	save_settings();
     a68:	0e 94 10 05 	call	0xa20	; 0xa20 <_ZN3PWM13save_settingsEv>
	mode = _M;
     a6c:	6f 2d       	mov	r22, r15
     a6e:	67 70       	andi	r22, 0x07	; 7
     a70:	f8 01       	movw	r30, r16
     a72:	90 81       	ld	r25, Z
     a74:	98 7f       	andi	r25, 0xF8	; 248
     a76:	96 2b       	or	r25, r22
     a78:	90 83       	st	Z, r25
	settings *mode_setting;
	mode_setting = select_mode(mode);
     a7a:	69 83       	std	Y+1, r22	; 0x01
     a7c:	be 01       	movw	r22, r28
     a7e:	6f 5f       	subi	r22, 0xFF	; 255
     a80:	7f 4f       	sbci	r23, 0xFF	; 255
     a82:	c8 01       	movw	r24, r16
     a84:	0e 94 f3 04 	call	0x9e6	; 0x9e6 <_ZN3PWM11select_modeERKh>
     a88:	fc 01       	movw	r30, r24

	TCCR1A = mode_setting->_TCCR1A;
     a8a:	80 81       	ld	r24, Z
     a8c:	8f bd       	out	0x2f, r24	; 47
	TCCR1B = mode_setting->_TCCR1B;
     a8e:	81 81       	ldd	r24, Z+1	; 0x01
     a90:	8e bd       	out	0x2e, r24	; 46
	
	if (mode_setting->save)
     a92:	84 81       	ldd	r24, Z+4	; 0x04
     a94:	88 23       	and	r24, r24
     a96:	29 f0       	breq	.+10     	; 0xaa2 <_ZN3PWM12set_mode_pwmENS_5_MODEE+0x4e>
	{
		OCR1AH = mode_setting->_OCR1AH;
     a98:	82 81       	ldd	r24, Z+2	; 0x02
     a9a:	8b bd       	out	0x2b, r24	; 43
		OCR1AL = mode_setting->_OCR1AL;
     a9c:	83 81       	ldd	r24, Z+3	; 0x03
     a9e:	8a bd       	out	0x2a, r24	; 42
     aa0:	02 c0       	rjmp	.+4      	; 0xaa6 <_ZN3PWM12set_mode_pwmENS_5_MODEE+0x52>
	}
	else
	{
		OCR1AH = 0;
     aa2:	1b bc       	out	0x2b, r1	; 43
		OCR1AL = 0;
     aa4:	1a bc       	out	0x2a, r1	; 42
	}
}
     aa6:	0f 90       	pop	r0
     aa8:	df 91       	pop	r29
     aaa:	cf 91       	pop	r28
     aac:	1f 91       	pop	r17
     aae:	0f 91       	pop	r16
     ab0:	ff 90       	pop	r15
     ab2:	08 95       	ret

00000ab4 <_ZN3PWMD1Ev>:
}


PWM::~PWM()
{
	TIMSK	&=~ (1<<OCIE1A);
     ab4:	89 b7       	in	r24, 0x39	; 57
     ab6:	8f 7e       	andi	r24, 0xEF	; 239
     ab8:	89 bf       	out	0x39, r24	; 57
	TCCR1A	= 0;
     aba:	1f bc       	out	0x2f, r1	; 47
	TCCR1B	= 0;
     abc:	1e bc       	out	0x2e, r1	; 46
	DDRD	&=~ OC1A_bit;
     abe:	8d 98       	cbi	0x11, 5	; 17
	TCNT1H	= 0;	TCNT1L = 0;									// обнуление счётного регистра
     ac0:	1d bc       	out	0x2d, r1	; 45
     ac2:	1c bc       	out	0x2c, r1	; 44
	OCR1AH	= 0;	OCR1AL = 0;									// обнуление регистра сравнения выходного сигнала
     ac4:	1b bc       	out	0x2b, r1	; 43
     ac6:	1a bc       	out	0x2a, r1	; 42
     ac8:	08 95       	ret

00000aca <__tablejump2__>:
     aca:	ee 0f       	add	r30, r30
     acc:	ff 1f       	adc	r31, r31
     ace:	05 90       	lpm	r0, Z+
     ad0:	f4 91       	lpm	r31, Z
     ad2:	e0 2d       	mov	r30, r0
     ad4:	09 94       	ijmp

00000ad6 <__utoa_ncheck>:
     ad6:	bb 27       	eor	r27, r27

00000ad8 <__utoa_common>:
     ad8:	fb 01       	movw	r30, r22
     ada:	55 27       	eor	r21, r21
     adc:	aa 27       	eor	r26, r26
     ade:	88 0f       	add	r24, r24
     ae0:	99 1f       	adc	r25, r25
     ae2:	aa 1f       	adc	r26, r26
     ae4:	a4 17       	cp	r26, r20
     ae6:	10 f0       	brcs	.+4      	; 0xaec <__utoa_common+0x14>
     ae8:	a4 1b       	sub	r26, r20
     aea:	83 95       	inc	r24
     aec:	50 51       	subi	r21, 0x10	; 16
     aee:	b9 f7       	brne	.-18     	; 0xade <__utoa_common+0x6>
     af0:	a0 5d       	subi	r26, 0xD0	; 208
     af2:	aa 33       	cpi	r26, 0x3A	; 58
     af4:	08 f0       	brcs	.+2      	; 0xaf8 <__utoa_common+0x20>
     af6:	a9 5d       	subi	r26, 0xD9	; 217
     af8:	a1 93       	st	Z+, r26
     afa:	00 97       	sbiw	r24, 0x00	; 0
     afc:	79 f7       	brne	.-34     	; 0xadc <__utoa_common+0x4>
     afe:	b1 11       	cpse	r27, r1
     b00:	b1 93       	st	Z+, r27
     b02:	11 92       	st	Z+, r1
     b04:	cb 01       	movw	r24, r22
     b06:	0c 94 6d 07 	jmp	0xeda	; 0xeda <strrev>

00000b0a <vfprintf>:
     b0a:	ac e0       	ldi	r26, 0x0C	; 12
     b0c:	b0 e0       	ldi	r27, 0x00	; 0
     b0e:	eb e8       	ldi	r30, 0x8B	; 139
     b10:	f5 e0       	ldi	r31, 0x05	; 5
     b12:	0c 94 13 08 	jmp	0x1026	; 0x1026 <__prologue_saves__>
     b16:	7c 01       	movw	r14, r24
     b18:	6b 01       	movw	r12, r22
     b1a:	8a 01       	movw	r16, r20
     b1c:	fc 01       	movw	r30, r24
     b1e:	17 82       	std	Z+7, r1	; 0x07
     b20:	16 82       	std	Z+6, r1	; 0x06
     b22:	83 81       	ldd	r24, Z+3	; 0x03
     b24:	81 ff       	sbrs	r24, 1
     b26:	bd c1       	rjmp	.+890    	; 0xea2 <vfprintf+0x398>
     b28:	ce 01       	movw	r24, r28
     b2a:	01 96       	adiw	r24, 0x01	; 1
     b2c:	4c 01       	movw	r8, r24
     b2e:	f7 01       	movw	r30, r14
     b30:	93 81       	ldd	r25, Z+3	; 0x03
     b32:	f6 01       	movw	r30, r12
     b34:	93 fd       	sbrc	r25, 3
     b36:	85 91       	lpm	r24, Z+
     b38:	93 ff       	sbrs	r25, 3
     b3a:	81 91       	ld	r24, Z+
     b3c:	6f 01       	movw	r12, r30
     b3e:	88 23       	and	r24, r24
     b40:	09 f4       	brne	.+2      	; 0xb44 <vfprintf+0x3a>
     b42:	ab c1       	rjmp	.+854    	; 0xe9a <vfprintf+0x390>
     b44:	85 32       	cpi	r24, 0x25	; 37
     b46:	39 f4       	brne	.+14     	; 0xb56 <vfprintf+0x4c>
     b48:	93 fd       	sbrc	r25, 3
     b4a:	85 91       	lpm	r24, Z+
     b4c:	93 ff       	sbrs	r25, 3
     b4e:	81 91       	ld	r24, Z+
     b50:	6f 01       	movw	r12, r30
     b52:	85 32       	cpi	r24, 0x25	; 37
     b54:	29 f4       	brne	.+10     	; 0xb60 <vfprintf+0x56>
     b56:	b7 01       	movw	r22, r14
     b58:	90 e0       	ldi	r25, 0x00	; 0
     b5a:	0e 94 7d 07 	call	0xefa	; 0xefa <fputc>
     b5e:	e7 cf       	rjmp	.-50     	; 0xb2e <vfprintf+0x24>
     b60:	51 2c       	mov	r5, r1
     b62:	31 2c       	mov	r3, r1
     b64:	20 e0       	ldi	r18, 0x00	; 0
     b66:	20 32       	cpi	r18, 0x20	; 32
     b68:	a0 f4       	brcc	.+40     	; 0xb92 <vfprintf+0x88>
     b6a:	8b 32       	cpi	r24, 0x2B	; 43
     b6c:	69 f0       	breq	.+26     	; 0xb88 <vfprintf+0x7e>
     b6e:	30 f4       	brcc	.+12     	; 0xb7c <vfprintf+0x72>
     b70:	80 32       	cpi	r24, 0x20	; 32
     b72:	59 f0       	breq	.+22     	; 0xb8a <vfprintf+0x80>
     b74:	83 32       	cpi	r24, 0x23	; 35
     b76:	69 f4       	brne	.+26     	; 0xb92 <vfprintf+0x88>
     b78:	20 61       	ori	r18, 0x10	; 16
     b7a:	2c c0       	rjmp	.+88     	; 0xbd4 <vfprintf+0xca>
     b7c:	8d 32       	cpi	r24, 0x2D	; 45
     b7e:	39 f0       	breq	.+14     	; 0xb8e <vfprintf+0x84>
     b80:	80 33       	cpi	r24, 0x30	; 48
     b82:	39 f4       	brne	.+14     	; 0xb92 <vfprintf+0x88>
     b84:	21 60       	ori	r18, 0x01	; 1
     b86:	26 c0       	rjmp	.+76     	; 0xbd4 <vfprintf+0xca>
     b88:	22 60       	ori	r18, 0x02	; 2
     b8a:	24 60       	ori	r18, 0x04	; 4
     b8c:	23 c0       	rjmp	.+70     	; 0xbd4 <vfprintf+0xca>
     b8e:	28 60       	ori	r18, 0x08	; 8
     b90:	21 c0       	rjmp	.+66     	; 0xbd4 <vfprintf+0xca>
     b92:	27 fd       	sbrc	r18, 7
     b94:	27 c0       	rjmp	.+78     	; 0xbe4 <vfprintf+0xda>
     b96:	30 ed       	ldi	r19, 0xD0	; 208
     b98:	38 0f       	add	r19, r24
     b9a:	3a 30       	cpi	r19, 0x0A	; 10
     b9c:	78 f4       	brcc	.+30     	; 0xbbc <vfprintf+0xb2>
     b9e:	26 ff       	sbrs	r18, 6
     ba0:	06 c0       	rjmp	.+12     	; 0xbae <vfprintf+0xa4>
     ba2:	fa e0       	ldi	r31, 0x0A	; 10
     ba4:	5f 9e       	mul	r5, r31
     ba6:	30 0d       	add	r19, r0
     ba8:	11 24       	eor	r1, r1
     baa:	53 2e       	mov	r5, r19
     bac:	13 c0       	rjmp	.+38     	; 0xbd4 <vfprintf+0xca>
     bae:	8a e0       	ldi	r24, 0x0A	; 10
     bb0:	38 9e       	mul	r3, r24
     bb2:	30 0d       	add	r19, r0
     bb4:	11 24       	eor	r1, r1
     bb6:	33 2e       	mov	r3, r19
     bb8:	20 62       	ori	r18, 0x20	; 32
     bba:	0c c0       	rjmp	.+24     	; 0xbd4 <vfprintf+0xca>
     bbc:	8e 32       	cpi	r24, 0x2E	; 46
     bbe:	21 f4       	brne	.+8      	; 0xbc8 <vfprintf+0xbe>
     bc0:	26 fd       	sbrc	r18, 6
     bc2:	6b c1       	rjmp	.+726    	; 0xe9a <vfprintf+0x390>
     bc4:	20 64       	ori	r18, 0x40	; 64
     bc6:	06 c0       	rjmp	.+12     	; 0xbd4 <vfprintf+0xca>
     bc8:	8c 36       	cpi	r24, 0x6C	; 108
     bca:	11 f4       	brne	.+4      	; 0xbd0 <vfprintf+0xc6>
     bcc:	20 68       	ori	r18, 0x80	; 128
     bce:	02 c0       	rjmp	.+4      	; 0xbd4 <vfprintf+0xca>
     bd0:	88 36       	cpi	r24, 0x68	; 104
     bd2:	41 f4       	brne	.+16     	; 0xbe4 <vfprintf+0xda>
     bd4:	f6 01       	movw	r30, r12
     bd6:	93 fd       	sbrc	r25, 3
     bd8:	85 91       	lpm	r24, Z+
     bda:	93 ff       	sbrs	r25, 3
     bdc:	81 91       	ld	r24, Z+
     bde:	6f 01       	movw	r12, r30
     be0:	81 11       	cpse	r24, r1
     be2:	c1 cf       	rjmp	.-126    	; 0xb66 <vfprintf+0x5c>
     be4:	98 2f       	mov	r25, r24
     be6:	9f 7d       	andi	r25, 0xDF	; 223
     be8:	95 54       	subi	r25, 0x45	; 69
     bea:	93 30       	cpi	r25, 0x03	; 3
     bec:	28 f4       	brcc	.+10     	; 0xbf8 <vfprintf+0xee>
     bee:	0c 5f       	subi	r16, 0xFC	; 252
     bf0:	1f 4f       	sbci	r17, 0xFF	; 255
     bf2:	ff e3       	ldi	r31, 0x3F	; 63
     bf4:	f9 83       	std	Y+1, r31	; 0x01
     bf6:	0d c0       	rjmp	.+26     	; 0xc12 <vfprintf+0x108>
     bf8:	83 36       	cpi	r24, 0x63	; 99
     bfa:	31 f0       	breq	.+12     	; 0xc08 <vfprintf+0xfe>
     bfc:	83 37       	cpi	r24, 0x73	; 115
     bfe:	71 f0       	breq	.+28     	; 0xc1c <vfprintf+0x112>
     c00:	83 35       	cpi	r24, 0x53	; 83
     c02:	09 f0       	breq	.+2      	; 0xc06 <vfprintf+0xfc>
     c04:	5b c0       	rjmp	.+182    	; 0xcbc <vfprintf+0x1b2>
     c06:	22 c0       	rjmp	.+68     	; 0xc4c <vfprintf+0x142>
     c08:	f8 01       	movw	r30, r16
     c0a:	80 81       	ld	r24, Z
     c0c:	89 83       	std	Y+1, r24	; 0x01
     c0e:	0e 5f       	subi	r16, 0xFE	; 254
     c10:	1f 4f       	sbci	r17, 0xFF	; 255
     c12:	44 24       	eor	r4, r4
     c14:	43 94       	inc	r4
     c16:	51 2c       	mov	r5, r1
     c18:	54 01       	movw	r10, r8
     c1a:	15 c0       	rjmp	.+42     	; 0xc46 <vfprintf+0x13c>
     c1c:	38 01       	movw	r6, r16
     c1e:	f2 e0       	ldi	r31, 0x02	; 2
     c20:	6f 0e       	add	r6, r31
     c22:	71 1c       	adc	r7, r1
     c24:	f8 01       	movw	r30, r16
     c26:	a0 80       	ld	r10, Z
     c28:	b1 80       	ldd	r11, Z+1	; 0x01
     c2a:	26 ff       	sbrs	r18, 6
     c2c:	03 c0       	rjmp	.+6      	; 0xc34 <vfprintf+0x12a>
     c2e:	65 2d       	mov	r22, r5
     c30:	70 e0       	ldi	r23, 0x00	; 0
     c32:	02 c0       	rjmp	.+4      	; 0xc38 <vfprintf+0x12e>
     c34:	6f ef       	ldi	r22, 0xFF	; 255
     c36:	7f ef       	ldi	r23, 0xFF	; 255
     c38:	c5 01       	movw	r24, r10
     c3a:	2c 87       	std	Y+12, r18	; 0x0c
     c3c:	0e 94 62 07 	call	0xec4	; 0xec4 <strnlen>
     c40:	2c 01       	movw	r4, r24
     c42:	83 01       	movw	r16, r6
     c44:	2c 85       	ldd	r18, Y+12	; 0x0c
     c46:	2f 77       	andi	r18, 0x7F	; 127
     c48:	22 2e       	mov	r2, r18
     c4a:	17 c0       	rjmp	.+46     	; 0xc7a <vfprintf+0x170>
     c4c:	38 01       	movw	r6, r16
     c4e:	f2 e0       	ldi	r31, 0x02	; 2
     c50:	6f 0e       	add	r6, r31
     c52:	71 1c       	adc	r7, r1
     c54:	f8 01       	movw	r30, r16
     c56:	a0 80       	ld	r10, Z
     c58:	b1 80       	ldd	r11, Z+1	; 0x01
     c5a:	26 ff       	sbrs	r18, 6
     c5c:	03 c0       	rjmp	.+6      	; 0xc64 <vfprintf+0x15a>
     c5e:	65 2d       	mov	r22, r5
     c60:	70 e0       	ldi	r23, 0x00	; 0
     c62:	02 c0       	rjmp	.+4      	; 0xc68 <vfprintf+0x15e>
     c64:	6f ef       	ldi	r22, 0xFF	; 255
     c66:	7f ef       	ldi	r23, 0xFF	; 255
     c68:	c5 01       	movw	r24, r10
     c6a:	2c 87       	std	Y+12, r18	; 0x0c
     c6c:	0e 94 57 07 	call	0xeae	; 0xeae <strnlen_P>
     c70:	2c 01       	movw	r4, r24
     c72:	2c 85       	ldd	r18, Y+12	; 0x0c
     c74:	20 68       	ori	r18, 0x80	; 128
     c76:	22 2e       	mov	r2, r18
     c78:	83 01       	movw	r16, r6
     c7a:	23 fc       	sbrc	r2, 3
     c7c:	1b c0       	rjmp	.+54     	; 0xcb4 <vfprintf+0x1aa>
     c7e:	83 2d       	mov	r24, r3
     c80:	90 e0       	ldi	r25, 0x00	; 0
     c82:	48 16       	cp	r4, r24
     c84:	59 06       	cpc	r5, r25
     c86:	b0 f4       	brcc	.+44     	; 0xcb4 <vfprintf+0x1aa>
     c88:	b7 01       	movw	r22, r14
     c8a:	80 e2       	ldi	r24, 0x20	; 32
     c8c:	90 e0       	ldi	r25, 0x00	; 0
     c8e:	0e 94 7d 07 	call	0xefa	; 0xefa <fputc>
     c92:	3a 94       	dec	r3
     c94:	f4 cf       	rjmp	.-24     	; 0xc7e <vfprintf+0x174>
     c96:	f5 01       	movw	r30, r10
     c98:	27 fc       	sbrc	r2, 7
     c9a:	85 91       	lpm	r24, Z+
     c9c:	27 fe       	sbrs	r2, 7
     c9e:	81 91       	ld	r24, Z+
     ca0:	5f 01       	movw	r10, r30
     ca2:	b7 01       	movw	r22, r14
     ca4:	90 e0       	ldi	r25, 0x00	; 0
     ca6:	0e 94 7d 07 	call	0xefa	; 0xefa <fputc>
     caa:	31 10       	cpse	r3, r1
     cac:	3a 94       	dec	r3
     cae:	f1 e0       	ldi	r31, 0x01	; 1
     cb0:	4f 1a       	sub	r4, r31
     cb2:	51 08       	sbc	r5, r1
     cb4:	41 14       	cp	r4, r1
     cb6:	51 04       	cpc	r5, r1
     cb8:	71 f7       	brne	.-36     	; 0xc96 <vfprintf+0x18c>
     cba:	e5 c0       	rjmp	.+458    	; 0xe86 <vfprintf+0x37c>
     cbc:	84 36       	cpi	r24, 0x64	; 100
     cbe:	11 f0       	breq	.+4      	; 0xcc4 <vfprintf+0x1ba>
     cc0:	89 36       	cpi	r24, 0x69	; 105
     cc2:	39 f5       	brne	.+78     	; 0xd12 <vfprintf+0x208>
     cc4:	f8 01       	movw	r30, r16
     cc6:	27 ff       	sbrs	r18, 7
     cc8:	07 c0       	rjmp	.+14     	; 0xcd8 <vfprintf+0x1ce>
     cca:	60 81       	ld	r22, Z
     ccc:	71 81       	ldd	r23, Z+1	; 0x01
     cce:	82 81       	ldd	r24, Z+2	; 0x02
     cd0:	93 81       	ldd	r25, Z+3	; 0x03
     cd2:	0c 5f       	subi	r16, 0xFC	; 252
     cd4:	1f 4f       	sbci	r17, 0xFF	; 255
     cd6:	08 c0       	rjmp	.+16     	; 0xce8 <vfprintf+0x1de>
     cd8:	60 81       	ld	r22, Z
     cda:	71 81       	ldd	r23, Z+1	; 0x01
     cdc:	07 2e       	mov	r0, r23
     cde:	00 0c       	add	r0, r0
     ce0:	88 0b       	sbc	r24, r24
     ce2:	99 0b       	sbc	r25, r25
     ce4:	0e 5f       	subi	r16, 0xFE	; 254
     ce6:	1f 4f       	sbci	r17, 0xFF	; 255
     ce8:	2f 76       	andi	r18, 0x6F	; 111
     cea:	72 2e       	mov	r7, r18
     cec:	97 ff       	sbrs	r25, 7
     cee:	09 c0       	rjmp	.+18     	; 0xd02 <vfprintf+0x1f8>
     cf0:	90 95       	com	r25
     cf2:	80 95       	com	r24
     cf4:	70 95       	com	r23
     cf6:	61 95       	neg	r22
     cf8:	7f 4f       	sbci	r23, 0xFF	; 255
     cfa:	8f 4f       	sbci	r24, 0xFF	; 255
     cfc:	9f 4f       	sbci	r25, 0xFF	; 255
     cfe:	20 68       	ori	r18, 0x80	; 128
     d00:	72 2e       	mov	r7, r18
     d02:	2a e0       	ldi	r18, 0x0A	; 10
     d04:	30 e0       	ldi	r19, 0x00	; 0
     d06:	a4 01       	movw	r20, r8
     d08:	0e 94 b5 07 	call	0xf6a	; 0xf6a <__ultoa_invert>
     d0c:	a8 2e       	mov	r10, r24
     d0e:	a8 18       	sub	r10, r8
     d10:	44 c0       	rjmp	.+136    	; 0xd9a <vfprintf+0x290>
     d12:	85 37       	cpi	r24, 0x75	; 117
     d14:	29 f4       	brne	.+10     	; 0xd20 <vfprintf+0x216>
     d16:	2f 7e       	andi	r18, 0xEF	; 239
     d18:	b2 2e       	mov	r11, r18
     d1a:	2a e0       	ldi	r18, 0x0A	; 10
     d1c:	30 e0       	ldi	r19, 0x00	; 0
     d1e:	25 c0       	rjmp	.+74     	; 0xd6a <vfprintf+0x260>
     d20:	f2 2f       	mov	r31, r18
     d22:	f9 7f       	andi	r31, 0xF9	; 249
     d24:	bf 2e       	mov	r11, r31
     d26:	8f 36       	cpi	r24, 0x6F	; 111
     d28:	c1 f0       	breq	.+48     	; 0xd5a <vfprintf+0x250>
     d2a:	18 f4       	brcc	.+6      	; 0xd32 <vfprintf+0x228>
     d2c:	88 35       	cpi	r24, 0x58	; 88
     d2e:	79 f0       	breq	.+30     	; 0xd4e <vfprintf+0x244>
     d30:	b4 c0       	rjmp	.+360    	; 0xe9a <vfprintf+0x390>
     d32:	80 37       	cpi	r24, 0x70	; 112
     d34:	19 f0       	breq	.+6      	; 0xd3c <vfprintf+0x232>
     d36:	88 37       	cpi	r24, 0x78	; 120
     d38:	21 f0       	breq	.+8      	; 0xd42 <vfprintf+0x238>
     d3a:	af c0       	rjmp	.+350    	; 0xe9a <vfprintf+0x390>
     d3c:	2f 2f       	mov	r18, r31
     d3e:	20 61       	ori	r18, 0x10	; 16
     d40:	b2 2e       	mov	r11, r18
     d42:	b4 fe       	sbrs	r11, 4
     d44:	0d c0       	rjmp	.+26     	; 0xd60 <vfprintf+0x256>
     d46:	8b 2d       	mov	r24, r11
     d48:	84 60       	ori	r24, 0x04	; 4
     d4a:	b8 2e       	mov	r11, r24
     d4c:	09 c0       	rjmp	.+18     	; 0xd60 <vfprintf+0x256>
     d4e:	24 ff       	sbrs	r18, 4
     d50:	0a c0       	rjmp	.+20     	; 0xd66 <vfprintf+0x25c>
     d52:	9f 2f       	mov	r25, r31
     d54:	96 60       	ori	r25, 0x06	; 6
     d56:	b9 2e       	mov	r11, r25
     d58:	06 c0       	rjmp	.+12     	; 0xd66 <vfprintf+0x25c>
     d5a:	28 e0       	ldi	r18, 0x08	; 8
     d5c:	30 e0       	ldi	r19, 0x00	; 0
     d5e:	05 c0       	rjmp	.+10     	; 0xd6a <vfprintf+0x260>
     d60:	20 e1       	ldi	r18, 0x10	; 16
     d62:	30 e0       	ldi	r19, 0x00	; 0
     d64:	02 c0       	rjmp	.+4      	; 0xd6a <vfprintf+0x260>
     d66:	20 e1       	ldi	r18, 0x10	; 16
     d68:	32 e0       	ldi	r19, 0x02	; 2
     d6a:	f8 01       	movw	r30, r16
     d6c:	b7 fe       	sbrs	r11, 7
     d6e:	07 c0       	rjmp	.+14     	; 0xd7e <vfprintf+0x274>
     d70:	60 81       	ld	r22, Z
     d72:	71 81       	ldd	r23, Z+1	; 0x01
     d74:	82 81       	ldd	r24, Z+2	; 0x02
     d76:	93 81       	ldd	r25, Z+3	; 0x03
     d78:	0c 5f       	subi	r16, 0xFC	; 252
     d7a:	1f 4f       	sbci	r17, 0xFF	; 255
     d7c:	06 c0       	rjmp	.+12     	; 0xd8a <vfprintf+0x280>
     d7e:	60 81       	ld	r22, Z
     d80:	71 81       	ldd	r23, Z+1	; 0x01
     d82:	80 e0       	ldi	r24, 0x00	; 0
     d84:	90 e0       	ldi	r25, 0x00	; 0
     d86:	0e 5f       	subi	r16, 0xFE	; 254
     d88:	1f 4f       	sbci	r17, 0xFF	; 255
     d8a:	a4 01       	movw	r20, r8
     d8c:	0e 94 b5 07 	call	0xf6a	; 0xf6a <__ultoa_invert>
     d90:	a8 2e       	mov	r10, r24
     d92:	a8 18       	sub	r10, r8
     d94:	fb 2d       	mov	r31, r11
     d96:	ff 77       	andi	r31, 0x7F	; 127
     d98:	7f 2e       	mov	r7, r31
     d9a:	76 fe       	sbrs	r7, 6
     d9c:	0b c0       	rjmp	.+22     	; 0xdb4 <vfprintf+0x2aa>
     d9e:	37 2d       	mov	r19, r7
     da0:	3e 7f       	andi	r19, 0xFE	; 254
     da2:	a5 14       	cp	r10, r5
     da4:	50 f4       	brcc	.+20     	; 0xdba <vfprintf+0x2b0>
     da6:	74 fe       	sbrs	r7, 4
     da8:	0a c0       	rjmp	.+20     	; 0xdbe <vfprintf+0x2b4>
     daa:	72 fc       	sbrc	r7, 2
     dac:	08 c0       	rjmp	.+16     	; 0xdbe <vfprintf+0x2b4>
     dae:	37 2d       	mov	r19, r7
     db0:	3e 7e       	andi	r19, 0xEE	; 238
     db2:	05 c0       	rjmp	.+10     	; 0xdbe <vfprintf+0x2b4>
     db4:	ba 2c       	mov	r11, r10
     db6:	37 2d       	mov	r19, r7
     db8:	03 c0       	rjmp	.+6      	; 0xdc0 <vfprintf+0x2b6>
     dba:	ba 2c       	mov	r11, r10
     dbc:	01 c0       	rjmp	.+2      	; 0xdc0 <vfprintf+0x2b6>
     dbe:	b5 2c       	mov	r11, r5
     dc0:	34 ff       	sbrs	r19, 4
     dc2:	0d c0       	rjmp	.+26     	; 0xdde <vfprintf+0x2d4>
     dc4:	fe 01       	movw	r30, r28
     dc6:	ea 0d       	add	r30, r10
     dc8:	f1 1d       	adc	r31, r1
     dca:	80 81       	ld	r24, Z
     dcc:	80 33       	cpi	r24, 0x30	; 48
     dce:	11 f4       	brne	.+4      	; 0xdd4 <vfprintf+0x2ca>
     dd0:	39 7e       	andi	r19, 0xE9	; 233
     dd2:	09 c0       	rjmp	.+18     	; 0xde6 <vfprintf+0x2dc>
     dd4:	32 ff       	sbrs	r19, 2
     dd6:	06 c0       	rjmp	.+12     	; 0xde4 <vfprintf+0x2da>
     dd8:	b3 94       	inc	r11
     dda:	b3 94       	inc	r11
     ddc:	04 c0       	rjmp	.+8      	; 0xde6 <vfprintf+0x2dc>
     dde:	83 2f       	mov	r24, r19
     de0:	86 78       	andi	r24, 0x86	; 134
     de2:	09 f0       	breq	.+2      	; 0xde6 <vfprintf+0x2dc>
     de4:	b3 94       	inc	r11
     de6:	33 fd       	sbrc	r19, 3
     de8:	13 c0       	rjmp	.+38     	; 0xe10 <vfprintf+0x306>
     dea:	30 ff       	sbrs	r19, 0
     dec:	06 c0       	rjmp	.+12     	; 0xdfa <vfprintf+0x2f0>
     dee:	5a 2c       	mov	r5, r10
     df0:	b3 14       	cp	r11, r3
     df2:	18 f4       	brcc	.+6      	; 0xdfa <vfprintf+0x2f0>
     df4:	53 0c       	add	r5, r3
     df6:	5b 18       	sub	r5, r11
     df8:	b3 2c       	mov	r11, r3
     dfa:	b3 14       	cp	r11, r3
     dfc:	68 f4       	brcc	.+26     	; 0xe18 <vfprintf+0x30e>
     dfe:	b7 01       	movw	r22, r14
     e00:	80 e2       	ldi	r24, 0x20	; 32
     e02:	90 e0       	ldi	r25, 0x00	; 0
     e04:	3c 87       	std	Y+12, r19	; 0x0c
     e06:	0e 94 7d 07 	call	0xefa	; 0xefa <fputc>
     e0a:	b3 94       	inc	r11
     e0c:	3c 85       	ldd	r19, Y+12	; 0x0c
     e0e:	f5 cf       	rjmp	.-22     	; 0xdfa <vfprintf+0x2f0>
     e10:	b3 14       	cp	r11, r3
     e12:	10 f4       	brcc	.+4      	; 0xe18 <vfprintf+0x30e>
     e14:	3b 18       	sub	r3, r11
     e16:	01 c0       	rjmp	.+2      	; 0xe1a <vfprintf+0x310>
     e18:	31 2c       	mov	r3, r1
     e1a:	34 ff       	sbrs	r19, 4
     e1c:	12 c0       	rjmp	.+36     	; 0xe42 <vfprintf+0x338>
     e1e:	b7 01       	movw	r22, r14
     e20:	80 e3       	ldi	r24, 0x30	; 48
     e22:	90 e0       	ldi	r25, 0x00	; 0
     e24:	3c 87       	std	Y+12, r19	; 0x0c
     e26:	0e 94 7d 07 	call	0xefa	; 0xefa <fputc>
     e2a:	3c 85       	ldd	r19, Y+12	; 0x0c
     e2c:	32 ff       	sbrs	r19, 2
     e2e:	17 c0       	rjmp	.+46     	; 0xe5e <vfprintf+0x354>
     e30:	31 fd       	sbrc	r19, 1
     e32:	03 c0       	rjmp	.+6      	; 0xe3a <vfprintf+0x330>
     e34:	88 e7       	ldi	r24, 0x78	; 120
     e36:	90 e0       	ldi	r25, 0x00	; 0
     e38:	02 c0       	rjmp	.+4      	; 0xe3e <vfprintf+0x334>
     e3a:	88 e5       	ldi	r24, 0x58	; 88
     e3c:	90 e0       	ldi	r25, 0x00	; 0
     e3e:	b7 01       	movw	r22, r14
     e40:	0c c0       	rjmp	.+24     	; 0xe5a <vfprintf+0x350>
     e42:	83 2f       	mov	r24, r19
     e44:	86 78       	andi	r24, 0x86	; 134
     e46:	59 f0       	breq	.+22     	; 0xe5e <vfprintf+0x354>
     e48:	31 ff       	sbrs	r19, 1
     e4a:	02 c0       	rjmp	.+4      	; 0xe50 <vfprintf+0x346>
     e4c:	8b e2       	ldi	r24, 0x2B	; 43
     e4e:	01 c0       	rjmp	.+2      	; 0xe52 <vfprintf+0x348>
     e50:	80 e2       	ldi	r24, 0x20	; 32
     e52:	37 fd       	sbrc	r19, 7
     e54:	8d e2       	ldi	r24, 0x2D	; 45
     e56:	b7 01       	movw	r22, r14
     e58:	90 e0       	ldi	r25, 0x00	; 0
     e5a:	0e 94 7d 07 	call	0xefa	; 0xefa <fputc>
     e5e:	a5 14       	cp	r10, r5
     e60:	38 f4       	brcc	.+14     	; 0xe70 <vfprintf+0x366>
     e62:	b7 01       	movw	r22, r14
     e64:	80 e3       	ldi	r24, 0x30	; 48
     e66:	90 e0       	ldi	r25, 0x00	; 0
     e68:	0e 94 7d 07 	call	0xefa	; 0xefa <fputc>
     e6c:	5a 94       	dec	r5
     e6e:	f7 cf       	rjmp	.-18     	; 0xe5e <vfprintf+0x354>
     e70:	aa 94       	dec	r10
     e72:	f4 01       	movw	r30, r8
     e74:	ea 0d       	add	r30, r10
     e76:	f1 1d       	adc	r31, r1
     e78:	80 81       	ld	r24, Z
     e7a:	b7 01       	movw	r22, r14
     e7c:	90 e0       	ldi	r25, 0x00	; 0
     e7e:	0e 94 7d 07 	call	0xefa	; 0xefa <fputc>
     e82:	a1 10       	cpse	r10, r1
     e84:	f5 cf       	rjmp	.-22     	; 0xe70 <vfprintf+0x366>
     e86:	33 20       	and	r3, r3
     e88:	09 f4       	brne	.+2      	; 0xe8c <vfprintf+0x382>
     e8a:	51 ce       	rjmp	.-862    	; 0xb2e <vfprintf+0x24>
     e8c:	b7 01       	movw	r22, r14
     e8e:	80 e2       	ldi	r24, 0x20	; 32
     e90:	90 e0       	ldi	r25, 0x00	; 0
     e92:	0e 94 7d 07 	call	0xefa	; 0xefa <fputc>
     e96:	3a 94       	dec	r3
     e98:	f6 cf       	rjmp	.-20     	; 0xe86 <vfprintf+0x37c>
     e9a:	f7 01       	movw	r30, r14
     e9c:	86 81       	ldd	r24, Z+6	; 0x06
     e9e:	97 81       	ldd	r25, Z+7	; 0x07
     ea0:	02 c0       	rjmp	.+4      	; 0xea6 <vfprintf+0x39c>
     ea2:	8f ef       	ldi	r24, 0xFF	; 255
     ea4:	9f ef       	ldi	r25, 0xFF	; 255
     ea6:	2c 96       	adiw	r28, 0x0c	; 12
     ea8:	e2 e1       	ldi	r30, 0x12	; 18
     eaa:	0c 94 2f 08 	jmp	0x105e	; 0x105e <__epilogue_restores__>

00000eae <strnlen_P>:
     eae:	fc 01       	movw	r30, r24
     eb0:	05 90       	lpm	r0, Z+
     eb2:	61 50       	subi	r22, 0x01	; 1
     eb4:	70 40       	sbci	r23, 0x00	; 0
     eb6:	01 10       	cpse	r0, r1
     eb8:	d8 f7       	brcc	.-10     	; 0xeb0 <strnlen_P+0x2>
     eba:	80 95       	com	r24
     ebc:	90 95       	com	r25
     ebe:	8e 0f       	add	r24, r30
     ec0:	9f 1f       	adc	r25, r31
     ec2:	08 95       	ret

00000ec4 <strnlen>:
     ec4:	fc 01       	movw	r30, r24
     ec6:	61 50       	subi	r22, 0x01	; 1
     ec8:	70 40       	sbci	r23, 0x00	; 0
     eca:	01 90       	ld	r0, Z+
     ecc:	01 10       	cpse	r0, r1
     ece:	d8 f7       	brcc	.-10     	; 0xec6 <strnlen+0x2>
     ed0:	80 95       	com	r24
     ed2:	90 95       	com	r25
     ed4:	8e 0f       	add	r24, r30
     ed6:	9f 1f       	adc	r25, r31
     ed8:	08 95       	ret

00000eda <strrev>:
     eda:	dc 01       	movw	r26, r24
     edc:	fc 01       	movw	r30, r24
     ede:	67 2f       	mov	r22, r23
     ee0:	71 91       	ld	r23, Z+
     ee2:	77 23       	and	r23, r23
     ee4:	e1 f7       	brne	.-8      	; 0xede <strrev+0x4>
     ee6:	32 97       	sbiw	r30, 0x02	; 2
     ee8:	04 c0       	rjmp	.+8      	; 0xef2 <strrev+0x18>
     eea:	7c 91       	ld	r23, X
     eec:	6d 93       	st	X+, r22
     eee:	70 83       	st	Z, r23
     ef0:	62 91       	ld	r22, -Z
     ef2:	ae 17       	cp	r26, r30
     ef4:	bf 07       	cpc	r27, r31
     ef6:	c8 f3       	brcs	.-14     	; 0xeea <strrev+0x10>
     ef8:	08 95       	ret

00000efa <fputc>:
     efa:	0f 93       	push	r16
     efc:	1f 93       	push	r17
     efe:	cf 93       	push	r28
     f00:	df 93       	push	r29
     f02:	fb 01       	movw	r30, r22
     f04:	23 81       	ldd	r18, Z+3	; 0x03
     f06:	21 fd       	sbrc	r18, 1
     f08:	03 c0       	rjmp	.+6      	; 0xf10 <fputc+0x16>
     f0a:	8f ef       	ldi	r24, 0xFF	; 255
     f0c:	9f ef       	ldi	r25, 0xFF	; 255
     f0e:	28 c0       	rjmp	.+80     	; 0xf60 <fputc+0x66>
     f10:	22 ff       	sbrs	r18, 2
     f12:	16 c0       	rjmp	.+44     	; 0xf40 <fputc+0x46>
     f14:	46 81       	ldd	r20, Z+6	; 0x06
     f16:	57 81       	ldd	r21, Z+7	; 0x07
     f18:	24 81       	ldd	r18, Z+4	; 0x04
     f1a:	35 81       	ldd	r19, Z+5	; 0x05
     f1c:	42 17       	cp	r20, r18
     f1e:	53 07       	cpc	r21, r19
     f20:	44 f4       	brge	.+16     	; 0xf32 <fputc+0x38>
     f22:	a0 81       	ld	r26, Z
     f24:	b1 81       	ldd	r27, Z+1	; 0x01
     f26:	9d 01       	movw	r18, r26
     f28:	2f 5f       	subi	r18, 0xFF	; 255
     f2a:	3f 4f       	sbci	r19, 0xFF	; 255
     f2c:	31 83       	std	Z+1, r19	; 0x01
     f2e:	20 83       	st	Z, r18
     f30:	8c 93       	st	X, r24
     f32:	26 81       	ldd	r18, Z+6	; 0x06
     f34:	37 81       	ldd	r19, Z+7	; 0x07
     f36:	2f 5f       	subi	r18, 0xFF	; 255
     f38:	3f 4f       	sbci	r19, 0xFF	; 255
     f3a:	37 83       	std	Z+7, r19	; 0x07
     f3c:	26 83       	std	Z+6, r18	; 0x06
     f3e:	10 c0       	rjmp	.+32     	; 0xf60 <fputc+0x66>
     f40:	eb 01       	movw	r28, r22
     f42:	09 2f       	mov	r16, r25
     f44:	18 2f       	mov	r17, r24
     f46:	00 84       	ldd	r0, Z+8	; 0x08
     f48:	f1 85       	ldd	r31, Z+9	; 0x09
     f4a:	e0 2d       	mov	r30, r0
     f4c:	09 95       	icall
     f4e:	89 2b       	or	r24, r25
     f50:	e1 f6       	brne	.-72     	; 0xf0a <fputc+0x10>
     f52:	8e 81       	ldd	r24, Y+6	; 0x06
     f54:	9f 81       	ldd	r25, Y+7	; 0x07
     f56:	01 96       	adiw	r24, 0x01	; 1
     f58:	9f 83       	std	Y+7, r25	; 0x07
     f5a:	8e 83       	std	Y+6, r24	; 0x06
     f5c:	81 2f       	mov	r24, r17
     f5e:	90 2f       	mov	r25, r16
     f60:	df 91       	pop	r29
     f62:	cf 91       	pop	r28
     f64:	1f 91       	pop	r17
     f66:	0f 91       	pop	r16
     f68:	08 95       	ret

00000f6a <__ultoa_invert>:
     f6a:	fa 01       	movw	r30, r20
     f6c:	aa 27       	eor	r26, r26
     f6e:	28 30       	cpi	r18, 0x08	; 8
     f70:	51 f1       	breq	.+84     	; 0xfc6 <__ultoa_invert+0x5c>
     f72:	20 31       	cpi	r18, 0x10	; 16
     f74:	81 f1       	breq	.+96     	; 0xfd6 <__ultoa_invert+0x6c>
     f76:	e8 94       	clt
     f78:	6f 93       	push	r22
     f7a:	6e 7f       	andi	r22, 0xFE	; 254
     f7c:	6e 5f       	subi	r22, 0xFE	; 254
     f7e:	7f 4f       	sbci	r23, 0xFF	; 255
     f80:	8f 4f       	sbci	r24, 0xFF	; 255
     f82:	9f 4f       	sbci	r25, 0xFF	; 255
     f84:	af 4f       	sbci	r26, 0xFF	; 255
     f86:	b1 e0       	ldi	r27, 0x01	; 1
     f88:	3e d0       	rcall	.+124    	; 0x1006 <__ultoa_invert+0x9c>
     f8a:	b4 e0       	ldi	r27, 0x04	; 4
     f8c:	3c d0       	rcall	.+120    	; 0x1006 <__ultoa_invert+0x9c>
     f8e:	67 0f       	add	r22, r23
     f90:	78 1f       	adc	r23, r24
     f92:	89 1f       	adc	r24, r25
     f94:	9a 1f       	adc	r25, r26
     f96:	a1 1d       	adc	r26, r1
     f98:	68 0f       	add	r22, r24
     f9a:	79 1f       	adc	r23, r25
     f9c:	8a 1f       	adc	r24, r26
     f9e:	91 1d       	adc	r25, r1
     fa0:	a1 1d       	adc	r26, r1
     fa2:	6a 0f       	add	r22, r26
     fa4:	71 1d       	adc	r23, r1
     fa6:	81 1d       	adc	r24, r1
     fa8:	91 1d       	adc	r25, r1
     faa:	a1 1d       	adc	r26, r1
     fac:	20 d0       	rcall	.+64     	; 0xfee <__ultoa_invert+0x84>
     fae:	09 f4       	brne	.+2      	; 0xfb2 <__ultoa_invert+0x48>
     fb0:	68 94       	set
     fb2:	3f 91       	pop	r19
     fb4:	2a e0       	ldi	r18, 0x0A	; 10
     fb6:	26 9f       	mul	r18, r22
     fb8:	11 24       	eor	r1, r1
     fba:	30 19       	sub	r19, r0
     fbc:	30 5d       	subi	r19, 0xD0	; 208
     fbe:	31 93       	st	Z+, r19
     fc0:	de f6       	brtc	.-74     	; 0xf78 <__ultoa_invert+0xe>
     fc2:	cf 01       	movw	r24, r30
     fc4:	08 95       	ret
     fc6:	46 2f       	mov	r20, r22
     fc8:	47 70       	andi	r20, 0x07	; 7
     fca:	40 5d       	subi	r20, 0xD0	; 208
     fcc:	41 93       	st	Z+, r20
     fce:	b3 e0       	ldi	r27, 0x03	; 3
     fd0:	0f d0       	rcall	.+30     	; 0xff0 <__ultoa_invert+0x86>
     fd2:	c9 f7       	brne	.-14     	; 0xfc6 <__ultoa_invert+0x5c>
     fd4:	f6 cf       	rjmp	.-20     	; 0xfc2 <__ultoa_invert+0x58>
     fd6:	46 2f       	mov	r20, r22
     fd8:	4f 70       	andi	r20, 0x0F	; 15
     fda:	40 5d       	subi	r20, 0xD0	; 208
     fdc:	4a 33       	cpi	r20, 0x3A	; 58
     fde:	18 f0       	brcs	.+6      	; 0xfe6 <__ultoa_invert+0x7c>
     fe0:	49 5d       	subi	r20, 0xD9	; 217
     fe2:	31 fd       	sbrc	r19, 1
     fe4:	40 52       	subi	r20, 0x20	; 32
     fe6:	41 93       	st	Z+, r20
     fe8:	02 d0       	rcall	.+4      	; 0xfee <__ultoa_invert+0x84>
     fea:	a9 f7       	brne	.-22     	; 0xfd6 <__ultoa_invert+0x6c>
     fec:	ea cf       	rjmp	.-44     	; 0xfc2 <__ultoa_invert+0x58>
     fee:	b4 e0       	ldi	r27, 0x04	; 4
     ff0:	a6 95       	lsr	r26
     ff2:	97 95       	ror	r25
     ff4:	87 95       	ror	r24
     ff6:	77 95       	ror	r23
     ff8:	67 95       	ror	r22
     ffa:	ba 95       	dec	r27
     ffc:	c9 f7       	brne	.-14     	; 0xff0 <__ultoa_invert+0x86>
     ffe:	00 97       	sbiw	r24, 0x00	; 0
    1000:	61 05       	cpc	r22, r1
    1002:	71 05       	cpc	r23, r1
    1004:	08 95       	ret
    1006:	9b 01       	movw	r18, r22
    1008:	ac 01       	movw	r20, r24
    100a:	0a 2e       	mov	r0, r26
    100c:	06 94       	lsr	r0
    100e:	57 95       	ror	r21
    1010:	47 95       	ror	r20
    1012:	37 95       	ror	r19
    1014:	27 95       	ror	r18
    1016:	ba 95       	dec	r27
    1018:	c9 f7       	brne	.-14     	; 0x100c <__ultoa_invert+0xa2>
    101a:	62 0f       	add	r22, r18
    101c:	73 1f       	adc	r23, r19
    101e:	84 1f       	adc	r24, r20
    1020:	95 1f       	adc	r25, r21
    1022:	a0 1d       	adc	r26, r0
    1024:	08 95       	ret

00001026 <__prologue_saves__>:
    1026:	2f 92       	push	r2
    1028:	3f 92       	push	r3
    102a:	4f 92       	push	r4
    102c:	5f 92       	push	r5
    102e:	6f 92       	push	r6
    1030:	7f 92       	push	r7
    1032:	8f 92       	push	r8
    1034:	9f 92       	push	r9
    1036:	af 92       	push	r10
    1038:	bf 92       	push	r11
    103a:	cf 92       	push	r12
    103c:	df 92       	push	r13
    103e:	ef 92       	push	r14
    1040:	ff 92       	push	r15
    1042:	0f 93       	push	r16
    1044:	1f 93       	push	r17
    1046:	cf 93       	push	r28
    1048:	df 93       	push	r29
    104a:	cd b7       	in	r28, 0x3d	; 61
    104c:	de b7       	in	r29, 0x3e	; 62
    104e:	ca 1b       	sub	r28, r26
    1050:	db 0b       	sbc	r29, r27
    1052:	0f b6       	in	r0, 0x3f	; 63
    1054:	f8 94       	cli
    1056:	de bf       	out	0x3e, r29	; 62
    1058:	0f be       	out	0x3f, r0	; 63
    105a:	cd bf       	out	0x3d, r28	; 61
    105c:	09 94       	ijmp

0000105e <__epilogue_restores__>:
    105e:	2a 88       	ldd	r2, Y+18	; 0x12
    1060:	39 88       	ldd	r3, Y+17	; 0x11
    1062:	48 88       	ldd	r4, Y+16	; 0x10
    1064:	5f 84       	ldd	r5, Y+15	; 0x0f
    1066:	6e 84       	ldd	r6, Y+14	; 0x0e
    1068:	7d 84       	ldd	r7, Y+13	; 0x0d
    106a:	8c 84       	ldd	r8, Y+12	; 0x0c
    106c:	9b 84       	ldd	r9, Y+11	; 0x0b
    106e:	aa 84       	ldd	r10, Y+10	; 0x0a
    1070:	b9 84       	ldd	r11, Y+9	; 0x09
    1072:	c8 84       	ldd	r12, Y+8	; 0x08
    1074:	df 80       	ldd	r13, Y+7	; 0x07
    1076:	ee 80       	ldd	r14, Y+6	; 0x06
    1078:	fd 80       	ldd	r15, Y+5	; 0x05
    107a:	0c 81       	ldd	r16, Y+4	; 0x04
    107c:	1b 81       	ldd	r17, Y+3	; 0x03
    107e:	aa 81       	ldd	r26, Y+2	; 0x02
    1080:	b9 81       	ldd	r27, Y+1	; 0x01
    1082:	ce 0f       	add	r28, r30
    1084:	d1 1d       	adc	r29, r1
    1086:	0f b6       	in	r0, 0x3f	; 63
    1088:	f8 94       	cli
    108a:	de bf       	out	0x3e, r29	; 62
    108c:	0f be       	out	0x3f, r0	; 63
    108e:	cd bf       	out	0x3d, r28	; 61
    1090:	ed 01       	movw	r28, r26
    1092:	08 95       	ret

00001094 <__do_global_dtors>:
    1094:	10 e0       	ldi	r17, 0x00	; 0
    1096:	cb e2       	ldi	r28, 0x2B	; 43
    1098:	d0 e0       	ldi	r29, 0x00	; 0
    109a:	04 c0       	rjmp	.+8      	; 0x10a4 <__do_global_dtors+0x10>
    109c:	fe 01       	movw	r30, r28
    109e:	0e 94 65 05 	call	0xaca	; 0xaca <__tablejump2__>
    10a2:	21 96       	adiw	r28, 0x01	; 1
    10a4:	cc 32       	cpi	r28, 0x2C	; 44
    10a6:	d1 07       	cpc	r29, r17
    10a8:	c9 f7       	brne	.-14     	; 0x109c <__do_global_dtors+0x8>
    10aa:	f8 94       	cli

000010ac <__stop_program>:
    10ac:	ff cf       	rjmp	.-2      	; 0x10ac <__stop_program>
