m255
K4
z2
!s11f MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/project/project_git/VerilogHDL/modelsim/lab25_carry_look_ahead_adder_4bit/sim/modelsim
vcarry_look_ahead_adder_4bit
Z1 !s110 1658291897
!i10b 1
!s100 =kLS]kb5I8fX__U1h3j`O3
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IoYO;D^1=QDaD4<FX:5cB71
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1658291089
8../../src/rtl/carry_look_ahead_adder_4bit.v
F../../src/rtl/carry_look_ahead_adder_4bit.v
!i122 4
L0 1 7
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1658291897.000000
!s107 ../../testbench/tb_carry_look_ahead_adder_4bit.v|../../src/rtl/carry_look_ahead_adder_4bit.v|
Z6 !s90 -reportprogress|300|-f|run.f|
!i113 1
Z7 tCvgOpt 0
vtestbench
R1
!i10b 1
!s100 zJSEgIlN<>fgG:WoGQfSG1
R2
IXR;5JdK>k6[4n<`WkV_]10
R3
R0
w1658291893
8../../testbench/tb_carry_look_ahead_adder_4bit.v
F../../testbench/tb_carry_look_ahead_adder_4bit.v
!i122 4
L0 1 17
R4
r1
!s85 0
31
R5
Z8 !s107 ../../testbench/tb_carry_look_ahead_adder_4bit.v|../../src/rtl/carry_look_ahead_adder_4bit.v|
R6
!i113 1
R7
