-- -------------------------------------------------------------
--
-- Module: Hciccomp2
-- Generated by MATLAB(R) 9.10 and Filter Design HDL Coder 3.1.9.
-- Generated on: 2022-08-24 15:01:51
-- -------------------------------------------------------------

-- -------------------------------------------------------------
-- HDL Code Generation Options:
--
-- TargetLanguage: VHDL
-- TargetDirectory: C:\Users\Elia Yfrach\Desktop\Project\FM\Filters
-- Name: Hciccomp2
-- TestBenchName: Hciccomp2_tb
-- TestBenchStimulus: step ramp chirp noise 
-- GenerateHDLTestBench: off

-- Filter Specifications:
--
-- Sample Rate        : 45.9559 kHz
-- Response           : CIC Compensator
-- Specification      : Fp,Fst,Ap,Ast
-- Decimation Factor  : 25
-- Multirate Type     : Decimator
-- Number of Sections : 2
-- Stopband Atten.    : 40 dB
-- Differential Delay : 1
-- Stopband Edge      : 600 Hz
-- Passband Edge      : 200 Hz
-- Passband Ripple    : 1 dB
-- -------------------------------------------------------------

-- -------------------------------------------------------------
-- HDL Implementation    : Fully parallel
-- Folding Factor        : 1
-- -------------------------------------------------------------
-- Filter Settings:
--
-- Discrete-Time FIR Multirate Filter (real)
-- -----------------------------------------
-- Filter Structure   : Direct-Form FIR Polyphase Decimator
-- Decimation Factor  : 25
-- Polyphase Length   : 8
-- Filter Length      : 196
-- Stable             : Yes
-- Linear Phase       : Yes (Type 2)
--
-- Arithmetic         : fixed
-- Numerator          : s19,23 -> [-3.125000e-02 3.125000e-02)
-- -------------------------------------------------------------



LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
USE IEEE.numeric_std.ALL;

ENTITY Hciccomp2 IS
   PORT( clk                             :   IN    std_logic; 
         clk_enable                      :   IN    std_logic; 
         reset                           :   IN    std_logic; 
         filter_in                       :   IN    std_logic_vector(18 DOWNTO 0); -- sfix19
         filter_out                      :   OUT   std_logic_vector(40 DOWNTO 0); -- sfix41_En23
         ce_out                          :   OUT   std_logic  
         );

END Hciccomp2;


----------------------------------------------------------------
--Module Architecture: Hciccomp2
----------------------------------------------------------------
ARCHITECTURE rtl OF Hciccomp2 IS
  -- Local Functions
  -- Type Definitions
  TYPE input_pipeline_type IS ARRAY (NATURAL range <>) OF signed(18 DOWNTO 0); -- sfix19
  -- Constants
  CONSTANT coeffphase1_1                  : signed(18 DOWNTO 0) := to_signed(-44723, 19); -- sfix19_En23
  CONSTANT coeffphase1_2                  : signed(18 DOWNTO 0) := to_signed(-8378, 19); -- sfix19_En23
  CONSTANT coeffphase1_3                  : signed(18 DOWNTO 0) := to_signed(30505, 19); -- sfix19_En23
  CONSTANT coeffphase1_4                  : signed(18 DOWNTO 0) := to_signed(104582, 19); -- sfix19_En23
  CONSTANT coeffphase1_5                  : signed(18 DOWNTO 0) := to_signed(138319, 19); -- sfix19_En23
  CONSTANT coeffphase1_6                  : signed(18 DOWNTO 0) := to_signed(90159, 19); -- sfix19_En23
  CONSTANT coeffphase1_7                  : signed(18 DOWNTO 0) := to_signed(18459, 19); -- sfix19_En23
  CONSTANT coeffphase1_8                  : signed(18 DOWNTO 0) := to_signed(-10044, 19); -- sfix19_En23
  CONSTANT coeffphase2_1                  : signed(18 DOWNTO 0) := to_signed(-6194, 19); -- sfix19_En23
  CONSTANT coeffphase2_2                  : signed(18 DOWNTO 0) := to_signed(-7838, 19); -- sfix19_En23
  CONSTANT coeffphase2_3                  : signed(18 DOWNTO 0) := to_signed(33136, 19); -- sfix19_En23
  CONSTANT coeffphase2_4                  : signed(18 DOWNTO 0) := to_signed(107283, 19); -- sfix19_En23
  CONSTANT coeffphase2_5                  : signed(18 DOWNTO 0) := to_signed(137872, 19); -- sfix19_En23
  CONSTANT coeffphase2_6                  : signed(18 DOWNTO 0) := to_signed(87194, 19); -- sfix19_En23
  CONSTANT coeffphase2_7                  : signed(18 DOWNTO 0) := to_signed(16284, 19); -- sfix19_En23
  CONSTANT coeffphase2_8                  : signed(18 DOWNTO 0) := to_signed(-10188, 19); -- sfix19_En23
  CONSTANT coeffphase3_1                  : signed(18 DOWNTO 0) := to_signed(-6590, 19); -- sfix19_En23
  CONSTANT coeffphase3_2                  : signed(18 DOWNTO 0) := to_signed(-7221, 19); -- sfix19_En23
  CONSTANT coeffphase3_3                  : signed(18 DOWNTO 0) := to_signed(35835, 19); -- sfix19_En23
  CONSTANT coeffphase3_4                  : signed(18 DOWNTO 0) := to_signed(109905, 19); -- sfix19_En23
  CONSTANT coeffphase3_5                  : signed(18 DOWNTO 0) := to_signed(137281, 19); -- sfix19_En23
  CONSTANT coeffphase3_6                  : signed(18 DOWNTO 0) := to_signed(84056, 19); -- sfix19_En23
  CONSTANT coeffphase3_7                  : signed(18 DOWNTO 0) := to_signed(14197, 19); -- sfix19_En23
  CONSTANT coeffphase3_8                  : signed(18 DOWNTO 0) := to_signed(-10277, 19); -- sfix19_En23
  CONSTANT coeffphase4_1                  : signed(18 DOWNTO 0) := to_signed(-6979, 19); -- sfix19_En23
  CONSTANT coeffphase4_2                  : signed(18 DOWNTO 0) := to_signed(-6527, 19); -- sfix19_En23
  CONSTANT coeffphase4_3                  : signed(18 DOWNTO 0) := to_signed(38595, 19); -- sfix19_En23
  CONSTANT coeffphase4_4                  : signed(18 DOWNTO 0) := to_signed(112445, 19); -- sfix19_En23
  CONSTANT coeffphase4_5                  : signed(18 DOWNTO 0) := to_signed(136541, 19); -- sfix19_En23
  CONSTANT coeffphase4_6                  : signed(18 DOWNTO 0) := to_signed(80991, 19); -- sfix19_En23
  CONSTANT coeffphase4_7                  : signed(18 DOWNTO 0) := to_signed(12192, 19); -- sfix19_En23
  CONSTANT coeffphase4_8                  : signed(18 DOWNTO 0) := to_signed(-10312, 19); -- sfix19_En23
  CONSTANT coeffphase5_1                  : signed(18 DOWNTO 0) := to_signed(-7361, 19); -- sfix19_En23
  CONSTANT coeffphase5_2                  : signed(18 DOWNTO 0) := to_signed(-5754, 19); -- sfix19_En23
  CONSTANT coeffphase5_3                  : signed(18 DOWNTO 0) := to_signed(41414, 19); -- sfix19_En23
  CONSTANT coeffphase5_4                  : signed(18 DOWNTO 0) := to_signed(114898, 19); -- sfix19_En23
  CONSTANT coeffphase5_5                  : signed(18 DOWNTO 0) := to_signed(135658, 19); -- sfix19_En23
  CONSTANT coeffphase5_6                  : signed(18 DOWNTO 0) := to_signed(77919, 19); -- sfix19_En23
  CONSTANT coeffphase5_7                  : signed(18 DOWNTO 0) := to_signed(10275, 19); -- sfix19_En23
  CONSTANT coeffphase5_8                  : signed(18 DOWNTO 0) := to_signed(-10298, 19); -- sfix19_En23
  CONSTANT coeffphase6_1                  : signed(18 DOWNTO 0) := to_signed(-7734, 19); -- sfix19_En23
  CONSTANT coeffphase6_2                  : signed(18 DOWNTO 0) := to_signed(-4899, 19); -- sfix19_En23
  CONSTANT coeffphase6_3                  : signed(18 DOWNTO 0) := to_signed(44286, 19); -- sfix19_En23
  CONSTANT coeffphase6_4                  : signed(18 DOWNTO 0) := to_signed(117257, 19); -- sfix19_En23
  CONSTANT coeffphase6_5                  : signed(18 DOWNTO 0) := to_signed(134631, 19); -- sfix19_En23
  CONSTANT coeffphase6_6                  : signed(18 DOWNTO 0) := to_signed(74816, 19); -- sfix19_En23
  CONSTANT coeffphase6_7                  : signed(18 DOWNTO 0) := to_signed(8445, 19); -- sfix19_En23
  CONSTANT coeffphase6_8                  : signed(18 DOWNTO 0) := to_signed(-10236, 19); -- sfix19_En23
  CONSTANT coeffphase7_1                  : signed(18 DOWNTO 0) := to_signed(-8094, 19); -- sfix19_En23
  CONSTANT coeffphase7_2                  : signed(18 DOWNTO 0) := to_signed(-3962, 19); -- sfix19_En23
  CONSTANT coeffphase7_3                  : signed(18 DOWNTO 0) := to_signed(47212, 19); -- sfix19_En23
  CONSTANT coeffphase7_4                  : signed(18 DOWNTO 0) := to_signed(119512, 19); -- sfix19_En23
  CONSTANT coeffphase7_5                  : signed(18 DOWNTO 0) := to_signed(133465, 19); -- sfix19_En23
  CONSTANT coeffphase7_6                  : signed(18 DOWNTO 0) := to_signed(71691, 19); -- sfix19_En23
  CONSTANT coeffphase7_7                  : signed(18 DOWNTO 0) := to_signed(6705, 19); -- sfix19_En23
  CONSTANT coeffphase7_8                  : signed(18 DOWNTO 0) := to_signed(-10131, 19); -- sfix19_En23
  CONSTANT coeffphase8_1                  : signed(18 DOWNTO 0) := to_signed(-8437, 19); -- sfix19_En23
  CONSTANT coeffphase8_2                  : signed(18 DOWNTO 0) := to_signed(-2939, 19); -- sfix19_En23
  CONSTANT coeffphase8_3                  : signed(18 DOWNTO 0) := to_signed(50159, 19); -- sfix19_En23
  CONSTANT coeffphase8_4                  : signed(18 DOWNTO 0) := to_signed(121671, 19); -- sfix19_En23
  CONSTANT coeffphase8_5                  : signed(18 DOWNTO 0) := to_signed(132162, 19); -- sfix19_En23
  CONSTANT coeffphase8_6                  : signed(18 DOWNTO 0) := to_signed(68560, 19); -- sfix19_En23
  CONSTANT coeffphase8_7                  : signed(18 DOWNTO 0) := to_signed(5056, 19); -- sfix19_En23
  CONSTANT coeffphase8_8                  : signed(18 DOWNTO 0) := to_signed(-9988, 19); -- sfix19_En23
  CONSTANT coeffphase9_1                  : signed(18 DOWNTO 0) := to_signed(-8757, 19); -- sfix19_En23
  CONSTANT coeffphase9_2                  : signed(18 DOWNTO 0) := to_signed(-1831, 19); -- sfix19_En23
  CONSTANT coeffphase9_3                  : signed(18 DOWNTO 0) := to_signed(53174, 19); -- sfix19_En23
  CONSTANT coeffphase9_4                  : signed(18 DOWNTO 0) := to_signed(123715, 19); -- sfix19_En23
  CONSTANT coeffphase9_5                  : signed(18 DOWNTO 0) := to_signed(130725, 19); -- sfix19_En23
  CONSTANT coeffphase9_6                  : signed(18 DOWNTO 0) := to_signed(65434, 19); -- sfix19_En23
  CONSTANT coeffphase9_7                  : signed(18 DOWNTO 0) := to_signed(3497, 19); -- sfix19_En23
  CONSTANT coeffphase9_8                  : signed(18 DOWNTO 0) := to_signed(-9798, 19); -- sfix19_En23
  CONSTANT coeffphase10_1                 : signed(18 DOWNTO 0) := to_signed(-9055, 19); -- sfix19_En23
  CONSTANT coeffphase10_2                 : signed(18 DOWNTO 0) := to_signed(-633, 19); -- sfix19_En23
  CONSTANT coeffphase10_3                 : signed(18 DOWNTO 0) := to_signed(56194, 19); -- sfix19_En23
  CONSTANT coeffphase10_4                 : signed(18 DOWNTO 0) := to_signed(125649, 19); -- sfix19_En23
  CONSTANT coeffphase10_5                 : signed(18 DOWNTO 0) := to_signed(129158, 19); -- sfix19_En23
  CONSTANT coeffphase10_6                 : signed(18 DOWNTO 0) := to_signed(62325, 19); -- sfix19_En23
  CONSTANT coeffphase10_7                 : signed(18 DOWNTO 0) := to_signed(2030, 19); -- sfix19_En23
  CONSTANT coeffphase10_8                 : signed(18 DOWNTO 0) := to_signed(-9586, 19); -- sfix19_En23
  CONSTANT coeffphase11_1                 : signed(18 DOWNTO 0) := to_signed(-9334, 19); -- sfix19_En23
  CONSTANT coeffphase11_2                 : signed(18 DOWNTO 0) := to_signed(653, 19); -- sfix19_En23
  CONSTANT coeffphase11_3                 : signed(18 DOWNTO 0) := to_signed(59242, 19); -- sfix19_En23
  CONSTANT coeffphase11_4                 : signed(18 DOWNTO 0) := to_signed(127464, 19); -- sfix19_En23
  CONSTANT coeffphase11_5                 : signed(18 DOWNTO 0) := to_signed(127464, 19); -- sfix19_En23
  CONSTANT coeffphase11_6                 : signed(18 DOWNTO 0) := to_signed(59242, 19); -- sfix19_En23
  CONSTANT coeffphase11_7                 : signed(18 DOWNTO 0) := to_signed(653, 19); -- sfix19_En23
  CONSTANT coeffphase11_8                 : signed(18 DOWNTO 0) := to_signed(-9334, 19); -- sfix19_En23
  CONSTANT coeffphase12_1                 : signed(18 DOWNTO 0) := to_signed(-9586, 19); -- sfix19_En23
  CONSTANT coeffphase12_2                 : signed(18 DOWNTO 0) := to_signed(2030, 19); -- sfix19_En23
  CONSTANT coeffphase12_3                 : signed(18 DOWNTO 0) := to_signed(62325, 19); -- sfix19_En23
  CONSTANT coeffphase12_4                 : signed(18 DOWNTO 0) := to_signed(129158, 19); -- sfix19_En23
  CONSTANT coeffphase12_5                 : signed(18 DOWNTO 0) := to_signed(125649, 19); -- sfix19_En23
  CONSTANT coeffphase12_6                 : signed(18 DOWNTO 0) := to_signed(56194, 19); -- sfix19_En23
  CONSTANT coeffphase12_7                 : signed(18 DOWNTO 0) := to_signed(-633, 19); -- sfix19_En23
  CONSTANT coeffphase12_8                 : signed(18 DOWNTO 0) := to_signed(-9055, 19); -- sfix19_En23
  CONSTANT coeffphase13_1                 : signed(18 DOWNTO 0) := to_signed(-9798, 19); -- sfix19_En23
  CONSTANT coeffphase13_2                 : signed(18 DOWNTO 0) := to_signed(3497, 19); -- sfix19_En23
  CONSTANT coeffphase13_3                 : signed(18 DOWNTO 0) := to_signed(65434, 19); -- sfix19_En23
  CONSTANT coeffphase13_4                 : signed(18 DOWNTO 0) := to_signed(130725, 19); -- sfix19_En23
  CONSTANT coeffphase13_5                 : signed(18 DOWNTO 0) := to_signed(123715, 19); -- sfix19_En23
  CONSTANT coeffphase13_6                 : signed(18 DOWNTO 0) := to_signed(53174, 19); -- sfix19_En23
  CONSTANT coeffphase13_7                 : signed(18 DOWNTO 0) := to_signed(-1831, 19); -- sfix19_En23
  CONSTANT coeffphase13_8                 : signed(18 DOWNTO 0) := to_signed(-8757, 19); -- sfix19_En23
  CONSTANT coeffphase14_1                 : signed(18 DOWNTO 0) := to_signed(-9988, 19); -- sfix19_En23
  CONSTANT coeffphase14_2                 : signed(18 DOWNTO 0) := to_signed(5056, 19); -- sfix19_En23
  CONSTANT coeffphase14_3                 : signed(18 DOWNTO 0) := to_signed(68560, 19); -- sfix19_En23
  CONSTANT coeffphase14_4                 : signed(18 DOWNTO 0) := to_signed(132162, 19); -- sfix19_En23
  CONSTANT coeffphase14_5                 : signed(18 DOWNTO 0) := to_signed(121671, 19); -- sfix19_En23
  CONSTANT coeffphase14_6                 : signed(18 DOWNTO 0) := to_signed(50159, 19); -- sfix19_En23
  CONSTANT coeffphase14_7                 : signed(18 DOWNTO 0) := to_signed(-2939, 19); -- sfix19_En23
  CONSTANT coeffphase14_8                 : signed(18 DOWNTO 0) := to_signed(-8437, 19); -- sfix19_En23
  CONSTANT coeffphase15_1                 : signed(18 DOWNTO 0) := to_signed(-10131, 19); -- sfix19_En23
  CONSTANT coeffphase15_2                 : signed(18 DOWNTO 0) := to_signed(6705, 19); -- sfix19_En23
  CONSTANT coeffphase15_3                 : signed(18 DOWNTO 0) := to_signed(71691, 19); -- sfix19_En23
  CONSTANT coeffphase15_4                 : signed(18 DOWNTO 0) := to_signed(133465, 19); -- sfix19_En23
  CONSTANT coeffphase15_5                 : signed(18 DOWNTO 0) := to_signed(119512, 19); -- sfix19_En23
  CONSTANT coeffphase15_6                 : signed(18 DOWNTO 0) := to_signed(47212, 19); -- sfix19_En23
  CONSTANT coeffphase15_7                 : signed(18 DOWNTO 0) := to_signed(-3962, 19); -- sfix19_En23
  CONSTANT coeffphase15_8                 : signed(18 DOWNTO 0) := to_signed(-8094, 19); -- sfix19_En23
  CONSTANT coeffphase16_1                 : signed(18 DOWNTO 0) := to_signed(-10236, 19); -- sfix19_En23
  CONSTANT coeffphase16_2                 : signed(18 DOWNTO 0) := to_signed(8445, 19); -- sfix19_En23
  CONSTANT coeffphase16_3                 : signed(18 DOWNTO 0) := to_signed(74816, 19); -- sfix19_En23
  CONSTANT coeffphase16_4                 : signed(18 DOWNTO 0) := to_signed(134631, 19); -- sfix19_En23
  CONSTANT coeffphase16_5                 : signed(18 DOWNTO 0) := to_signed(117257, 19); -- sfix19_En23
  CONSTANT coeffphase16_6                 : signed(18 DOWNTO 0) := to_signed(44286, 19); -- sfix19_En23
  CONSTANT coeffphase16_7                 : signed(18 DOWNTO 0) := to_signed(-4899, 19); -- sfix19_En23
  CONSTANT coeffphase16_8                 : signed(18 DOWNTO 0) := to_signed(-7734, 19); -- sfix19_En23
  CONSTANT coeffphase17_1                 : signed(18 DOWNTO 0) := to_signed(-10298, 19); -- sfix19_En23
  CONSTANT coeffphase17_2                 : signed(18 DOWNTO 0) := to_signed(10275, 19); -- sfix19_En23
  CONSTANT coeffphase17_3                 : signed(18 DOWNTO 0) := to_signed(77919, 19); -- sfix19_En23
  CONSTANT coeffphase17_4                 : signed(18 DOWNTO 0) := to_signed(135658, 19); -- sfix19_En23
  CONSTANT coeffphase17_5                 : signed(18 DOWNTO 0) := to_signed(114898, 19); -- sfix19_En23
  CONSTANT coeffphase17_6                 : signed(18 DOWNTO 0) := to_signed(41414, 19); -- sfix19_En23
  CONSTANT coeffphase17_7                 : signed(18 DOWNTO 0) := to_signed(-5754, 19); -- sfix19_En23
  CONSTANT coeffphase17_8                 : signed(18 DOWNTO 0) := to_signed(-7361, 19); -- sfix19_En23
  CONSTANT coeffphase18_1                 : signed(18 DOWNTO 0) := to_signed(-10312, 19); -- sfix19_En23
  CONSTANT coeffphase18_2                 : signed(18 DOWNTO 0) := to_signed(12192, 19); -- sfix19_En23
  CONSTANT coeffphase18_3                 : signed(18 DOWNTO 0) := to_signed(80991, 19); -- sfix19_En23
  CONSTANT coeffphase18_4                 : signed(18 DOWNTO 0) := to_signed(136541, 19); -- sfix19_En23
  CONSTANT coeffphase18_5                 : signed(18 DOWNTO 0) := to_signed(112445, 19); -- sfix19_En23
  CONSTANT coeffphase18_6                 : signed(18 DOWNTO 0) := to_signed(38595, 19); -- sfix19_En23
  CONSTANT coeffphase18_7                 : signed(18 DOWNTO 0) := to_signed(-6527, 19); -- sfix19_En23
  CONSTANT coeffphase18_8                 : signed(18 DOWNTO 0) := to_signed(-6979, 19); -- sfix19_En23
  CONSTANT coeffphase19_1                 : signed(18 DOWNTO 0) := to_signed(-10277, 19); -- sfix19_En23
  CONSTANT coeffphase19_2                 : signed(18 DOWNTO 0) := to_signed(14197, 19); -- sfix19_En23
  CONSTANT coeffphase19_3                 : signed(18 DOWNTO 0) := to_signed(84056, 19); -- sfix19_En23
  CONSTANT coeffphase19_4                 : signed(18 DOWNTO 0) := to_signed(137281, 19); -- sfix19_En23
  CONSTANT coeffphase19_5                 : signed(18 DOWNTO 0) := to_signed(109905, 19); -- sfix19_En23
  CONSTANT coeffphase19_6                 : signed(18 DOWNTO 0) := to_signed(35835, 19); -- sfix19_En23
  CONSTANT coeffphase19_7                 : signed(18 DOWNTO 0) := to_signed(-7221, 19); -- sfix19_En23
  CONSTANT coeffphase19_8                 : signed(18 DOWNTO 0) := to_signed(-6590, 19); -- sfix19_En23
  CONSTANT coeffphase20_1                 : signed(18 DOWNTO 0) := to_signed(-10188, 19); -- sfix19_En23
  CONSTANT coeffphase20_2                 : signed(18 DOWNTO 0) := to_signed(16284, 19); -- sfix19_En23
  CONSTANT coeffphase20_3                 : signed(18 DOWNTO 0) := to_signed(87194, 19); -- sfix19_En23
  CONSTANT coeffphase20_4                 : signed(18 DOWNTO 0) := to_signed(137872, 19); -- sfix19_En23
  CONSTANT coeffphase20_5                 : signed(18 DOWNTO 0) := to_signed(107283, 19); -- sfix19_En23
  CONSTANT coeffphase20_6                 : signed(18 DOWNTO 0) := to_signed(33136, 19); -- sfix19_En23
  CONSTANT coeffphase20_7                 : signed(18 DOWNTO 0) := to_signed(-7838, 19); -- sfix19_En23
  CONSTANT coeffphase20_8                 : signed(18 DOWNTO 0) := to_signed(-6194, 19); -- sfix19_En23
  CONSTANT coeffphase21_1                 : signed(18 DOWNTO 0) := to_signed(-10044, 19); -- sfix19_En23
  CONSTANT coeffphase21_2                 : signed(18 DOWNTO 0) := to_signed(18459, 19); -- sfix19_En23
  CONSTANT coeffphase21_3                 : signed(18 DOWNTO 0) := to_signed(90159, 19); -- sfix19_En23
  CONSTANT coeffphase21_4                 : signed(18 DOWNTO 0) := to_signed(138319, 19); -- sfix19_En23
  CONSTANT coeffphase21_5                 : signed(18 DOWNTO 0) := to_signed(104582, 19); -- sfix19_En23
  CONSTANT coeffphase21_6                 : signed(18 DOWNTO 0) := to_signed(30505, 19); -- sfix19_En23
  CONSTANT coeffphase21_7                 : signed(18 DOWNTO 0) := to_signed(-8378, 19); -- sfix19_En23
  CONSTANT coeffphase21_8                 : signed(18 DOWNTO 0) := to_signed(-44723, 19); -- sfix19_En23
  CONSTANT coeffphase22_1                 : signed(18 DOWNTO 0) := to_signed(-9841, 19); -- sfix19_En23
  CONSTANT coeffphase22_2                 : signed(18 DOWNTO 0) := to_signed(20711, 19); -- sfix19_En23
  CONSTANT coeffphase22_3                 : signed(18 DOWNTO 0) := to_signed(93159, 19); -- sfix19_En23
  CONSTANT coeffphase22_4                 : signed(18 DOWNTO 0) := to_signed(138616, 19); -- sfix19_En23
  CONSTANT coeffphase22_5                 : signed(18 DOWNTO 0) := to_signed(101813, 19); -- sfix19_En23
  CONSTANT coeffphase22_6                 : signed(18 DOWNTO 0) := to_signed(27944, 19); -- sfix19_En23
  CONSTANT coeffphase22_7                 : signed(18 DOWNTO 0) := to_signed(-8848, 19); -- sfix19_En23
  CONSTANT coeffphase22_8                 : signed(18 DOWNTO 0) := to_signed(0, 19); -- sfix19_En23
  CONSTANT coeffphase23_1                 : signed(18 DOWNTO 0) := to_signed(-9575, 19); -- sfix19_En23
  CONSTANT coeffphase23_2                 : signed(18 DOWNTO 0) := to_signed(23045, 19); -- sfix19_En23
  CONSTANT coeffphase23_3                 : signed(18 DOWNTO 0) := to_signed(96096, 19); -- sfix19_En23
  CONSTANT coeffphase23_4                 : signed(18 DOWNTO 0) := to_signed(138765, 19); -- sfix19_En23
  CONSTANT coeffphase23_5                 : signed(18 DOWNTO 0) := to_signed(98982, 19); -- sfix19_En23
  CONSTANT coeffphase23_6                 : signed(18 DOWNTO 0) := to_signed(25458, 19); -- sfix19_En23
  CONSTANT coeffphase23_7                 : signed(18 DOWNTO 0) := to_signed(-9244, 19); -- sfix19_En23
  CONSTANT coeffphase23_8                 : signed(18 DOWNTO 0) := to_signed(0, 19); -- sfix19_En23
  CONSTANT coeffphase24_1                 : signed(18 DOWNTO 0) := to_signed(-9244, 19); -- sfix19_En23
  CONSTANT coeffphase24_2                 : signed(18 DOWNTO 0) := to_signed(25458, 19); -- sfix19_En23
  CONSTANT coeffphase24_3                 : signed(18 DOWNTO 0) := to_signed(98982, 19); -- sfix19_En23
  CONSTANT coeffphase24_4                 : signed(18 DOWNTO 0) := to_signed(138765, 19); -- sfix19_En23
  CONSTANT coeffphase24_5                 : signed(18 DOWNTO 0) := to_signed(96096, 19); -- sfix19_En23
  CONSTANT coeffphase24_6                 : signed(18 DOWNTO 0) := to_signed(23045, 19); -- sfix19_En23
  CONSTANT coeffphase24_7                 : signed(18 DOWNTO 0) := to_signed(-9575, 19); -- sfix19_En23
  CONSTANT coeffphase24_8                 : signed(18 DOWNTO 0) := to_signed(0, 19); -- sfix19_En23
  CONSTANT coeffphase25_1                 : signed(18 DOWNTO 0) := to_signed(-8848, 19); -- sfix19_En23
  CONSTANT coeffphase25_2                 : signed(18 DOWNTO 0) := to_signed(27944, 19); -- sfix19_En23
  CONSTANT coeffphase25_3                 : signed(18 DOWNTO 0) := to_signed(101813, 19); -- sfix19_En23
  CONSTANT coeffphase25_4                 : signed(18 DOWNTO 0) := to_signed(138616, 19); -- sfix19_En23
  CONSTANT coeffphase25_5                 : signed(18 DOWNTO 0) := to_signed(93159, 19); -- sfix19_En23
  CONSTANT coeffphase25_6                 : signed(18 DOWNTO 0) := to_signed(20711, 19); -- sfix19_En23
  CONSTANT coeffphase25_7                 : signed(18 DOWNTO 0) := to_signed(-9841, 19); -- sfix19_En23
  CONSTANT coeffphase25_8                 : signed(18 DOWNTO 0) := to_signed(0, 19); -- sfix19_En23

  -- Signals
  SIGNAL ring_count                       : unsigned(24 DOWNTO 0); -- ufix25
  SIGNAL phase_0                          : std_logic; -- boolean
  SIGNAL phase_1                          : std_logic; -- boolean
  SIGNAL phase_2                          : std_logic; -- boolean
  SIGNAL phase_3                          : std_logic; -- boolean
  SIGNAL phase_4                          : std_logic; -- boolean
  SIGNAL phase_5                          : std_logic; -- boolean
  SIGNAL phase_6                          : std_logic; -- boolean
  SIGNAL phase_7                          : std_logic; -- boolean
  SIGNAL phase_8                          : std_logic; -- boolean
  SIGNAL phase_9                          : std_logic; -- boolean
  SIGNAL phase_10                         : std_logic; -- boolean
  SIGNAL phase_11                         : std_logic; -- boolean
  SIGNAL phase_12                         : std_logic; -- boolean
  SIGNAL phase_13                         : std_logic; -- boolean
  SIGNAL phase_14                         : std_logic; -- boolean
  SIGNAL phase_15                         : std_logic; -- boolean
  SIGNAL phase_16                         : std_logic; -- boolean
  SIGNAL phase_17                         : std_logic; -- boolean
  SIGNAL phase_18                         : std_logic; -- boolean
  SIGNAL phase_19                         : std_logic; -- boolean
  SIGNAL phase_20                         : std_logic; -- boolean
  SIGNAL phase_21                         : std_logic; -- boolean
  SIGNAL phase_22                         : std_logic; -- boolean
  SIGNAL phase_23                         : std_logic; -- boolean
  SIGNAL phase_24                         : std_logic; -- boolean
  SIGNAL ce_out_reg                       : std_logic; -- boolean
  SIGNAL input_register                   : signed(18 DOWNTO 0); -- sfix19
  SIGNAL input_pipeline_phase0            : input_pipeline_type(0 TO 6); -- sfix19
  SIGNAL input_pipeline_phase1            : input_pipeline_type(0 TO 7); -- sfix19
  SIGNAL input_pipeline_phase2            : input_pipeline_type(0 TO 7); -- sfix19
  SIGNAL input_pipeline_phase3            : input_pipeline_type(0 TO 7); -- sfix19
  SIGNAL input_pipeline_phase4            : input_pipeline_type(0 TO 7); -- sfix19
  SIGNAL input_pipeline_phase5            : input_pipeline_type(0 TO 7); -- sfix19
  SIGNAL input_pipeline_phase6            : input_pipeline_type(0 TO 7); -- sfix19
  SIGNAL input_pipeline_phase7            : input_pipeline_type(0 TO 7); -- sfix19
  SIGNAL input_pipeline_phase8            : input_pipeline_type(0 TO 7); -- sfix19
  SIGNAL input_pipeline_phase9            : input_pipeline_type(0 TO 7); -- sfix19
  SIGNAL input_pipeline_phase10           : input_pipeline_type(0 TO 7); -- sfix19
  SIGNAL input_pipeline_phase11           : input_pipeline_type(0 TO 7); -- sfix19
  SIGNAL input_pipeline_phase12           : input_pipeline_type(0 TO 7); -- sfix19
  SIGNAL input_pipeline_phase13           : input_pipeline_type(0 TO 7); -- sfix19
  SIGNAL input_pipeline_phase14           : input_pipeline_type(0 TO 7); -- sfix19
  SIGNAL input_pipeline_phase15           : input_pipeline_type(0 TO 7); -- sfix19
  SIGNAL input_pipeline_phase16           : input_pipeline_type(0 TO 7); -- sfix19
  SIGNAL input_pipeline_phase17           : input_pipeline_type(0 TO 7); -- sfix19
  SIGNAL input_pipeline_phase18           : input_pipeline_type(0 TO 7); -- sfix19
  SIGNAL input_pipeline_phase19           : input_pipeline_type(0 TO 7); -- sfix19
  SIGNAL input_pipeline_phase20           : input_pipeline_type(0 TO 7); -- sfix19
  SIGNAL input_pipeline_phase21           : input_pipeline_type(0 TO 6); -- sfix19
  SIGNAL input_pipeline_phase22           : input_pipeline_type(0 TO 6); -- sfix19
  SIGNAL input_pipeline_phase23           : input_pipeline_type(0 TO 6); -- sfix19
  SIGNAL input_pipeline_phase24           : input_pipeline_type(0 TO 6); -- sfix19
  SIGNAL product_phase0_1                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase0_2                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase0_3                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase0_4                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase0_5                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase0_6                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase0_7                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase0_8                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase1_1                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase1_2                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase1_3                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase1_4                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase1_5                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase1_6                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase1_7                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase1_8                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase2_1                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase2_2                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase2_3                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase2_4                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase2_5                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase2_6                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase2_7                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase2_8                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase3_1                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase3_2                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase3_3                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase3_4                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase3_5                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase3_6                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase3_7                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase3_8                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase4_1                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase4_2                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase4_3                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase4_4                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase4_5                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase4_6                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase4_7                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase4_8                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase5_1                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase5_2                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase5_3                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase5_4                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase5_5                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase5_6                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase5_7                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase5_8                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase6_1                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase6_2                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase6_3                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase6_4                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase6_5                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase6_6                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase6_7                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase6_8                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase7_1                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase7_2                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase7_3                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase7_4                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase7_5                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase7_6                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase7_7                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase7_8                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase8_1                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase8_2                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase8_3                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase8_4                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase8_5                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase8_6                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase8_7                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase8_8                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase9_1                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase9_2                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase9_3                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase9_4                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase9_5                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase9_6                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase9_7                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase9_8                 : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase10_1                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase10_2                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase10_3                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase10_4                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase10_5                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase10_6                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase10_7                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase10_8                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase11_1                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase11_2                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase11_3                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase11_4                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase11_5                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase11_6                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase11_7                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase11_8                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase12_1                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase12_2                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase12_3                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase12_4                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase12_5                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase12_6                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase12_7                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase12_8                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase13_1                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase13_2                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase13_3                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase13_4                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase13_5                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase13_6                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase13_7                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase13_8                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase14_1                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase14_2                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase14_3                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase14_4                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase14_5                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase14_6                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase14_7                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase14_8                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase15_1                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase15_2                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase15_3                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase15_4                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase15_5                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase15_6                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase15_7                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase15_8                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase16_1                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase16_2                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase16_3                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase16_4                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase16_5                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase16_6                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase16_7                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase16_8                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase17_1                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase17_2                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase17_3                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase17_4                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase17_5                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase17_6                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase17_7                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase17_8                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase18_1                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase18_2                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase18_3                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase18_4                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase18_5                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase18_6                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase18_7                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase18_8                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase19_1                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase19_2                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase19_3                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase19_4                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase19_5                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase19_6                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase19_7                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase19_8                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase20_1                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase20_2                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase20_3                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase20_4                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase20_5                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase20_6                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase20_7                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase20_8                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase21_1                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase21_2                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase21_3                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase21_4                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase21_5                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase21_6                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase21_7                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase22_1                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase22_2                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase22_3                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase22_4                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase22_5                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase22_6                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase22_7                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase23_1                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase23_2                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase23_3                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase23_4                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase23_5                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase23_6                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase23_7                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase24_1                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase24_2                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase24_3                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase24_4                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase24_5                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase24_6                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL product_phase24_7                : signed(37 DOWNTO 0); -- sfix38_En23
  SIGNAL quantized_sum                    : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL sum1                             : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp                         : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum2                             : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_1                       : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum3                             : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_2                       : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum4                             : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_3                       : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum5                             : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_4                       : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum6                             : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_5                       : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum7                             : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_6                       : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum8                             : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_7                       : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum9                             : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_8                       : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum10                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_9                       : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum11                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_10                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum12                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_11                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum13                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_12                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum14                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_13                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum15                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_14                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum16                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_15                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum17                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_16                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum18                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_17                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum19                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_18                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum20                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_19                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum21                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_20                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum22                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_21                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum23                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_22                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum24                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_23                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum25                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_24                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum26                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_25                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum27                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_26                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum28                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_27                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum29                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_28                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum30                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_29                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum31                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_30                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum32                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_31                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum33                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_32                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum34                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_33                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum35                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_34                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum36                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_35                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum37                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_36                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum38                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_37                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum39                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_38                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum40                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_39                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum41                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_40                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum42                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_41                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum43                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_42                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum44                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_43                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum45                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_44                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum46                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_45                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum47                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_46                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum48                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_47                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum49                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_48                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum50                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_49                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum51                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_50                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum52                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_51                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum53                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_52                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum54                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_53                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum55                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_54                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum56                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_55                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum57                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_56                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum58                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_57                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum59                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_58                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum60                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_59                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum61                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_60                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum62                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_61                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum63                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_62                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum64                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_63                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum65                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_64                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum66                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_65                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum67                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_66                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum68                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_67                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum69                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_68                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum70                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_69                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum71                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_70                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum72                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_71                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum73                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_72                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum74                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_73                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum75                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_74                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum76                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_75                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum77                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_76                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum78                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_77                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum79                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_78                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum80                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_79                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum81                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_80                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum82                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_81                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum83                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_82                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum84                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_83                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum85                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_84                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum86                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_85                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum87                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_86                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum88                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_87                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum89                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_88                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum90                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_89                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum91                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_90                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum92                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_91                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum93                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_92                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum94                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_93                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum95                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_94                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum96                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_95                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum97                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_96                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum98                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_97                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum99                            : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_98                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum100                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_99                      : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum101                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_100                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum102                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_101                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum103                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_102                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum104                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_103                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum105                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_104                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum106                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_105                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum107                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_106                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum108                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_107                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum109                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_108                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum110                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_109                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum111                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_110                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum112                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_111                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum113                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_112                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum114                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_113                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum115                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_114                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum116                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_115                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum117                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_116                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum118                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_117                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum119                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_118                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum120                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_119                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum121                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_120                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum122                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_121                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum123                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_122                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum124                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_123                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum125                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_124                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum126                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_125                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum127                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_126                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum128                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_127                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum129                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_128                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum130                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_129                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum131                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_130                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum132                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_131                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum133                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_132                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum134                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_133                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum135                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_134                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum136                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_135                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum137                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_136                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum138                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_137                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum139                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_138                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum140                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_139                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum141                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_140                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum142                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_141                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum143                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_142                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum144                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_143                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum145                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_144                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum146                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_145                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum147                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_146                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum148                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_147                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum149                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_148                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum150                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_149                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum151                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_150                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum152                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_151                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum153                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_152                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum154                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_153                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum155                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_154                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum156                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_155                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum157                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_156                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum158                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_157                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum159                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_158                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum160                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_159                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum161                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_160                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum162                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_161                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum163                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_162                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum164                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_163                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum165                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_164                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum166                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_165                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum167                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_166                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum168                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_167                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum169                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_168                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum170                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_169                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum171                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_170                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum172                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_171                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum173                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_172                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum174                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_173                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum175                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_174                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum176                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_175                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum177                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_176                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum178                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_177                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum179                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_178                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum180                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_179                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum181                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_180                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum182                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_181                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum183                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_182                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum184                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_183                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum185                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_184                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum186                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_185                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum187                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_186                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum188                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_187                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum189                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_188                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum190                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_189                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum191                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_190                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum192                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_191                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum193                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_192                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum194                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_193                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL sum195                           : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL add_temp_194                     : signed(41 DOWNTO 0); -- sfix42_En23
  SIGNAL output_typeconvert               : signed(40 DOWNTO 0); -- sfix41_En23
  SIGNAL output_register                  : signed(40 DOWNTO 0); -- sfix41_En23


BEGIN

  -- Block Statements
  ce_output : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      ring_count <= to_unsigned(1, 25);
    ELSIF clk'event AND clk = '1' THEN
      IF clk_enable = '1' THEN
        ring_count <= ring_count(0) & ring_count(24 DOWNTO 1);
      END IF;
    END IF; 
  END PROCESS ce_output;

  phase_0 <= ring_count(0)  AND clk_enable;

  phase_1 <= ring_count(1)  AND clk_enable;

  phase_2 <= ring_count(2)  AND clk_enable;

  phase_3 <= ring_count(3)  AND clk_enable;

  phase_4 <= ring_count(4)  AND clk_enable;

  phase_5 <= ring_count(5)  AND clk_enable;

  phase_6 <= ring_count(6)  AND clk_enable;

  phase_7 <= ring_count(7)  AND clk_enable;

  phase_8 <= ring_count(8)  AND clk_enable;

  phase_9 <= ring_count(9)  AND clk_enable;

  phase_10 <= ring_count(10)  AND clk_enable;

  phase_11 <= ring_count(11)  AND clk_enable;

  phase_12 <= ring_count(12)  AND clk_enable;

  phase_13 <= ring_count(13)  AND clk_enable;

  phase_14 <= ring_count(14)  AND clk_enable;

  phase_15 <= ring_count(15)  AND clk_enable;

  phase_16 <= ring_count(16)  AND clk_enable;

  phase_17 <= ring_count(17)  AND clk_enable;

  phase_18 <= ring_count(18)  AND clk_enable;

  phase_19 <= ring_count(19)  AND clk_enable;

  phase_20 <= ring_count(20)  AND clk_enable;

  phase_21 <= ring_count(21)  AND clk_enable;

  phase_22 <= ring_count(22)  AND clk_enable;

  phase_23 <= ring_count(23)  AND clk_enable;

  phase_24 <= ring_count(24)  AND clk_enable;

  --   ------------------ CE Output Register ------------------

  ce_output_register : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      ce_out_reg <= '0';
    ELSIF clk'event AND clk = '1' THEN
      ce_out_reg <= phase_24;
      
    END IF; 
  END PROCESS ce_output_register;

  input_reg_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_register <= (OTHERS => '0');
    ELSIF clk'event AND clk = '1' THEN
      IF clk_enable = '1' THEN
        input_register <= signed(filter_in);
      END IF;
    END IF; 
  END PROCESS input_reg_process;

  Delay_Pipeline_Phase0_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase0(0 TO 6) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_24 = '1' THEN
        input_pipeline_phase0(0) <= input_register;
        input_pipeline_phase0(1 TO 6) <= input_pipeline_phase0(0 TO 5);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase0_process;

  Delay_Pipeline_Phase1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase1(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_0 = '1' THEN
        input_pipeline_phase1(0) <= input_register;
        input_pipeline_phase1(1 TO 7) <= input_pipeline_phase1(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase1_process;

  Delay_Pipeline_Phase2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase2(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_1 = '1' THEN
        input_pipeline_phase2(0) <= input_register;
        input_pipeline_phase2(1 TO 7) <= input_pipeline_phase2(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase2_process;

  Delay_Pipeline_Phase3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase3(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_2 = '1' THEN
        input_pipeline_phase3(0) <= input_register;
        input_pipeline_phase3(1 TO 7) <= input_pipeline_phase3(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase3_process;

  Delay_Pipeline_Phase4_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase4(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_3 = '1' THEN
        input_pipeline_phase4(0) <= input_register;
        input_pipeline_phase4(1 TO 7) <= input_pipeline_phase4(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase4_process;

  Delay_Pipeline_Phase5_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase5(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_4 = '1' THEN
        input_pipeline_phase5(0) <= input_register;
        input_pipeline_phase5(1 TO 7) <= input_pipeline_phase5(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase5_process;

  Delay_Pipeline_Phase6_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase6(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_5 = '1' THEN
        input_pipeline_phase6(0) <= input_register;
        input_pipeline_phase6(1 TO 7) <= input_pipeline_phase6(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase6_process;

  Delay_Pipeline_Phase7_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase7(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_6 = '1' THEN
        input_pipeline_phase7(0) <= input_register;
        input_pipeline_phase7(1 TO 7) <= input_pipeline_phase7(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase7_process;

  Delay_Pipeline_Phase8_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase8(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_7 = '1' THEN
        input_pipeline_phase8(0) <= input_register;
        input_pipeline_phase8(1 TO 7) <= input_pipeline_phase8(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase8_process;

  Delay_Pipeline_Phase9_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase9(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_8 = '1' THEN
        input_pipeline_phase9(0) <= input_register;
        input_pipeline_phase9(1 TO 7) <= input_pipeline_phase9(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase9_process;

  Delay_Pipeline_Phase10_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase10(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_9 = '1' THEN
        input_pipeline_phase10(0) <= input_register;
        input_pipeline_phase10(1 TO 7) <= input_pipeline_phase10(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase10_process;

  Delay_Pipeline_Phase11_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase11(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_10 = '1' THEN
        input_pipeline_phase11(0) <= input_register;
        input_pipeline_phase11(1 TO 7) <= input_pipeline_phase11(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase11_process;

  Delay_Pipeline_Phase12_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase12(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_11 = '1' THEN
        input_pipeline_phase12(0) <= input_register;
        input_pipeline_phase12(1 TO 7) <= input_pipeline_phase12(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase12_process;

  Delay_Pipeline_Phase13_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase13(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_12 = '1' THEN
        input_pipeline_phase13(0) <= input_register;
        input_pipeline_phase13(1 TO 7) <= input_pipeline_phase13(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase13_process;

  Delay_Pipeline_Phase14_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase14(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_13 = '1' THEN
        input_pipeline_phase14(0) <= input_register;
        input_pipeline_phase14(1 TO 7) <= input_pipeline_phase14(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase14_process;

  Delay_Pipeline_Phase15_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase15(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_14 = '1' THEN
        input_pipeline_phase15(0) <= input_register;
        input_pipeline_phase15(1 TO 7) <= input_pipeline_phase15(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase15_process;

  Delay_Pipeline_Phase16_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase16(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_15 = '1' THEN
        input_pipeline_phase16(0) <= input_register;
        input_pipeline_phase16(1 TO 7) <= input_pipeline_phase16(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase16_process;

  Delay_Pipeline_Phase17_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase17(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_16 = '1' THEN
        input_pipeline_phase17(0) <= input_register;
        input_pipeline_phase17(1 TO 7) <= input_pipeline_phase17(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase17_process;

  Delay_Pipeline_Phase18_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase18(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_17 = '1' THEN
        input_pipeline_phase18(0) <= input_register;
        input_pipeline_phase18(1 TO 7) <= input_pipeline_phase18(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase18_process;

  Delay_Pipeline_Phase19_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase19(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_18 = '1' THEN
        input_pipeline_phase19(0) <= input_register;
        input_pipeline_phase19(1 TO 7) <= input_pipeline_phase19(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase19_process;

  Delay_Pipeline_Phase20_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase20(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_19 = '1' THEN
        input_pipeline_phase20(0) <= input_register;
        input_pipeline_phase20(1 TO 7) <= input_pipeline_phase20(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase20_process;

  Delay_Pipeline_Phase21_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase21(0 TO 6) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_20 = '1' THEN
        input_pipeline_phase21(0) <= input_register;
        input_pipeline_phase21(1 TO 6) <= input_pipeline_phase21(0 TO 5);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase21_process;

  Delay_Pipeline_Phase22_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase22(0 TO 6) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_21 = '1' THEN
        input_pipeline_phase22(0) <= input_register;
        input_pipeline_phase22(1 TO 6) <= input_pipeline_phase22(0 TO 5);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase22_process;

  Delay_Pipeline_Phase23_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase23(0 TO 6) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_22 = '1' THEN
        input_pipeline_phase23(0) <= input_register;
        input_pipeline_phase23(1 TO 6) <= input_pipeline_phase23(0 TO 5);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase23_process;

  Delay_Pipeline_Phase24_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase24(0 TO 6) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_23 = '1' THEN
        input_pipeline_phase24(0) <= input_register;
        input_pipeline_phase24(1 TO 6) <= input_pipeline_phase24(0 TO 5);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase24_process;

  product_phase0_1 <= input_register * coeffphase1_1;

  product_phase0_2 <= input_pipeline_phase0(0) * coeffphase1_2;

  product_phase0_3 <= input_pipeline_phase0(1) * coeffphase1_3;

  product_phase0_4 <= input_pipeline_phase0(2) * coeffphase1_4;

  product_phase0_5 <= input_pipeline_phase0(3) * coeffphase1_5;

  product_phase0_6 <= input_pipeline_phase0(4) * coeffphase1_6;

  product_phase0_7 <= input_pipeline_phase0(5) * coeffphase1_7;

  product_phase0_8 <= input_pipeline_phase0(6) * coeffphase1_8;

  product_phase1_1 <= input_pipeline_phase1(0) * coeffphase2_1;

  product_phase1_2 <= input_pipeline_phase1(1) * coeffphase2_2;

  product_phase1_3 <= input_pipeline_phase1(2) * coeffphase2_3;

  product_phase1_4 <= input_pipeline_phase1(3) * coeffphase2_4;

  product_phase1_5 <= input_pipeline_phase1(4) * coeffphase2_5;

  product_phase1_6 <= input_pipeline_phase1(5) * coeffphase2_6;

  product_phase1_7 <= input_pipeline_phase1(6) * coeffphase2_7;

  product_phase1_8 <= input_pipeline_phase1(7) * coeffphase2_8;

  product_phase2_1 <= input_pipeline_phase2(0) * coeffphase3_1;

  product_phase2_2 <= input_pipeline_phase2(1) * coeffphase3_2;

  product_phase2_3 <= input_pipeline_phase2(2) * coeffphase3_3;

  product_phase2_4 <= input_pipeline_phase2(3) * coeffphase3_4;

  product_phase2_5 <= input_pipeline_phase2(4) * coeffphase3_5;

  product_phase2_6 <= input_pipeline_phase2(5) * coeffphase3_6;

  product_phase2_7 <= input_pipeline_phase2(6) * coeffphase3_7;

  product_phase2_8 <= input_pipeline_phase2(7) * coeffphase3_8;

  product_phase3_1 <= input_pipeline_phase3(0) * coeffphase4_1;

  product_phase3_2 <= input_pipeline_phase3(1) * coeffphase4_2;

  product_phase3_3 <= input_pipeline_phase3(2) * coeffphase4_3;

  product_phase3_4 <= input_pipeline_phase3(3) * coeffphase4_4;

  product_phase3_5 <= input_pipeline_phase3(4) * coeffphase4_5;

  product_phase3_6 <= input_pipeline_phase3(5) * coeffphase4_6;

  product_phase3_7 <= input_pipeline_phase3(6) * coeffphase4_7;

  product_phase3_8 <= input_pipeline_phase3(7) * coeffphase4_8;

  product_phase4_1 <= input_pipeline_phase4(0) * coeffphase5_1;

  product_phase4_2 <= input_pipeline_phase4(1) * coeffphase5_2;

  product_phase4_3 <= input_pipeline_phase4(2) * coeffphase5_3;

  product_phase4_4 <= input_pipeline_phase4(3) * coeffphase5_4;

  product_phase4_5 <= input_pipeline_phase4(4) * coeffphase5_5;

  product_phase4_6 <= input_pipeline_phase4(5) * coeffphase5_6;

  product_phase4_7 <= input_pipeline_phase4(6) * coeffphase5_7;

  product_phase4_8 <= input_pipeline_phase4(7) * coeffphase5_8;

  product_phase5_1 <= input_pipeline_phase5(0) * coeffphase6_1;

  product_phase5_2 <= input_pipeline_phase5(1) * coeffphase6_2;

  product_phase5_3 <= input_pipeline_phase5(2) * coeffphase6_3;

  product_phase5_4 <= input_pipeline_phase5(3) * coeffphase6_4;

  product_phase5_5 <= input_pipeline_phase5(4) * coeffphase6_5;

  product_phase5_6 <= input_pipeline_phase5(5) * coeffphase6_6;

  product_phase5_7 <= input_pipeline_phase5(6) * coeffphase6_7;

  product_phase5_8 <= input_pipeline_phase5(7) * coeffphase6_8;

  product_phase6_1 <= input_pipeline_phase6(0) * coeffphase7_1;

  product_phase6_2 <= input_pipeline_phase6(1) * coeffphase7_2;

  product_phase6_3 <= input_pipeline_phase6(2) * coeffphase7_3;

  product_phase6_4 <= input_pipeline_phase6(3) * coeffphase7_4;

  product_phase6_5 <= input_pipeline_phase6(4) * coeffphase7_5;

  product_phase6_6 <= input_pipeline_phase6(5) * coeffphase7_6;

  product_phase6_7 <= input_pipeline_phase6(6) * coeffphase7_7;

  product_phase6_8 <= input_pipeline_phase6(7) * coeffphase7_8;

  product_phase7_1 <= input_pipeline_phase7(0) * coeffphase8_1;

  product_phase7_2 <= input_pipeline_phase7(1) * coeffphase8_2;

  product_phase7_3 <= input_pipeline_phase7(2) * coeffphase8_3;

  product_phase7_4 <= input_pipeline_phase7(3) * coeffphase8_4;

  product_phase7_5 <= input_pipeline_phase7(4) * coeffphase8_5;

  product_phase7_6 <= input_pipeline_phase7(5) * coeffphase8_6;

  product_phase7_7 <= input_pipeline_phase7(6) * coeffphase8_7;

  product_phase7_8 <= input_pipeline_phase7(7) * coeffphase8_8;

  product_phase8_1 <= input_pipeline_phase8(0) * coeffphase9_1;

  product_phase8_2 <= input_pipeline_phase8(1) * coeffphase9_2;

  product_phase8_3 <= input_pipeline_phase8(2) * coeffphase9_3;

  product_phase8_4 <= input_pipeline_phase8(3) * coeffphase9_4;

  product_phase8_5 <= input_pipeline_phase8(4) * coeffphase9_5;

  product_phase8_6 <= input_pipeline_phase8(5) * coeffphase9_6;

  product_phase8_7 <= input_pipeline_phase8(6) * coeffphase9_7;

  product_phase8_8 <= input_pipeline_phase8(7) * coeffphase9_8;

  product_phase9_1 <= input_pipeline_phase9(0) * coeffphase10_1;

  product_phase9_2 <= input_pipeline_phase9(1) * coeffphase10_2;

  product_phase9_3 <= input_pipeline_phase9(2) * coeffphase10_3;

  product_phase9_4 <= input_pipeline_phase9(3) * coeffphase10_4;

  product_phase9_5 <= input_pipeline_phase9(4) * coeffphase10_5;

  product_phase9_6 <= input_pipeline_phase9(5) * coeffphase10_6;

  product_phase9_7 <= input_pipeline_phase9(6) * coeffphase10_7;

  product_phase9_8 <= input_pipeline_phase9(7) * coeffphase10_8;

  product_phase10_1 <= input_pipeline_phase10(0) * coeffphase11_1;

  product_phase10_2 <= input_pipeline_phase10(1) * coeffphase11_2;

  product_phase10_3 <= input_pipeline_phase10(2) * coeffphase11_3;

  product_phase10_4 <= input_pipeline_phase10(3) * coeffphase11_4;

  product_phase10_5 <= input_pipeline_phase10(4) * coeffphase11_5;

  product_phase10_6 <= input_pipeline_phase10(5) * coeffphase11_6;

  product_phase10_7 <= input_pipeline_phase10(6) * coeffphase11_7;

  product_phase10_8 <= input_pipeline_phase10(7) * coeffphase11_8;

  product_phase11_1 <= input_pipeline_phase11(0) * coeffphase12_1;

  product_phase11_2 <= input_pipeline_phase11(1) * coeffphase12_2;

  product_phase11_3 <= input_pipeline_phase11(2) * coeffphase12_3;

  product_phase11_4 <= input_pipeline_phase11(3) * coeffphase12_4;

  product_phase11_5 <= input_pipeline_phase11(4) * coeffphase12_5;

  product_phase11_6 <= input_pipeline_phase11(5) * coeffphase12_6;

  product_phase11_7 <= input_pipeline_phase11(6) * coeffphase12_7;

  product_phase11_8 <= input_pipeline_phase11(7) * coeffphase12_8;

  product_phase12_1 <= input_pipeline_phase12(0) * coeffphase13_1;

  product_phase12_2 <= input_pipeline_phase12(1) * coeffphase13_2;

  product_phase12_3 <= input_pipeline_phase12(2) * coeffphase13_3;

  product_phase12_4 <= input_pipeline_phase12(3) * coeffphase13_4;

  product_phase12_5 <= input_pipeline_phase12(4) * coeffphase13_5;

  product_phase12_6 <= input_pipeline_phase12(5) * coeffphase13_6;

  product_phase12_7 <= input_pipeline_phase12(6) * coeffphase13_7;

  product_phase12_8 <= input_pipeline_phase12(7) * coeffphase13_8;

  product_phase13_1 <= input_pipeline_phase13(0) * coeffphase14_1;

  product_phase13_2 <= input_pipeline_phase13(1) * coeffphase14_2;

  product_phase13_3 <= input_pipeline_phase13(2) * coeffphase14_3;

  product_phase13_4 <= input_pipeline_phase13(3) * coeffphase14_4;

  product_phase13_5 <= input_pipeline_phase13(4) * coeffphase14_5;

  product_phase13_6 <= input_pipeline_phase13(5) * coeffphase14_6;

  product_phase13_7 <= input_pipeline_phase13(6) * coeffphase14_7;

  product_phase13_8 <= input_pipeline_phase13(7) * coeffphase14_8;

  product_phase14_1 <= input_pipeline_phase14(0) * coeffphase15_1;

  product_phase14_2 <= input_pipeline_phase14(1) * coeffphase15_2;

  product_phase14_3 <= input_pipeline_phase14(2) * coeffphase15_3;

  product_phase14_4 <= input_pipeline_phase14(3) * coeffphase15_4;

  product_phase14_5 <= input_pipeline_phase14(4) * coeffphase15_5;

  product_phase14_6 <= input_pipeline_phase14(5) * coeffphase15_6;

  product_phase14_7 <= input_pipeline_phase14(6) * coeffphase15_7;

  product_phase14_8 <= input_pipeline_phase14(7) * coeffphase15_8;

  product_phase15_1 <= input_pipeline_phase15(0) * coeffphase16_1;

  product_phase15_2 <= input_pipeline_phase15(1) * coeffphase16_2;

  product_phase15_3 <= input_pipeline_phase15(2) * coeffphase16_3;

  product_phase15_4 <= input_pipeline_phase15(3) * coeffphase16_4;

  product_phase15_5 <= input_pipeline_phase15(4) * coeffphase16_5;

  product_phase15_6 <= input_pipeline_phase15(5) * coeffphase16_6;

  product_phase15_7 <= input_pipeline_phase15(6) * coeffphase16_7;

  product_phase15_8 <= input_pipeline_phase15(7) * coeffphase16_8;

  product_phase16_1 <= input_pipeline_phase16(0) * coeffphase17_1;

  product_phase16_2 <= input_pipeline_phase16(1) * coeffphase17_2;

  product_phase16_3 <= input_pipeline_phase16(2) * coeffphase17_3;

  product_phase16_4 <= input_pipeline_phase16(3) * coeffphase17_4;

  product_phase16_5 <= input_pipeline_phase16(4) * coeffphase17_5;

  product_phase16_6 <= input_pipeline_phase16(5) * coeffphase17_6;

  product_phase16_7 <= input_pipeline_phase16(6) * coeffphase17_7;

  product_phase16_8 <= input_pipeline_phase16(7) * coeffphase17_8;

  product_phase17_1 <= input_pipeline_phase17(0) * coeffphase18_1;

  product_phase17_2 <= input_pipeline_phase17(1) * coeffphase18_2;

  product_phase17_3 <= input_pipeline_phase17(2) * coeffphase18_3;

  product_phase17_4 <= input_pipeline_phase17(3) * coeffphase18_4;

  product_phase17_5 <= input_pipeline_phase17(4) * coeffphase18_5;

  product_phase17_6 <= input_pipeline_phase17(5) * coeffphase18_6;

  product_phase17_7 <= input_pipeline_phase17(6) * coeffphase18_7;

  product_phase17_8 <= input_pipeline_phase17(7) * coeffphase18_8;

  product_phase18_1 <= input_pipeline_phase18(0) * coeffphase19_1;

  product_phase18_2 <= input_pipeline_phase18(1) * coeffphase19_2;

  product_phase18_3 <= input_pipeline_phase18(2) * coeffphase19_3;

  product_phase18_4 <= input_pipeline_phase18(3) * coeffphase19_4;

  product_phase18_5 <= input_pipeline_phase18(4) * coeffphase19_5;

  product_phase18_6 <= input_pipeline_phase18(5) * coeffphase19_6;

  product_phase18_7 <= input_pipeline_phase18(6) * coeffphase19_7;

  product_phase18_8 <= input_pipeline_phase18(7) * coeffphase19_8;

  product_phase19_1 <= input_pipeline_phase19(0) * coeffphase20_1;

  product_phase19_2 <= input_pipeline_phase19(1) * coeffphase20_2;

  product_phase19_3 <= input_pipeline_phase19(2) * coeffphase20_3;

  product_phase19_4 <= input_pipeline_phase19(3) * coeffphase20_4;

  product_phase19_5 <= input_pipeline_phase19(4) * coeffphase20_5;

  product_phase19_6 <= input_pipeline_phase19(5) * coeffphase20_6;

  product_phase19_7 <= input_pipeline_phase19(6) * coeffphase20_7;

  product_phase19_8 <= input_pipeline_phase19(7) * coeffphase20_8;

  product_phase20_1 <= input_pipeline_phase20(0) * coeffphase21_1;

  product_phase20_2 <= input_pipeline_phase20(1) * coeffphase21_2;

  product_phase20_3 <= input_pipeline_phase20(2) * coeffphase21_3;

  product_phase20_4 <= input_pipeline_phase20(3) * coeffphase21_4;

  product_phase20_5 <= input_pipeline_phase20(4) * coeffphase21_5;

  product_phase20_6 <= input_pipeline_phase20(5) * coeffphase21_6;

  product_phase20_7 <= input_pipeline_phase20(6) * coeffphase21_7;

  product_phase20_8 <= input_pipeline_phase20(7) * coeffphase21_8;

  product_phase21_1 <= input_pipeline_phase21(0) * coeffphase22_1;

  product_phase21_2 <= input_pipeline_phase21(1) * coeffphase22_2;

  product_phase21_3 <= input_pipeline_phase21(2) * coeffphase22_3;

  product_phase21_4 <= input_pipeline_phase21(3) * coeffphase22_4;

  product_phase21_5 <= input_pipeline_phase21(4) * coeffphase22_5;

  product_phase21_6 <= input_pipeline_phase21(5) * coeffphase22_6;

  product_phase21_7 <= input_pipeline_phase21(6) * coeffphase22_7;

  product_phase22_1 <= input_pipeline_phase22(0) * coeffphase23_1;

  product_phase22_2 <= input_pipeline_phase22(1) * coeffphase23_2;

  product_phase22_3 <= input_pipeline_phase22(2) * coeffphase23_3;

  product_phase22_4 <= input_pipeline_phase22(3) * coeffphase23_4;

  product_phase22_5 <= input_pipeline_phase22(4) * coeffphase23_5;

  product_phase22_6 <= input_pipeline_phase22(5) * coeffphase23_6;

  product_phase22_7 <= input_pipeline_phase22(6) * coeffphase23_7;

  product_phase23_1 <= input_pipeline_phase23(0) * coeffphase24_1;

  product_phase23_2 <= input_pipeline_phase23(1) * coeffphase24_2;

  product_phase23_3 <= input_pipeline_phase23(2) * coeffphase24_3;

  product_phase23_4 <= input_pipeline_phase23(3) * coeffphase24_4;

  product_phase23_5 <= input_pipeline_phase23(4) * coeffphase24_5;

  product_phase23_6 <= input_pipeline_phase23(5) * coeffphase24_6;

  product_phase23_7 <= input_pipeline_phase23(6) * coeffphase24_7;

  product_phase24_1 <= input_pipeline_phase24(0) * coeffphase25_1;

  product_phase24_2 <= input_pipeline_phase24(1) * coeffphase25_2;

  product_phase24_3 <= input_pipeline_phase24(2) * coeffphase25_3;

  product_phase24_4 <= input_pipeline_phase24(3) * coeffphase25_4;

  product_phase24_5 <= input_pipeline_phase24(4) * coeffphase25_5;

  product_phase24_6 <= input_pipeline_phase24(5) * coeffphase25_6;

  product_phase24_7 <= input_pipeline_phase24(6) * coeffphase25_7;

  quantized_sum <= resize(product_phase24_1, 41);

  add_temp <= resize(quantized_sum, 42) + resize(product_phase24_2, 42);
  sum1 <= add_temp(40 DOWNTO 0);

  add_temp_1 <= resize(sum1, 42) + resize(product_phase24_3, 42);
  sum2 <= add_temp_1(40 DOWNTO 0);

  add_temp_2 <= resize(sum2, 42) + resize(product_phase24_4, 42);
  sum3 <= add_temp_2(40 DOWNTO 0);

  add_temp_3 <= resize(sum3, 42) + resize(product_phase24_5, 42);
  sum4 <= add_temp_3(40 DOWNTO 0);

  add_temp_4 <= resize(sum4, 42) + resize(product_phase24_6, 42);
  sum5 <= add_temp_4(40 DOWNTO 0);

  add_temp_5 <= resize(sum5, 42) + resize(product_phase24_7, 42);
  sum6 <= add_temp_5(40 DOWNTO 0);

  add_temp_6 <= resize(sum6, 42) + resize(product_phase23_1, 42);
  sum7 <= add_temp_6(40 DOWNTO 0);

  add_temp_7 <= resize(sum7, 42) + resize(product_phase23_2, 42);
  sum8 <= add_temp_7(40 DOWNTO 0);

  add_temp_8 <= resize(sum8, 42) + resize(product_phase23_3, 42);
  sum9 <= add_temp_8(40 DOWNTO 0);

  add_temp_9 <= resize(sum9, 42) + resize(product_phase23_4, 42);
  sum10 <= add_temp_9(40 DOWNTO 0);

  add_temp_10 <= resize(sum10, 42) + resize(product_phase23_5, 42);
  sum11 <= add_temp_10(40 DOWNTO 0);

  add_temp_11 <= resize(sum11, 42) + resize(product_phase23_6, 42);
  sum12 <= add_temp_11(40 DOWNTO 0);

  add_temp_12 <= resize(sum12, 42) + resize(product_phase23_7, 42);
  sum13 <= add_temp_12(40 DOWNTO 0);

  add_temp_13 <= resize(sum13, 42) + resize(product_phase22_1, 42);
  sum14 <= add_temp_13(40 DOWNTO 0);

  add_temp_14 <= resize(sum14, 42) + resize(product_phase22_2, 42);
  sum15 <= add_temp_14(40 DOWNTO 0);

  add_temp_15 <= resize(sum15, 42) + resize(product_phase22_3, 42);
  sum16 <= add_temp_15(40 DOWNTO 0);

  add_temp_16 <= resize(sum16, 42) + resize(product_phase22_4, 42);
  sum17 <= add_temp_16(40 DOWNTO 0);

  add_temp_17 <= resize(sum17, 42) + resize(product_phase22_5, 42);
  sum18 <= add_temp_17(40 DOWNTO 0);

  add_temp_18 <= resize(sum18, 42) + resize(product_phase22_6, 42);
  sum19 <= add_temp_18(40 DOWNTO 0);

  add_temp_19 <= resize(sum19, 42) + resize(product_phase22_7, 42);
  sum20 <= add_temp_19(40 DOWNTO 0);

  add_temp_20 <= resize(sum20, 42) + resize(product_phase21_1, 42);
  sum21 <= add_temp_20(40 DOWNTO 0);

  add_temp_21 <= resize(sum21, 42) + resize(product_phase21_2, 42);
  sum22 <= add_temp_21(40 DOWNTO 0);

  add_temp_22 <= resize(sum22, 42) + resize(product_phase21_3, 42);
  sum23 <= add_temp_22(40 DOWNTO 0);

  add_temp_23 <= resize(sum23, 42) + resize(product_phase21_4, 42);
  sum24 <= add_temp_23(40 DOWNTO 0);

  add_temp_24 <= resize(sum24, 42) + resize(product_phase21_5, 42);
  sum25 <= add_temp_24(40 DOWNTO 0);

  add_temp_25 <= resize(sum25, 42) + resize(product_phase21_6, 42);
  sum26 <= add_temp_25(40 DOWNTO 0);

  add_temp_26 <= resize(sum26, 42) + resize(product_phase21_7, 42);
  sum27 <= add_temp_26(40 DOWNTO 0);

  add_temp_27 <= resize(sum27, 42) + resize(product_phase20_1, 42);
  sum28 <= add_temp_27(40 DOWNTO 0);

  add_temp_28 <= resize(sum28, 42) + resize(product_phase20_2, 42);
  sum29 <= add_temp_28(40 DOWNTO 0);

  add_temp_29 <= resize(sum29, 42) + resize(product_phase20_3, 42);
  sum30 <= add_temp_29(40 DOWNTO 0);

  add_temp_30 <= resize(sum30, 42) + resize(product_phase20_4, 42);
  sum31 <= add_temp_30(40 DOWNTO 0);

  add_temp_31 <= resize(sum31, 42) + resize(product_phase20_5, 42);
  sum32 <= add_temp_31(40 DOWNTO 0);

  add_temp_32 <= resize(sum32, 42) + resize(product_phase20_6, 42);
  sum33 <= add_temp_32(40 DOWNTO 0);

  add_temp_33 <= resize(sum33, 42) + resize(product_phase20_7, 42);
  sum34 <= add_temp_33(40 DOWNTO 0);

  add_temp_34 <= resize(sum34, 42) + resize(product_phase20_8, 42);
  sum35 <= add_temp_34(40 DOWNTO 0);

  add_temp_35 <= resize(sum35, 42) + resize(product_phase19_1, 42);
  sum36 <= add_temp_35(40 DOWNTO 0);

  add_temp_36 <= resize(sum36, 42) + resize(product_phase19_2, 42);
  sum37 <= add_temp_36(40 DOWNTO 0);

  add_temp_37 <= resize(sum37, 42) + resize(product_phase19_3, 42);
  sum38 <= add_temp_37(40 DOWNTO 0);

  add_temp_38 <= resize(sum38, 42) + resize(product_phase19_4, 42);
  sum39 <= add_temp_38(40 DOWNTO 0);

  add_temp_39 <= resize(sum39, 42) + resize(product_phase19_5, 42);
  sum40 <= add_temp_39(40 DOWNTO 0);

  add_temp_40 <= resize(sum40, 42) + resize(product_phase19_6, 42);
  sum41 <= add_temp_40(40 DOWNTO 0);

  add_temp_41 <= resize(sum41, 42) + resize(product_phase19_7, 42);
  sum42 <= add_temp_41(40 DOWNTO 0);

  add_temp_42 <= resize(sum42, 42) + resize(product_phase19_8, 42);
  sum43 <= add_temp_42(40 DOWNTO 0);

  add_temp_43 <= resize(sum43, 42) + resize(product_phase18_1, 42);
  sum44 <= add_temp_43(40 DOWNTO 0);

  add_temp_44 <= resize(sum44, 42) + resize(product_phase18_2, 42);
  sum45 <= add_temp_44(40 DOWNTO 0);

  add_temp_45 <= resize(sum45, 42) + resize(product_phase18_3, 42);
  sum46 <= add_temp_45(40 DOWNTO 0);

  add_temp_46 <= resize(sum46, 42) + resize(product_phase18_4, 42);
  sum47 <= add_temp_46(40 DOWNTO 0);

  add_temp_47 <= resize(sum47, 42) + resize(product_phase18_5, 42);
  sum48 <= add_temp_47(40 DOWNTO 0);

  add_temp_48 <= resize(sum48, 42) + resize(product_phase18_6, 42);
  sum49 <= add_temp_48(40 DOWNTO 0);

  add_temp_49 <= resize(sum49, 42) + resize(product_phase18_7, 42);
  sum50 <= add_temp_49(40 DOWNTO 0);

  add_temp_50 <= resize(sum50, 42) + resize(product_phase18_8, 42);
  sum51 <= add_temp_50(40 DOWNTO 0);

  add_temp_51 <= resize(sum51, 42) + resize(product_phase17_1, 42);
  sum52 <= add_temp_51(40 DOWNTO 0);

  add_temp_52 <= resize(sum52, 42) + resize(product_phase17_2, 42);
  sum53 <= add_temp_52(40 DOWNTO 0);

  add_temp_53 <= resize(sum53, 42) + resize(product_phase17_3, 42);
  sum54 <= add_temp_53(40 DOWNTO 0);

  add_temp_54 <= resize(sum54, 42) + resize(product_phase17_4, 42);
  sum55 <= add_temp_54(40 DOWNTO 0);

  add_temp_55 <= resize(sum55, 42) + resize(product_phase17_5, 42);
  sum56 <= add_temp_55(40 DOWNTO 0);

  add_temp_56 <= resize(sum56, 42) + resize(product_phase17_6, 42);
  sum57 <= add_temp_56(40 DOWNTO 0);

  add_temp_57 <= resize(sum57, 42) + resize(product_phase17_7, 42);
  sum58 <= add_temp_57(40 DOWNTO 0);

  add_temp_58 <= resize(sum58, 42) + resize(product_phase17_8, 42);
  sum59 <= add_temp_58(40 DOWNTO 0);

  add_temp_59 <= resize(sum59, 42) + resize(product_phase16_1, 42);
  sum60 <= add_temp_59(40 DOWNTO 0);

  add_temp_60 <= resize(sum60, 42) + resize(product_phase16_2, 42);
  sum61 <= add_temp_60(40 DOWNTO 0);

  add_temp_61 <= resize(sum61, 42) + resize(product_phase16_3, 42);
  sum62 <= add_temp_61(40 DOWNTO 0);

  add_temp_62 <= resize(sum62, 42) + resize(product_phase16_4, 42);
  sum63 <= add_temp_62(40 DOWNTO 0);

  add_temp_63 <= resize(sum63, 42) + resize(product_phase16_5, 42);
  sum64 <= add_temp_63(40 DOWNTO 0);

  add_temp_64 <= resize(sum64, 42) + resize(product_phase16_6, 42);
  sum65 <= add_temp_64(40 DOWNTO 0);

  add_temp_65 <= resize(sum65, 42) + resize(product_phase16_7, 42);
  sum66 <= add_temp_65(40 DOWNTO 0);

  add_temp_66 <= resize(sum66, 42) + resize(product_phase16_8, 42);
  sum67 <= add_temp_66(40 DOWNTO 0);

  add_temp_67 <= resize(sum67, 42) + resize(product_phase15_1, 42);
  sum68 <= add_temp_67(40 DOWNTO 0);

  add_temp_68 <= resize(sum68, 42) + resize(product_phase15_2, 42);
  sum69 <= add_temp_68(40 DOWNTO 0);

  add_temp_69 <= resize(sum69, 42) + resize(product_phase15_3, 42);
  sum70 <= add_temp_69(40 DOWNTO 0);

  add_temp_70 <= resize(sum70, 42) + resize(product_phase15_4, 42);
  sum71 <= add_temp_70(40 DOWNTO 0);

  add_temp_71 <= resize(sum71, 42) + resize(product_phase15_5, 42);
  sum72 <= add_temp_71(40 DOWNTO 0);

  add_temp_72 <= resize(sum72, 42) + resize(product_phase15_6, 42);
  sum73 <= add_temp_72(40 DOWNTO 0);

  add_temp_73 <= resize(sum73, 42) + resize(product_phase15_7, 42);
  sum74 <= add_temp_73(40 DOWNTO 0);

  add_temp_74 <= resize(sum74, 42) + resize(product_phase15_8, 42);
  sum75 <= add_temp_74(40 DOWNTO 0);

  add_temp_75 <= resize(sum75, 42) + resize(product_phase14_1, 42);
  sum76 <= add_temp_75(40 DOWNTO 0);

  add_temp_76 <= resize(sum76, 42) + resize(product_phase14_2, 42);
  sum77 <= add_temp_76(40 DOWNTO 0);

  add_temp_77 <= resize(sum77, 42) + resize(product_phase14_3, 42);
  sum78 <= add_temp_77(40 DOWNTO 0);

  add_temp_78 <= resize(sum78, 42) + resize(product_phase14_4, 42);
  sum79 <= add_temp_78(40 DOWNTO 0);

  add_temp_79 <= resize(sum79, 42) + resize(product_phase14_5, 42);
  sum80 <= add_temp_79(40 DOWNTO 0);

  add_temp_80 <= resize(sum80, 42) + resize(product_phase14_6, 42);
  sum81 <= add_temp_80(40 DOWNTO 0);

  add_temp_81 <= resize(sum81, 42) + resize(product_phase14_7, 42);
  sum82 <= add_temp_81(40 DOWNTO 0);

  add_temp_82 <= resize(sum82, 42) + resize(product_phase14_8, 42);
  sum83 <= add_temp_82(40 DOWNTO 0);

  add_temp_83 <= resize(sum83, 42) + resize(product_phase13_1, 42);
  sum84 <= add_temp_83(40 DOWNTO 0);

  add_temp_84 <= resize(sum84, 42) + resize(product_phase13_2, 42);
  sum85 <= add_temp_84(40 DOWNTO 0);

  add_temp_85 <= resize(sum85, 42) + resize(product_phase13_3, 42);
  sum86 <= add_temp_85(40 DOWNTO 0);

  add_temp_86 <= resize(sum86, 42) + resize(product_phase13_4, 42);
  sum87 <= add_temp_86(40 DOWNTO 0);

  add_temp_87 <= resize(sum87, 42) + resize(product_phase13_5, 42);
  sum88 <= add_temp_87(40 DOWNTO 0);

  add_temp_88 <= resize(sum88, 42) + resize(product_phase13_6, 42);
  sum89 <= add_temp_88(40 DOWNTO 0);

  add_temp_89 <= resize(sum89, 42) + resize(product_phase13_7, 42);
  sum90 <= add_temp_89(40 DOWNTO 0);

  add_temp_90 <= resize(sum90, 42) + resize(product_phase13_8, 42);
  sum91 <= add_temp_90(40 DOWNTO 0);

  add_temp_91 <= resize(sum91, 42) + resize(product_phase12_1, 42);
  sum92 <= add_temp_91(40 DOWNTO 0);

  add_temp_92 <= resize(sum92, 42) + resize(product_phase12_2, 42);
  sum93 <= add_temp_92(40 DOWNTO 0);

  add_temp_93 <= resize(sum93, 42) + resize(product_phase12_3, 42);
  sum94 <= add_temp_93(40 DOWNTO 0);

  add_temp_94 <= resize(sum94, 42) + resize(product_phase12_4, 42);
  sum95 <= add_temp_94(40 DOWNTO 0);

  add_temp_95 <= resize(sum95, 42) + resize(product_phase12_5, 42);
  sum96 <= add_temp_95(40 DOWNTO 0);

  add_temp_96 <= resize(sum96, 42) + resize(product_phase12_6, 42);
  sum97 <= add_temp_96(40 DOWNTO 0);

  add_temp_97 <= resize(sum97, 42) + resize(product_phase12_7, 42);
  sum98 <= add_temp_97(40 DOWNTO 0);

  add_temp_98 <= resize(sum98, 42) + resize(product_phase12_8, 42);
  sum99 <= add_temp_98(40 DOWNTO 0);

  add_temp_99 <= resize(sum99, 42) + resize(product_phase11_1, 42);
  sum100 <= add_temp_99(40 DOWNTO 0);

  add_temp_100 <= resize(sum100, 42) + resize(product_phase11_2, 42);
  sum101 <= add_temp_100(40 DOWNTO 0);

  add_temp_101 <= resize(sum101, 42) + resize(product_phase11_3, 42);
  sum102 <= add_temp_101(40 DOWNTO 0);

  add_temp_102 <= resize(sum102, 42) + resize(product_phase11_4, 42);
  sum103 <= add_temp_102(40 DOWNTO 0);

  add_temp_103 <= resize(sum103, 42) + resize(product_phase11_5, 42);
  sum104 <= add_temp_103(40 DOWNTO 0);

  add_temp_104 <= resize(sum104, 42) + resize(product_phase11_6, 42);
  sum105 <= add_temp_104(40 DOWNTO 0);

  add_temp_105 <= resize(sum105, 42) + resize(product_phase11_7, 42);
  sum106 <= add_temp_105(40 DOWNTO 0);

  add_temp_106 <= resize(sum106, 42) + resize(product_phase11_8, 42);
  sum107 <= add_temp_106(40 DOWNTO 0);

  add_temp_107 <= resize(sum107, 42) + resize(product_phase10_1, 42);
  sum108 <= add_temp_107(40 DOWNTO 0);

  add_temp_108 <= resize(sum108, 42) + resize(product_phase10_2, 42);
  sum109 <= add_temp_108(40 DOWNTO 0);

  add_temp_109 <= resize(sum109, 42) + resize(product_phase10_3, 42);
  sum110 <= add_temp_109(40 DOWNTO 0);

  add_temp_110 <= resize(sum110, 42) + resize(product_phase10_4, 42);
  sum111 <= add_temp_110(40 DOWNTO 0);

  add_temp_111 <= resize(sum111, 42) + resize(product_phase10_5, 42);
  sum112 <= add_temp_111(40 DOWNTO 0);

  add_temp_112 <= resize(sum112, 42) + resize(product_phase10_6, 42);
  sum113 <= add_temp_112(40 DOWNTO 0);

  add_temp_113 <= resize(sum113, 42) + resize(product_phase10_7, 42);
  sum114 <= add_temp_113(40 DOWNTO 0);

  add_temp_114 <= resize(sum114, 42) + resize(product_phase10_8, 42);
  sum115 <= add_temp_114(40 DOWNTO 0);

  add_temp_115 <= resize(sum115, 42) + resize(product_phase9_1, 42);
  sum116 <= add_temp_115(40 DOWNTO 0);

  add_temp_116 <= resize(sum116, 42) + resize(product_phase9_2, 42);
  sum117 <= add_temp_116(40 DOWNTO 0);

  add_temp_117 <= resize(sum117, 42) + resize(product_phase9_3, 42);
  sum118 <= add_temp_117(40 DOWNTO 0);

  add_temp_118 <= resize(sum118, 42) + resize(product_phase9_4, 42);
  sum119 <= add_temp_118(40 DOWNTO 0);

  add_temp_119 <= resize(sum119, 42) + resize(product_phase9_5, 42);
  sum120 <= add_temp_119(40 DOWNTO 0);

  add_temp_120 <= resize(sum120, 42) + resize(product_phase9_6, 42);
  sum121 <= add_temp_120(40 DOWNTO 0);

  add_temp_121 <= resize(sum121, 42) + resize(product_phase9_7, 42);
  sum122 <= add_temp_121(40 DOWNTO 0);

  add_temp_122 <= resize(sum122, 42) + resize(product_phase9_8, 42);
  sum123 <= add_temp_122(40 DOWNTO 0);

  add_temp_123 <= resize(sum123, 42) + resize(product_phase8_1, 42);
  sum124 <= add_temp_123(40 DOWNTO 0);

  add_temp_124 <= resize(sum124, 42) + resize(product_phase8_2, 42);
  sum125 <= add_temp_124(40 DOWNTO 0);

  add_temp_125 <= resize(sum125, 42) + resize(product_phase8_3, 42);
  sum126 <= add_temp_125(40 DOWNTO 0);

  add_temp_126 <= resize(sum126, 42) + resize(product_phase8_4, 42);
  sum127 <= add_temp_126(40 DOWNTO 0);

  add_temp_127 <= resize(sum127, 42) + resize(product_phase8_5, 42);
  sum128 <= add_temp_127(40 DOWNTO 0);

  add_temp_128 <= resize(sum128, 42) + resize(product_phase8_6, 42);
  sum129 <= add_temp_128(40 DOWNTO 0);

  add_temp_129 <= resize(sum129, 42) + resize(product_phase8_7, 42);
  sum130 <= add_temp_129(40 DOWNTO 0);

  add_temp_130 <= resize(sum130, 42) + resize(product_phase8_8, 42);
  sum131 <= add_temp_130(40 DOWNTO 0);

  add_temp_131 <= resize(sum131, 42) + resize(product_phase7_1, 42);
  sum132 <= add_temp_131(40 DOWNTO 0);

  add_temp_132 <= resize(sum132, 42) + resize(product_phase7_2, 42);
  sum133 <= add_temp_132(40 DOWNTO 0);

  add_temp_133 <= resize(sum133, 42) + resize(product_phase7_3, 42);
  sum134 <= add_temp_133(40 DOWNTO 0);

  add_temp_134 <= resize(sum134, 42) + resize(product_phase7_4, 42);
  sum135 <= add_temp_134(40 DOWNTO 0);

  add_temp_135 <= resize(sum135, 42) + resize(product_phase7_5, 42);
  sum136 <= add_temp_135(40 DOWNTO 0);

  add_temp_136 <= resize(sum136, 42) + resize(product_phase7_6, 42);
  sum137 <= add_temp_136(40 DOWNTO 0);

  add_temp_137 <= resize(sum137, 42) + resize(product_phase7_7, 42);
  sum138 <= add_temp_137(40 DOWNTO 0);

  add_temp_138 <= resize(sum138, 42) + resize(product_phase7_8, 42);
  sum139 <= add_temp_138(40 DOWNTO 0);

  add_temp_139 <= resize(sum139, 42) + resize(product_phase6_1, 42);
  sum140 <= add_temp_139(40 DOWNTO 0);

  add_temp_140 <= resize(sum140, 42) + resize(product_phase6_2, 42);
  sum141 <= add_temp_140(40 DOWNTO 0);

  add_temp_141 <= resize(sum141, 42) + resize(product_phase6_3, 42);
  sum142 <= add_temp_141(40 DOWNTO 0);

  add_temp_142 <= resize(sum142, 42) + resize(product_phase6_4, 42);
  sum143 <= add_temp_142(40 DOWNTO 0);

  add_temp_143 <= resize(sum143, 42) + resize(product_phase6_5, 42);
  sum144 <= add_temp_143(40 DOWNTO 0);

  add_temp_144 <= resize(sum144, 42) + resize(product_phase6_6, 42);
  sum145 <= add_temp_144(40 DOWNTO 0);

  add_temp_145 <= resize(sum145, 42) + resize(product_phase6_7, 42);
  sum146 <= add_temp_145(40 DOWNTO 0);

  add_temp_146 <= resize(sum146, 42) + resize(product_phase6_8, 42);
  sum147 <= add_temp_146(40 DOWNTO 0);

  add_temp_147 <= resize(sum147, 42) + resize(product_phase5_1, 42);
  sum148 <= add_temp_147(40 DOWNTO 0);

  add_temp_148 <= resize(sum148, 42) + resize(product_phase5_2, 42);
  sum149 <= add_temp_148(40 DOWNTO 0);

  add_temp_149 <= resize(sum149, 42) + resize(product_phase5_3, 42);
  sum150 <= add_temp_149(40 DOWNTO 0);

  add_temp_150 <= resize(sum150, 42) + resize(product_phase5_4, 42);
  sum151 <= add_temp_150(40 DOWNTO 0);

  add_temp_151 <= resize(sum151, 42) + resize(product_phase5_5, 42);
  sum152 <= add_temp_151(40 DOWNTO 0);

  add_temp_152 <= resize(sum152, 42) + resize(product_phase5_6, 42);
  sum153 <= add_temp_152(40 DOWNTO 0);

  add_temp_153 <= resize(sum153, 42) + resize(product_phase5_7, 42);
  sum154 <= add_temp_153(40 DOWNTO 0);

  add_temp_154 <= resize(sum154, 42) + resize(product_phase5_8, 42);
  sum155 <= add_temp_154(40 DOWNTO 0);

  add_temp_155 <= resize(sum155, 42) + resize(product_phase4_1, 42);
  sum156 <= add_temp_155(40 DOWNTO 0);

  add_temp_156 <= resize(sum156, 42) + resize(product_phase4_2, 42);
  sum157 <= add_temp_156(40 DOWNTO 0);

  add_temp_157 <= resize(sum157, 42) + resize(product_phase4_3, 42);
  sum158 <= add_temp_157(40 DOWNTO 0);

  add_temp_158 <= resize(sum158, 42) + resize(product_phase4_4, 42);
  sum159 <= add_temp_158(40 DOWNTO 0);

  add_temp_159 <= resize(sum159, 42) + resize(product_phase4_5, 42);
  sum160 <= add_temp_159(40 DOWNTO 0);

  add_temp_160 <= resize(sum160, 42) + resize(product_phase4_6, 42);
  sum161 <= add_temp_160(40 DOWNTO 0);

  add_temp_161 <= resize(sum161, 42) + resize(product_phase4_7, 42);
  sum162 <= add_temp_161(40 DOWNTO 0);

  add_temp_162 <= resize(sum162, 42) + resize(product_phase4_8, 42);
  sum163 <= add_temp_162(40 DOWNTO 0);

  add_temp_163 <= resize(sum163, 42) + resize(product_phase3_1, 42);
  sum164 <= add_temp_163(40 DOWNTO 0);

  add_temp_164 <= resize(sum164, 42) + resize(product_phase3_2, 42);
  sum165 <= add_temp_164(40 DOWNTO 0);

  add_temp_165 <= resize(sum165, 42) + resize(product_phase3_3, 42);
  sum166 <= add_temp_165(40 DOWNTO 0);

  add_temp_166 <= resize(sum166, 42) + resize(product_phase3_4, 42);
  sum167 <= add_temp_166(40 DOWNTO 0);

  add_temp_167 <= resize(sum167, 42) + resize(product_phase3_5, 42);
  sum168 <= add_temp_167(40 DOWNTO 0);

  add_temp_168 <= resize(sum168, 42) + resize(product_phase3_6, 42);
  sum169 <= add_temp_168(40 DOWNTO 0);

  add_temp_169 <= resize(sum169, 42) + resize(product_phase3_7, 42);
  sum170 <= add_temp_169(40 DOWNTO 0);

  add_temp_170 <= resize(sum170, 42) + resize(product_phase3_8, 42);
  sum171 <= add_temp_170(40 DOWNTO 0);

  add_temp_171 <= resize(sum171, 42) + resize(product_phase2_1, 42);
  sum172 <= add_temp_171(40 DOWNTO 0);

  add_temp_172 <= resize(sum172, 42) + resize(product_phase2_2, 42);
  sum173 <= add_temp_172(40 DOWNTO 0);

  add_temp_173 <= resize(sum173, 42) + resize(product_phase2_3, 42);
  sum174 <= add_temp_173(40 DOWNTO 0);

  add_temp_174 <= resize(sum174, 42) + resize(product_phase2_4, 42);
  sum175 <= add_temp_174(40 DOWNTO 0);

  add_temp_175 <= resize(sum175, 42) + resize(product_phase2_5, 42);
  sum176 <= add_temp_175(40 DOWNTO 0);

  add_temp_176 <= resize(sum176, 42) + resize(product_phase2_6, 42);
  sum177 <= add_temp_176(40 DOWNTO 0);

  add_temp_177 <= resize(sum177, 42) + resize(product_phase2_7, 42);
  sum178 <= add_temp_177(40 DOWNTO 0);

  add_temp_178 <= resize(sum178, 42) + resize(product_phase2_8, 42);
  sum179 <= add_temp_178(40 DOWNTO 0);

  add_temp_179 <= resize(sum179, 42) + resize(product_phase1_1, 42);
  sum180 <= add_temp_179(40 DOWNTO 0);

  add_temp_180 <= resize(sum180, 42) + resize(product_phase1_2, 42);
  sum181 <= add_temp_180(40 DOWNTO 0);

  add_temp_181 <= resize(sum181, 42) + resize(product_phase1_3, 42);
  sum182 <= add_temp_181(40 DOWNTO 0);

  add_temp_182 <= resize(sum182, 42) + resize(product_phase1_4, 42);
  sum183 <= add_temp_182(40 DOWNTO 0);

  add_temp_183 <= resize(sum183, 42) + resize(product_phase1_5, 42);
  sum184 <= add_temp_183(40 DOWNTO 0);

  add_temp_184 <= resize(sum184, 42) + resize(product_phase1_6, 42);
  sum185 <= add_temp_184(40 DOWNTO 0);

  add_temp_185 <= resize(sum185, 42) + resize(product_phase1_7, 42);
  sum186 <= add_temp_185(40 DOWNTO 0);

  add_temp_186 <= resize(sum186, 42) + resize(product_phase1_8, 42);
  sum187 <= add_temp_186(40 DOWNTO 0);

  add_temp_187 <= resize(sum187, 42) + resize(product_phase0_1, 42);
  sum188 <= add_temp_187(40 DOWNTO 0);

  add_temp_188 <= resize(sum188, 42) + resize(product_phase0_2, 42);
  sum189 <= add_temp_188(40 DOWNTO 0);

  add_temp_189 <= resize(sum189, 42) + resize(product_phase0_3, 42);
  sum190 <= add_temp_189(40 DOWNTO 0);

  add_temp_190 <= resize(sum190, 42) + resize(product_phase0_4, 42);
  sum191 <= add_temp_190(40 DOWNTO 0);

  add_temp_191 <= resize(sum191, 42) + resize(product_phase0_5, 42);
  sum192 <= add_temp_191(40 DOWNTO 0);

  add_temp_192 <= resize(sum192, 42) + resize(product_phase0_6, 42);
  sum193 <= add_temp_192(40 DOWNTO 0);

  add_temp_193 <= resize(sum193, 42) + resize(product_phase0_7, 42);
  sum194 <= add_temp_193(40 DOWNTO 0);

  add_temp_194 <= resize(sum194, 42) + resize(product_phase0_8, 42);
  sum195 <= add_temp_194(40 DOWNTO 0);

  output_typeconvert <= sum195;

  output_register_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      output_register <= (OTHERS => '0');
    ELSIF clk'event AND clk = '1' THEN
      IF phase_24 = '1' THEN
        output_register <= output_typeconvert;
      END IF;
    END IF; 
  END PROCESS output_register_process;

  -- Assignment Statements
  ce_out <= ce_out_reg;
  filter_out <= std_logic_vector(output_register);
END rtl;
