
---------- Begin Simulation Statistics ----------
final_tick                                 8715688500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 169905                       # Simulator instruction rate (inst/s)
host_mem_usage                                 869388                       # Number of bytes of host memory used
host_op_rate                                   170366                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    58.86                       # Real time elapsed on the host
host_tick_rate                              148083183                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      10027169                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008716                       # Number of seconds simulated
sim_ticks                                  8715688500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.929355                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 3007296                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3009422                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22750                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3039590                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1690                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2517                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              827                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3054028                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5708                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          236                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   7997472                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8031813                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             22174                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2501415                       # Number of branches committed
system.cpu.commit.bw_lim_events                  7385                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             174                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          790014                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10019633                       # Number of instructions committed
system.cpu.commit.committedOps               10046800                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     17229952                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.583101                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.328692                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     13940278     80.91%     80.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       788667      4.58%     85.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       208020      1.21%     86.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       401361      2.33%     89.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1857968     10.78%     99.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        17522      0.10%     99.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1809      0.01%     99.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         6942      0.04%     99.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         7385      0.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     17229952                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4620                       # Number of function calls committed.
system.cpu.commit.int_insts                   7546090                       # Number of committed integer instructions.
system.cpu.commit.loads                         35385                       # Number of loads committed
system.cpu.commit.membars                         138                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7555307     75.20%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             384      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               94      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              8      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            32      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              15      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              10      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              12      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             72      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           35385      0.35%     75.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2455478     24.44%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10046800                       # Class of committed instruction
system.cpu.commit.refs                        2490863                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      2101                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      10027169                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.743137                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.743137                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              15212360                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   607                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              2786370                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11369507                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   490459                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1040789                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  26996                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2054                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                569211                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     3054028                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     32165                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      17132588                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1713                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       12231376                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           132                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   55188                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.175203                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             179423                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            3014694                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.701687                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           17339815                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.707264                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.548338                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 14306493     82.51%     82.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4432      0.03%     82.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     4776      0.03%     82.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     5953      0.03%     82.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2972454     17.14%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     4922      0.03%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2236      0.01%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     4244      0.02%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    34305      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             17339815                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued        18803                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit          851                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified        20290                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage         21741                       # number of prefetches that crossed the page
system.cpu.idleCycles                           91563                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                22849                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2685202                       # Number of branches executed
system.cpu.iew.exec_nop                         20723                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.621112                       # Inst execution rate
system.cpu.iew.exec_refs                      2699058                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2659315                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   83289                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 40286                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                205                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             20226                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2683144                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10979078                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 39743                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             41009                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10826835                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     13                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   568                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  26996                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   578                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        178006                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2266                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          727                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4901                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       227662                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             36                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1799                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          21050                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  14877736                       # num instructions consuming a value
system.cpu.iew.wb_count                      10706456                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.364787                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5427203                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.614206                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10824913                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13515183                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5490955                       # number of integer regfile writes
system.cpu.ipc                               0.573678                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.573678                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                26      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8156241     75.05%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  386      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    96      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  11      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 43      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   21      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   14      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  80      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                40360      0.37%     75.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2670554     24.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10867848                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        3252                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000299                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     765     23.52%     23.52% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      2      0.06%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.03%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.06%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1425     43.82%     67.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1057     32.50%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10868426                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           39073827                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10704181                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11886268                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10958150                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  10867848                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 205                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          931168                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               311                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             31                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       470687                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      17339815                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.626757                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.331135                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13777125     79.45%     79.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              507496      2.93%     82.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              544600      3.14%     85.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              796008      4.59%     90.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1700363      9.81%     99.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                7158      0.04%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4436      0.03%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1762      0.01%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 867      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        17339815                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.623465                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   2648                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               5243                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         2275                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              3289                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              1890                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              842                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                40286                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2683144                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8003268                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    561                       # number of misc regfile writes
system.cpu.numCycles                         17431378                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   84133                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12530631                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     46                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   791063                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    926                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     8                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              22070111                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11111348                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13855779                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1299965                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               15125348                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  26996                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              15120433                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1325113                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13823013                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          17225                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                804                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   4489032                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            203                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             2692                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     27996994                       # The number of ROB reads
system.cpu.rob.rob_writes                    21783554                       # The number of ROB writes
system.cpu.timesIdled                            5118                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     2222                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     180                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       271929                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        576692                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       315899                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           65                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       632889                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             65                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                974                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       271049                       # Transaction distribution
system.membus.trans_dist::CleanEvict              880                       # Transaction distribution
system.membus.trans_dist::ReadExReq            303707                       # Transaction distribution
system.membus.trans_dist::ReadExResp           303706                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           974                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            82                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       881372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 881372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     36846656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36846656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            304763                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  304763    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              304763                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1738354000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1590170500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8715688500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             13199                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       573883                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        12868                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1143                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           303709                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          303707                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         12932                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          267                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           82                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           82                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        38732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       911145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                949877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1651200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     38835648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               40486848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          271995                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17347200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           588985                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000132                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011507                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 588907     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     78      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             588985                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          634138340                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         456003497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          19398000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8715688500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 5691                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  114                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher         6421                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12226                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                5691                       # number of overall hits
system.l2.overall_hits::.cpu.data                 114                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher         6421                       # number of overall hits
system.l2.overall_hits::total                   12226                       # number of overall hits
system.l2.demand_misses::.cpu.inst                820                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             303862                       # number of demand (read+write) misses
system.l2.demand_misses::total                 304682                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               820                       # number of overall misses
system.l2.overall_misses::.cpu.data            303862                       # number of overall misses
system.l2.overall_misses::total                304682                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65136000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  31827761500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      31892897500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65136000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  31827761500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     31892897500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             6511                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           303976                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher         6421                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               316908                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            6511                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          303976                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher         6421                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              316908                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.125941                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999625                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.961421                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.125941                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999625                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.961421                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79434.146341                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104744.132205                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104676.014664                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79434.146341                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104744.132205                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104676.014664                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              271050                       # number of writebacks
system.l2.writebacks::total                    271050                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           820                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        303862                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            304682                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          820                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       303862                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           304682                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     56936000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  28789161001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28846097001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     56936000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  28789161001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28846097001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.125941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999625                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.961421                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.125941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999625                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.961421                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69434.146341                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 94744.196382                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94676.078669                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69434.146341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 94744.196382                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94676.078669                       # average overall mshr miss latency
system.l2.replacements                         271995                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       302833                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           302833                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       302833                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       302833                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        12855                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            12855                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        12855                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        12855                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          303708                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              303708                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  31814507500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31814507500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        303709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            303709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104753.603790                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104753.603790                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       303708                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         303708                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  28777447001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  28777447001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 94753.668000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94753.668000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           5691                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher         6421                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              12112                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          820                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              820                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65136000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65136000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         6511                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher         6421                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          12932                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.125941                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.063409                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79434.146341                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79434.146341                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          820                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          820                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     56936000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     56936000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.125941                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.063409                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69434.146341                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69434.146341                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           113                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               113                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          154                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             154                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     13254000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13254000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          267                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           267                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.576779                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.576779                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86064.935065                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86064.935065                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     11714000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11714000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.576779                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.576779                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76064.935065                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76064.935065                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           82                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              82                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           82                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            82                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           82                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           82                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1540500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1540500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18786.585366                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18786.585366                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8715688500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 30999.615660                       # Cycle average of tags in use
system.l2.tags.total_refs                      632792                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    304763                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.076341                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.080027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        70.206704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     30923.328929                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.943705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.946033                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          346                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        29299                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5367771                       # Number of tag accesses
system.l2.tags.data_accesses                  5367771                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8715688500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          52480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       19447040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19499520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17347136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17347136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             820                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          303860                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              304680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       271049                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             271049                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           6021326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2231268362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2237289687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      6021326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6021326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1990334556                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1990334556                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1990334556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          6021326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2231268362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4227624243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    271049.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    303861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000316394500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16937                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16937                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              779648                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             254521                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      304681                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     271049                       # Number of write requests accepted
system.mem_ctrls.readBursts                    304681                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   271049                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             19044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             19004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16913                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10374454750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1523405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16087223500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34050.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52800.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   281883                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  251818                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                304681                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               271049                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   77394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   78124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   90631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   58527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  20992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  28579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  28152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  20720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        41997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    877.299998                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   779.206869                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   280.213425                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1393      3.32%      3.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          806      1.92%      5.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2263      5.39%     10.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          544      1.30%     11.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2415      5.75%     17.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1094      2.60%     20.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1754      4.18%     24.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1179      2.81%     27.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        30549     72.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        41997                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16937                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.988310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.018737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    247.445265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        16936     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16937                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16937                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001533                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.045432                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16914     99.86%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               19      0.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16937                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19499584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17345216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19499584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17347136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2237.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1990.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2237.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1990.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   15.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8715676500                       # Total gap between requests
system.mem_ctrls.avgGap                      15138.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        52480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     19447104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     17345216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 6021325.796579351649                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2231275704.724875926971                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1990114263.491633415222                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          820                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       303861                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       271049                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23184750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  16064038750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 204444673000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28274.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     52866.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    754272.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            150675420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             80078295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1088671500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          708400980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     687782160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2253553710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1449095040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6418257105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        736.402764                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3664405250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    290940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4760343250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            149197440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             79300320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1086750840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          706318200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     687782160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2265072270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1439395200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6413816430                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        735.893261                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3641203750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    290940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4783544750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8715688500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        24020                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            24020                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        24020                       # number of overall hits
system.cpu.icache.overall_hits::total           24020                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8145                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8145                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8145                       # number of overall misses
system.cpu.icache.overall_misses::total          8145                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    172952499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    172952499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    172952499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    172952499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        32165                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        32165                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        32165                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        32165                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.253226                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.253226                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.253226                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.253226                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 21234.192634                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 21234.192634                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 21234.192634                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 21234.192634                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          679                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                45                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    15.088889                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches              3004                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks        12868                       # number of writebacks
system.cpu.icache.writebacks::total             12868                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1634                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1634                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1634                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1634                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         6511                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6511                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6511                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher         6421                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        12932                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    141077500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    141077500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    141077500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher     77029767                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    218107267                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.202425                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.202425                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.202425                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.402052                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 21667.562586                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 21667.562586                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 21667.562586                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 11996.537455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16865.702676                       # average overall mshr miss latency
system.cpu.icache.replacements                  12868                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        24020                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           24020                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8145                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8145                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    172952499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    172952499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        32165                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        32165                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.253226                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.253226                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 21234.192634                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 21234.192634                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1634                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1634                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6511                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6511                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    141077500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    141077500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.202425                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.202425                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 21667.562586                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21667.562586                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher         6421                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total         6421                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher     77029767                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total     77029767                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 11996.537455                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 11996.537455                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   8715688500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8715688500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.981245                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               36952                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             12932                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              2.857408                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    42.780281                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    21.200964                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.668442                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.331265                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999707                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           21                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.328125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             77262                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            77262                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8715688500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8715688500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8715688500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8715688500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8715688500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        62003                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            62003                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        62134                       # number of overall hits
system.cpu.dcache.overall_hits::total           62134                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2429609                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2429609                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2429616                       # number of overall misses
system.cpu.dcache.overall_misses::total       2429616                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 209193205505                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 209193205505                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 209193205505                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 209193205505                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2491612                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2491612                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2491750                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2491750                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.975115                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.975115                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.975064                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.975064                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86101.593098                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86101.593098                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 86101.345029                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86101.345029                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     14529925                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            265599                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.706249                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       302834                       # number of writebacks
system.cpu.dcache.writebacks::total            302834                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2125558                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2125558                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2125558                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2125558                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       304051                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       304051                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       304058                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       304058                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32376886467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32376886467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  32377413967                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32377413967                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.122030                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.122030                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.122026                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.122026                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 106485.051741                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 106485.051741                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 106484.335117                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 106484.335117                       # average overall mshr miss latency
system.cpu.dcache.replacements                 303032                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        35697                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           35697                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          561                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           561                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     30365000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     30365000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        36258                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        36258                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015472                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015472                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54126.559715                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54126.559715                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          302                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          302                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          259                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          259                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14239000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14239000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007143                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007143                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54976.833977                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54976.833977                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        26262                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          26262                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2428990                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2428990                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 209161004533                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 209161004533                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2455252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2455252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.989304                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.989304                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86110.278154                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86110.278154                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2125256                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2125256                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       303734                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       303734                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  32360869495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  32360869495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.123708                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.123708                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 106543.454124                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 106543.454124                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          131                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           131                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          138                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          138                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.050725                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.050725                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       527500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       527500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.050725                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.050725                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75357.142857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75357.142857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           58                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           58                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1835972                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1835972                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          102                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          102                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.568627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.568627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31654.689655                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31654.689655                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           58                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           58                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1777972                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1777972                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.568627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.568627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30654.689655                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30654.689655                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          156                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          156                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       187000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       187000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.012658                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.012658                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        93500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        93500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006329                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006329                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8715688500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1010.230195                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              366484                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            304056                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.205317                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1010.230195                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.986553                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986553                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          347                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          677                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5288148                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5288148                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8715688500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   8715688500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
