// Seed: 3643981412
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = id_2 == 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  output wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_22;
  localparam id_23 = id_17 ? id_23[!1] - -1 : 1'b0;
  tri id_24 = id_4 && id_4;
  always_latch begin : LABEL_0
    {{id_3[1], {id_5[1+1]{1'h0}}, -1 & {1, id_23[-1'b0]}}, id_10, id_13, -1, 1} <= id_2;
    id_18 += -1;
    @("") if (id_19) #1 #({id_13, id_9, {-1}}) id_1 <= 1;
  end
  supply1 id_25, id_26, id_27, id_28, id_29, id_30;
  module_0 modCall_1 (
      id_28,
      id_28,
      id_27,
      id_17,
      id_28
  );
  assign id_29 = -1;
endmodule
