<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>display-demo: System Clock Management</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>System Clock Management<br/>
<small>
[<a class="el" href="group__clk__group.html">Clock Management</a>]</small>
</h1>
<p><div class="dynheader">
Collaboration diagram for System Clock Management:</div>
<div class="dynsection">
<center><table><tr><td><img src="group__sysclk__group.png" border="0" alt="" usemap="#group____sysclk____group_map"/>
<map name="group____sysclk____group_map" id="group____sysclk____group">
<area shape="rect" href="group__clk__group.html" title="Clock Management" alt="" coords="5,5,139,35"/></map></td></tr></table></center>
</div>
</p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static __always_inline bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga80d7b54778cb49c52a509eb10a34a8c4">sysclk_module_is_enabled</a> (<a class="el" href="group__stdint__group.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a> port, <a class="el" href="group__stdint__group.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a> id)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Check if the synchronous clock is enabled for a module.  <a href="#ga80d7b54778cb49c52a509eb10a34a8c4"></a><br/></td></tr>
<tr><td colspan="2"><h2>Enabling and disabling synchronous clocks</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrpe7659beb9107dfc4e19a30a589dee67d"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga012b848a4e0d038e8e1d7432d0787554">sysclk_enable_module</a> (<a class="el" href="group__stdint__group.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a> port, <a class="el" href="group__stdint__group.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a> id)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable the clock to peripheral <em>id</em> on port <em>port</em>.  <a href="#ga012b848a4e0d038e8e1d7432d0787554"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga0fae379b6a38fe79aaed24382f884029">sysclk_disable_module</a> (<a class="el" href="group__stdint__group.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a> port, <a class="el" href="group__stdint__group.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a> id)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable the clock to peripheral <em>id</em> on port <em>port</em>.  <a href="#ga0fae379b6a38fe79aaed24382f884029"></a><br/></td></tr>
<tr><td colspan="2"><h2>Querying the system clock and its derived clocks</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp8aa224b6ed350c7165d639c67278f981"></a> The following functions may be used to query the current frequency of the system clock and the CPU and bus clocks derived from it. <a class="el" href="group__sysclk__group.html#ga4f078b193ed39eda16071c514569b8cb" title="Return the current rate in Hz of the main system clock.">sysclk_get_main_hz()</a> and <a class="el" href="group__sysclk__group.html#gae91bb547221cdd42b104342e8f776a28" title="Return the current rate in Hz of the CPU clock.">sysclk_get_cpu_hz()</a> can be assumed to be available on all platforms, although some platforms may define additional accessors for various chip-internal bus clocks. These are usually not intended to be queried directly by generic code. </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__stdint__group.html#ga09a1e304d66d35dd47daffee9731edaa">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga4f078b193ed39eda16071c514569b8cb">sysclk_get_main_hz</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the current rate in Hz of the main system clock.  <a href="#ga4f078b193ed39eda16071c514569b8cb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__stdint__group.html#ga09a1e304d66d35dd47daffee9731edaa">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gac4cdbacb40ce2c3a9ddfb9ee2078720f">sysclk_get_per4_hz</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the current rate in Hz of clk_PER4.  <a href="#gac4cdbacb40ce2c3a9ddfb9ee2078720f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__stdint__group.html#ga09a1e304d66d35dd47daffee9731edaa">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae967404bbe240b2091922e4cc959c841">sysclk_get_per2_hz</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the current rate in Hz of clk_PER2.  <a href="#gae967404bbe240b2091922e4cc959c841"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__stdint__group.html#ga09a1e304d66d35dd47daffee9731edaa">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae1a556fa8d3fb23bf1a6359c38c7c24f">sysclk_get_per_hz</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the current rate in Hz of clk_PER.  <a href="#gae1a556fa8d3fb23bf1a6359c38c7c24f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__stdint__group.html#ga09a1e304d66d35dd47daffee9731edaa">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae91bb547221cdd42b104342e8f776a28">sysclk_get_cpu_hz</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the current rate in Hz of the CPU clock.  <a href="#gae91bb547221cdd42b104342e8f776a28"></a><br/></td></tr>
<tr><td colspan="2"><h2>System Clock Initialization</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp4426421afb4936b64c78a66580d24b5b"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga242399e48a97739c88b4d0c00f6101de">sysclk_init</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initialize the synchronous clock system.  <a href="#ga242399e48a97739c88b4d0c00f6101de"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>The <em>sysclk</em> API covers the <em>system clock</em> and all clocks derived from it. The system clock is a chip-internal clock on which all <em>synchronous clocks</em>, i.e. CPU and bus/peripheral clocks, are based. The system clock is typically generated from one of a variety of sources, which may include crystal and RC oscillators as well as PLLs. The clocks derived from the system clock are sometimes also known as <em>synchronous clocks</em>, since they always run synchronously with respect to each other, as opposed to <em>generic clocks</em> which may run from different oscillators or PLLs.</p>
<p>The sysclk API is partially chip- or platform-specific. While all platforms provide mostly the same functionality, there are some variations around how different bus types are handled. </p>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="ga0fae379b6a38fe79aaed24382f884029"></a><!-- doxytag: member="xmega_pr.c::sysclk_disable_module" ref="ga0fae379b6a38fe79aaed24382f884029" args="(uint8_t port, uint8_t id)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sysclk_disable_module </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__stdint__group.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a>&nbsp;</td>
          <td class="paramname"> <em>port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__stdint__group.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a>&nbsp;</td>
          <td class="paramname"> <em>id</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Disable the clock to peripheral <em>id</em> on port <em>port</em>. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>port</em>&nbsp;</td><td>ID of the port to which the module is connected (one of the SYSCLK_PORT_* definitions). </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>id</em>&nbsp;</td><td>The ID (bitmask) of the peripheral module to be disabled </td></tr>
  </table>
  </dd>
</dl>

<p>Referenced by <a class="el" href="sdram_8h_source.html#l00121">board_disable_sdram()</a>, <a class="el" href="board_2xplain_2include_2board_2touch_2resistive_2touch_8h_source.html#l00079">board_disable_touch_adc()</a>, <a class="el" href="spi__xmega_8h_source.html#l00104">spi_priv_disable()</a>, and <a class="el" href="tc_8h_source.html#l00118">tc_disable_pclk()</a>.</p>

</div>
</div>
<a class="anchor" id="ga012b848a4e0d038e8e1d7432d0787554"></a><!-- doxytag: member="xmega_pr.c::sysclk_enable_module" ref="ga012b848a4e0d038e8e1d7432d0787554" args="(uint8_t port, uint8_t id)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sysclk_enable_module </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__stdint__group.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a>&nbsp;</td>
          <td class="paramname"> <em>port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__stdint__group.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a>&nbsp;</td>
          <td class="paramname"> <em>id</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enable the clock to peripheral <em>id</em> on port <em>port</em>. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>port</em>&nbsp;</td><td>ID of the port to which the module is connected (one of the SYSCLK_PORT_* definitions). </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>id</em>&nbsp;</td><td>The ID (bitmask) of the peripheral module to be enabled </td></tr>
  </table>
  </dd>
</dl>

<p>Referenced by <a class="el" href="sdram_8h_source.html#l00087">board_enable_sdram()</a>, <a class="el" href="board_2xplain_2include_2board_2touch_2resistive_2touch_8h_source.html#l00067">board_enable_touch_adc()</a>, <a class="el" href="hx8347a__xmega_8h_source.html#l00148">gfx_init_comms()</a>, <a class="el" href="spi__xmega_8h_source.html#l00098">spi_priv_enable()</a>, and <a class="el" href="tc_8h_source.html#l00109">tc_enable_pclk()</a>.</p>

</div>
</div>
<a class="anchor" id="gae91bb547221cdd42b104342e8f776a28"></a><!-- doxytag: member="sysclk.h::sysclk_get_cpu_hz" ref="gae91bb547221cdd42b104342e8f776a28" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="group__stdint__group.html#ga09a1e304d66d35dd47daffee9731edaa">uint32_t</a> sysclk_get_cpu_hz </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the current rate in Hz of the CPU clock. </p>

<p>Definition at line <a class="el" href="sysclk_8h_source.html#l00206">206</a> of file <a class="el" href="sysclk_8h_source.html">sysclk.h</a>.</p>

<p>References <a class="el" href="sysclk_8h_source.html#l00195">sysclk_get_per_hz()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f078b193ed39eda16071c514569b8cb"></a><!-- doxytag: member="sysclk.h::sysclk_get_main_hz" ref="ga4f078b193ed39eda16071c514569b8cb" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="group__stdint__group.html#ga09a1e304d66d35dd47daffee9731edaa">uint32_t</a> sysclk_get_main_hz </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the current rate in Hz of the main system clock. </p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000019">Todo:</a></b></dt><dd>This function assumes that the main clock source never changes once it's been set up, and that PLL0 always runs at the compile-time configured default rate. While this is probably the most common configuration, which we want to support as a special case for performance reasons, we will at some point need to support more dynamic setups as well. </dd></dl>

<p>Definition at line <a class="el" href="sysclk_8h_source.html#l00131">131</a> of file <a class="el" href="sysclk_8h_source.html">sysclk.h</a>.</p>

<p>References <a class="el" href="chip_2atxmega128a1_2include_2chip_2pll_8h_source.html#l00064">pll_get_default_rate</a>, and <a class="el" href="assert_8h_source.html#l00100">unhandled_case</a>.</p>

<p>Referenced by <a class="el" href="sysclk_8h_source.html#l00159">sysclk_get_per4_hz()</a>.</p>

</div>
</div>
<a class="anchor" id="gae967404bbe240b2091922e4cc959c841"></a><!-- doxytag: member="sysclk.h::sysclk_get_per2_hz" ref="gae967404bbe240b2091922e4cc959c841" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="group__stdint__group.html#ga09a1e304d66d35dd47daffee9731edaa">uint32_t</a> sysclk_get_per2_hz </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the current rate in Hz of clk_PER2. </p>
<p>This clock can run up to two times faster than the CPU clock. </p>

<p>Definition at line <a class="el" href="sysclk_8h_source.html#l00174">174</a> of file <a class="el" href="sysclk_8h_source.html">sysclk.h</a>.</p>

<p>References <a class="el" href="sysclk_8h_source.html#l00159">sysclk_get_per4_hz()</a>, <a class="el" href="assert_8h_source.html#l00100">unhandled_case</a>, <a class="el" href="xmega__clk_8h_source.html#l00103">XMEGA_CLK_PSBCDIV_1_1</a>, <a class="el" href="xmega__clk_8h_source.html#l00104">XMEGA_CLK_PSBCDIV_1_2</a>, <a class="el" href="xmega__clk_8h_source.html#l00106">XMEGA_CLK_PSBCDIV_2_2</a>, and <a class="el" href="xmega__clk_8h_source.html#l00105">XMEGA_CLK_PSBCDIV_4_1</a>.</p>

<p>Referenced by <a class="el" href="sysclk_8h_source.html#l00195">sysclk_get_per_hz()</a>.</p>

</div>
</div>
<a class="anchor" id="gac4cdbacb40ce2c3a9ddfb9ee2078720f"></a><!-- doxytag: member="sysclk.h::sysclk_get_per4_hz" ref="gac4cdbacb40ce2c3a9ddfb9ee2078720f" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="group__stdint__group.html#ga09a1e304d66d35dd47daffee9731edaa">uint32_t</a> sysclk_get_per4_hz </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the current rate in Hz of clk_PER4. </p>
<p>This clock can run up to four times faster than the CPU clock. </p>

<p>Definition at line <a class="el" href="sysclk_8h_source.html#l00159">159</a> of file <a class="el" href="sysclk_8h_source.html">sysclk.h</a>.</p>

<p>References <a class="el" href="sysclk_8h_source.html#l00131">sysclk_get_main_hz()</a>.</p>

<p>Referenced by <a class="el" href="sysclk_8h_source.html#l00174">sysclk_get_per2_hz()</a>.</p>

</div>
</div>
<a class="anchor" id="gae1a556fa8d3fb23bf1a6359c38c7c24f"></a><!-- doxytag: member="sysclk.h::sysclk_get_per_hz" ref="gae1a556fa8d3fb23bf1a6359c38c7c24f" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="group__stdint__group.html#ga09a1e304d66d35dd47daffee9731edaa">uint32_t</a> sysclk_get_per_hz </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the current rate in Hz of clk_PER. </p>
<p>This clock always runs at the same rate as the CPU clock. </p>

<p>Definition at line <a class="el" href="sysclk_8h_source.html#l00195">195</a> of file <a class="el" href="sysclk_8h_source.html">sysclk.h</a>.</p>

<p>References <a class="el" href="sysclk_8h_source.html#l00174">sysclk_get_per2_hz()</a>.</p>

<p>Referenced by <a class="el" href="sysclk_8h_source.html#l00206">sysclk_get_cpu_hz()</a>.</p>

</div>
</div>
<a class="anchor" id="ga242399e48a97739c88b4d0c00f6101de"></a><!-- doxytag: member="sysclk.h::sysclk_init" ref="ga242399e48a97739c88b4d0c00f6101de" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sysclk_init </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Initialize the synchronous clock system. </p>
<p>This function will mask all synchronous clocks except for any clocks which are essential for normal operation (for example internal memory clocks). Peripheral clocks must be re-enabled before use by the peripheral driver. </p>

<p>Definition at line <a class="el" href="sysclk_8c_source.html#l00070">70</a> of file <a class="el" href="sysclk_8c_source.html">sysclk.c</a>.</p>

<p>References <a class="el" href="assert_8h_source.html#l00089">assert</a>, <a class="el" href="assert_8h_source.html#l00118">build_assert</a>, <a class="el" href="xmega__clk_8h_source.html#l00114">CLK_BF</a>, <a class="el" href="xmega__clk_8h_source.html#l00134">clk_read_reg</a>, <a class="el" href="xmega__clk_8h_source.html#l00144">clk_write_ccp_reg</a>, <a class="el" href="include_2clk_2xmega_2osc_8h_source.html#l00094">osc_disable()</a>, <a class="el" href="chip_2atxmega128a1_2include_2chip_2osc_8h_source.html#l00048">osc_enable()</a>, <a class="el" href="include_2clk_2xmega_2osc_8h_source.html#l00103">osc_is_running()</a>, <a class="el" href="chip_2atxmega128a1_2include_2chip_2pll_8h_source.html#l00058">PLL_SRC_RC2MHZ</a>, <a class="el" href="memory-map_8h_source.html#l00064">PR_BASE</a>, <a class="el" href="assert_8h_source.html#l00100">unhandled_case</a>, <a class="el" href="xmega__clk_8h_source.html#l00089">XMEGA_CLK_PSADIV_1</a>, <a class="el" href="xmega__clk_8h_source.html#l00098">XMEGA_CLK_PSADIV_512</a>, <a class="el" href="xmega__clk_8h_source.html#l00103">XMEGA_CLK_PSBCDIV_1_1</a>, <a class="el" href="xmega__clk_8h_source.html#l00106">XMEGA_CLK_PSBCDIV_2_2</a>, and <a class="el" href="xmega__pr_8h_source.html#l00062">XMEGA_PR_PRPF</a>.</p>

</div>
</div>
<a class="anchor" id="ga80d7b54778cb49c52a509eb10a34a8c4"></a><!-- doxytag: member="sysclk.h::sysclk_module_is_enabled" ref="ga80d7b54778cb49c52a509eb10a34a8c4" args="(uint8_t port, uint8_t id)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static __always_inline bool sysclk_module_is_enabled </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__stdint__group.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a>&nbsp;</td>
          <td class="paramname"> <em>port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__stdint__group.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a>&nbsp;</td>
          <td class="paramname"> <em>id</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Check if the synchronous clock is enabled for a module. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>port</em>&nbsp;</td><td>ID of the port to which the module is connected (one of the SYSCLK_PORT_* definitions). </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>id</em>&nbsp;</td><td>The ID (bitmask) of the peripheral module to check (one of the SYSCLK_* module definitions).</td></tr>
  </table>
  </dd>
</dl>
<dl><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>true</em>&nbsp;</td><td>If the clock for module <em>id</em> on <em>port</em> is enabled. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>false</em>&nbsp;</td><td>If the clock for module <em>id</em> on <em>port</em> is disabled. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="sysclk_8h_source.html#l00232">232</a> of file <a class="el" href="sysclk_8h_source.html">sysclk.h</a>.</p>

<p>References <a class="el" href="memory-map_8h_source.html#l00064">PR_BASE</a>.</p>

<p>Referenced by <a class="el" href="tc_8h_source.html#l00127">tc_pclk_is_enabled()</a>.</p>

</div>
</div>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Apr 29 14:10:00 2010 for display-demo by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
