<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3674" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3674{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3674{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3674{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3674{left:69px;bottom:1083px;letter-spacing:0.14px;}
#t5_3674{left:151px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_3674{left:69px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-1.36px;}
#t7_3674{left:69px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#t8_3674{left:69px;bottom:1025px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_3674{left:69px;bottom:1008px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ta_3674{left:69px;bottom:991px;letter-spacing:-0.18px;word-spacing:-0.55px;}
#tb_3674{left:69px;bottom:975px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tc_3674{left:69px;bottom:950px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#td_3674{left:69px;bottom:933px;letter-spacing:-0.16px;word-spacing:-0.51px;}
#te_3674{left:69px;bottom:917px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tf_3674{left:69px;bottom:900px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tg_3674{left:69px;bottom:883px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#th_3674{left:69px;bottom:859px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_3674{left:69px;bottom:842px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_3674{left:69px;bottom:825px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_3674{left:69px;bottom:808px;letter-spacing:-0.24px;word-spacing:-1.38px;}
#tl_3674{left:69px;bottom:791px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_3674{left:69px;bottom:774px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tn_3674{left:69px;bottom:758px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_3674{left:69px;bottom:741px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tp_3674{left:69px;bottom:724px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#tq_3674{left:69px;bottom:700px;letter-spacing:-0.16px;word-spacing:-1.09px;}
#tr_3674{left:69px;bottom:683px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ts_3674{left:69px;bottom:615px;letter-spacing:0.17px;}
#tt_3674{left:150px;bottom:615px;letter-spacing:0.21px;word-spacing:0.06px;}
#tu_3674{left:69px;bottom:590px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tv_3674{left:69px;bottom:573px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#tw_3674{left:69px;bottom:556px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tx_3674{left:69px;bottom:530px;}
#ty_3674{left:95px;bottom:533px;letter-spacing:-0.15px;word-spacing:-1.03px;}
#tz_3674{left:161px;bottom:533px;}
#t10_3674{left:178px;bottom:533px;letter-spacing:-0.16px;word-spacing:-0.99px;}
#t11_3674{left:95px;bottom:516px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t12_3674{left:69px;bottom:490px;}
#t13_3674{left:95px;bottom:493px;letter-spacing:-0.19px;word-spacing:-1.29px;}
#t14_3674{left:368px;bottom:493px;letter-spacing:-0.15px;word-spacing:-1.32px;}
#t15_3674{left:736px;bottom:493px;}
#t16_3674{left:753px;bottom:493px;letter-spacing:-0.14px;word-spacing:-1.35px;}
#t17_3674{left:95px;bottom:477px;letter-spacing:-0.3px;word-spacing:-0.31px;}
#t18_3674{left:69px;bottom:450px;}
#t19_3674{left:95px;bottom:454px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1a_3674{left:238px;bottom:454px;}
#t1b_3674{left:256px;bottom:454px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#t1c_3674{left:69px;bottom:427px;}
#t1d_3674{left:95px;bottom:431px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1e_3674{left:163px;bottom:431px;}
#t1f_3674{left:181px;bottom:431px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1g_3674{left:95px;bottom:414px;letter-spacing:-0.16px;word-spacing:-0.25px;}
#t1h_3674{left:69px;bottom:389px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t1i_3674{left:69px;bottom:373px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1j_3674{left:69px;bottom:356px;letter-spacing:-0.19px;word-spacing:-0.84px;}
#t1k_3674{left:69px;bottom:339px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1l_3674{left:69px;bottom:322px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1m_3674{left:69px;bottom:298px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1n_3674{left:69px;bottom:271px;}
#t1o_3674{left:95px;bottom:275px;letter-spacing:-0.15px;word-spacing:-0.97px;}
#t1p_3674{left:95px;bottom:258px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#t1q_3674{left:95px;bottom:241px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1r_3674{left:95px;bottom:218px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1s_3674{left:765px;bottom:225px;}
#t1t_3674{left:95px;bottom:202px;letter-spacing:-0.15px;}
#t1u_3674{left:169px;bottom:208px;}
#t1v_3674{left:185px;bottom:202px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1w_3674{left:69px;bottom:175px;}
#t1x_3674{left:95px;bottom:179px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1y_3674{left:95px;bottom:162px;letter-spacing:-0.15px;word-spacing:-0.79px;}
#t1z_3674{left:95px;bottom:145px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t20_3674{left:95px;bottom:128px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t21_3674{left:95px;bottom:111px;letter-spacing:-0.15px;word-spacing:-0.46px;}

.s1_3674{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3674{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3674{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3674{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3674{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3674{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3674{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s8_3674{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3674" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3674Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3674" style="-webkit-user-select: none;"><object width="935" height="1210" data="3674/3674.svg" type="image/svg+xml" id="pdf3674" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3674" class="t s1_3674">18-42 </span><span id="t2_3674" class="t s1_3674">Vol. 3B </span>
<span id="t3_3674" class="t s2_3674">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3674" class="t s3_3674">18.16.3 </span><span id="t5_3674" class="t s3_3674">Monitoring Branches, Exceptions, and Interrupts </span>
<span id="t6_3674" class="t s4_3674">When the LBR flag in the DEBUGCTLMSR register is set, the processor automatically begins recording branches that </span>
<span id="t7_3674" class="t s4_3674">it takes, exceptions that are generated (except for debug exceptions), and interrupts that are serviced. Each time </span>
<span id="t8_3674" class="t s4_3674">a branch, exception, or interrupt occurs, the processor records the to and from instruction pointers in the Last- </span>
<span id="t9_3674" class="t s4_3674">BranchToIP and LastBranchFromIP MSRs. In addition, for interrupts and exceptions, the processor copies the </span>
<span id="ta_3674" class="t s4_3674">contents of the LastBranchToIP and LastBranchFromIP MSRs into the LastExceptionToIP and LastExceptionFromIP </span>
<span id="tb_3674" class="t s4_3674">MSRs prior to recording the to and from addresses of the interrupt or exception. </span>
<span id="tc_3674" class="t s4_3674">When the processor generates a debug exception (#DB), it automatically clears the LBR flag before executing the </span>
<span id="td_3674" class="t s4_3674">exception handler, but does not touch the last branch and last exception MSRs. The addresses for the last branch, </span>
<span id="te_3674" class="t s4_3674">interrupt, or exception taken are thus retained in the LastBranchToIP and LastBranchFromIP MSRs and the </span>
<span id="tf_3674" class="t s4_3674">addresses of the last branch prior to an interrupt or exception are retained in the LastExceptionToIP, and LastEx- </span>
<span id="tg_3674" class="t s4_3674">ceptionFromIP MSRs. </span>
<span id="th_3674" class="t s4_3674">The debugger can use the last branch, interrupt, and/or exception addresses in combination with code-segment </span>
<span id="ti_3674" class="t s4_3674">selectors retrieved from the stack to reset breakpoints in the breakpoint-address registers (DR0 through DR3), </span>
<span id="tj_3674" class="t s4_3674">allowing a backward trace from the manifestation of a particular bug toward its source. Because the instruction </span>
<span id="tk_3674" class="t s4_3674">pointers recorded in the LastBranchToIP, LastBranchFromIP, LastExceptionToIP, and LastExceptionFromIP MSRs are </span>
<span id="tl_3674" class="t s4_3674">offsets into a code segment, software must determine the segment base address of the code segment associated </span>
<span id="tm_3674" class="t s4_3674">with the control transfer to calculate the linear address to be placed in the breakpoint-address registers. The </span>
<span id="tn_3674" class="t s4_3674">segment base address can be determined by reading the segment selector for the code segment from the stack </span>
<span id="to_3674" class="t s4_3674">and using it to locate the segment descriptor for the segment in the GDT or LDT. The segment base address can </span>
<span id="tp_3674" class="t s4_3674">then be read from the segment descriptor. </span>
<span id="tq_3674" class="t s4_3674">Before resuming program execution from a debug-exception handler, the handler must set the LBR flag again to re- </span>
<span id="tr_3674" class="t s4_3674">enable last branch and last exception/interrupt recording. </span>
<span id="ts_3674" class="t s5_3674">18.17 </span><span id="tt_3674" class="t s5_3674">TIME-STAMP COUNTER </span>
<span id="tu_3674" class="t s4_3674">The Intel 64 and IA-32 architectures (beginning with the Pentium processor) define a time-stamp counter mecha- </span>
<span id="tv_3674" class="t s4_3674">nism that can be used to monitor and identify the relative time occurrence of processor events. The counter’s archi- </span>
<span id="tw_3674" class="t s4_3674">tecture includes the following components: </span>
<span id="tx_3674" class="t s6_3674">• </span><span id="ty_3674" class="t s7_3674">TSC flag </span><span id="tz_3674" class="t s7_3674">— </span><span id="t10_3674" class="t s4_3674">A feature bit that indicates the availability of the time-stamp counter. The counter is available in an </span>
<span id="t11_3674" class="t s4_3674">if the function CPUID.1:EDX.TSC[bit 4] = 1. </span>
<span id="t12_3674" class="t s6_3674">• </span><span id="t13_3674" class="t s7_3674">IA32_TIME_STAMP_COUNTER MSR </span><span id="t14_3674" class="t s4_3674">(called TSC MSR in P6 family and Pentium processors) </span><span id="t15_3674" class="t s7_3674">— </span><span id="t16_3674" class="t s4_3674">The MSR used </span>
<span id="t17_3674" class="t s4_3674">as the counter. </span>
<span id="t18_3674" class="t s6_3674">• </span><span id="t19_3674" class="t s7_3674">RDTSC instruction </span><span id="t1a_3674" class="t s7_3674">— </span><span id="t1b_3674" class="t s4_3674">An instruction used to read the time-stamp counter. </span>
<span id="t1c_3674" class="t s6_3674">• </span><span id="t1d_3674" class="t s7_3674">TSD flag </span><span id="t1e_3674" class="t s7_3674">— </span><span id="t1f_3674" class="t s4_3674">A control register flag is used to enable or disable the time-stamp counter (enabled if </span>
<span id="t1g_3674" class="t s4_3674">CR4.TSD[bit 2] = 1). </span>
<span id="t1h_3674" class="t s4_3674">The time-stamp counter (as implemented in the P6 family, Pentium, Pentium M, Pentium 4, Intel Xeon, Intel Core </span>
<span id="t1i_3674" class="t s4_3674">Solo and Intel Core Duo processors and later processors) is a 64-bit counter that is set to 0 following a RESET of </span>
<span id="t1j_3674" class="t s4_3674">the processor. Following a RESET, the counter increments even when the processor is halted by the HLT instruction </span>
<span id="t1k_3674" class="t s4_3674">or the external STPCLK# pin. Note that the assertion of the external DPSLP# pin may cause the time-stamp </span>
<span id="t1l_3674" class="t s4_3674">counter to stop. </span>
<span id="t1m_3674" class="t s4_3674">Processor families increment the time-stamp counter differently: </span>
<span id="t1n_3674" class="t s6_3674">• </span><span id="t1o_3674" class="t s4_3674">For Pentium M processors (family [06H], models [09H, 0DH]); for Pentium 4 processors, Intel Xeon processors </span>
<span id="t1p_3674" class="t s4_3674">(family [0FH], models [00H, 01H, or 02H]); and for P6 family processors: the time-stamp counter increments </span>
<span id="t1q_3674" class="t s4_3674">with every internal processor clock cycle. </span>
<span id="t1r_3674" class="t s4_3674">The internal processor clock cycle is determined by the current core-clock to bus-clock ratio. Intel </span>
<span id="t1s_3674" class="t s8_3674">® </span>
<span id="t1t_3674" class="t s4_3674">SpeedStep </span>
<span id="t1u_3674" class="t s8_3674">® </span>
<span id="t1v_3674" class="t s4_3674">technology transitions may also impact the processor clock. </span>
<span id="t1w_3674" class="t s6_3674">• </span><span id="t1x_3674" class="t s4_3674">For Pentium 4 processors, Intel Xeon processors (family [0FH], models [03H and higher]); for Intel Core Solo </span>
<span id="t1y_3674" class="t s4_3674">and Intel Core Duo processors (family [06H], model [0EH]); for the Intel Xeon processor 5100 series and Intel </span>
<span id="t1z_3674" class="t s4_3674">Core 2 Duo processors (family [06H], model [0FH]); for Intel Core 2 and Intel Xeon processors (family [06H], </span>
<span id="t20_3674" class="t s4_3674">DisplayModel [17H]); for Intel Atom processors (family [06H], DisplayModel [1CH]): the time-stamp counter </span>
<span id="t21_3674" class="t s4_3674">increments at a constant rate. That rate may be set by the maximum core-clock to bus-clock ratio of the </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
