// Seed: 2015789742
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  assign module_1.id_6 = 0;
  assign id_1 = id_4 ? id_4 : 1;
endmodule
module module_1 ();
  logic [7:0] id_1 = id_1;
  wire id_2;
  always_latch if (-1'b0 ? -1 : 1) id_1[-1] <= 1;
  wire id_3, id_4, id_5, id_6, id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_3
  );
  tri1 id_8, id_9;
  always if (-1) id_4 = -1;
  assign id_4 = 1'b0;
  assign id_8 = -1;
  wire id_10, id_11;
  wire id_12, id_13;
endmodule
