Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Dec  8 17:43:35 2024
| Host         : eecs-digital-24 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_utilization -file obj/post_synth_util.rpt -hierarchical -hierarchical_depth 4
| Design       : top_level
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------+--------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|        Instance       |                            Module                            | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+-----------------------+--------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| top_level             |                                                        (top) |       1389 |       1342 |      36 |   11 | 1472 |     36 |      0 |          0 |
|   (top_level)         |                                                        (top) |          5 |          5 |       0 |    0 |  691 |      0 |      0 |          0 |
|   audio_bram          |                 xilinx_true_dual_port_read_first_2_clock_ram |         49 |         49 |       0 |    0 |    0 |     32 |      0 |          0 |
|   b_bram              | xilinx_true_dual_port_read_first_2_clock_ram__parameterized2 |         33 |         33 |       0 |    0 |    0 |      4 |      0 |          0 |
|   bias_bram           | xilinx_true_dual_port_read_first_2_clock_ram__parameterized4 |          5 |          5 |       0 |    0 |    6 |      0 |      0 |          0 |
|   compress_four       |                                                   compress_4 |          3 |          3 |       0 |    0 |   59 |      0 |      0 |          0 |
|   dec_addr_looper     |                              enc_addr_looper__parameterized0 |         83 |         83 |       0 |    0 |   51 |      0 |      0 |          0 |
|     (dec_addr_looper) |                              enc_addr_looper__parameterized0 |         59 |         59 |       0 |    0 |   37 |      0 |      0 |          0 |
|     inner_s_loop      |                                                evt_counter_4 |          9 |          9 |       0 |    0 |    9 |      0 |      0 |          0 |
|     outer_k_loop      |                                evt_counter__parameterized1_5 |         15 |         15 |       0 |    0 |    5 |      0 |      0 |          0 |
|   dec_b_sub           |                                      b_adder__parameterized0 |         37 |         37 |       0 |    0 |   26 |      0 |      0 |          0 |
|   dec_pub_sec_mm      |                                            public_private_mm |         77 |         77 |       0 |    0 |   42 |      0 |      0 |          0 |
|   done_dec_pipeline   |                                                     pipeline |          2 |          1 |       0 |    1 |    3 |      0 |      0 |          0 |
|   done_enc_pipeline   |                                                   pipeline_0 |          4 |          3 |       0 |    1 |    3 |      0 |      0 |          0 |
|   done_nn_pipeline    |                                     pipeline__parameterized0 |          2 |          1 |       0 |    1 |    7 |      0 |      0 |          0 |
|   enc_addr_looper     |                                              enc_addr_looper |        487 |        487 |       0 |    0 |   66 |      0 |      0 |          0 |
|     (enc_addr_looper) |                                              enc_addr_looper |        434 |        434 |       0 |    0 |   49 |      0 |      0 |          0 |
|     inner_s_loop      |                                                  evt_counter |         11 |         11 |       0 |    0 |    9 |      0 |      0 |          0 |
|     outer_k_loop      |                                evt_counter__parameterized0_3 |         42 |         42 |       0 |    0 |    8 |      0 |      0 |          0 |
|   mssc                |                                     seven_segment_controller |         22 |         22 |       0 |    0 |   29 |      0 |      0 |          0 |
|   my_b_adder          |                                                      b_adder |         15 |         15 |       0 |    0 |   25 |      0 |      0 |          0 |
|   my_pub_sec_mm       |                                          public_private_mm_1 |         26 |         18 |       0 |    8 |   10 |      0 |      0 |          0 |
|   my_uart_receive     |                                                 uart_receive |         41 |         41 |       0 |    0 |   24 |      0 |      0 |          0 |
|   my_uart_transmit    |                                                uart_transmit |         28 |         28 |       0 |    0 |   25 |      0 |      0 |          0 |
|   nn_adder            |                                                     nn_adder |         74 |         74 |       0 |    0 |   46 |      0 |      0 |          0 |
|   nn_bram             | xilinx_true_dual_port_read_first_2_clock_ram__parameterized3 |         91 |         91 |       0 |    0 |    6 |      0 |      0 |          0 |
|   nn_loop             |                                               nn_addr_looper |        196 |        196 |       0 |    0 |   88 |      0 |      0 |          0 |
|     (nn_loop)         |                                               nn_addr_looper |         98 |         98 |       0 |    0 |   61 |      0 |      0 |          0 |
|     bootstrap_loop    |                                  evt_counter__parameterized1 |          8 |          8 |       0 |    0 |    5 |      0 |      0 |          0 |
|     inner_k_loop      |                                  evt_counter__parameterized2 |         12 |         12 |       0 |    0 |    9 |      0 |      0 |          0 |
|     inner_nn_loop     |                                evt_counter__parameterized1_2 |         24 |         24 |       0 |    0 |    5 |      0 |      0 |          0 |
|     outer_N_loop      |                                  evt_counter__parameterized0 |         55 |         55 |       0 |    0 |    8 |      0 |      0 |          0 |
|   port_b_counter      |                                  evt_counter__parameterized3 |         92 |         92 |       0 |    0 |  257 |      0 |      0 |          0 |
|   pt_bram             | xilinx_true_dual_port_read_first_2_clock_ram__parameterized0 |         15 |          3 |      12 |    0 |    4 |      0 |      0 |          0 |
|   sk_bram             | xilinx_true_dual_port_read_first_2_clock_ram__parameterized1 |         34 |         10 |      24 |    0 |    4 |      0 |      0 |          0 |
+-----------------------+--------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+


