
*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/MIPS32_CPU/CPU/PC/PC.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top CPU -part xc7a200tlffg1156-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200tl'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14192
WARNING: [Synth 8-2292] literal value truncated to fit in 24 bits [D:/MIPS32_CPU/CPU/DataMem/DataMem.srcs/sources_1/new/DataMem.v:63]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1089.184 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/MIPS32_CPU/CPU/CPU.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCNext' [D:/MIPS32_CPU/CPU/PCNext/PCNext.srcs/sources_1/new/PCNext.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCNext' (1#1) [D:/MIPS32_CPU/CPU/PCNext/PCNext.srcs/sources_1/new/PCNext.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/MIPS32_CPU/CPU/PC/PC.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-251] curPC is
 [D:/MIPS32_CPU/CPU/PC/PC.srcs/sources_1/new/PC.v:52]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [D:/MIPS32_CPU/CPU/PC/PC.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'InsMem' [D:/MIPS32_CPU/CPU/InsMem/InsMem.srcs/sources_1/new/InsMem.v:23]
INFO: [Synth 8-3876] $readmem data file 'rom.mem' is read successfully [D:/MIPS32_CPU/CPU/InsMem/InsMem.srcs/sources_1/new/InsMem.v:32]
INFO: [Synth 8-6155] done synthesizing module 'InsMem' (3#1) [D:/MIPS32_CPU/CPU/InsMem/InsMem.srcs/sources_1/new/InsMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'InsSub' [D:/MIPS32_CPU/CPU/InsSub/InsSub.srcs/sources_1/new/InsSub.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InsSub' (4#1) [D:/MIPS32_CPU/CPU/InsSub/InsSub.srcs/sources_1/new/InsSub.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [D:/MIPS32_CPU/CPU/Control/Control.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/MIPS32_CPU/CPU/Control/Control.srcs/sources_1/new/Control.v:75]
INFO: [Synth 8-155] case statement is not full and has no default [D:/MIPS32_CPU/CPU/Control/Control.srcs/sources_1/new/Control.v:482]
INFO: [Synth 8-155] case statement is not full and has no default [D:/MIPS32_CPU/CPU/Control/Control.srcs/sources_1/new/Control.v:643]
INFO: [Synth 8-155] case statement is not full and has no default [D:/MIPS32_CPU/CPU/Control/Control.srcs/sources_1/new/Control.v:73]
INFO: [Synth 8-6155] done synthesizing module 'Control' (5#1) [D:/MIPS32_CPU/CPU/Control/Control.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegGroup' [D:/MIPS32_CPU/CPU/RegGroup/RegGroup.srcs/sources_1/new/RegGroup.v:23]
INFO: [Synth 8-251] reg is 17, Regdata is xxxxxxxx
 [D:/MIPS32_CPU/CPU/RegGroup/RegGroup.srcs/sources_1/new/RegGroup.v:49]
INFO: [Synth 8-251] WriteData is xxxxxxxx, WriteReg is 17
 [D:/MIPS32_CPU/CPU/RegGroup/RegGroup.srcs/sources_1/new/RegGroup.v:59]
INFO: [Synth 8-6155] done synthesizing module 'RegGroup' (6#1) [D:/MIPS32_CPU/CPU/RegGroup/RegGroup.srcs/sources_1/new/RegGroup.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/MIPS32_CPU/CPU/ALU/ALU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-251] abs=x abs=x
 [D:/MIPS32_CPU/CPU/ALU/ALU.srcs/sources_1/new/ALU.v:184]
WARNING: [Synth 8-567] referenced signal 'HI' should be on the sensitivity list [D:/MIPS32_CPU/CPU/ALU/ALU.srcs/sources_1/new/ALU.v:72]
WARNING: [Synth 8-567] referenced signal 'LO' should be on the sensitivity list [D:/MIPS32_CPU/CPU/ALU/ALU.srcs/sources_1/new/ALU.v:72]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [D:/MIPS32_CPU/CPU/ALU/ALU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/MIPS32_CPU/CPU/DataMem/DataMem.srcs/sources_1/new/DataMem.v:23]
INFO: [Synth 8-3876] $readmem data file 'ram.mem' is read successfully [D:/MIPS32_CPU/CPU/DataMem/DataMem.srcs/sources_1/new/DataMem.v:38]
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "ram_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (8#1) [D:/MIPS32_CPU/CPU/DataMem/DataMem.srcs/sources_1/new/DataMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux4' [D:/MIPS32_CPU/CPU/mux4/mux4.srcs/sources_1/new/mux4.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/MIPS32_CPU/CPU/mux4/mux4.srcs/sources_1/new/mux4.v:34]
INFO: [Synth 8-6155] done synthesizing module 'mux4' (9#1) [D:/MIPS32_CPU/CPU/mux4/mux4.srcs/sources_1/new/mux4.v:23]
INFO: [Synth 8-6157] synthesizing module 'Extend' [D:/MIPS32_CPU/CPU/Extend/Extend.srcs/sources_1/new/Extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Extend' (10#1) [D:/MIPS32_CPU/CPU/Extend/Extend.srcs/sources_1/new/Extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'HILO' [D:/MIPS32_CPU/CPU/HILO/HILO.srcs/sources_1/new/HILO.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HILO' (11#1) [D:/MIPS32_CPU/CPU/HILO/HILO.srcs/sources_1/new/HILO.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (12#1) [D:/MIPS32_CPU/CPU/CPU.srcs/sources_1/new/CPU.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1089.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tlffg1156-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1089.184 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tlffg1156-2L
WARNING: [Synth 8-327] inferring latch for variable 'pc_reg' [D:/MIPS32_CPU/CPU/PCNext/PCNext.srcs/sources_1/new/PCNext.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'IDataOut_reg' [D:/MIPS32_CPU/CPU/InsMem/InsMem.srcs/sources_1/new/InsMem.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'IDataOut_reg' [D:/MIPS32_CPU/CPU/InsMem/InsMem.srcs/sources_1/new/InsMem.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'IDataOut_reg' [D:/MIPS32_CPU/CPU/InsMem/InsMem.srcs/sources_1/new/InsMem.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'IDataOut_reg' [D:/MIPS32_CPU/CPU/InsMem/InsMem.srcs/sources_1/new/InsMem.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'ExtSel_reg' [D:/MIPS32_CPU/CPU/Control/Control.srcs/sources_1/new/Control.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [D:/MIPS32_CPU/CPU/Control/Control.srcs/sources_1/new/Control.v:78]
WARNING: [Synth 8-327] inferring latch for variable 'RegWre_reg' [D:/MIPS32_CPU/CPU/Control/Control.srcs/sources_1/new/Control.v:79]
WARNING: [Synth 8-327] inferring latch for variable 'SrcA_reg' [D:/MIPS32_CPU/CPU/Control/Control.srcs/sources_1/new/Control.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'SrcB_reg' [D:/MIPS32_CPU/CPU/Control/Control.srcs/sources_1/new/Control.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Op_reg' [D:/MIPS32_CPU/CPU/Control/Control.srcs/sources_1/new/Control.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'result2_reg' [D:/MIPS32_CPU/CPU/ALU/ALU.srcs/sources_1/new/ALU.v:84]
WARNING: [Synth 8-327] inferring latch for variable 'DataOut_reg' [D:/MIPS32_CPU/CPU/DataMem/DataMem.srcs/sources_1/new/DataMem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'DB_reg' [D:/MIPS32_CPU/CPU/mux4/mux4.srcs/sources_1/new/mux4.v:35]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1162.293 ; gain = 73.109
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 4     
	   3 Input   64 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 9     
	   3 Input   32 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 128   
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input 1024 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 22    
	  19 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	 357 Input    8 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 320   
	   3 Input    8 Bit        Muxes := 52    
	   4 Input    8 Bit        Muxes := 32    
	   5 Input    8 Bit        Muxes := 40    
	  33 Input    6 Bit        Muxes := 1     
	  29 Input    5 Bit        Muxes := 1     
	  26 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 40    
	   3 Input    2 Bit        Muxes := 5     
	  29 Input    2 Bit        Muxes := 3     
	  26 Input    2 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 2     
	  19 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 5     
	  29 Input    1 Bit        Muxes := 5     
	   8 Input    1 Bit        Muxes := 5     
	  26 Input    1 Bit        Muxes := 7     
	  27 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP result21, operation Mode is: A*B.
DSP Report: operator result21 is absorbed into DSP result21.
DSP Report: operator result21 is absorbed into DSP result21.
DSP Report: Generating DSP result21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result21 is absorbed into DSP result21.
DSP Report: operator result21 is absorbed into DSP result21.
DSP Report: Generating DSP result21, operation Mode is: A*B.
DSP Report: operator result21 is absorbed into DSP result21.
DSP Report: operator result21 is absorbed into DSP result21.
DSP Report: Generating DSP result21, operation Mode is: C+A*B.
DSP Report: operator result21 is absorbed into DSP result21.
DSP Report: operator result21 is absorbed into DSP result21.
DSP Report: Generating DSP result21, operation Mode is: A*B.
DSP Report: operator result21 is absorbed into DSP result21.
DSP Report: operator result21 is absorbed into DSP result21.
DSP Report: Generating DSP result21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result21 is absorbed into DSP result21.
DSP Report: operator result21 is absorbed into DSP result21.
DSP Report: Generating DSP result21, operation Mode is: C+A*B.
DSP Report: operator result21 is absorbed into DSP result21.
DSP Report: operator result21 is absorbed into DSP result21.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:45 . Memory (MB): peak = 1570.449 ; gain = 481.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+-----------------------+-----------+----------------------+--------------+
|Module Name | RTL Object            | Inference | Size (Depth x Width) | Primitives   | 
+------------+-----------------------+-----------+----------------------+--------------+
|CPU         | RegGroup/regGroup_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+------------+-----------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | C+A*B          | 18     | 15     | 31     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ALU         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | C+A*B          | 18     | 16     | 31     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:45 . Memory (MB): peak = 1570.449 ; gain = 481.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+-----------------------+-----------+----------------------+--------------+
|Module Name | RTL Object            | Inference | Size (Depth x Width) | Primitives   | 
+------------+-----------------------+-----------+----------------------+--------------+
|CPU         | RegGroup/regGroup_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+------------+-----------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:49 . Memory (MB): peak = 1570.449 ; gain = 481.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 1570.449 ; gain = 481.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 1570.449 ; gain = 481.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 1570.449 ; gain = 481.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:55 . Memory (MB): peak = 1570.449 ; gain = 481.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 1570.449 ; gain = 481.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 1570.449 ; gain = 481.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     6|
|2     |CARRY4  |  1336|
|3     |DSP48E1 |     7|
|4     |LUT1    |   155|
|5     |LUT2    |   758|
|6     |LUT3    |  1525|
|7     |LUT4    |   220|
|8     |LUT5    |  4229|
|9     |LUT6    |  5900|
|10    |MUXF7   |  1302|
|11    |MUXF8   |   268|
|12    |RAM32M  |    12|
|13    |FDRE    |  1120|
|14    |LD      |   133|
|15    |IBUF    |     2|
|16    |OBUF    |   459|
+------+--------+------+

Report Instance Areas: 
+------+-----------+---------+------+
|      |Instance   |Module   |Cells |
+------+-----------+---------+------+
|1     |top        |         | 17432|
|2     |  ALU      |ALU      |   224|
|3     |  Control  |Control  |  9247|
|4     |  DataMem  |DataMem  |  2952|
|5     |  HILO     |HILO     |   459|
|6     |  PC       |PC       |  2468|
|7     |  PCNext   |PCNext   |    48|
|8     |  RegGroup |RegGroup |  1362|
|9     |  mux4     |mux4     |    40|
+------+-----------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 1570.449 ; gain = 481.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 1570.449 ; gain = 481.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 1570.449 ; gain = 481.266
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.261 . Memory (MB): peak = 1570.449 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3058 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1570.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 145 instances were transformed.
  LD => LDCE: 133 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:05 . Memory (MB): peak = 1570.449 ; gain = 481.266
INFO: [Common 17-1381] The checkpoint 'D:/MIPS32_CPU/CPU/CPU.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 12 22:39:35 2021...
